#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jun 12 15:30:09 2017
# Process ID: 7856
# Current directory: C:/Users/eeberhar/Coen122L/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9204 C:\Users\eeberhar\Coen122L\Final Project\Final Project.xpr
# Log file: C:/Users/eeberhar/Coen122L/Final Project/vivado.log
# Journal file: C:/Users/eeberhar/Coen122L/Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/eeberhar/Coen122L/Final Project/Final Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 786.340 ; gain = 87.793
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol out_to_mux_0, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:35]
INFO: [VRFC 10-2458] undeclared symbol regwrt_toIDEXBuffer, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:107]
INFO: [VRFC 10-2458] undeclared symbol toreg_to_PCSource, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder_behav xil_defaultlib.Adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_behav -key {Behavioral:sim_1:Functional:Adder} -tclbatch {Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 821.516 ; gain = 1.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol out_to_mux_0, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:35]
INFO: [VRFC 10-2458] undeclared symbol regwrt_toIDEXBuffer, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:107]
INFO: [VRFC 10-2458] undeclared symbol toreg_to_PCSource, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder_behav xil_defaultlib.Adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_behav -key {Behavioral:sim_1:Functional:Adder} -tclbatch {Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 842.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FinalProject_tb [current_fileset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol out_to_mux_0, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:35]
INFO: [VRFC 10-2458] undeclared symbol regwrt_toIDEXBuffer, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:107]
INFO: [VRFC 10-2458] undeclared symbol toreg_to_PCSource, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder_behav xil_defaultlib.Adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_behav -key {Behavioral:sim_1:Functional:Adder} -tclbatch {Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FinalProject_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol out_to_mux_0, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:35]
INFO: [VRFC 10-2458] undeclared symbol regwrt_toIDEXBuffer, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:107]
INFO: [VRFC 10-2458] undeclared symbol toreg_to_PCSource, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port PCSource_to_mux_0 on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:38]
WARNING: [VRFC 10-426] cannot find port Clock on this module [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:30]
WARNING: [VRFC 10-426] cannot find port Clock on this module [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:201]
WARNING: [VRFC 10-426] cannot find port Clock on this module [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:284]
ERROR: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:40]
ERROR: [VRFC 10-426] cannot find port Imem_to_IFIDBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:41]
ERROR: [VRFC 10-426] cannot find port regwrt_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:42]
ERROR: [VRFC 10-426] cannot find port toreg_to_mux_1 on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:43]
ERROR: [VRFC 10-426] cannot find port BrN_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:44]
ERROR: [VRFC 10-426] cannot find port BrZ_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:45]
ERROR: [VRFC 10-426] cannot find port J_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:46]
ERROR: [VRFC 10-426] cannot find port JM_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:47]
ERROR: [VRFC 10-426] cannot find port Z_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:48]
ERROR: [VRFC 10-426] cannot find port N_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:49]
ERROR: [VRFC 10-426] cannot find port ALUop_to_ALU on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:50]
ERROR: [VRFC 10-426] cannot find port mrd_to_Dmem on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:51]
ERROR: [VRFC 10-426] cannot find port mwrt_to_Dmem on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:52]
ERROR: [VRFC 10-426] cannot find port opcode_to_control on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:53]
ERROR: [VRFC 10-426] cannot find port rd_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:54]
ERROR: [VRFC 10-426] cannot find port rs_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:55]
ERROR: [VRFC 10-426] cannot find port rt_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:56]
ERROR: [VRFC 10-426] cannot find port X_to_SignExtend on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:57]
ERROR: [VRFC 10-426] cannot find port Adder_1_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:58]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port PCSource_to_mux_0 on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:38]
WARNING: [VRFC 10-426] cannot find port Clock on this module [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:30]
WARNING: [VRFC 10-426] cannot find port Clock on this module [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:201]
WARNING: [VRFC 10-426] cannot find port Clock on this module [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:284]
ERROR: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:40]
ERROR: [VRFC 10-426] cannot find port Imem_to_IFIDBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:41]
ERROR: [VRFC 10-426] cannot find port regwrt_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:42]
ERROR: [VRFC 10-426] cannot find port toreg_to_mux_1 on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:43]
ERROR: [VRFC 10-426] cannot find port BrN_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:44]
ERROR: [VRFC 10-426] cannot find port BrZ_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:45]
ERROR: [VRFC 10-426] cannot find port J_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:46]
ERROR: [VRFC 10-426] cannot find port JM_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:47]
ERROR: [VRFC 10-426] cannot find port Z_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:48]
ERROR: [VRFC 10-426] cannot find port N_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:49]
ERROR: [VRFC 10-426] cannot find port ALUop_to_ALU on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:50]
ERROR: [VRFC 10-426] cannot find port mrd_to_Dmem on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:51]
ERROR: [VRFC 10-426] cannot find port mwrt_to_Dmem on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:52]
ERROR: [VRFC 10-426] cannot find port opcode_to_control on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:53]
ERROR: [VRFC 10-426] cannot find port rd_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:54]
ERROR: [VRFC 10-426] cannot find port rs_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:55]
ERROR: [VRFC 10-426] cannot find port rt_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:56]
ERROR: [VRFC 10-426] cannot find port X_to_SignExtend on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:57]
ERROR: [VRFC 10-426] cannot find port Adder_1_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:58]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port PCSource_to_mux_0 on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:38]
ERROR: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:40]
ERROR: [VRFC 10-426] cannot find port Imem_to_IFIDBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:41]
ERROR: [VRFC 10-426] cannot find port regwrt_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:42]
ERROR: [VRFC 10-426] cannot find port toreg_to_mux_1 on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:43]
ERROR: [VRFC 10-426] cannot find port BrN_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:44]
ERROR: [VRFC 10-426] cannot find port BrZ_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:45]
ERROR: [VRFC 10-426] cannot find port J_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:46]
ERROR: [VRFC 10-426] cannot find port JM_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:47]
ERROR: [VRFC 10-426] cannot find port Z_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:48]
ERROR: [VRFC 10-426] cannot find port N_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:49]
ERROR: [VRFC 10-426] cannot find port ALUop_to_ALU on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:50]
ERROR: [VRFC 10-426] cannot find port mrd_to_Dmem on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:51]
ERROR: [VRFC 10-426] cannot find port mwrt_to_Dmem on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:52]
ERROR: [VRFC 10-426] cannot find port opcode_to_control on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:53]
ERROR: [VRFC 10-426] cannot find port rd_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:54]
ERROR: [VRFC 10-426] cannot find port rs_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:55]
ERROR: [VRFC 10-426] cannot find port rt_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:56]
ERROR: [VRFC 10-426] cannot find port X_to_SignExtend on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:57]
ERROR: [VRFC 10-426] cannot find port Adder_1_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:58]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port PCSource_to_mux_0 on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:38]
ERROR: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:40]
ERROR: [VRFC 10-426] cannot find port regwrt_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:42]
ERROR: [VRFC 10-426] cannot find port toreg_to_mux_1 on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:43]
ERROR: [VRFC 10-426] cannot find port BrN_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:44]
ERROR: [VRFC 10-426] cannot find port BrZ_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:45]
ERROR: [VRFC 10-426] cannot find port J_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:46]
ERROR: [VRFC 10-426] cannot find port JM_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:47]
ERROR: [VRFC 10-426] cannot find port Z_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:48]
ERROR: [VRFC 10-426] cannot find port N_to_PCSource on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:49]
ERROR: [VRFC 10-426] cannot find port ALUop_to_ALU on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:50]
ERROR: [VRFC 10-426] cannot find port mrd_to_Dmem on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:51]
ERROR: [VRFC 10-426] cannot find port mwrt_to_Dmem on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:52]
ERROR: [VRFC 10-426] cannot find port opcode_to_control on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:53]
ERROR: [VRFC 10-426] cannot find port rd_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:54]
ERROR: [VRFC 10-426] cannot find port rs_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:55]
ERROR: [VRFC 10-426] cannot find port rt_to_Rfile on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:56]
ERROR: [VRFC 10-426] cannot find port X_to_SignExtend on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:57]
ERROR: [VRFC 10-426] cannot find port Adder_1_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:58]
ERROR: [VRFC 10-426] cannot find port RS_to_IDEXBuffer on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:59]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port PCSource_to_mux_0 is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:47]
WARNING: [VRFC 10-144] PCSource_to_mux_0 was previously declared without a range [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:47]
INFO: [VRFC 10-2458] undeclared symbol PC_to_Adder_1, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:38]
ERROR: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:165]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:313]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:314]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:315]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port d [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:318]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port PCSource_to_mux_0 [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:67]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port d [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:62]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PC [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:101]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port ALUop_in [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:195]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port ALUop [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port PC [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:290]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port out [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:308]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port PCSource_to_mux_0 is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:47]
WARNING: [VRFC 10-144] PCSource_to_mux_0 was previously declared without a range [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:47]
INFO: [VRFC 10-2458] undeclared symbol PC_to_Adder_1, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:101]
ERROR: [VRFC 10-1241] port PC is not defined [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:54]
ERROR: [VRFC 10-1249] port declaration not allowed in CPU with formal port declaration list [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:54]
ERROR: [VRFC 10-1040] module CPU ignored due to previous errors [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port PCSource_to_mux_0 is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:47]
WARNING: [VRFC 10-144] PCSource_to_mux_0 was previously declared without a range [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:47]
INFO: [VRFC 10-2458] undeclared symbol PC_to_Adder_1, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:101]
ERROR: [VRFC 10-1241] port PC is not defined [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:54]
ERROR: [VRFC 10-1249] port declaration not allowed in CPU with formal port declaration list [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:54]
ERROR: [VRFC 10-1040] module CPU ignored due to previous errors [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port PCSource_to_mux_0 is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:47]
WARNING: [VRFC 10-144] PCSource_to_mux_0 was previously declared without a range [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:47]
INFO: [VRFC 10-2458] undeclared symbol PC_to_Adder_1, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:101]
ERROR: [VRFC 10-1241] port PC is not defined [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:54]
ERROR: [VRFC 10-1249] port declaration not allowed in CPU with formal port declaration list [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:54]
ERROR: [VRFC 10-1040] module CPU ignored due to previous errors [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol PC_to_Adder_1, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:101]
ERROR: [VRFC 10-1241] port PC is not defined [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:54]
ERROR: [VRFC 10-1249] port declaration not allowed in CPU with formal port declaration list [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:54]
ERROR: [VRFC 10-1040] module CPU ignored due to previous errors [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol PC_to_Adder_1, assumed default net type wire [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:38]
ERROR: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:165]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PC [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:101]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port ALUop_in [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:195]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port ALUop [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port PC [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:290]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:38]
ERROR: [VRFC 10-426] cannot find port PC on this module [C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v:40]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port ALUop [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:209]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net PC is not permitted [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top CPU [current_fileset]
set_property is_enabled false [get_files  {{C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v}}]
set_property top CPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 22 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 933.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:16]
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:16]
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:16]
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:16]
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:16]
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:16]
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:16]
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 933.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 933.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
WARNING: [VRFC 10-159] /* in comment [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoCode.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v at line 22 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:UserseeberharCoen122LFinal ProjectDemoNumbers.txt referenced on C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v at line 25 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg}}
set_property xsim.view {{C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg}} [get_filesets sim_1]
save_wave_config {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg}}
set_property xsim.view {{C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  {{C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v}}]
set_property top FinalProject_tb [current_fileset]
set_property top FinalProject_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port Clock is not allowed [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:60]
ERROR: [VRFC 10-1145] non-net port Clock cannot be of mode input [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:29]
ERROR: [VRFC 10-1040] module CPU ignored due to previous errors [C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v:28]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/CPU_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/CPU_behav1.wcfg'.
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_files -fileset sim_1 {{C:/Users/eeberhar/Coen122L/Final Project/CPU_behav.wcfg}}
remove_files -fileset sim_1 {{C:/Users/eeberhar/Coen122L/Final Project/CPU_behav1.wcfg}}
save_wave_config {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FinalProject_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj FinalProject_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 72469bb7971645af9ccc3cab7dc4a6b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProject_tb_behav xil_defaultlib.FinalProject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Addone
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.IFIDBuffer
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Rfile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IDEXBuffer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.EXWBBuffer
Compiling module xil_defaultlib.PCSource
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.FinalProject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProject_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_tb} -tclbatch {FinalProject_tb.tcl} -view {C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/eeberhar/Coen122L/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final.wcfg'.
open_wave_config Project/FinalProject_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/Project/FinalProject_tb_behav.wcfg'.
source FinalProject_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 00:01:08 2017...
