{"Adi Yoaz": [0, ["Early load address resolution via register tracking", ["Michael Bekerman", "Adi Yoaz", "Freddy Gabbay", "Stephan Jourdan", "Maxim Kalaev", "Ronny Ronen"], "https://doi.org/10.1109/ISCA.2000.854400", 10, "isca", 2000]], "Stephan Jourdan": [0, ["Early load address resolution via register tracking", ["Michael Bekerman", "Adi Yoaz", "Freddy Gabbay", "Stephan Jourdan", "Maxim Kalaev", "Ronny Ronen"], "https://doi.org/10.1109/ISCA.2000.854400", 10, "isca", 2000]], "Antonia Zhai": [0, ["A scalable approach to thread-level speculation", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854372", 12, "isca", 2000]], "Andrew R. Trick": [0, ["A hardware mechanism for dynamic extraction and relayout of program hot spots", ["Matthew C. Merten", "Andrew R. Trick", "Erik M. Nystrom", "Ronald D. Barnes", "Wen-mei W. Hwu"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854378", 12, "isca", 2000]], "Dana S. Henry": [0, ["Circuits for wide-window superscalar processors", ["Dana S. Henry", "Bradley C. Kuszmaul", "Gabriel H. Loh", "Rahul Sami"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854394", 12, "isca", 2000]], "Mahmut T. Kandemir": [0, ["Energy-driven integrated hardware-software optimizations using SimplePower", ["Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "Hyun Suk Kim", "Wu Ye"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854381", 12, "isca", 2000]], "M. S. Hrishikesh": [0, ["Clock rate versus IPC: the end of the road for conventional microarchitectures", ["Vikas Agarwal", "M. S. Hrishikesh", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/ISCA.2000.854395", 12, "isca", 2000]], "Norman P. Jouppi": [0, ["Reconfigurable caches and their application to media processing", ["Parthasarathy Ranganathan", "Sarita V. Adve", "Norman P. Jouppi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854392", 11, "isca", 2000]], "An-Chow Lai": [0, ["Selective, accurate, and timely self-invalidation using last-touch prediction", ["An-Chow Lai", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2000.854385", 10, "isca", 2000]], "Bryan Black": [0, ["Completion time multiple branch prediction for enhancing trace cache performance", ["Ryan N. Rakvic", "Bryan Black", "John Paul Shen"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854377", 12, "isca", 2000]], "Matthew C. Merten": [0, ["A hardware mechanism for dynamic extraction and relayout of program hot spots", ["Matthew C. Merten", "Andrew R. Trick", "Erik M. Nystrom", "Ronald D. Barnes", "Wen-mei W. Hwu"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854378", 12, "isca", 2000]], "Mark Horowitz": [0, ["Smart Memories: a modular reconfigurable architecture", ["Ken Mai", "Tim Paaske", "Nuwan Jayasena", "Ron Ho", "William J. Dally", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.2000.854387", 11, "isca", 2000]], "Hyun Suk Kim": [0.9989036023616791, ["Energy-driven integrated hardware-software optimizations using SimplePower", ["Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "Hyun Suk Kim", "Wu Ye"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854381", 12, "isca", 2000]], "Scott Hauck": [0, ["CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit", ["Zhi Alex Ye", "Andreas Moshovos", "Scott Hauck", "Prithviraj Banerjee"], "https://doi.org/10.1109/ISCA.2000.854393", 11, "isca", 2000]], "Frederic T. Chong": [2.5101569928974974e-15, ["HLS: combining statistical and symbolic simulation to guide microprocessor designs", ["Mark Oskin", "Frederic T. Chong", "Matthew K. Farrens"], "https://doi.org/10.1109/ISCA.2000.854379", 12, "isca", 2000]], "Per Stenstrom": [0, ["Recency-based TLB preloading", ["Ashley Saulsbury", "Fredrik Dahlgren", "Per Stenstrom"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854383", 11, "isca", 2000]], "Joseph A. Fisher": [0, ["Lx: a technology platform for customizable VLIW embedded processing", ["Paolo Faraboschi", "Geoffrey Brown", "Joseph A. Fisher", "Giuseppe Desoli", "Fred Homewood"], "https://doi.org/10.1109/ISCA.2000.854391", 11, "isca", 2000]], "John D. Owens": [0, ["Memory access scheduling", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Peter R. Mattson", "John D. Owens"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854384", 11, "isca", 2000]], "Lizy Kurian John": [0, ["Allowing for ILP in an embedded Java processor", ["Ramesh Radhakrishnan", "Deependra Talla", "Lizy Kurian John"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854399", 12, "isca", 2000]], "Erik G. Hallnor": [0, ["A fully associative software-managed cache design", ["Erik G. Hallnor", "Steven K. Reinhardt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854382", 10, "isca", 2000]], "Todd C. Mowry": [0, ["A scalable approach to thread-level speculation", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854372", 12, "isca", 2000]], "William J. Dally": [0, ["Memory access scheduling", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Peter R. Mattson", "John D. Owens"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854384", 11, "isca", 2000], ["Smart Memories: a modular reconfigurable architecture", ["Ken Mai", "Tim Paaske", "Nuwan Jayasena", "Ron Ho", "William J. Dally", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.2000.854387", 11, "isca", 2000]], "Christopher B. Colohan": [0, ["A scalable approach to thread-level speculation", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854372", 12, "isca", 2000]], "Michael Bekerman": [0, ["Early load address resolution via register tracking", ["Michael Bekerman", "Adi Yoaz", "Freddy Gabbay", "Stephan Jourdan", "Maxim Kalaev", "Ronny Ronen"], "https://doi.org/10.1109/ISCA.2000.854400", 10, "isca", 2000]], "Scott Rixner": [0, ["Memory access scheduling", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Peter R. Mattson", "John D. Owens"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854384", 11, "isca", 2000]], "Robert McNamara": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "Norman Margolus": [0, ["An embedded DRAM architecture for large-scale spatial-lattice computations", ["Norman Margolus"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854386", 12, "isca", 2000]], "Tim Paaske": [0, ["Smart Memories: a modular reconfigurable architecture", ["Ken Mai", "Tim Paaske", "Nuwan Jayasena", "Ron Ho", "William J. Dally", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.2000.854387", 11, "isca", 2000]], "Barton Sano": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "J. Gregory Steffan": [0, ["A scalable approach to thread-level speculation", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854372", 12, "isca", 2000]], "Giuseppe Desoli": [0, ["Lx: a technology platform for customizable VLIW embedded processing", ["Paolo Faraboschi", "Geoffrey Brown", "Joseph A. Fisher", "Giuseppe Desoli", "Fred Homewood"], "https://doi.org/10.1109/ISCA.2000.854391", 11, "isca", 2000]], "Mikko H. Lipasti": [0, ["On the value locality of store instructions", ["Kevin M. Lepak", "Mikko H. Lipasti"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854389", 10, "isca", 2000]], "Ashley Saulsbury": [0, ["Recency-based TLB preloading", ["Ashley Saulsbury", "Fredrik Dahlgren", "Per Stenstrom"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854383", 11, "isca", 2000]], "Sarita V. Adve": [0, ["Reconfigurable caches and their application to media processing", ["Parthasarathy Ranganathan", "Sarita V. Adve", "Norman P. Jouppi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854392", 11, "isca", 2000]], "Ken Mai": [0, ["Smart Memories: a modular reconfigurable architecture", ["Ken Mai", "Tim Paaske", "Nuwan Jayasena", "Ron Ho", "William J. Dally", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.2000.854387", 11, "isca", 2000]], "Ujval J. Kapasi": [0, ["Memory access scheduling", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Peter R. Mattson", "John D. Owens"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854384", 11, "isca", 2000]], "Robert Stets": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "Antonio Gonzalez": [0, ["Multiple-banked register file architectures", ["Jose-Lorenzo Cruz", "Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854401", 10, "isca", 2000]], "Kevin M. Lepak": [0, ["On the value locality of store instructions", ["Kevin M. Lepak", "Mikko H. Lipasti"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854389", 10, "isca", 2000]], "Doug Burger": [0, ["Clock rate versus IPC: the end of the road for conventional microarchitectures", ["Vikas Agarwal", "M. S. Hrishikesh", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/ISCA.2000.854395", 12, "isca", 2000]], "Zarka Cvetanovic": [0, ["Performance analysis of the Alpha 21264-based Compaq ES40 system", ["Zarka Cvetanovic", "Richard E. Kessler"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854390", 11, "isca", 2000]], "Mark Oskin": [0, ["HLS: combining statistical and symbolic simulation to guide microprocessor designs", ["Mark Oskin", "Frederic T. Chong", "Matthew K. Farrens"], "https://doi.org/10.1109/ISCA.2000.854379", 12, "isca", 2000]], "Yuan C. Chou": [0, ["Instruction path coprocessors", ["Yuan C. Chou", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2000.854397", 12, "isca", 2000]], "Prithviraj Banerjee": [0, ["CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit", ["Zhi Alex Ye", "Andreas Moshovos", "Scott Hauck", "Prithviraj Banerjee"], "https://doi.org/10.1109/ISCA.2000.854393", 11, "isca", 2000]], "Parthasarathy Ranganathan": [0, ["Reconfigurable caches and their application to media processing", ["Parthasarathy Ranganathan", "Sarita V. Adve", "Norman P. Jouppi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854392", 11, "isca", 2000]], "Narayanan Vijaykrishnan": [0, ["Energy-driven integrated hardware-software optimizations using SimplePower", ["Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "Hyun Suk Kim", "Wu Ye"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854381", 12, "isca", 2000]], "Erik M. Nystrom": [0, ["A hardware mechanism for dynamic extraction and relayout of program hot spots", ["Matthew C. Merten", "Andrew R. Trick", "Erik M. Nystrom", "Ronald D. Barnes", "Wen-mei W. Hwu"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854378", 12, "isca", 2000]], "Mateo Valero": [0, ["Multiple-banked register file architectures", ["Jose-Lorenzo Cruz", "Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854401", 10, "isca", 2000]], "Ronald D. Barnes": [0, ["A hardware mechanism for dynamic extraction and relayout of program hot spots", ["Matthew C. Merten", "Andrew R. Trick", "Erik M. Nystrom", "Ronald D. Barnes", "Wen-mei W. Hwu"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854378", 12, "isca", 2000]], "Vivek Tiwari": [0, ["Wattch: a framework for architectural-level power analysis and optimizations", ["David M. Brooks", "Vivek Tiwari", "Margaret Martonosi"], "https://doi.org/10.1109/ISCA.2000.854380", 12, "isca", 2000]], "Ryan N. Rakvic": [0, ["Completion time multiple branch prediction for enhancing trace cache performance", ["Ryan N. Rakvic", "Bryan Black", "John Paul Shen"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854377", 12, "isca", 2000]], "Wen-mei W. Hwu": [0, ["A hardware mechanism for dynamic extraction and relayout of program hot spots", ["Matthew C. Merten", "Andrew R. Trick", "Erik M. Nystrom", "Ronald D. Barnes", "Wen-mei W. Hwu"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854378", 12, "isca", 2000]], "Bradley C. Kuszmaul": [0, ["Circuits for wide-window superscalar processors", ["Dana S. Henry", "Bradley C. Kuszmaul", "Gabriel H. Loh", "Rahul Sami"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854394", 12, "isca", 2000]], "Mary Jane Irwin": [0, ["Energy-driven integrated hardware-software optimizations using SimplePower", ["Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "Hyun Suk Kim", "Wu Ye"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854381", 12, "isca", 2000]], "Margaret Martonosi": [0, ["Wattch: a framework for architectural-level power analysis and optimizations", ["David M. Brooks", "Vivek Tiwari", "Margaret Martonosi"], "https://doi.org/10.1109/ISCA.2000.854380", 12, "isca", 2000]], "Andreas Nowatzyk": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "Fredrik Dahlgren": [0, ["Recency-based TLB preloading", ["Ashley Saulsbury", "Fredrik Dahlgren", "Per Stenstrom"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854383", 11, "isca", 2000]], "Jose F. Martinez": [0, ["Architectural support for scalable speculative parallelization in shared-memory multiprocessors", ["Marcelo H. Cintra", "Jose F. Martinez", "Josep Torrellas"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854373", 12, "isca", 2000]], "Gabriel H. Loh": [0, ["Circuits for wide-window superscalar processors", ["Dana S. Henry", "Bradley C. Kuszmaul", "Gabriel H. Loh", "Rahul Sami"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854394", 12, "isca", 2000]], "Stephen W. Keckler": [0, ["Clock rate versus IPC: the end of the road for conventional microarchitectures", ["Vikas Agarwal", "M. S. Hrishikesh", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/ISCA.2000.854395", 12, "isca", 2000]], "Shaz Qadeer": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "Matthew K. Farrens": [0, ["HLS: combining statistical and symbolic simulation to guide microprocessor designs", ["Mark Oskin", "Frederic T. Chong", "Matthew K. Farrens"], "https://doi.org/10.1109/ISCA.2000.854379", 12, "isca", 2000]], "Greg Faanes": [0, ["Vector instruction set support for conditional operations", ["James E. Smith", "Greg Faanes", "Rabin A. Sugumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854396", 10, "isca", 2000]], "Andreas Moshovos": [0, ["CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit", ["Zhi Alex Ye", "Andreas Moshovos", "Scott Hauck", "Prithviraj Banerjee"], "https://doi.org/10.1109/ISCA.2000.854393", 11, "isca", 2000]], "Steven K. Reinhardt": [0, ["Transient fault detection via simultaneous multithreading", ["Steven K. Reinhardt", "Shubhendu S. Mukherjee"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854375", 12, "isca", 2000], ["A fully associative software-managed cache design", ["Erik G. Hallnor", "Steven K. Reinhardt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854382", 10, "isca", 2000]], "Freddy Gabbay": [0, ["Early load address resolution via register tracking", ["Michael Bekerman", "Adi Yoaz", "Freddy Gabbay", "Stephan Jourdan", "Maxim Kalaev", "Ronny Ronen"], "https://doi.org/10.1109/ISCA.2000.854400", 10, "isca", 2000]], "Shubhendu S. Mukherjee": [0, ["Transient fault detection via simultaneous multithreading", ["Steven K. Reinhardt", "Shubhendu S. Mukherjee"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854375", 12, "isca", 2000]], "Luiz Andre Barroso": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "Craig B. Zilles": [0, ["Understanding the backward slices of performance degrading instructions", ["Craig B. Zilles", "Gurindar S. Sohi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854388", 10, "isca", 2000]], "James E. Smith": [0, ["Trace preconstruction", ["Quinn Jacobson", "James E. Smith"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854376", 10, "isca", 2000], ["Vector instruction set support for conditional operations", ["James E. Smith", "Greg Faanes", "Rabin A. Sugumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854396", 10, "isca", 2000]], "Paolo Faraboschi": [0, ["Lx: a technology platform for customizable VLIW embedded processing", ["Paolo Faraboschi", "Geoffrey Brown", "Joseph A. Fisher", "Giuseppe Desoli", "Fred Homewood"], "https://doi.org/10.1109/ISCA.2000.854391", 11, "isca", 2000]], "John Paul Shen": [0, ["Completion time multiple branch prediction for enhancing trace cache performance", ["Ryan N. Rakvic", "Bryan Black", "John Paul Shen"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854377", 12, "isca", 2000], ["Instruction path coprocessors", ["Yuan C. Chou", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2000.854397", 12, "isca", 2000]], "Ronny Ronen": [0, ["Early load address resolution via register tracking", ["Michael Bekerman", "Adi Yoaz", "Freddy Gabbay", "Stephan Jourdan", "Maxim Kalaev", "Ronny Ronen"], "https://doi.org/10.1109/ISCA.2000.854400", 10, "isca", 2000]], "Deependra Talla": [0, ["Allowing for ILP in an embedded Java processor", ["Ramesh Radhakrishnan", "Deependra Talla", "Lizy Kurian John"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854399", 12, "isca", 2000]], "Richard E. Kessler": [0, ["Performance analysis of the Alpha 21264-based Compaq ES40 system", ["Zarka Cvetanovic", "Richard E. Kessler"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854390", 11, "isca", 2000]], "Maxim Kalaev": [0, ["Early load address resolution via register tracking", ["Michael Bekerman", "Adi Yoaz", "Freddy Gabbay", "Stephan Jourdan", "Maxim Kalaev", "Ronny Ronen"], "https://doi.org/10.1109/ISCA.2000.854400", 10, "isca", 2000]], "Gurindar S. Sohi": [0, ["Understanding the backward slices of performance degrading instructions", ["Craig B. Zilles", "Gurindar S. Sohi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854388", 10, "isca", 2000]], "Marcelo H. Cintra": [0, ["Architectural support for scalable speculative parallelization in shared-memory multiprocessors", ["Marcelo H. Cintra", "Jose F. Martinez", "Josep Torrellas"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854373", 12, "isca", 2000]], "David M. Brooks": [0, ["Wattch: a framework for architectural-level power analysis and optimizations", ["David M. Brooks", "Vivek Tiwari", "Margaret Martonosi"], "https://doi.org/10.1109/ISCA.2000.854380", 12, "isca", 2000]], "Josep Torrellas": [0, ["Architectural support for scalable speculative parallelization in shared-memory multiprocessors", ["Marcelo H. Cintra", "Jose F. Martinez", "Josep Torrellas"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854373", 12, "isca", 2000]], "Peter R. Mattson": [0, ["Memory access scheduling", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Peter R. Mattson", "John D. Owens"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854384", 11, "isca", 2000]], "Zhi Alex Ye": [5.367178056159272e-12, ["CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit", ["Zhi Alex Ye", "Andreas Moshovos", "Scott Hauck", "Prithviraj Banerjee"], "https://doi.org/10.1109/ISCA.2000.854393", 11, "isca", 2000]], "Fred Homewood": [0, ["Lx: a technology platform for customizable VLIW embedded processing", ["Paolo Faraboschi", "Geoffrey Brown", "Joseph A. Fisher", "Giuseppe Desoli", "Fred Homewood"], "https://doi.org/10.1109/ISCA.2000.854391", 11, "isca", 2000]], "Kourosh Gharachorloo": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "Vikas Agarwal": [0, ["Clock rate versus IPC: the end of the road for conventional microarchitectures", ["Vikas Agarwal", "M. S. Hrishikesh", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/ISCA.2000.854395", 12, "isca", 2000]], "Geoffrey Brown": [0, ["Lx: a technology platform for customizable VLIW embedded processing", ["Paolo Faraboschi", "Geoffrey Brown", "Joseph A. Fisher", "Giuseppe Desoli", "Fred Homewood"], "https://doi.org/10.1109/ISCA.2000.854391", 11, "isca", 2000]], "Nigel P. Topham": [0, ["Multiple-banked register file architectures", ["Jose-Lorenzo Cruz", "Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854401", 10, "isca", 2000]], "Jose-Lorenzo Cruz": [0, ["Multiple-banked register file architectures", ["Jose-Lorenzo Cruz", "Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854401", 10, "isca", 2000]], "Rabin A. Sugumar": [0, ["Vector instruction set support for conditional operations", ["James E. Smith", "Greg Faanes", "Rabin A. Sugumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854396", 10, "isca", 2000]], "Nuwan Jayasena": [0, ["Smart Memories: a modular reconfigurable architecture", ["Ken Mai", "Tim Paaske", "Nuwan Jayasena", "Ron Ho", "William J. Dally", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.2000.854387", 11, "isca", 2000]], "Ben Verghese": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "Wu Ye": [0.0019463255885057151, ["Energy-driven integrated hardware-software optimizations using SimplePower", ["Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "Hyun Suk Kim", "Wu Ye"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854381", 12, "isca", 2000]], "Quinn Jacobson": [0, ["Trace preconstruction", ["Quinn Jacobson", "James E. Smith"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854376", 10, "isca", 2000]], "Ron Ho": [0, ["Smart Memories: a modular reconfigurable architecture", ["Ken Mai", "Tim Paaske", "Nuwan Jayasena", "Ron Ho", "William J. Dally", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.2000.854387", 11, "isca", 2000]], "Rahul Sami": [0, ["Circuits for wide-window superscalar processors", ["Dana S. Henry", "Bradley C. Kuszmaul", "Gabriel H. Loh", "Rahul Sami"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854394", 12, "isca", 2000]], "Ramesh Radhakrishnan": [0, ["Allowing for ILP in an embedded Java processor", ["Ramesh Radhakrishnan", "Deependra Talla", "Lizy Kurian John"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854399", 12, "isca", 2000]], "Scott Smith": [0, ["Piranha: a scalable architecture based on single-chip multiprocessing", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12, "isca", 2000]], "Babak Falsafi": [0, ["Selective, accurate, and timely self-invalidation using last-touch prediction", ["An-Chow Lai", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2000.854385", 10, "isca", 2000]]}