VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob102_circuit3_test.sv:36: $finish called at 605 (1ps)
Hint: Output 'q' has no mismatches.
Hint: Total mismatched samples is 0 out of 121 samples

Simulation finished at 605 ps
Mismatches: 0 in 121 samples
