INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cla4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cll4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cll4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/gpfa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpfa
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
