
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.10000000000000000000;
3.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  149594.9      1.25     286.8   26890.4                          
    0:00:26  149594.9      1.25     286.8   26890.4                          
    0:00:27  149639.6      1.25     286.8   26890.4                          
    0:00:27  149684.3      1.25     286.8   26890.4                          
    0:00:27  149729.0      1.25     286.8   26890.4                          
    0:00:27  149773.7      1.25     286.8   26890.4                          
    0:00:27  149810.7      1.25     286.8   26888.1                          
    0:00:27  150337.9      1.25     286.7   16931.3                          
    0:00:28  150847.0      1.25     286.7    6898.7                          
    0:00:45  154477.4      0.77     175.3     243.3                          
    0:00:46  154477.4      0.77     175.3     243.3                          
    0:00:46  154477.4      0.77     175.3     243.3                          
    0:00:46  154477.9      0.76     175.3     243.3                          
    0:00:46  154477.9      0.76     175.3     243.3                          
    0:00:57  138533.6      0.82     170.2     243.3                          
    0:00:58  138527.5      0.80     162.1     243.3                          
    0:01:00  138531.2      0.76     161.0     236.0                          
    0:01:03  138539.7      0.74     159.7     236.0                          
    0:01:03  138549.6      0.72     158.1     228.7                          
    0:01:04  138566.0      0.72     157.2     226.3                          
    0:01:05  138567.9      0.71     156.4     219.0                          
    0:01:05  138577.0      0.71     154.9     219.0                          
    0:01:06  138584.9      0.71     153.4     219.0                          
    0:01:07  138592.9      0.71     151.8     219.0                          
    0:01:07  138603.8      0.70     150.9     211.7                          
    0:01:08  138611.0      0.70     150.1     206.8                          
    0:01:08  138617.4      0.69     149.8     206.8                          
    0:01:08  138626.7      0.69     149.4     206.8                          
    0:01:09  138632.8      0.69     149.0     204.4                          
    0:01:09  138638.7      0.69     148.7     204.4                          
    0:01:10  138645.3      0.69     148.3     204.4                          
    0:01:10  138653.0      0.69     148.0     204.4                          
    0:01:11  138656.0      0.69     147.7     202.0                          
    0:01:11  138485.5      0.69     147.7     202.0                          
    0:01:11  138485.5      0.69     147.7     202.0                          
    0:01:12  138496.4      0.69     147.7     163.0                          
    0:01:12  138509.7      0.69     147.7     124.1                          
    0:01:13  138522.4      0.69     147.7      85.2                          
    0:01:13  138534.1      0.69     147.7      46.2                          
    0:01:14  138545.0      0.69     147.7       7.3                          
    0:01:14  138548.0      0.69     147.7       0.0                          
    0:01:14  138548.0      0.69     147.7       0.0                          
    0:01:14  138548.0      0.69     147.7       0.0                          
    0:01:14  138548.0      0.69     147.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:14  138548.0      0.69     147.7       0.0                          
    0:01:14  138578.0      0.67     146.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:14  138586.5      0.67     146.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138604.9      0.67     146.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138621.6      0.67     145.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:15  138634.4      0.67     144.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138648.2      0.67     144.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138667.7      0.67     143.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138686.8      0.66     143.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138699.6      0.66     142.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138721.9      0.66     142.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138748.0      0.64     141.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138762.1      0.64     140.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15  138792.7      0.63     140.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:16  138847.7      0.63     137.8      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  138911.6      0.63     135.5     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  138930.7      0.62     135.1     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16  138939.8      0.62     134.6     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16  138988.5      0.62     131.7     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  139045.9      0.62     128.2     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  139071.7      0.61     126.8     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139082.4      0.61     126.2     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139106.8      0.60     125.7     193.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16  139125.2      0.60     124.8     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139195.4      0.60     124.6     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139212.7      0.59     124.0     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139236.4      0.59     123.4     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139255.5      0.59     122.9     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139282.4      0.58     121.2     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139330.0      0.58     118.2     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139366.7      0.58     115.9     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139393.6      0.58     114.3     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139402.4      0.58     114.1     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139413.5      0.58     113.7     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139429.2      0.57     113.3     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139435.1      0.57     113.1     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139444.9      0.57     112.9     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139453.7      0.56     112.7     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139466.2      0.56     112.6     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139493.6      0.56     112.1     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139520.2      0.56     111.5     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139543.1      0.56     110.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18  139574.7      0.55     109.8     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139598.9      0.55     109.1     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18  139608.8      0.55     108.8     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139642.8      0.55     107.1     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  139676.9      0.55     105.3     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  139685.4      0.55     105.0     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139703.5      0.55     104.5     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18  139729.8      0.55     103.3     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139756.1      0.55     102.1     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139770.5      0.54     101.7     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:19  139790.7      0.54     100.8     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139804.3      0.53     100.2     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:19  139824.0      0.53      99.3     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139850.8      0.52      98.7     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:19  139862.3      0.52      98.3     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19  139872.4      0.52      98.1     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19  139891.5      0.52      97.4     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139919.2      0.52      95.9     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139939.7      0.52      94.8     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:20  139941.3      0.52      94.8     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20  139948.7      0.51      94.7     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:20  139957.8      0.51      94.4     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20  139988.3      0.51      93.5     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:20  139993.1      0.51      93.5     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20  139998.5      0.51      93.3     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140025.1      0.51      92.1     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140031.7      0.50      91.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140058.0      0.50      90.6     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140066.0      0.50      90.4     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140080.7      0.50      90.1     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140095.5      0.49      89.4     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140117.9      0.49      89.0     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21  140137.0      0.49      88.1     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140150.3      0.49      87.6     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140159.9      0.49      87.3     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140179.3      0.49      86.4     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140191.6      0.49      85.8     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140190.8      0.49      85.7     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140205.4      0.48      85.0     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140222.4      0.48      84.3     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140233.9      0.48      84.0     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140246.6      0.48      83.6     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140259.7      0.48      83.3     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140269.0      0.48      83.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140280.2      0.48      82.7     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140283.3      0.48      82.6     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140309.4      0.48      81.5     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140326.2      0.47      80.8     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140329.4      0.47      80.6     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140336.0      0.47      80.4     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140353.6      0.46      80.1     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140360.2      0.46      79.8     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140360.2      0.46      79.8     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140379.4      0.46      78.9     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140395.3      0.46      78.6     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140406.5      0.45      78.3     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140406.8      0.45      78.1     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140423.5      0.45      77.3     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140439.0      0.45      76.8     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140451.2      0.45      76.3     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140470.3      0.45      75.7     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140488.7      0.45      75.0     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140499.6      0.45      74.3     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140521.1      0.44      73.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140542.7      0.44      72.7     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140546.7      0.44      72.5     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140557.3      0.44      72.1     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140564.5      0.44      71.6     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140564.5      0.44      71.6     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140586.3      0.44      71.2     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140598.0      0.44      70.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140613.7      0.43      70.1     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140616.9      0.43      69.8     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140631.0      0.43      69.2     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140646.2      0.43      68.6     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140654.1      0.42      68.4     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140660.3      0.42      68.1     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140666.6      0.42      68.0     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140669.0      0.42      67.8     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140669.0      0.42      67.8     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140691.9      0.42      67.1     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140692.2      0.42      67.0     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140692.2      0.42      67.0     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140699.9      0.42      66.8     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140708.4      0.42      66.7     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140708.9      0.41      66.6     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140722.5      0.41      66.4     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25  140743.5      0.41      66.2     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140746.7      0.41      66.1     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140768.3      0.41      65.3     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140768.8      0.41      65.2     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140788.7      0.41      64.5     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140791.1      0.41      64.4     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140791.1      0.41      64.4     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140791.7      0.41      64.3     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140798.1      0.41      63.9     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140800.2      0.41      63.8     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140821.2      0.41      63.2     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140828.1      0.40      63.2     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140847.8      0.40      62.7     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140847.5      0.40      62.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140847.5      0.40      62.5     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140859.5      0.40      62.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140859.5      0.40      62.4     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140871.5      0.40      62.2     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140870.1      0.40      62.1     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140881.3      0.40      61.9     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140896.2      0.40      61.4     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140914.6      0.40      61.1     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140934.5      0.39      60.4     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140939.8      0.39      60.2     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140958.2      0.39      59.8     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140972.8      0.39      59.5     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140973.6      0.39      59.5     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140981.9      0.39      59.2     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140997.6      0.39      58.7     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140997.6      0.39      58.6     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141017.5      0.39      58.2     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141027.9      0.39      58.1     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141027.9      0.39      58.1     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141035.6      0.38      57.7     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141038.0      0.38      57.6     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141056.9      0.38      57.1     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141067.2      0.38      56.7     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141088.3      0.38      56.1     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141105.0      0.38      55.8     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29  141106.3      0.38      55.8     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141106.3      0.38      55.8     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141116.5      0.38      55.7     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141137.5      0.38      55.3     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141137.7      0.37      55.3     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141148.6      0.37      55.2     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141159.3      0.37      54.7     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141159.8      0.37      54.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141162.5      0.37      54.5     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141182.7      0.37      54.2     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141182.4      0.37      54.2     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141200.5      0.37      53.9     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141218.6      0.37      53.4     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141224.2      0.36      53.3     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141224.2      0.36      53.2     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141224.2      0.36      53.2     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141238.5      0.36      52.7     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141243.9      0.36      52.6     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141260.1      0.36      52.2     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141259.8      0.36      52.2     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141260.4      0.36      52.1     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141262.2      0.36      52.0     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141276.9      0.36      51.4     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141292.3      0.35      51.0     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141302.1      0.35      50.8     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141307.4      0.35      50.7     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141309.0      0.35      50.7     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141311.2      0.35      50.6     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141329.3      0.35      50.1     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141328.7      0.35      50.1     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141333.2      0.35      50.1     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141351.3      0.35      49.7     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141366.8      0.35      49.2     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141381.9      0.35      48.7     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141382.2      0.35      48.6     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141391.8      0.35      48.1     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141392.8      0.34      48.1     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141392.8      0.34      48.1     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141393.1      0.34      48.0     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141393.1      0.34      48.0     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141396.8      0.34      47.9     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141398.1      0.34      47.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141415.4      0.34      47.6     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141415.4      0.34      47.6     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141415.7      0.34      47.5     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141431.9      0.34      47.2     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141431.9      0.34      47.2     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141431.9      0.34      47.2     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141442.0      0.34      47.0     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141447.4      0.34      46.9     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141460.7      0.34      46.7     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141472.1      0.33      46.4     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141473.4      0.33      46.3     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141475.3      0.33      46.3     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141493.1      0.33      45.7     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141493.9      0.33      45.7     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141495.8      0.33      45.6     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141496.0      0.33      45.6     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141497.9      0.33      45.6     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141512.3      0.33      45.2     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141514.7      0.33      45.1     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141535.4      0.33      44.6     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141539.7      0.33      44.6     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:34  141543.7      0.33      44.4     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141559.6      0.33      44.2     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141559.6      0.33      44.2     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141559.6      0.33      44.2     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141561.7      0.32      44.1     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141561.7      0.32      44.0     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141565.2      0.32      43.9     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141565.2      0.32      43.8     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141570.8      0.32      43.7     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141571.3      0.32      43.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141586.5      0.32      43.5     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141603.2      0.32      43.0     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141604.8      0.32      43.0     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141607.2      0.32      42.8     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141606.4      0.32      42.6     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141608.6      0.31      42.6     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141608.0      0.31      42.5     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141612.0      0.31      42.3     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141622.9      0.31      42.1     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141638.3      0.31      41.6     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141643.9      0.31      41.5     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141643.9      0.31      41.5     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141644.7      0.31      41.5     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141644.2      0.31      41.4     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141644.2      0.31      41.4     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141644.7      0.31      41.4     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141646.6      0.31      41.4     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141649.0      0.31      41.3     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141669.2      0.31      40.8     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141670.0      0.31      40.8     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141675.3      0.31      40.8     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141675.6      0.31      40.7     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141679.6      0.31      40.6     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141681.2      0.31      40.6     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:37  141685.4      0.30      40.5     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141687.8      0.30      40.5     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141696.6      0.30      40.2     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141695.0      0.30      40.2     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141695.3      0.30      40.2     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141695.0      0.30      40.1     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141709.4      0.30      39.9     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141712.6      0.30      39.7     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141720.0      0.30      39.6     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141723.7      0.30      39.5     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141733.3      0.30      39.4     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141733.3      0.30      39.4     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:38  141741.8      0.30      39.1     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141757.5      0.30      38.7     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141771.1      0.30      38.4     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141786.0      0.30      38.2     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141796.4      0.30      38.0     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141801.1      0.30      37.9     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141817.9      0.30      37.8     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141817.4      0.30      37.8     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141819.8      0.30      37.7     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141835.2      0.30      37.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141836.0      0.30      37.5     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141845.6      0.29      37.4     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141848.8      0.29      37.3     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141849.8      0.29      37.3     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141864.7      0.29      37.0     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141867.9      0.29      36.9     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141869.0      0.29      36.8     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141879.9      0.29      36.6     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141884.1      0.29      36.5     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141886.8      0.28      36.5     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141886.8      0.28      36.4     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141904.3      0.28      35.9     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141904.3      0.28      35.9     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40  141904.3      0.28      35.9     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40  141904.1      0.28      35.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141921.6      0.28      35.4     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141923.5      0.28      35.4     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141929.9      0.28      35.3     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141929.9      0.28      35.2     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141930.4      0.28      35.2     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141930.7      0.28      35.2     411.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:41  141934.9      0.28      35.0     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141934.9      0.28      35.0     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141934.9      0.28      34.9     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141936.8      0.28      34.8     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141937.3      0.28      34.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141937.9      0.28      34.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141938.9      0.27      34.8     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141938.9      0.27      34.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141938.9      0.27      34.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141949.8      0.27      34.7     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141951.2      0.27      34.6     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141969.8      0.27      34.3     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141970.6      0.27      34.2     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141987.1      0.27      33.8     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141987.1      0.27      33.7     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141996.4      0.27      33.6     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141996.4      0.27      33.6     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141998.5      0.27      33.6     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141999.3      0.27      33.5     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142001.4      0.27      33.5     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142001.2      0.27      33.5     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142003.0      0.27      33.4     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142003.8      0.27      33.3     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142009.4      0.27      33.0     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  142009.4      0.27      33.0     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142011.3      0.27      33.0     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142014.2      0.27      33.0     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142020.9      0.27      32.9     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142029.6      0.27      32.7     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142029.4      0.26      32.7     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142036.8      0.26      32.6     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142037.9      0.26      32.5     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142039.7      0.26      32.5     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142053.8      0.26      32.2     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  142056.5      0.26      32.2     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142056.5      0.26      32.1     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  142056.8      0.26      32.1     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  142056.8      0.26      32.1     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142061.3      0.26      32.0     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142064.2      0.26      32.0     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142064.5      0.26      32.0     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142069.0      0.26      31.9     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142074.3      0.26      31.8     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142083.1      0.26      31.6     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  142083.1      0.26      31.5     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  142083.1      0.26      31.5     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  142102.0      0.26      31.1     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  142102.0      0.26      31.1     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142102.0      0.26      31.0     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  142102.0      0.26      31.0     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142103.6      0.26      30.9     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142116.6      0.26      30.7     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  142126.7      0.25      30.5     411.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:47  142138.7      0.25      30.2     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  142147.5      0.25      30.0     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142157.0      0.25      29.9     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142169.0      0.24      29.6     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142179.4      0.24      29.4     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  142187.4      0.24      29.3     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142194.0      0.24      29.1     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142205.2      0.24      28.9     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  142218.2      0.24      28.7     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142227.0      0.24      28.6     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142234.7      0.23      28.4     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142243.2      0.23      28.2     411.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:47  142251.7      0.23      28.0     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142258.9      0.23      27.8     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142269.3      0.23      27.6     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142277.8      0.23      27.4     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142290.6      0.23      27.2     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142296.4      0.23      27.1     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142305.7      0.23      27.0     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142315.8      0.22      26.7     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142323.8      0.22      26.7     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142331.8      0.22      26.6     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142341.4      0.22      26.4     411.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:48  142351.2      0.22      26.3     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142362.9      0.22      26.1     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142374.4      0.22      26.0     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142387.9      0.22      25.8     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142397.8      0.22      25.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142409.2      0.22      25.5     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142417.7      0.21      25.2     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142428.6      0.21      25.0     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142437.4      0.21      24.9     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142442.2      0.21      24.8     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142453.9      0.21      24.7     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142465.6      0.21      24.4     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142473.1      0.21      24.3     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142485.6      0.21      24.1     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142493.0      0.21      23.9     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142499.1      0.21      23.9     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142509.2      0.20      23.7     411.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:49  142520.9      0.20      23.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142531.6      0.20      23.3     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142538.5      0.20      23.1     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142546.5      0.20      22.9     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142558.2      0.20      22.7     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142570.1      0.20      22.4     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142577.9      0.20      22.3     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142586.6      0.20      22.2     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142596.5      0.19      22.0     411.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:50  142602.9      0.19      21.8     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142612.7      0.19      21.6     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142621.7      0.19      21.5     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142628.7      0.19      21.4     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142637.4      0.19      21.3     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142644.4      0.19      21.1     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142654.2      0.19      21.0     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  142663.2      0.19      20.8     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142674.2      0.19      20.6     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  142684.3      0.18      20.4     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142694.4      0.18      20.2     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142706.1      0.18      19.9     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142720.4      0.18      19.8     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142739.9      0.18      19.5     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142758.2      0.18      19.3     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142768.0      0.18      19.2     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142776.8      0.17      19.0     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142782.9      0.17      18.9     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142794.6      0.17      18.7     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142798.9      0.17      18.6     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142804.0      0.17      18.5     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142812.5      0.17      18.4     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142819.7      0.17      18.3     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142830.0      0.17      18.1     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142835.9      0.17      18.0     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142844.7      0.17      17.8     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142854.2      0.17      17.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142861.4      0.16      17.7     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142865.9      0.16      17.6     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142871.5      0.16      17.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142876.8      0.16      17.4     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142883.0      0.16      17.2     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142892.5      0.16      17.1     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142902.6      0.16      16.9     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142909.0      0.16      16.8     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142917.0      0.16      16.6     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142923.4      0.16      16.6     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142930.0      0.16      16.4     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142937.8      0.16      16.3     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142942.5      0.15      16.2     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142948.1      0.15      16.0     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142956.9      0.15      15.9     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142965.7      0.15      15.9     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142975.8      0.15      15.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142980.1      0.15      15.6     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142984.8      0.15      15.5     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142987.2      0.15      15.5     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142994.9      0.15      15.4     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  143001.9      0.15      15.2     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143005.6      0.15      15.2     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143009.0      0.15      15.1     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143014.9      0.14      15.0     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  143018.9      0.14      14.9     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143022.1      0.14      14.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143023.9      0.14      14.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143032.5      0.14      14.7     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143040.2      0.14      14.7     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  143046.6      0.14      14.7     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143049.7      0.14      14.6     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143055.3      0.14      14.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143056.9      0.14      14.5     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143060.1      0.14      14.4     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143066.2      0.14      14.4     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143070.8      0.14      14.4     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143072.4      0.14      14.4     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143075.0      0.14      14.3     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143074.5      0.14      14.3     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143076.9      0.14      14.3     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  143079.5      0.14      14.2     411.7                          
    0:01:56  143077.1      0.14      14.2     411.7                          
    0:01:57  143120.0      0.14      14.2     411.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:57  143120.0      0.14      14.2     411.7                          
    0:01:57  143018.1      0.14      14.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143018.1      0.14      14.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143018.1      0.14      14.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143019.4      0.14      14.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143019.4      0.14      14.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143024.7      0.14      14.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  143026.6      0.14      14.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143028.2      0.14      13.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:58  143028.2      0.14      13.9       0.0                          
    0:01:58  143028.2      0.14      13.9       0.0                          
    0:02:02  142876.6      0.14      13.9       0.0                          
    0:02:03  142817.0      0.14      14.0       0.0                          
    0:02:03  142782.9      0.14      14.1       0.0                          
    0:02:04  142759.5      0.14      14.1       0.0                          
    0:02:04  142736.7      0.14      14.1       0.0                          
    0:02:05  142713.8      0.14      14.1       0.0                          
    0:02:05  142692.0      0.14      14.1       0.0                          
    0:02:06  142670.2      0.14      14.1       0.0                          
    0:02:07  142659.0      0.14      14.1       0.0                          
    0:02:07  142640.4      0.14      14.1       0.0                          
    0:02:07  142629.7      0.14      14.1       0.0                          
    0:02:08  142619.1      0.14      14.1       0.0                          
    0:02:08  142608.4      0.14      14.1       0.0                          
    0:02:08  142597.8      0.14      14.1       0.0                          
    0:02:09  142587.2      0.14      14.1       0.0                          
    0:02:09  142576.5      0.14      14.1       0.0                          
    0:02:09  142576.5      0.14      14.1       0.0                          
    0:02:09  142578.9      0.14      14.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142691.7      0.13      12.6       0.0                          
    0:02:11  142595.4      0.14      12.8       0.0                          
    0:02:11  142594.6      0.14      12.8       0.0                          
    0:02:11  142594.6      0.14      12.8       0.0                          
    0:02:11  142594.6      0.14      12.8       0.0                          
    0:02:11  142594.6      0.14      12.8       0.0                          
    0:02:11  142594.6      0.14      12.8       0.0                          
    0:02:11  142594.6      0.14      12.8       0.0                          
    0:02:11  142598.1      0.13      12.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142599.9      0.13      12.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142599.9      0.13      12.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142600.7      0.13      12.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142605.5      0.13      12.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142609.0      0.13      12.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:12  142610.3      0.13      12.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142610.3      0.13      12.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142611.1      0.13      12.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142611.6      0.13      12.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142611.9      0.13      12.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142612.4      0.13      12.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142613.2      0.13      12.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142613.2      0.13      12.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142616.2      0.13      12.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142627.1      0.13      12.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142628.1      0.13      12.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142628.9      0.13      12.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142631.1      0.13      12.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142633.5      0.13      12.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142633.7      0.13      12.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142633.7      0.13      12.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142634.5      0.13      12.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142635.0      0.13      12.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142637.2      0.13      12.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142631.6      0.13      12.0       0.0                          
    0:02:14  142523.9      0.13      12.0       0.0                          
    0:02:17  142432.1      0.13      12.0       0.0                          
    0:02:17  142382.9      0.13      12.0       0.0                          
    0:02:17  142329.7      0.13      12.0       0.0                          
    0:02:17  142275.2      0.13      12.0       0.0                          
    0:02:18  142220.9      0.13      12.0       0.0                          
    0:02:18  142167.4      0.13      12.0       0.0                          
    0:02:18  142112.4      0.13      12.0       0.0                          
    0:02:18  142058.4      0.13      12.0       0.0                          
    0:02:18  141975.4      0.13      12.0       0.0                          
    0:02:19  141851.7      0.13      12.0       0.0                          
    0:02:19  141727.2      0.13      12.0       0.0                          
    0:02:20  141605.9      0.13      12.0       0.0                          
    0:02:20  141494.2      0.13      12.0       0.0                          
    0:02:21  141411.2      0.13      12.0       0.0                          
    0:02:21  141392.8      0.13      12.0       0.0                          
    0:02:21  141381.7      0.13      12.0       0.0                          
    0:02:21  141351.9      0.13      12.0       0.0                          
    0:02:22  141296.8      0.13      12.0       0.0                          
    0:02:23  141241.7      0.13      12.0       0.0                          
    0:02:24  141223.1      0.13      12.0       0.0                          
    0:02:24  141218.9      0.13      12.0       0.0                          
    0:02:24  141218.3      0.13      12.0       0.0                          
    0:02:25  141202.1      0.13      12.0       0.0                          
    0:02:25  141199.4      0.13      12.0       0.0                          
    0:02:27  141199.4      0.13      12.0       0.0                          
    0:02:27  141187.7      0.13      12.1       0.0                          
    0:02:27  141187.7      0.13      12.1       0.0                          
    0:02:27  141187.7      0.13      12.1       0.0                          
    0:02:27  141187.7      0.13      12.1       0.0                          
    0:02:27  141187.7      0.13      12.1       0.0                          
    0:02:27  141187.7      0.13      12.1       0.0                          
    0:02:27  141189.3      0.13      12.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:27  141189.9      0.13      12.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:28  141189.9      0.13      12.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:28  141190.4      0.13      12.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:28  141192.3      0.13      12.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:28  141192.5      0.13      12.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  141194.7      0.13      11.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  141197.9      0.13      11.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  141197.9      0.13      11.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  141201.3      0.13      11.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:28  141201.6      0.13      11.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:28  141205.8      0.13      11.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:29  141205.8      0.13      11.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:29  141206.4      0.13      11.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  141207.4      0.13      11.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  141208.5      0.12      11.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  141211.2      0.12      11.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  141211.2      0.12      11.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  141211.9      0.12      11.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:29  141211.9      0.12      11.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  141213.5      0.12      11.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:30  141215.9      0.12      11.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141217.0      0.12      11.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:30  141217.0      0.12      11.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141218.6      0.12      11.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141222.9      0.12      11.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:30  141223.7      0.12      11.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:30  141223.7      0.12      11.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:30  141224.2      0.12      11.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:30  141225.8      0.12      11.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:30  141225.2      0.12      11.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141226.3      0.12      11.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:30  141228.2      0.12      11.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  141230.8      0.12      11.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:31  141234.0      0.12      11.4       0.0                          
    0:02:31  141241.2      0.12      11.3       0.0                          
    0:02:31  141245.5      0.12      11.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:31  141246.3      0.12      11.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  141248.9      0.12      11.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  141249.5      0.12      11.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:31  141249.7      0.12      11.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  141250.5      0.12      11.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  141253.2      0.12      11.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  141256.1      0.12      11.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:32  141258.5      0.12      11.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:32  141259.6      0.12      11.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  141264.1      0.12      11.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:32  141263.8      0.12      11.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:32  141267.0      0.12      11.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:32  141267.5      0.12      11.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  141270.7      0.12      10.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  141270.7      0.12      10.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  141272.1      0.12      10.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:32  141275.8      0.12      10.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141276.3      0.12      10.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141276.9      0.12      10.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  141277.4      0.12      10.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  141277.4      0.12      10.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141280.0      0.12      10.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141280.0      0.12      10.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141280.0      0.12      10.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141280.0      0.12      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141280.0      0.12      10.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141282.2      0.12      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141289.6      0.12      10.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141292.3      0.12      10.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  141299.7      0.12      10.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141310.1      0.12      10.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  141314.1      0.12      10.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141322.6      0.11      10.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141329.8      0.11      10.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  141335.1      0.11      10.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141341.5      0.11      10.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141343.4      0.11      10.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141349.2      0.11      10.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141351.9      0.11       9.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  141358.2      0.11       9.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141360.9      0.11       9.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141366.5      0.11       9.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  141370.8      0.11       9.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141376.3      0.11       9.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  141379.3      0.11       9.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141384.1      0.11       9.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  141387.8      0.11       9.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141391.8      0.11       9.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  141397.1      0.11       9.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  141405.9      0.11       9.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141409.6      0.11       9.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:36  141409.9      0.11       9.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141413.8      0.11       9.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141417.3      0.10       9.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141420.8      0.10       9.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141424.0      0.10       9.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:36  141429.3      0.10       9.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141432.5      0.10       9.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  141438.3      0.10       8.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141444.7      0.10       8.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141447.9      0.10       8.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141454.3      0.10       8.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141455.1      0.10       8.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141462.8      0.10       8.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141467.8      0.10       8.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141473.4      0.10       8.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141482.5      0.10       8.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:37:05 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70572.460280
Buf/Inv area:                     3258.765978
Noncombinational area:           70910.011562
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141482.471842
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:37:11 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.7432 mW   (88%)
  Net Switching Power  =   3.4651 mW   (12%)
                         ---------
Total Dynamic Power    =  28.2083 mW  (100%)

Cell Leakage Power     =   2.8903 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.2905e+04          462.7122        1.1887e+06        2.4557e+04  (  78.96%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.8377e+03        3.0024e+03        1.7015e+06        6.5418e+03  (  21.04%)
--------------------------------------------------------------------------------------------------
Total          2.4743e+04 uW     3.4651e+03 uW     2.8903e+06 nW     3.1099e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:37:11 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[8].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[8].path/Mat_a_Mem/Mem/U414/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out[2] (memory_b20_SIZE16_LOGSIZE4_16)
                                                          0.00       0.23 f
  path/genblk1[8].path/Mat_a_Mem/data_out[2] (seqMemory_b20_SIZE16_16)
                                                          0.00       0.23 f
  path/genblk1[8].path/path/in0[2] (mac_b20_g1_8)         0.00       0.23 f
  path/genblk1[8].path/path/mult_21/a[2] (mac_b20_g1_8_DW_mult_tc_0)
                                                          0.00       0.23 f
  path/genblk1[8].path/path/mult_21/U831/ZN (XNOR2_X1)
                                                          0.06       0.29 r
  path/genblk1[8].path/path/mult_21/U1014/Z (CLKBUF_X3)
                                                          0.07       0.36 r
  path/genblk1[8].path/path/mult_21/U1254/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[8].path/path/mult_21/U273/S (HA_X1)        0.08       0.48 f
  path/genblk1[8].path/path/mult_21/U1054/ZN (NAND2_X1)
                                                          0.04       0.52 r
  path/genblk1[8].path/path/mult_21/U1036/ZN (NAND3_X1)
                                                          0.04       0.56 f
  path/genblk1[8].path/path/mult_21/U1131/ZN (NAND2_X1)
                                                          0.04       0.60 r
  path/genblk1[8].path/path/mult_21/U970/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[8].path/path/mult_21/U1158/ZN (NAND2_X1)
                                                          0.04       0.67 r
  path/genblk1[8].path/path/mult_21/U865/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[8].path/path/mult_21/U892/ZN (NAND2_X1)
                                                          0.04       0.74 r
  path/genblk1[8].path/path/mult_21/U880/ZN (NAND3_X1)
                                                          0.04       0.79 f
  path/genblk1[8].path/path/mult_21/U803/ZN (NAND2_X1)
                                                          0.04       0.82 r
  path/genblk1[8].path/path/mult_21/U806/ZN (NAND3_X1)
                                                          0.03       0.86 f
  path/genblk1[8].path/path/mult_21/U821/ZN (NAND2_X1)
                                                          0.03       0.89 r
  path/genblk1[8].path/path/mult_21/U804/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[8].path/path/mult_21/U1033/ZN (NAND2_X1)
                                                          0.04       0.96 r
  path/genblk1[8].path/path/mult_21/U862/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[8].path/path/mult_21/U947/ZN (NAND2_X1)
                                                          0.04       1.03 r
  path/genblk1[8].path/path/mult_21/U920/ZN (NAND3_X1)
                                                          0.04       1.07 f
  path/genblk1[8].path/path/mult_21/U1208/ZN (NAND2_X1)
                                                          0.04       1.11 r
  path/genblk1[8].path/path/mult_21/U959/ZN (NAND3_X1)
                                                          0.04       1.14 f
  path/genblk1[8].path/path/mult_21/U995/ZN (NAND2_X1)
                                                          0.04       1.18 r
  path/genblk1[8].path/path/mult_21/U998/ZN (NAND3_X1)
                                                          0.04       1.22 f
  path/genblk1[8].path/path/mult_21/U1119/ZN (NAND2_X1)
                                                          0.04       1.25 r
  path/genblk1[8].path/path/mult_21/U878/ZN (NAND3_X1)
                                                          0.04       1.29 f
  path/genblk1[8].path/path/mult_21/U1048/ZN (NAND2_X1)
                                                          0.04       1.32 r
  path/genblk1[8].path/path/mult_21/U918/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[8].path/path/mult_21/U845/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[8].path/path/mult_21/U866/ZN (NAND3_X1)
                                                          0.03       1.44 f
  path/genblk1[8].path/path/mult_21/U1149/ZN (NAND2_X1)
                                                          0.03       1.46 r
  path/genblk1[8].path/path/mult_21/U1152/ZN (NAND3_X1)
                                                          0.03       1.50 f
  path/genblk1[8].path/path/mult_21/U85/CO (FA_X1)        0.10       1.59 f
  path/genblk1[8].path/path/mult_21/U1165/ZN (NAND2_X1)
                                                          0.04       1.63 r
  path/genblk1[8].path/path/mult_21/U958/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[8].path/path/mult_21/U989/ZN (NAND2_X1)
                                                          0.04       1.71 r
  path/genblk1[8].path/path/mult_21/U902/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[8].path/path/mult_21/U1183/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[8].path/path/mult_21/U1186/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[8].path/path/mult_21/U844/ZN (NAND2_X1)
                                                          0.04       1.86 r
  path/genblk1[8].path/path/mult_21/U868/ZN (NAND3_X1)
                                                          0.03       1.89 f
  path/genblk1[8].path/path/mult_21/U929/ZN (NAND2_X1)
                                                          0.03       1.92 r
  path/genblk1[8].path/path/mult_21/U916/ZN (NAND3_X1)
                                                          0.04       1.96 f
  path/genblk1[8].path/path/mult_21/U1203/ZN (NAND2_X1)
                                                          0.03       1.99 r
  path/genblk1[8].path/path/mult_21/U1205/ZN (NAND3_X1)
                                                          0.03       2.03 f
  path/genblk1[8].path/path/mult_21/U78/CO (FA_X1)        0.10       2.12 f
  path/genblk1[8].path/path/mult_21/U1126/ZN (NAND2_X1)
                                                          0.04       2.16 r
  path/genblk1[8].path/path/mult_21/U1128/ZN (NAND3_X1)
                                                          0.04       2.20 f
  path/genblk1[8].path/path/mult_21/U984/ZN (NAND2_X1)
                                                          0.04       2.23 r
  path/genblk1[8].path/path/mult_21/U901/ZN (NAND3_X1)
                                                          0.04       2.28 f
  path/genblk1[8].path/path/mult_21/U846/ZN (NAND2_X1)
                                                          0.04       2.31 r
  path/genblk1[8].path/path/mult_21/U913/ZN (NAND3_X1)
                                                          0.03       2.35 f
  path/genblk1[8].path/path/mult_21/U935/ZN (NAND2_X1)
                                                          0.03       2.38 r
  path/genblk1[8].path/path/mult_21/U915/ZN (NAND3_X1)
                                                          0.04       2.42 f
  path/genblk1[8].path/path/mult_21/U963/ZN (NAND2_X1)
                                                          0.04       2.45 r
  path/genblk1[8].path/path/mult_21/U960/ZN (NAND3_X1)
                                                          0.04       2.49 f
  path/genblk1[8].path/path/mult_21/U1141/ZN (NAND2_X1)
                                                          0.04       2.53 r
  path/genblk1[8].path/path/mult_21/U1142/ZN (NAND3_X1)
                                                          0.04       2.56 f
  path/genblk1[8].path/path/mult_21/U1145/ZN (NAND2_X1)
                                                          0.04       2.60 r
  path/genblk1[8].path/path/mult_21/U1000/ZN (NAND3_X1)
                                                          0.04       2.64 f
  path/genblk1[8].path/path/mult_21/U843/ZN (NAND2_X1)
                                                          0.03       2.68 r
  path/genblk1[8].path/path/mult_21/U1168/ZN (NAND3_X1)
                                                          0.04       2.71 f
  path/genblk1[8].path/path/mult_21/U1178/ZN (NAND2_X1)
                                                          0.04       2.75 r
  path/genblk1[8].path/path/mult_21/U911/ZN (NAND3_X1)
                                                          0.04       2.79 f
  path/genblk1[8].path/path/mult_21/U953/ZN (NAND2_X1)
                                                          0.04       2.82 r
  path/genblk1[8].path/path/mult_21/U921/ZN (NAND3_X1)
                                                          0.04       2.86 f
  path/genblk1[8].path/path/mult_21/U1192/ZN (NAND2_X1)
                                                          0.04       2.89 r
  path/genblk1[8].path/path/mult_21/U999/ZN (NAND3_X1)
                                                          0.04       2.93 f
  path/genblk1[8].path/path/mult_21/U1197/ZN (NAND2_X1)
                                                          0.04       2.97 r
  path/genblk1[8].path/path/mult_21/U1199/ZN (NAND3_X1)
                                                          0.04       3.01 f
  path/genblk1[8].path/path/mult_21/U975/ZN (NAND2_X1)
                                                          0.03       3.04 r
  path/genblk1[8].path/path/mult_21/U977/ZN (NAND3_X1)
                                                          0.04       3.08 f
  path/genblk1[8].path/path/mult_21/U979/ZN (NAND2_X1)
                                                          0.03       3.11 r
  path/genblk1[8].path/path/mult_21/U926/ZN (AND3_X1)     0.05       3.16 r
  path/genblk1[8].path/path/mult_21/product[39] (mac_b20_g1_8_DW_mult_tc_0)
                                                          0.00       3.16 r
  path/genblk1[8].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       3.17 r
  data arrival time                                                  3.17

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  path/genblk1[8].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       3.10 r
  library setup time                                     -0.03       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
