#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Mon Oct 28 20:14:44 2019
# Process ID: 13744
# Current directory: C:/Users/student/Documents/RSA/RSA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14396 C:\Users\student\Documents\RSA\RSA\RSA.xpr
# Log file: C:/Users/student/Documents/RSA/RSA/vivado.log
# Journal file: C:/Users/student/Documents/RSA/RSA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/student/Documents/RSA/RSA/RSA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 784.113 ; gain = 126.555
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Core_tb_behav -key {Behavioral:sim_1:Functional:Core_tb} -tclbatch {Core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 874.090 ; gain = 0.199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 874.090 ; gain = 21.684
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 874.918 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 874.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 874.918 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 874.918 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 874.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 874.918 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 874.918 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 874.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 880.746 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 880.746 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 880.746 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010iclg225-1L
Top: Core
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1292.215 ; gain = 153.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.531 ; gain = 199.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.531 ; gain = 199.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.531 ; gain = 199.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1473.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1530.770 ; gain = 392.422
10 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1530.770 ; gain = 645.074
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1533.430 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.430 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1533.430 ; gain = 0.078
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1617.707 ; gain = 29.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1687.730 ; gain = 99.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1687.730 ; gain = 99.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1687.730 ; gain = 99.855
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1862.820 ; gain = 274.945
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1999.719 ; gain = 14.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 14.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 14.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 14.156
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.719 ; gain = 14.156
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.719 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1999.719 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.719 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1999.719 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'program_counter' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:85]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1999.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2057.895 ; gain = 58.176
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:01:43 ; elapsed = 00:01:26 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:01:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:01:44 ; elapsed = 00:01:33 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2057.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2057.895 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2088.645 ; gain = 20.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'program_counter' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:85]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.637 ; gain = 21.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2102.242 ; gain = 34.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2102.242 ; gain = 34.438
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.242 ; gain = 34.438
show_objects -name latch [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ OTHERS.*.* } ]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.242 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.242 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2102.242 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Documents/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Documents/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.242 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.242 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2102.242 ; gain = 0.000
save_project_as RSA_safe C:/Users/student/Documents/RSA_safe -force
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 21:33:43 2019...
