#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 11:10:21 2025
# Process ID: 110881
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2839.489 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.145 ; gain = 114.992 ; free physical = 602300 ; free virtual = 693423
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 110892
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2831.633 ; gain = 399.559 ; free physical = 592103 ; free virtual = 683226
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_40_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_40_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_40_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_40_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3788.328 ; gain = 1356.254 ; free physical = 597390 ; free virtual = 688526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3788.328 ; gain = 1356.254 ; free physical = 598021 ; free virtual = 689157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3808.254 ; gain = 1376.180 ; free physical = 597902 ; free virtual = 689038
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 4317.629 ; gain = 1885.555 ; free physical = 590930 ; free virtual = 682080
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               16 Bit    Registers := 2351  
	               12 Bit    Registers := 251   
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2326  
	   2 Input   15 Bit        Muxes := 3506  
	   2 Input   12 Bit        Muxes := 3757  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 108   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i320_i_i_i_i_reg_122284_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_i_reg_120094_reg[15]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_122069_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_122099_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_reg_122094_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_reg_122064_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[9]' (FDE) to 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121739_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121749_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_reg_121744_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_reg_121734_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121589_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_121599_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_reg_121594_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i_i460_i_reg_121584_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_1_reg_121469_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_1_reg_121539_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_reg_121534_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i934_i_reg_121464_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121024_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_120629_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_reg_120624_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_120499_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_reg_120494_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i_i2295_i_i_reg_120494_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i147_i_i148_i_reg_121674_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42566_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_120634_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42456_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i_i_i2294_i_reg_121124_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_120329_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_1_reg_120669_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_reg_120324_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_1_reg_120669_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_121134_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i_i_i1500_i_reg_121324_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42556_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42328_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_120744_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i_i2367_i_i_reg_120464_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i225_i225_i_i_reg_121004_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42496_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i299_i299_i_i_reg_120984_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i_i1887_i_i_reg_120584_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42426_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i1249_i1249_i_i_reg_120754_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_120549_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121259_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42586_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_120914_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42386_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i1095_i_i_i_reg_120154_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i933_i_i_i_reg_120184_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42606_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_120384_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:41 . Memory (MB): peak = 4333.641 ; gain = 1901.566 ; free physical = 582926 ; free virtual = 674190
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:11 . Memory (MB): peak = 4333.641 ; gain = 1901.566 ; free physical = 563549 ; free virtual = 654922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:22 . Memory (MB): peak = 4341.645 ; gain = 1909.570 ; free physical = 583240 ; free virtual = 674626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:02:51 . Memory (MB): peak = 4425.527 ; gain = 1993.453 ; free physical = 581476 ; free virtual = 672960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:56 ; elapsed = 00:02:52 . Memory (MB): peak = 4425.527 ; gain = 1993.453 ; free physical = 575703 ; free virtual = 667187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:01 . Memory (MB): peak = 4425.527 ; gain = 1993.453 ; free physical = 586826 ; free virtual = 678310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:02 . Memory (MB): peak = 4425.527 ; gain = 1993.453 ; free physical = 586812 ; free virtual = 678296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:12 ; elapsed = 00:03:09 . Memory (MB): peak = 4425.527 ; gain = 1993.453 ; free physical = 586730 ; free virtual = 678215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:13 ; elapsed = 00:03:09 . Memory (MB): peak = 4425.527 ; gain = 1993.453 ; free physical = 586687 ; free virtual = 678171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3506|
|3     |LUT1   |   606|
|4     |LUT2   |  9131|
|5     |LUT3   |  4038|
|6     |LUT4   | 23516|
|7     |LUT5   | 27630|
|8     |LUT6   | 65871|
|9     |MUXF7  |   100|
|10    |FDRE   | 38481|
|11    |FDSE   |    76|
|12    |IBUF   | 32004|
|13    |OBUF   |   428|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 205388|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    375|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     54|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_77                                       |     45|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     55|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_76                                       |     45|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     56|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_75                                       |     45|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     56|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_74                                       |     45|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     54|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_73                                       |     45|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     58|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_72                                       |     45|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     54|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_71                                       |     45|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     56|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_70                                       |     45|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     56|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_69                                       |     45|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     54|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_68                                       |     45|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     62|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_67                                       |     45|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w16_d2_S_10                                                |     56|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_66                                       |     45|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w16_d2_S_11                                                |     55|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_65                                       |     45|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w16_d2_S_12                                                |     55|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_64                                       |     45|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w16_d2_S_13                                                |     55|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_63                                       |     45|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w16_d2_S_14                                                |     55|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_62                                       |     45|
|35    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_15                                                |     54|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_61                                       |     45|
|37    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_16                                                |     55|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_60                                       |     45|
|39    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_17                                                |     55|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_59                                       |     45|
|41    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_18                                                |     56|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_58                                       |     45|
|43    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_19                                                |     55|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_57                                       |     45|
|45    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_20                                                |     55|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_56                                       |     45|
|47    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_21                                                |     54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_55                                       |     45|
|49    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_22                                                |     55|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_54                                       |     45|
|51    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_23                                                |     55|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     45|
|53    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_40_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_40_1_25_4 | 171170|
|54    |    call_ret1406_operator_s_fu_35450                                 |hls_dummy_operator_s                                                      |      2|
|55    |    call_ret1407_operator_s_fu_35460                                 |hls_dummy_operator_s_24                                                   |      2|
|56    |    call_ret1408_operator_s_fu_35470                                 |hls_dummy_operator_s_25                                                   |      2|
|57    |    call_ret1409_operator_s_fu_35478                                 |hls_dummy_operator_s_26                                                   |      2|
|58    |    call_ret1410_operator_s_fu_35488                                 |hls_dummy_operator_s_27                                                   |      2|
|59    |    call_ret1411_operator_s_fu_35498                                 |hls_dummy_operator_s_28                                                   |      2|
|60    |    call_ret1412_operator_s_fu_35506                                 |hls_dummy_operator_s_29                                                   |      2|
|61    |    call_ret1452_operator_s_fu_35834                                 |hls_dummy_operator_s_30                                                   |      2|
|62    |    call_ret1453_operator_s_fu_35844                                 |hls_dummy_operator_s_31                                                   |      2|
|63    |    call_ret1454_operator_s_fu_35854                                 |hls_dummy_operator_s_32                                                   |      2|
|64    |    call_ret1455_operator_s_fu_35862                                 |hls_dummy_operator_s_33                                                   |      2|
|65    |    call_ret1456_operator_s_fu_35872                                 |hls_dummy_operator_s_34                                                   |      2|
|66    |    call_ret1457_operator_s_fu_35882                                 |hls_dummy_operator_s_35                                                   |      2|
|67    |    call_ret1458_operator_s_fu_35890                                 |hls_dummy_operator_s_36                                                   |      2|
|68    |    call_ret864_operator_s_fu_31126                                  |hls_dummy_operator_s_37                                                   |      2|
|69    |    call_ret865_operator_s_fu_31136                                  |hls_dummy_operator_s_38                                                   |      2|
|70    |    call_ret866_operator_s_fu_31146                                  |hls_dummy_operator_s_39                                                   |      2|
|71    |    call_ret964_operator_s_fu_31930                                  |hls_dummy_operator_s_40                                                   |      2|
|72    |    call_ret965_operator_s_fu_31940                                  |hls_dummy_operator_s_41                                                   |      2|
|73    |    call_ret966_operator_s_fu_31950                                  |hls_dummy_operator_s_42                                                   |      2|
|74    |    call_ret967_operator_s_fu_31958                                  |hls_dummy_operator_s_43                                                   |      2|
|75    |    call_ret968_operator_s_fu_31968                                  |hls_dummy_operator_s_44                                                   |      2|
|76    |    call_ret969_operator_s_fu_31978                                  |hls_dummy_operator_s_45                                                   |      2|
|77    |    call_ret970_operator_s_fu_31986                                  |hls_dummy_operator_s_46                                                   |      2|
|78    |    call_ret979_operator_s_fu_32058                                  |hls_dummy_operator_s_47                                                   |      2|
|79    |    call_ret980_operator_s_fu_32068                                  |hls_dummy_operator_s_48                                                   |      2|
|80    |    call_ret981_operator_s_fu_32078                                  |hls_dummy_operator_s_49                                                   |      2|
|81    |    call_ret982_operator_s_fu_32086                                  |hls_dummy_operator_s_50                                                   |      2|
|82    |    call_ret983_operator_s_fu_32096                                  |hls_dummy_operator_s_51                                                   |      2|
|83    |    call_ret984_operator_s_fu_32106                                  |hls_dummy_operator_s_52                                                   |      2|
|84    |    call_ret985_operator_s_fu_32114                                  |hls_dummy_operator_s_53                                                   |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:13 ; elapsed = 00:03:10 . Memory (MB): peak = 4425.527 ; gain = 1993.453 ; free physical = 585920 ; free virtual = 677404
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:16 ; elapsed = 00:03:13 . Memory (MB): peak = 4429.438 ; gain = 1997.363 ; free physical = 590343 ; free virtual = 681827
Synthesis Optimization Complete : Time (s): cpu = 00:03:16 ; elapsed = 00:03:13 . Memory (MB): peak = 4429.438 ; gain = 1997.363 ; free physical = 590375 ; free virtual = 681841
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4441.527 ; gain = 0.000 ; free physical = 587255 ; free virtual = 678721
INFO: [Netlist 29-17] Analyzing 35611 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_40_1_25_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4770.723 ; gain = 0.000 ; free physical = 593206 ; free virtual = 684672
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 32004 instances

Synth Design complete | Checksum: f4d455cc
INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:10 ; elapsed = 00:04:06 . Memory (MB): peak = 4770.723 ; gain = 2362.578 ; free physical = 599177 ; free virtual = 690642
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17069.427; main = 4061.069; forked = 13549.190
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22137.383; main = 4770.727; forked = 17711.852
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4834.754 ; gain = 64.031 ; free physical = 597536 ; free virtual = 689001

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e5b54011

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4981.145 ; gain = 146.391 ; free physical = 593349 ; free virtual = 684815

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 571 inverters resulting in an inversion of 1244 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bebab770

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 638698 ; free virtual = 729046
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 571 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bebab770

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 627293 ; free virtual = 717641
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 115732671

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 646178 ; free virtual = 736526
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: df6bbd4f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 642118 ; free virtual = 732587
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 8a96f179

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 647981 ; free virtual = 738489
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             571  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d21d340b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 646376 ; free virtual = 736967

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d21d340b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 642792 ; free virtual = 733383

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d21d340b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 642659 ; free virtual = 733251

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 642457 ; free virtual = 733048
Ending Netlist Obfuscation Task | Checksum: d21d340b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5097.098 ; gain = 0.000 ; free physical = 642241 ; free virtual = 732832
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 5097.098 ; gain = 326.375 ; free physical = 642203 ; free virtual = 732794
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 11:15:30 2025...
