// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SHA1ProcessMessageBlock_SHA1CircularShift (
        bits,
        word,
        ap_return
);

parameter    ap_const_lv6_20 = 6'b100000;

input  [5:0] bits;
input  [31:0] word;
output  [31:0] ap_return;

wire   [31:0] tmp_fu_32_p1;
wire   [5:0] tmp_21_fu_42_p2;
wire   [31:0] tmp_61_cast_fu_48_p1;
wire   [31:0] tmp_22_fu_52_p2;
wire   [31:0] tmp_s_fu_36_p2;

assign ap_return = (tmp_22_fu_52_p2 | tmp_s_fu_36_p2);

assign tmp_21_fu_42_p2 = ($signed(ap_const_lv6_20) - $signed(bits));

assign tmp_22_fu_52_p2 = word >> tmp_61_cast_fu_48_p1;

assign tmp_61_cast_fu_48_p1 = tmp_21_fu_42_p2;

assign tmp_fu_32_p1 = bits;

assign tmp_s_fu_36_p2 = word << tmp_fu_32_p1;

endmodule //SHA1ProcessMessageBlock_SHA1CircularShift
