# verilog-training
<p align="center">
  <img src="imgs/verilogTraining.png" width="100%" title="verilog">
</p>

This repo contains the Verilog Training I started as a side project during my thesis journey at Nokia. To write this down, I'm using and following Jaywant's explanations and invaluable experience in the field.  

---

<a id='TOC'></a>

>üîù	<a href='#TOC'><b>Table of Contents</b></a>
>> The aim of this repo is to build a foundation in Verilog. 

>> * <a href='#1.0'> 01 Simple Add Gate</a>
>> * <a href='#1.0'> 02 Simple OR Gate</a>
>> * <a href='#1.0'> 03 Simple XOR Gate</a>
>> * <a href='#1.0'> 04 Simple NOR Gate</a>
>> * <a href='#1.0'> 05 Simple NAND Gate</a>
>> * <a href='#1.0'> 06 8-bit Add Gate</a>
>> * <a href='#1.0'> 07 8-bit OR Gate</a>
>> * <a href='#1.0'> 08 8-bit XOR Gate</a>
>> * <a href='#1.0'> 09 8-bit NOR Gate</a>
>> * <a href='#1.0'> 10  8-bit NAND Gate</a>
>> * <a href='#1.0'> 11 2:1 MUX</a>
>> * <a href='#1.0'> 12 4:1 MUX</a>
>> * <a href='#1.0'> 13 8:1 MUX</a>
>> * <a href='#1.0'> 14 16:1 MUX</a>
>> * <a href='#1.0'> 15 16:1 MUX using 8:1 MUX</a>
>> * <a href='#1.0'> 16 16:1 MUX using 4:1 MUX</a>
>> * <a href='#1.0'> 17 ...</a>


<a id='1.0'></a>
## 1- Simple Add Gate
+ Verilog: ---. 
+ Modlue: ----.
+ Test Bench: ----.
<p align="center">
  <img src="imgs/p1.png" width="350" title="randomProcess">
</p>
