Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Feb 15 21:56:51 2021
| Host         : DESKTOP-D10FM1T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: system_i/NCA_0/U0/ADSR_Envelope_0/U0/FSM_sequential_r_ADSR_State_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: system_i/NCA_0/U0/ADSR_Envelope_0/U0/FSM_sequential_r_ADSR_State_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: system_i/NCA_0/U0/ADSR_Envelope_0/U0/FSM_sequential_r_ADSR_State_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: system_i/Note_Driver_0/U0/r_NoteOn_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.743        0.000                      0                  794        0.089        0.000                      0                  794       40.269        0.000                       0                   325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 40.769}       81.538          12.264          
  system_i/I2S_Tx_0/U0/o_BCLK  {0.000 326.152}      652.304         1.533           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          37.356        0.000                      0                  723        0.089        0.000                      0                  723       40.269        0.000                       0                   285  
  system_i/I2S_Tx_0/U0/o_BCLK      645.227        0.000                      0                   39        0.287        0.000                      0                   39      325.652        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
system_i/I2S_Tx_0/U0/o_BCLK  clk_fpga_0                        35.743        0.000                      0                    1       40.411        0.000                      0                    1  
clk_fpga_0                   system_i/I2S_Tx_0/U0/o_BCLK       74.854        0.000                      0                   71        0.135        0.000                      0                   71  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       37.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.356ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.769ns  (clk_fpga_0 fall@40.769ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.642ns (29.720%)  route 1.518ns (70.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 43.519 - 40.769 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748     3.042    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          1.518     5.078    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.202 r  system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.202    system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count[0]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     40.769    40.769 f  
    PS7_X0Y0             PS7                          0.000    40.769 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.857    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.948 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.570    43.519    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.230    43.748    
                         clock uncertainty           -1.224    42.524    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.034    42.558    system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.558    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.356    

Slack (MET) :             37.591ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.769ns  (clk_fpga_0 fall@40.769ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.382%)  route 1.281ns (66.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 43.519 - 40.769 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748     3.042    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          1.281     4.841    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124     4.965 r  system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.965    system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count[1]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     40.769    40.769 f  
    PS7_X0Y0             PS7                          0.000    40.769 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.857    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.948 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.570    43.519    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.230    43.748    
                         clock uncertainty           -1.224    42.524    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.032    42.556    system_i/I2S_Tx_0/U0/BCLK_GEN.v_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.556    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                 37.591    

Slack (MET) :             37.643ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/w_BCLK_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.769ns  (clk_fpga_0 fall@40.769ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.636ns (33.174%)  route 1.281ns (66.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 43.519 - 40.769 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748     3.042    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          1.281     4.841    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.118     4.959 r  system_i/I2S_Tx_0/U0/w_BCLK_i_1/O
                         net (fo=1, routed)           0.000     4.959    system_i/I2S_Tx_0/U0/w_BCLK_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/w_BCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     40.769    40.769 f  
    PS7_X0Y0             PS7                          0.000    40.769 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.857    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.948 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.570    43.519    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/w_BCLK_reg/C  (IS_INVERTED)
                         clock pessimism              0.230    43.748    
                         clock uncertainty           -1.224    42.524    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.078    42.602    system_i/I2S_Tx_0/U0/w_BCLK_reg
  -------------------------------------------------------------------
                         required time                         42.602    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                 37.643    

Slack (MET) :             37.833ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/w_BCLK_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_BCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.769ns  (clk_fpga_0 rise@81.538ns - clk_fpga_0 fall@40.769ns)
  Data Path Delay:        1.335ns  (logic 0.422ns (31.612%)  route 0.913ns (68.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 84.213 - 81.538 ) 
    Source Clock Delay      (SCD):    3.040ns = ( 43.809 - 40.769 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     40.769    40.769 f  
    PS7_X0Y0             PS7                          0.000    40.769 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.962    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.063 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.746    43.809    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/w_BCLK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.422    44.231 r  system_i/I2S_Tx_0/U0/w_BCLK_reg/Q
                         net (fo=1, routed)           0.913    45.144    system_i/I2S_Tx_0/U0/w_BCLK
    SLICE_X40Y43         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    82.626    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    82.717 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495    84.213    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BCLK_reg/C
                         clock pessimism              0.230    84.442    
                         clock uncertainty           -1.224    83.218    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.242    82.976    system_i/I2S_Tx_0/U0/r_BCLK_reg
  -------------------------------------------------------------------
                         required time                         82.976    
                         arrival time                         -45.144    
  -------------------------------------------------------------------
                         slack                                 37.833    

Slack (MET) :             72.864ns  (required time - arrival time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_0 rise@81.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 2.454ns (66.066%)  route 1.260ns (33.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 84.373 - 81.538 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.784     3.078    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     5.532 r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/DOADO[15]
                         net (fo=15, routed)          1.260     6.793    system_i/Note_Generator_0/U0/DDS_1/A[15]
    DSP48_X0Y10          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    82.626    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    82.717 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.656    84.373    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    DSP48_X0Y10          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/CLK
                         clock pessimism              0.230    84.603    
                         clock uncertainty           -1.224    83.379    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722    79.657    system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg
  -------------------------------------------------------------------
                         required time                         79.657    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 72.864    

Slack (MET) :             72.864ns  (required time - arrival time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_0 rise@81.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 2.454ns (66.066%)  route 1.260ns (33.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 84.373 - 81.538 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.784     3.078    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     5.532 r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/DOADO[15]
                         net (fo=15, routed)          1.260     6.793    system_i/Note_Generator_0/U0/DDS_1/A[15]
    DSP48_X0Y10          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    82.626    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    82.717 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.656    84.373    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    DSP48_X0Y10          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/CLK
                         clock pessimism              0.230    84.603    
                         clock uncertainty           -1.224    83.379    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.722    79.657    system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg
  -------------------------------------------------------------------
                         required time                         79.657    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 72.864    

Slack (MET) :             72.864ns  (required time - arrival time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_0 rise@81.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 2.454ns (66.066%)  route 1.260ns (33.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 84.373 - 81.538 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.784     3.078    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     5.532 r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/DOADO[15]
                         net (fo=15, routed)          1.260     6.793    system_i/Note_Generator_0/U0/DDS_1/A[15]
    DSP48_X0Y10          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    82.626    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    82.717 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.656    84.373    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    DSP48_X0Y10          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/CLK
                         clock pessimism              0.230    84.603    
                         clock uncertainty           -1.224    83.379    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.722    79.657    system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg
  -------------------------------------------------------------------
                         required time                         79.657    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 72.864    

Slack (MET) :             72.864ns  (required time - arrival time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_0 rise@81.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 2.454ns (66.066%)  route 1.260ns (33.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 84.373 - 81.538 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.784     3.078    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     5.532 r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/DOADO[15]
                         net (fo=15, routed)          1.260     6.793    system_i/Note_Generator_0/U0/DDS_1/A[15]
    DSP48_X0Y10          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    82.626    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    82.717 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.656    84.373    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    DSP48_X0Y10          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/CLK
                         clock pessimism              0.230    84.603    
                         clock uncertainty           -1.224    83.379    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.722    79.657    system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg
  -------------------------------------------------------------------
                         required time                         79.657    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 72.864    

Slack (MET) :             72.880ns  (required time - arrival time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_0 rise@81.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 2.454ns (66.234%)  route 1.251ns (33.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 84.376 - 81.538 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.780     3.074    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.528 r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/DOBDO[15]
                         net (fo=15, routed)          1.251     6.780    system_i/Note_Generator_0/U0/DDS_2/A[15]
    DSP48_X0Y11          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    82.626    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    82.717 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.659    84.376    system_i/Note_Generator_0/U0/DDS_2/i_Clk
    DSP48_X0Y11          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg/CLK
                         clock pessimism              0.230    84.606    
                         clock uncertainty           -1.224    83.382    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722    79.660    system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg
  -------------------------------------------------------------------
                         required time                         79.660    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                 72.880    

Slack (MET) :             72.880ns  (required time - arrival time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_0 rise@81.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 2.454ns (66.234%)  route 1.251ns (33.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 84.376 - 81.538 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.780     3.074    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.528 r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/DOBDO[15]
                         net (fo=15, routed)          1.251     6.780    system_i/Note_Generator_0/U0/DDS_2/A[15]
    DSP48_X0Y11          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    82.626    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    82.717 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.659    84.376    system_i/Note_Generator_0/U0/DDS_2/i_Clk
    DSP48_X0Y11          DSP48E1                                      r  system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg/CLK
                         clock pessimism              0.230    84.606    
                         clock uncertainty           -1.224    83.382    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722    79.660    system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg
  -------------------------------------------------------------------
                         required time                         79.660    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                 72.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/p_2_out[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.500%)  route 0.207ns (59.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.586     0.922    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    SLICE_X11Y27         FDRE                                         r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[6]/Q
                         net (fo=1, routed)           0.207     1.270    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/Q[6]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.895     1.261    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                         clock pessimism             -0.263     0.998    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.181    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/p_2_out[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.357%)  route 0.208ns (59.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.586     0.922    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    SLICE_X11Y27         FDRE                                         r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[9]/Q
                         net (fo=1, routed)           0.208     1.271    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/Q[9]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.895     1.261    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                         clock pessimism             -0.263     0.998    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.181    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/p_2_out[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.125%)  route 0.210ns (59.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.584     0.919    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    SLICE_X11Y26         FDRE                                         r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[5]/Q
                         net (fo=1, routed)           0.210     1.271    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/Q[5]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.895     1.261    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                         clock pessimism             -0.263     0.998    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.181    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/p_2_out[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.239%)  route 0.209ns (59.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.586     0.922    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    SLICE_X11Y27         FDRE                                         r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[7]/Q
                         net (fo=1, routed)           0.209     1.272    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/Q[7]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.895     1.261    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                         clock pessimism             -0.263     0.998    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.181    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_2/p_2_out[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.251%)  route 0.201ns (58.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.583     0.919    system_i/Note_Generator_0/U0/DDS_2/i_Clk
    SLICE_X9Y25          FDRE                                         r  system_i/Note_Generator_0/U0/DDS_2/p_2_out[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/Note_Generator_0/U0/DDS_2/p_2_out[6]/Q
                         net (fo=1, routed)           0.201     1.260    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg_0[6]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.892     1.258    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.975    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.158    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/p_2_out[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.591%)  route 0.224ns (61.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.586     0.922    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    SLICE_X11Y27         FDRE                                         r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[8]/Q
                         net (fo=1, routed)           0.224     1.287    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/Q[8]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.895     1.261    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                         clock pessimism             -0.263     0.998    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.181    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/p_2_out[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.253%)  route 0.228ns (61.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.583     0.919    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    SLICE_X11Y25         FDRE                                         r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[1]/Q
                         net (fo=1, routed)           0.228     1.287    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/Q[1]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.895     1.261    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                         clock pessimism             -0.263     0.998    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.181    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_1/p_2_out[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.253%)  route 0.228ns (61.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.584     0.919    system_i/Note_Generator_0/U0/DDS_1/i_Clk
    SLICE_X11Y26         FDRE                                         r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/Note_Generator_0/U0/DDS_1/p_2_out[4]/Q
                         net (fo=1, routed)           0.228     1.288    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/Q[4]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.895     1.261    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
                         clock pessimism             -0.263     0.998    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.181    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_2/p_2_out[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.583     0.919    system_i/Note_Generator_0/U0/DDS_2/i_Clk
    SLICE_X9Y25          FDRE                                         r  system_i/Note_Generator_0/U0/DDS_2/p_2_out[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/Note_Generator_0/U0/DDS_2/p_2_out[9]/Q
                         net (fo=1, routed)           0.209     1.269    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg_0[9]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.892     1.258    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.975    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.158    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/Note_Generator_0/U0/DDS_2/p_2_out[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.260%)  route 0.209ns (59.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.583     0.919    system_i/Note_Generator_0/U0/DDS_2/i_Clk
    SLICE_X9Y25          FDRE                                         r  system_i/Note_Generator_0/U0/DDS_2/p_2_out[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/Note_Generator_0/U0/DDS_2/p_2_out[8]/Q
                         net (fo=1, routed)           0.209     1.269    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg_0[8]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.892     1.258    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/i_Clk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.975    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.158    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 40.769 }
Period(ns):         81.538
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.538      78.962     RAMB18_X0Y10    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.538      78.962     RAMB18_X0Y10    system_i/Note_Generator_0/U0/DDS_1/NCO_1/SineROM_1/o_Data_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.538      78.962     RAMB18_X0Y14    system_i/NCA_0/U0/DDS_0/U0/NCO_1/SineROM_1/o_Data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.538      79.383     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         81.538      79.384     DSP48_X1Y14     system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         81.538      79.384     DSP48_X0Y15     system_i/NCA_0/U0/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         81.538      79.384     DSP48_X0Y11     system_i/Note_Generator_0/U0/DDS_2/r_Mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         81.538      79.384     DSP48_X0Y10     system_i/Note_Generator_0/U0/DDS_1/r_Mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         81.538      79.384     DSP48_X0Y12     system_i/Note_Generator_0/U0/DDS_3/r_Mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         81.538      79.384     DSP48_X0Y14     system_i/NCA_0/U0/DDS_0/U0/r_Mult_reg/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y29     system_i/NCA_0/U0/o_Data_reg_i_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y29     system_i/NCA_0/U0/o_Data_reg_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y29     system_i/NCA_0/U0/o_Data_reg_i_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y29     system_i/NCA_0/U0/o_Data_reg_i_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X20Y34    system_i/Note_Driver_0/U0/FSM_sequential_r_NoteState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X20Y34    system_i/Note_Driver_0/U0/FSM_sequential_r_NoteState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X20Y34    system_i/Note_Driver_0/U0/FSM_sequential_r_NoteState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X24Y31    system_i/Debounce_Switch_0/U0/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X24Y34    system_i/Debounce_Switch_0/U0/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X24Y34    system_i/Debounce_Switch_0/U0/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y28     system_i/NCA_0/U0/o_Data_reg_i_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y28     system_i/NCA_0/U0/o_Data_reg_i_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y28     system_i/NCA_0/U0/o_Data_reg_i_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y28     system_i/NCA_0/U0/o_Data_reg_i_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y30     system_i/NCA_0/U0/o_Data_reg_i_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y30     system_i/NCA_0/U0/o_Data_reg_i_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y30     system_i/NCA_0/U0/o_Data_reg_i_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y30     system_i/NCA_0/U0/o_Data_reg_i_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y30     system_i/NCA_0/U0/o_Data_reg_i_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.769      40.269     SLICE_X8Y30     system_i/NCA_0/U0/o_Data_reg_i_4/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/I2S_Tx_0/U0/o_BCLK
  To Clock:  system_i/I2S_Tx_0/U0/o_BCLK

Setup :            0  Failing Endpoints,  Worst Slack      645.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      325.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             645.227ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.629ns  (logic 0.904ns (16.059%)  route 4.725ns (83.941%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 983.945 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   337.952    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   983.945    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.660   984.605    
                         clock uncertainty           -1.224   983.381    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   983.179    system_i/I2S_Tx_0/U0/r_LDATA_reg[13]
  -------------------------------------------------------------------
                         required time                        983.179    
                         arrival time                        -337.952    
  -------------------------------------------------------------------
                         slack                                645.227    

Slack (MET) :             645.227ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.629ns  (logic 0.904ns (16.059%)  route 4.725ns (83.941%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 983.945 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   337.952    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   983.945    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.660   984.605    
                         clock uncertainty           -1.224   983.381    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   983.179    system_i/I2S_Tx_0/U0/r_LDATA_reg[15]
  -------------------------------------------------------------------
                         required time                        983.179    
                         arrival time                        -337.952    
  -------------------------------------------------------------------
                         slack                                645.227    

Slack (MET) :             645.227ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.629ns  (logic 0.904ns (16.059%)  route 4.725ns (83.941%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 983.945 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   337.952    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   983.945    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.660   984.605    
                         clock uncertainty           -1.224   983.381    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   983.179    system_i/I2S_Tx_0/U0/r_LDATA_reg[4]
  -------------------------------------------------------------------
                         required time                        983.179    
                         arrival time                        -337.952    
  -------------------------------------------------------------------
                         slack                                645.227    

Slack (MET) :             645.227ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.629ns  (logic 0.904ns (16.059%)  route 4.725ns (83.941%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 983.945 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   337.952    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   983.945    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.660   984.605    
                         clock uncertainty           -1.224   983.381    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   983.179    system_i/I2S_Tx_0/U0/r_RDATA_reg[0]
  -------------------------------------------------------------------
                         required time                        983.179    
                         arrival time                        -337.952    
  -------------------------------------------------------------------
                         slack                                645.227    

Slack (MET) :             645.227ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.629ns  (logic 0.904ns (16.059%)  route 4.725ns (83.941%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 983.945 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   337.952    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   983.945    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.660   984.605    
                         clock uncertainty           -1.224   983.381    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   983.179    system_i/I2S_Tx_0/U0/r_RDATA_reg[1]
  -------------------------------------------------------------------
                         required time                        983.179    
                         arrival time                        -337.952    
  -------------------------------------------------------------------
                         slack                                645.227    

Slack (MET) :             645.227ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.629ns  (logic 0.904ns (16.059%)  route 4.725ns (83.941%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 983.945 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   337.952    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   983.945    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.660   984.605    
                         clock uncertainty           -1.224   983.381    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   983.179    system_i/I2S_Tx_0/U0/r_RDATA_reg[2]
  -------------------------------------------------------------------
                         required time                        983.179    
                         arrival time                        -337.952    
  -------------------------------------------------------------------
                         slack                                645.227    

Slack (MET) :             645.227ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.629ns  (logic 0.904ns (16.059%)  route 4.725ns (83.941%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 983.945 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   337.952    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   983.945    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.660   984.605    
                         clock uncertainty           -1.224   983.381    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   983.179    system_i/I2S_Tx_0/U0/r_RDATA_reg[3]
  -------------------------------------------------------------------
                         required time                        983.179    
                         arrival time                        -337.952    
  -------------------------------------------------------------------
                         slack                                645.227    

Slack (MET) :             645.324ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.565ns  (logic 0.904ns (16.244%)  route 4.661ns (83.756%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 983.943 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.073   337.888    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.571   983.943    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.657   984.600    
                         clock uncertainty           -1.224   983.376    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.164   983.212    system_i/I2S_Tx_0/U0/r_RDATA_reg[10]
  -------------------------------------------------------------------
                         required time                        983.212    
                         arrival time                        -337.888    
  -------------------------------------------------------------------
                         slack                                645.324    

Slack (MET) :             645.324ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.565ns  (logic 0.904ns (16.244%)  route 4.661ns (83.756%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 983.943 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.073   337.888    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.571   983.943    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.657   984.600    
                         clock uncertainty           -1.224   983.376    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.164   983.212    system_i/I2S_Tx_0/U0/r_RDATA_reg[11]
  -------------------------------------------------------------------
                         required time                        983.212    
                         arrival time                        -337.888    
  -------------------------------------------------------------------
                         slack                                645.324    

Slack (MET) :             645.324ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            652.304ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@978.456ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        5.565ns  (logic 0.904ns (16.244%)  route 4.661ns (83.756%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 983.943 - 978.456 ) 
    Source Clock Delay      (SCD):    6.171ns = ( 332.323 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.749   332.323    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.484   332.807 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/Q
                         net (fo=13, routed)          0.925   333.732    system_i/I2S_Tx_0/U0/r_BitCnt[1]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.296   334.028 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   334.691    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   334.815 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.073   337.888    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    978.456   978.456 r  
    PS7_X0Y0             PS7                          0.000   978.456 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   979.544    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   979.635 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   981.130    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   981.497 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   982.280    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   982.371 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.571   983.943    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.657   984.600    
                         clock uncertainty           -1.224   983.376    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.164   983.212    system_i/I2S_Tx_0/U0/r_RDATA_reg[15]
  -------------------------------------------------------------------
                         required time                        983.212    
                         arrival time                        -337.888    
  -------------------------------------------------------------------
                         slack                                645.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        0.386ns  (logic 0.191ns (49.537%)  route 0.195ns (50.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 328.793 - 326.152 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 328.144 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.590   328.144    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.146   328.290 f  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/Q
                         net (fo=9, routed)           0.195   328.484    system_i/I2S_Tx_0/U0/r_TxState[1]
    SLICE_X23Y37         LUT6 (Prop_lut6_I5_O)        0.045   328.529 r  system_i/I2S_Tx_0/U0/r_BitCnt[3]_i_1/O
                         net (fo=1, routed)           0.000   328.529    system_i/I2S_Tx_0/U0/w_BitCnt[3]
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.857   328.793    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.649   328.144    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.099   328.243    system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]
  -------------------------------------------------------------------
                         required time                       -328.243    
                         arrival time                         328.529    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        0.420ns  (logic 0.191ns (45.450%)  route 0.229ns (54.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 328.793 - 326.152 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 328.144 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.590   328.144    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.146   328.290 r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/Q
                         net (fo=9, routed)           0.229   328.519    system_i/I2S_Tx_0/U0/r_TxState[0]
    SLICE_X23Y37         LUT6 (Prop_lut6_I0_O)        0.045   328.564 r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState[1]_i_1/O
                         net (fo=1, routed)           0.000   328.564    system_i/I2S_Tx_0/U0/w_TxState[1]
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.857   328.793    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.615   328.178    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.098   328.276    system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]
  -------------------------------------------------------------------
                         required time                       -328.276    
                         arrival time                         328.564    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LRCLK_reg/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        0.453ns  (logic 0.191ns (42.138%)  route 0.262ns (57.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 328.795 - 326.152 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 328.144 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.590   328.144    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.146   328.290 r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/Q
                         net (fo=9, routed)           0.262   328.552    system_i/I2S_Tx_0/U0/r_TxState[0]
    SLICE_X23Y38         LUT6 (Prop_lut6_I0_O)        0.045   328.597 r  system_i/I2S_Tx_0/U0/r_LRCLK_i_1/O
                         net (fo=1, routed)           0.000   328.597    system_i/I2S_Tx_0/U0/w_LRCLK
    SLICE_X23Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LRCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.859   328.795    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LRCLK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.615   328.180    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.098   328.278    system_i/I2S_Tx_0/U0/r_LRCLK_reg
  -------------------------------------------------------------------
                         required time                       -328.278    
                         arrival time                         328.597    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        0.456ns  (logic 0.212ns (46.477%)  route 0.244ns (53.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 328.796 - 326.152 ) 
    Source Clock Delay      (SCD):    1.993ns = ( 328.145 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.591   328.145    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.167   328.312 r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/Q
                         net (fo=13, routed)          0.244   328.556    system_i/I2S_Tx_0/U0/r_BitCnt[0]
    SLICE_X20Y38         LUT5 (Prop_lut5_I3_O)        0.045   328.601 r  system_i/I2S_Tx_0/U0/r_BitCnt[1]_i_1/O
                         net (fo=1, routed)           0.000   328.601    system_i/I2S_Tx_0/U0/w_BitCnt[1]
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.860   328.796    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.651   328.145    
    SLICE_X20Y38         FDRE (Hold_fdre_C_D)         0.135   328.280    system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                       -328.280    
                         arrival time                         328.601    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        0.456ns  (logic 0.191ns (41.842%)  route 0.265ns (58.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 328.794 - 326.152 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 328.144 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.590   328.144    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.146   328.290 r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/Q
                         net (fo=7, routed)           0.265   328.555    system_i/I2S_Tx_0/U0/r_BitCnt[3]
    SLICE_X21Y37         LUT6 (Prop_lut6_I3_O)        0.045   328.600 r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState[0]_i_1/O
                         net (fo=1, routed)           0.000   328.600    system_i/I2S_Tx_0/U0/w_TxState[0]
    SLICE_X21Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.858   328.794    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.615   328.179    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.099   328.278    system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]
  -------------------------------------------------------------------
                         required time                       -328.278    
                         arrival time                         328.600    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        0.456ns  (logic 0.212ns (46.477%)  route 0.244ns (53.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 328.796 - 326.152 ) 
    Source Clock Delay      (SCD):    1.993ns = ( 328.145 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.591   328.145    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.167   328.312 f  system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/Q
                         net (fo=13, routed)          0.244   328.556    system_i/I2S_Tx_0/U0/r_BitCnt[0]
    SLICE_X20Y38         LUT4 (Prop_lut4_I2_O)        0.045   328.601 r  system_i/I2S_Tx_0/U0/r_BitCnt[0]_i_1/O
                         net (fo=1, routed)           0.000   328.601    system_i/I2S_Tx_0/U0/w_BitCnt[0]
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.860   328.796    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.651   328.145    
    SLICE_X20Y38         FDRE (Hold_fdre_C_D)         0.125   328.270    system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                       -328.270    
                         arrival time                         328.601    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_BitCnt_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        0.492ns  (logic 0.191ns (38.859%)  route 0.301ns (61.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 328.796 - 326.152 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 328.144 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.590   328.144    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.146   328.290 f  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/Q
                         net (fo=9, routed)           0.301   328.590    system_i/I2S_Tx_0/U0/r_TxState[0]
    SLICE_X20Y38         LUT6 (Prop_lut6_I0_O)        0.045   328.635 r  system_i/I2S_Tx_0/U0/r_BitCnt[2]_i_1/O
                         net (fo=1, routed)           0.000   328.635    system_i/I2S_Tx_0/U0/w_BitCnt[2]
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.860   328.796    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_BitCnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.635   328.161    
    SLICE_X20Y38         FDRE (Hold_fdre_C_D)         0.125   328.286    system_i/I2S_Tx_0/U0/r_BitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                       -328.286    
                         arrival time                         328.635    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        1.627ns  (logic 0.191ns (11.740%)  route 1.436ns (88.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 328.794 - 326.152 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 328.144 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.590   328.144    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.146   328.290 f  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/Q
                         net (fo=9, routed)           0.246   328.536    system_i/I2S_Tx_0/U0/r_TxState[1]
    SLICE_X20Y37         LUT3 (Prop_lut3_I0_O)        0.045   328.581 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          1.190   329.771    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.858   328.794    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.615   328.179    
    SLICE_X20Y37         FDRE (Hold_fdre_C_CE)       -0.012   328.167    system_i/I2S_Tx_0/U0/r_LDATA_reg[10]
  -------------------------------------------------------------------
                         required time                       -328.167    
                         arrival time                         329.771    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        1.627ns  (logic 0.191ns (11.740%)  route 1.436ns (88.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 328.794 - 326.152 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 328.144 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.590   328.144    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.146   328.290 f  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/Q
                         net (fo=9, routed)           0.246   328.536    system_i/I2S_Tx_0/U0/r_TxState[1]
    SLICE_X20Y37         LUT3 (Prop_lut3_I0_O)        0.045   328.581 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          1.190   329.771    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.858   328.794    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.615   328.179    
    SLICE_X20Y37         FDRE (Hold_fdre_C_CE)       -0.012   328.167    system_i/I2S_Tx_0/U0/r_LDATA_reg[11]
  -------------------------------------------------------------------
                         required time                       -328.167    
                         arrival time                         329.771    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        1.627ns  (logic 0.191ns (11.740%)  route 1.436ns (88.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 328.794 - 326.152 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 328.144 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   327.050    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   327.191 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   327.528    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   327.554 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.590   328.144    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.146   328.290 f  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/Q
                         net (fo=9, routed)           0.246   328.536    system_i/I2S_Tx_0/U0/r_TxState[1]
    SLICE_X20Y37         LUT3 (Prop_lut3_I0_O)        0.045   328.581 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          1.190   329.771    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.858   328.794    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.615   328.179    
    SLICE_X20Y37         FDRE (Hold_fdre_C_CE)       -0.012   328.167    system_i/I2S_Tx_0/U0/r_LDATA_reg[12]
  -------------------------------------------------------------------
                         required time                       -328.167    
                         arrival time                         329.771    
  -------------------------------------------------------------------
                         slack                                  1.604    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/I2S_Tx_0/U0/o_BCLK
Waveform(ns):       { 0.000 326.152 }
Period(ns):         652.304
Sources:            { system_i/I2S_Tx_0/U0/r_BCLK_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         652.304     650.149    BUFGCTRL_X0Y0  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X21Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X23Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X20Y38   system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X20Y38   system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X20Y38   system_i/I2S_Tx_0/U0/r_BitCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X23Y37   system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X21Y39   system_i/I2S_Tx_0/U0/r_LDATA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X20Y37   system_i/I2S_Tx_0/U0/r_LDATA_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         652.304     651.304    SLICE_X20Y37   system_i/I2S_Tx_0/U0/r_LDATA_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X21Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X21Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X23Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X23Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X20Y38   system_i/I2S_Tx_0/U0/r_BitCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X20Y38   system_i/I2S_Tx_0/U0/r_BitCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X20Y38   system_i/I2S_Tx_0/U0/r_BitCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X23Y37   system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X23Y37   system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X21Y39   system_i/I2S_Tx_0/U0/r_LDATA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X21Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X23Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X23Y37   system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X23Y37   system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X23Y37   system_i/I2S_Tx_0/U0/r_BitCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X21Y39   system_i/I2S_Tx_0/U0/r_LDATA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X20Y37   system_i/I2S_Tx_0/U0/r_LDATA_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X20Y37   system_i/I2S_Tx_0/U0/r_LDATA_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X20Y37   system_i/I2S_Tx_0/U0/r_LDATA_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         326.152     325.652    SLICE_X20Y37   system_i/I2S_Tx_0/U0/r_LDATA_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/I2S_Tx_0/U0/o_BCLK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       35.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       40.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                            (clock source 'system_i/I2S_Tx_0/U0/o_BCLK'  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/w_BCLK_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.769ns  (clk_fpga_0 fall@366.921ns - system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns)
  Data Path Delay:        3.327ns  (logic 0.251ns (7.545%)  route 3.075ns (92.454%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 369.671 - 366.921 ) 
    Source Clock Delay      (SCD):    3.418ns = ( 329.570 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 f  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          2.173   332.747    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.150   332.897 r  system_i/I2S_Tx_0/U0/w_BCLK_i_1/O
                         net (fo=1, routed)           0.000   332.897    system_i/I2S_Tx_0/U0/w_BCLK_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/w_BCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    366.921   366.921 f  
    PS7_X0Y0             PS7                          0.000   366.921 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   368.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   368.100 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.570   369.671    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/w_BCLK_reg/C  (IS_INVERTED)
                         clock pessimism              0.115   369.785    
                         clock uncertainty           -1.224   368.562    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.078   368.640    system_i/I2S_Tx_0/U0/w_BCLK_reg
  -------------------------------------------------------------------
                         required time                        368.640    
                         arrival time                        -332.897    
  -------------------------------------------------------------------
                         slack                                 35.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.411ns  (arrival time - required time)
  Source:                 system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                            (clock source 'system_i/I2S_Tx_0/U0/o_BCLK'  {rise@0.000ns fall@326.152ns period=652.304ns})
  Destination:            system_i/I2S_Tx_0/U0/w_BCLK_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.769ns  (clk_fpga_0 fall@611.535ns - system_i/I2S_Tx_0/U0/o_BCLK rise@652.304ns)
  Data Path Delay:        1.134ns  (logic 0.072ns (6.349%)  route 1.062ns (93.651%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 612.758 - 611.535 ) 
    Source Clock Delay      (SCD):    1.039ns = ( 653.343 - 652.304 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/I2S_Tx_0/U0/o_BCLK rise edge)
                                                    652.304   652.304 r  
    PS7_X0Y0             PS7                          0.000   652.304 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   652.614    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   652.640 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.562   653.201    system_i/I2S_Tx_0/U0/i_MCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141   653.342 r  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.338   653.680    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   653.706 r  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.724   654.431    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.046   654.477 r  system_i/I2S_Tx_0/U0/w_BCLK_i_1/O
                         net (fo=1, routed)           0.000   654.477    system_i/I2S_Tx_0/U0/w_BCLK_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/w_BCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    611.535   611.535 f  
    PS7_X0Y0             PS7                          0.000   611.535 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   611.872    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   611.901 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.857   612.758    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X31Y41         FDRE                                         r  system_i/I2S_Tx_0/U0/w_BCLK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.030   612.728    
                         clock uncertainty            1.224   613.951    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.114   614.065    system_i/I2S_Tx_0/U0/w_BCLK_reg
  -------------------------------------------------------------------
                         required time                       -614.065    
                         arrival time                         654.477    
  -------------------------------------------------------------------
                         slack                                 40.411    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  system_i/I2S_Tx_0/U0/o_BCLK

Setup :            0  Failing Endpoints,  Worst Slack       74.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.854ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.820ns  (logic 0.766ns (9.796%)  route 7.054ns (90.204%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 331.641 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   255.476    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   331.641    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.756    
                         clock uncertainty           -1.224   330.532    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   330.330    system_i/I2S_Tx_0/U0/r_LDATA_reg[13]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -255.476    
  -------------------------------------------------------------------
                         slack                                 74.854    

Slack (MET) :             74.854ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.820ns  (logic 0.766ns (9.796%)  route 7.054ns (90.204%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 331.641 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   255.476    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   331.641    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.756    
                         clock uncertainty           -1.224   330.532    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   330.330    system_i/I2S_Tx_0/U0/r_LDATA_reg[15]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -255.476    
  -------------------------------------------------------------------
                         slack                                 74.854    

Slack (MET) :             74.854ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.820ns  (logic 0.766ns (9.796%)  route 7.054ns (90.204%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 331.641 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   255.476    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   331.641    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.756    
                         clock uncertainty           -1.224   330.532    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   330.330    system_i/I2S_Tx_0/U0/r_LDATA_reg[4]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -255.476    
  -------------------------------------------------------------------
                         slack                                 74.854    

Slack (MET) :             74.854ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.820ns  (logic 0.766ns (9.796%)  route 7.054ns (90.204%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 331.641 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   255.476    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   331.641    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.756    
                         clock uncertainty           -1.224   330.532    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   330.330    system_i/I2S_Tx_0/U0/r_RDATA_reg[0]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -255.476    
  -------------------------------------------------------------------
                         slack                                 74.854    

Slack (MET) :             74.854ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.820ns  (logic 0.766ns (9.796%)  route 7.054ns (90.204%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 331.641 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   255.476    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   331.641    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.756    
                         clock uncertainty           -1.224   330.532    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   330.330    system_i/I2S_Tx_0/U0/r_RDATA_reg[1]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -255.476    
  -------------------------------------------------------------------
                         slack                                 74.854    

Slack (MET) :             74.854ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.820ns  (logic 0.766ns (9.796%)  route 7.054ns (90.204%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 331.641 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   255.476    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   331.641    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.756    
                         clock uncertainty           -1.224   330.532    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   330.330    system_i/I2S_Tx_0/U0/r_RDATA_reg[2]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -255.476    
  -------------------------------------------------------------------
                         slack                                 74.854    

Slack (MET) :             74.854ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.820ns  (logic 0.766ns (9.796%)  route 7.054ns (90.204%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 331.641 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.137   255.476    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.573   331.641    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.756    
                         clock uncertainty           -1.224   330.532    
    SLICE_X21Y38         FDRE (Setup_fdre_C_CE)      -0.202   330.330    system_i/I2S_Tx_0/U0/r_RDATA_reg[3]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -255.476    
  -------------------------------------------------------------------
                         slack                                 74.854    

Slack (MET) :             74.955ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.755ns  (logic 0.766ns (9.877%)  route 6.989ns (90.123%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 331.639 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.073   255.411    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.571   331.639    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.754    
                         clock uncertainty           -1.224   330.530    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.164   330.366    system_i/I2S_Tx_0/U0/r_RDATA_reg[10]
  -------------------------------------------------------------------
                         required time                        330.366    
                         arrival time                        -255.411    
  -------------------------------------------------------------------
                         slack                                 74.955    

Slack (MET) :             74.955ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.755ns  (logic 0.766ns (9.877%)  route 6.989ns (90.123%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 331.639 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.073   255.411    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.571   331.639    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.754    
                         clock uncertainty           -1.224   330.530    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.164   330.366    system_i/I2S_Tx_0/U0/r_RDATA_reg[11]
  -------------------------------------------------------------------
                         required time                        330.366    
                         arrival time                        -255.411    
  -------------------------------------------------------------------
                         slack                                 74.955    

Slack (MET) :             74.955ns  (required time - arrival time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@244.614ns)
  Data Path Delay:        7.755ns  (logic 0.766ns (9.877%)  route 6.989ns (90.123%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 331.639 - 326.152 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 247.656 - 244.614 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    244.614   244.614 r  
    PS7_X0Y0             PS7                          0.000   244.614 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   245.807    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   245.908 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.748   247.656    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518   248.174 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          3.254   251.428    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X21Y37         LUT5 (Prop_lut5_I3_O)        0.124   251.551 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2/O
                         net (fo=1, routed)           0.663   252.215    system_i/I2S_Tx_0/U0/r_LDATA[15]_i_2_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.124   252.339 r  system_i/I2S_Tx_0/U0/r_LDATA[15]_i_1/O
                         net (fo=32, routed)          3.073   255.411    system_i/I2S_Tx_0/U0/r_SmpFlag
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.495   328.827    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.367   329.194 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.783   329.976    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   330.067 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.571   331.639    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.115   331.754    
                         clock uncertainty           -1.224   330.530    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.164   330.366    system_i/I2S_Tx_0/U0/r_RDATA_reg[15]
  -------------------------------------------------------------------
                         required time                        330.366    
                         arrival time                        -255.411    
  -------------------------------------------------------------------
                         slack                                 74.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.917ns  (logic 0.209ns (10.902%)  route 1.708ns (89.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 328.793 - 326.152 ) 
    Source Clock Delay      (SCD):    0.927ns = ( 327.079 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.591   327.079    system_i/Note_Driver_0/U0/i_Clk
    SLICE_X20Y34         FDRE                                         r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164   327.243 r  system_i/Note_Driver_0/U0/r_EnNoteGen_reg/Q
                         net (fo=14, routed)          1.708   328.951    system_i/I2S_Tx_0/U0/i_EN
    SLICE_X23Y37         LUT6 (Prop_lut6_I1_O)        0.045   328.996 r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState[1]_i_1/O
                         net (fo=1, routed)           0.000   328.996    system_i/I2S_Tx_0/U0/w_TxState[1]
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.857   328.793    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X23Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.763    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.098   328.861    system_i/I2S_Tx_0/U0/FSM_sequential_r_TxState_reg[1]
  -------------------------------------------------------------------
                         required time                       -328.861    
                         arrival time                         328.996    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.841ns  (logic 0.126ns (6.845%)  route 1.715ns (93.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 328.796 - 326.152 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 327.168 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.680   327.168    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126   327.294 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[16]
                         net (fo=2, routed)           1.715   329.009    system_i/I2S_Tx_0/U0/i_LIN[0]
    SLICE_X21Y39         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.860   328.796    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y39         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.766    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.077   328.843    system_i/I2S_Tx_0/U0/r_LDATA_reg[0]
  -------------------------------------------------------------------
                         required time                       -328.843    
                         arrival time                         329.009    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.857ns  (logic 0.126ns (6.784%)  route 1.731ns (93.216%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 328.796 - 326.152 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 327.168 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.680   327.168    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126   327.294 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[19]
                         net (fo=2, routed)           1.731   329.025    system_i/I2S_Tx_0/U0/i_RIN[3]
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.860   328.796    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.766    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.083   328.849    system_i/I2S_Tx_0/U0/r_RDATA_reg[3]
  -------------------------------------------------------------------
                         required time                       -328.849    
                         arrival time                         329.025    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        3.648ns  (logic 0.304ns (8.334%)  route 3.344ns (91.666%))
  Logic Levels:           0  
  Clock Path Skew:        3.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 332.324 - 326.152 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 328.995 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   327.240    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   327.331 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.664   328.995    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.304   329.299 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[18]
                         net (fo=2, routed)           3.344   332.643    system_i/I2S_Tx_0/U0/i_LIN[2]
    SLICE_X20Y39         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   327.345    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   327.446 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         1.668   329.114    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456   329.570 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.903   330.473    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   330.574 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          1.750   332.324    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y39         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.115   332.209    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.249   332.458    system_i/I2S_Tx_0/U0/r_LDATA_reg[2]
  -------------------------------------------------------------------
                         required time                       -332.458    
                         arrival time                         332.643    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.909ns  (logic 0.126ns (6.602%)  route 1.783ns (93.398%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 328.793 - 326.152 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 327.168 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.680   327.168    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126   327.294 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=2, routed)           1.783   329.077    system_i/I2S_Tx_0/U0/i_RIN[9]
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.857   328.793    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.763    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.068   328.831    system_i/I2S_Tx_0/U0/r_RDATA_reg[9]
  -------------------------------------------------------------------
                         required time                       -328.831    
                         arrival time                         329.077    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.931ns  (logic 0.126ns (6.526%)  route 1.805ns (93.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 328.796 - 326.152 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 327.168 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.680   327.168    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126   327.294 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[16]
                         net (fo=2, routed)           1.805   329.099    system_i/I2S_Tx_0/U0/i_RIN[0]
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.860   328.796    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.766    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.079   328.845    system_i/I2S_Tx_0/U0/r_RDATA_reg[0]
  -------------------------------------------------------------------
                         required time                       -328.845    
                         arrival time                         329.099    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_LDATA_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.958ns  (logic 0.126ns (6.436%)  route 1.832ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 328.796 - 326.152 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 327.168 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.680   327.168    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126   327.294 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[17]
                         net (fo=2, routed)           1.832   329.126    system_i/I2S_Tx_0/U0/i_LIN[1]
    SLICE_X21Y39         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.860   328.796    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y39         FDRE                                         r  system_i/I2S_Tx_0/U0/r_LDATA_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.766    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.073   328.839    system_i/I2S_Tx_0/U0/r_LDATA_reg[1]
  -------------------------------------------------------------------
                         required time                       -328.839    
                         arrival time                         329.126    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.969ns  (logic 0.126ns (6.400%)  route 1.843ns (93.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 328.796 - 326.152 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 327.168 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.680   327.168    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126   327.294 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[18]
                         net (fo=2, routed)           1.843   329.137    system_i/I2S_Tx_0/U0/i_RIN[2]
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.860   328.796    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X21Y38         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.766    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.078   328.844    system_i/I2S_Tx_0/U0/r_RDATA_reg[2]
  -------------------------------------------------------------------
                         required time                       -328.844    
                         arrival time                         329.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.981ns  (logic 0.126ns (6.359%)  route 1.855ns (93.641%))
  Logic Levels:           0  
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 328.794 - 326.152 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 327.168 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.680   327.168    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126   327.294 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[30]
                         net (fo=2, routed)           1.855   329.150    system_i/I2S_Tx_0/U0/i_RIN[14]
    SLICE_X20Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.858   328.794    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y37         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.764    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.068   328.832    system_i/I2S_Tx_0/U0/r_RDATA_reg[14]
  -------------------------------------------------------------------
                         required time                       -328.832    
                         arrival time                         329.149    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by system_i/I2S_Tx_0/U0/o_BCLK  {rise@0.000ns fall@326.152ns period=652.304ns})
  Path Group:             system_i/I2S_Tx_0/U0/o_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/I2S_Tx_0/U0/o_BCLK fall@326.152ns - clk_fpga_0 rise@326.152ns)
  Data Path Delay:        1.993ns  (logic 0.126ns (6.323%)  route 1.867ns (93.677%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 328.793 - 326.152 ) 
    Source Clock Delay      (SCD):    1.016ns = ( 327.168 - 326.152 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   326.462    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   326.488 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.680   327.168    system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y14          DSP48E1                                      r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126   327.294 r  system_i/NCA_0/U0/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[26]
                         net (fo=2, routed)           1.867   329.161    system_i/I2S_Tx_0/U0/i_RIN[10]
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/I2S_Tx_0/U0/o_BCLK fall edge)
                                                    326.152   326.152 r  
    PS7_X0Y0             PS7                          0.000   326.152 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   326.489    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   326.518 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=285, routed)         0.829   327.347    system_i/I2S_Tx_0/U0/i_MCLK
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.175   327.522 f  system_i/I2S_Tx_0/U0/r_BCLK_reg/Q
                         net (fo=1, routed)           0.385   327.907    system_i/I2S_Tx_0/U0/o_BCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   327.936 f  system_i/I2S_Tx_0/U0/o_BCLK_BUFG_inst/O
                         net (fo=41, routed)          0.857   328.793    system_i/I2S_Tx_0/U0/o_BCLK_BUFG
    SLICE_X20Y36         FDRE                                         r  system_i/I2S_Tx_0/U0/r_RDATA_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.030   328.763    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.079   328.842    system_i/I2S_Tx_0/U0/r_RDATA_reg[10]
  -------------------------------------------------------------------
                         required time                       -328.842    
                         arrival time                         329.161    
  -------------------------------------------------------------------
                         slack                                  0.319    





