Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

===========================================================================
..tick():::ENTER
ARESETN == w_start_wire
ARESETN == M_AXI_BREADY
ARESETN == M_AXI_RREADY
ARESETN == aw_en
ARESETN == M_AXI_AWBURST_wire
ARESETN == M_AXI_AWREADY_wire
ARESETN == M_AXI_ARBURST_wire
ARESETN == M_AXI_RREADY_wire
ARESETN == AW_CH_EN
ARESETN == AW_ADDR_VALID
ARESETN == AW_ADDR_VALID_FLAG
ARESETN == r_displ_wire
ARESETN == w_displ_wire
ARESETN == r_phase_wire
ARESETN == w_phase_wire
r_start_wire == reset_wire
r_start_wire == w_done_wire
r_start_wire == M_AXI_AWID
r_start_wire == M_AXI_AWADDR
r_start_wire == M_AXI_AWLEN
r_start_wire == M_AXI_AWSIZE
r_start_wire == M_AXI_AWBURST
r_start_wire == M_AXI_AWCACHE
r_start_wire == M_AXI_AWPROT
r_start_wire == M_AXI_AWQOS
r_start_wire == M_AXI_AWUSER
r_start_wire == M_AXI_AWVALID
r_start_wire == M_AXI_WDATA
r_start_wire == M_AXI_WSTRB
r_start_wire == M_AXI_WLAST
r_start_wire == M_AXI_WUSER
r_start_wire == M_AXI_WVALID
r_start_wire == M_AXI_BID
r_start_wire == M_AXI_BRESP
r_start_wire == M_AXI_BUSER
r_start_wire == M_AXI_BVALID
r_start_wire == M_AXI_ARID
r_start_wire == M_AXI_ARPROT
r_start_wire == M_AXI_ARQOS
r_start_wire == M_AXI_ARUSER
r_start_wire == M_AXI_ARVALID
r_start_wire == M_AXI_RID
r_start_wire == M_AXI_RRESP
r_start_wire == M_AXI_RLAST
r_start_wire == M_AXI_RUSER
r_start_wire == M_AXI_RVALID
r_start_wire == i_config
r_start_wire == axi_bresp
r_start_wire == axi_araddr
r_start_wire == axi_rdata
r_start_wire == axi_rresp
r_start_wire == reg01_config
r_start_wire == reg02_r_anomaly
r_start_wire == reg04_w_anomaly
r_start_wire == reg05_w_anomaly
r_start_wire == reg07_r_config
r_start_wire == reg08_r_config
r_start_wire == reg09_r_config
r_start_wire == reg11_r_config
r_start_wire == reg12_r_config
r_start_wire == reg13_r_config
r_start_wire == reg14_r_config
r_start_wire == reg15_r_config
r_start_wire == reg16_r_config
r_start_wire == reg17_r_config
r_start_wire == reg18_r_config
r_start_wire == reg19_r_config
r_start_wire == reg20_r_config
r_start_wire == reg21_r_config
r_start_wire == reg23_w_config
r_start_wire == reg24_w_config
r_start_wire == reg26_w_config
r_start_wire == reg27_w_config
r_start_wire == reg28_w_config
r_start_wire == reg29_w_config
r_start_wire == reg30_w_config
r_start_wire == reg31_w_config
r_start_wire == reg32_w_config
r_start_wire == reg33_w_config
r_start_wire == reg34_w_config
r_start_wire == reg35_w_config
r_start_wire == reg36_w_config
r_start_wire == reg37_w_config
r_start_wire == M_AXI_AWID_wire
r_start_wire == M_AXI_AWADDR_wire
r_start_wire == M_AXI_AWPROT_wire
r_start_wire == M_AXI_AWQOS_wire
r_start_wire == M_AXI_AWUSER_wire
r_start_wire == M_AXI_AWVALID_wire
r_start_wire == M_AXI_WDATA_wire
r_start_wire == M_AXI_WLAST_wire
r_start_wire == M_AXI_WUSER_wire
r_start_wire == M_AXI_WVALID_wire
r_start_wire == M_AXI_BID_wire
r_start_wire == M_AXI_BRESP_wire
r_start_wire == M_AXI_BUSER_wire
r_start_wire == M_AXI_BVALID_wire
r_start_wire == M_AXI_ARID_wire
r_start_wire == M_AXI_ARPROT_wire
r_start_wire == M_AXI_ARQOS_wire
r_start_wire == M_AXI_ARUSER_wire
r_start_wire == M_AXI_RID_wire
r_start_wire == M_AXI_RRESP_wire
r_start_wire == M_AXI_RLAST_wire
r_start_wire == M_AXI_RUSER_wire
r_start_wire == M_AXI_RVALID_wire
r_start_wire == M_AXI_AWID_INT
r_start_wire == M_AXI_AWADDR_INT
r_start_wire == M_AXI_AWLEN_INT
r_start_wire == M_AXI_AWSIZE_INT
r_start_wire == M_AXI_AWBURST_INT
r_start_wire == M_AXI_AWCACHE_INT
r_start_wire == M_AXI_AWPROT_INT
r_start_wire == M_AXI_AWQOS_INT
r_start_wire == M_AXI_AWUSER_INT
r_start_wire == M_AXI_ARID_INT
r_start_wire == M_AXI_ARPROT_INT
r_start_wire == M_AXI_ARQOS_INT
r_start_wire == M_AXI_ARUSER_INT
r_start_wire == AW_ILL_TRANS_FIL_PTR
r_start_wire == AW_ILL_DATA_TRANS_SRV_PTR
r_start_wire == AW_ILL_TRANS_SRV_PTR
r_start_wire == AW_STATE
r_start_wire == AR_STATE
r_start_wire == B_STATE
r_start_wire == R_STATE
r_start_wire == AW_ILLEGAL_REQ
r_start_wire == AR_ILLEGAL_REQ
r_start_wire == W_DATA_TO_SERVE
r_start_wire == W_B_TO_SERVE
r_start_wire == W_CH_EN
r_start_wire == AW_CH_DIS
r_start_wire == AW_EN_RST
r_start_wire == AR_EN_RST
r_start_wire == r_misb_clk_cycle_wire
r_start_wire == w_misb_clk_cycle_wire
r_start_wire == reg0_config
r_num_trans_wire == w_num_trans_wire
r_num_trans_wire == byte_index
r_burst_len_wire == w_burst_len_wire
r_burst_len_wire == M_AXI_AWLEN_wire
r_burst_len_wire == M_AXI_ARLEN_wire
r_done_wire == M_AXI_ARBURST
r_done_wire == M_AXI_ARREADY_wire
r_done_wire == M_AXI_ARBURST_INT
r_done_wire == AR_CH_EN
r_done_wire == AR_ADDR_VALID
r_done_wire == AR_ADDR_VALID_FLAG
M_AXI_ARADDR == M_AXI_ARADDR_INT
M_AXI_ARLEN == M_AXI_ARLEN_INT
M_AXI_ARSIZE == M_AXI_ARSIZE_INT
M_AXI_ARCACHE == M_AXI_RDATA
M_AXI_ARCACHE == M_AXI_RDATA_wire
M_AXI_ARCACHE == M_AXI_ARCACHE_INT
reg00_config == reg_data_out
M_AXI_AWSIZE_wire == M_AXI_ARSIZE_wire
M_AXI_AWCACHE_wire == M_AXI_ARCACHE_wire
M_AXI_ARVALID_wire == AR_CH_DIS
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
r_max_outs_wire == w_max_outs_wire
shadow_o_data == shadow_w_burst_len_wire
shadow_o_data == shadow_M_AXI_AWADDR
shadow_o_data == shadow_reg16_r_config
shadow_o_data == shadow_reg17_r_config
shadow_o_data == shadow_r_burst_len_wire
shadow_o_data == shadow_w_num_trans_wire
shadow_o_data == shadow_r_num_trans_wire
shadow_o_data == shadow_w_base_addr_wire
shadow_o_data == shadow_r_base_addr_wire
shadow_o_data == shadow_M_AXI_RUSER
shadow_o_data == shadow_M_AXI_RRESP
shadow_o_data == shadow_M_AXI_RDATA
shadow_o_data == shadow_M_AXI_RID
shadow_o_data == shadow_M_AXI_ARUSER
shadow_o_data == shadow_M_AXI_ARQOS
shadow_o_data == shadow_M_AXI_ARPROT
shadow_o_data == shadow_M_AXI_ARCACHE
shadow_o_data == shadow_M_AXI_ARBURST
shadow_o_data == shadow_M_AXI_ARSIZE
shadow_o_data == shadow_M_AXI_ARLEN
shadow_o_data == shadow_M_AXI_ARADDR
shadow_o_data == shadow_internal_data
shadow_o_data == shadow_reg0_config
shadow_o_data == shadow_w_misb_clk_cycle_wire
shadow_o_data == shadow_AW_ADDR_VALID
shadow_o_data == shadow_AR_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AR_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_AW_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_M_AXI_ARUSER_INT
shadow_o_data == shadow_M_AXI_ARQOS_INT
shadow_o_data == shadow_M_AXI_ARPROT_INT
shadow_o_data == shadow_M_AXI_ARCACHE_INT
shadow_o_data == shadow_M_AXI_ARBURST_INT
shadow_o_data == shadow_M_AXI_ARSIZE_INT
shadow_o_data == shadow_M_AXI_ARLEN_INT
shadow_o_data == shadow_M_AXI_ARADDR_INT
shadow_o_data == shadow_M_AXI_ARID_INT
shadow_o_data == shadow_M_AXI_AWUSER_INT
shadow_o_data == shadow_M_AXI_AWQOS_INT
shadow_o_data == shadow_M_AXI_AWPROT_INT
shadow_o_data == shadow_M_AXI_AWCACHE_INT
shadow_o_data == shadow_M_AXI_AWBURST_INT
shadow_o_data == shadow_M_AXI_AWSIZE_INT
shadow_o_data == shadow_M_AXI_AWLEN_INT
shadow_o_data == shadow_M_AXI_AWADDR_INT
shadow_o_data == shadow_M_AXI_AWID_INT
shadow_o_data == shadow_M_AXI_RUSER_wire
shadow_o_data == shadow_M_AXI_RRESP_wire
shadow_o_data == shadow_M_AXI_RDATA_wire
shadow_o_data == shadow_M_AXI_RID_wire
shadow_o_data == shadow_M_AXI_ARUSER_wire
shadow_o_data == shadow_M_AXI_ARQOS_wire
shadow_o_data == shadow_M_AXI_ARPROT_wire
shadow_o_data == shadow_M_AXI_ARCACHE_wire
shadow_o_data == shadow_M_AXI_ARBURST_wire
shadow_o_data == shadow_M_AXI_ARSIZE_wire
shadow_o_data == shadow_M_AXI_ARLEN_wire
shadow_o_data == shadow_M_AXI_ARADDR_wire
shadow_o_data == shadow_M_AXI_ARID_wire
shadow_o_data == shadow_M_AXI_BUSER_wire
shadow_o_data == shadow_M_AXI_BRESP_wire
shadow_o_data == shadow_M_AXI_BID_wire
shadow_o_data == shadow_M_AXI_WUSER_wire
shadow_o_data == shadow_M_AXI_WSTRB_wire
shadow_o_data == shadow_M_AXI_WDATA_wire
shadow_o_data == shadow_M_AXI_AWUSER_wire
shadow_o_data == shadow_M_AXI_AWQOS_wire
shadow_o_data == shadow_M_AXI_AWPROT_wire
shadow_o_data == shadow_M_AXI_AWCACHE_wire
shadow_o_data == shadow_M_AXI_AWBURST_wire
shadow_o_data == shadow_M_AXI_AWSIZE_wire
shadow_o_data == shadow_M_AXI_AWLEN_wire
shadow_o_data == shadow_M_AXI_AWADDR_wire
shadow_o_data == shadow_M_AXI_AWID_wire
shadow_o_data == shadow_reg_data_out
shadow_o_data == shadow_reg37_w_config
shadow_o_data == shadow_reg36_w_config
shadow_o_data == shadow_reg35_w_config
shadow_o_data == shadow_reg34_w_config
shadow_o_data == shadow_reg33_w_config
shadow_o_data == shadow_reg32_w_config
shadow_o_data == shadow_reg31_w_config
shadow_o_data == shadow_reg30_w_config
shadow_o_data == shadow_reg29_w_config
shadow_o_data == shadow_reg28_w_config
shadow_o_data == shadow_reg27_w_config
shadow_o_data == shadow_reg26_w_config
shadow_o_data == shadow_reg25_w_config
shadow_o_data == shadow_reg24_w_config
shadow_o_data == shadow_reg23_w_config
shadow_o_data == shadow_reg22_w_config
shadow_o_data == shadow_reg21_r_config
shadow_o_data == shadow_reg20_r_config
shadow_o_data == shadow_reg19_r_config
shadow_o_data == shadow_reg18_r_config
shadow_o_data == shadow_axi_awaddr
shadow_o_data == shadow_axi_bresp
shadow_o_data == shadow_axi_araddr
shadow_o_data == shadow_axi_rdata
shadow_o_data == shadow_reg05_w_anomaly
shadow_o_data == shadow_reg14_r_config
shadow_o_data == shadow_M_AXI_ARID
shadow_o_data == shadow_M_AXI_BUSER
shadow_o_data == shadow_M_AXI_BRESP
shadow_o_data == shadow_reg04_w_anomaly
shadow_o_data == shadow_reg03_r_anomaly
shadow_o_data == shadow_M_AXI_BID
shadow_o_data == shadow_M_AXI_WUSER
shadow_o_data == shadow_M_AXI_WSTRB
shadow_o_data == shadow_reg06_r_config
shadow_o_data == shadow_reg10_r_config
shadow_o_data == shadow_reg09_r_config
shadow_o_data == shadow_reg08_r_config
shadow_o_data == shadow_w_displ_wire
shadow_o_data == shadow_r_displ_wire
shadow_o_data == shadow_AR_HIGH_ADDR
shadow_o_data == shadow_AW_HIGH_ADDR
shadow_o_data == shadow_AR_ADDR_VALID
shadow_o_data == shadow_reg13_r_config
shadow_o_data == shadow_M_AXI_WDATA
shadow_o_data == shadow_M_AXI_AWID
shadow_o_data == shadow_reg11_r_config
shadow_o_data == shadow_reg07_r_config
shadow_o_data == shadow_r_misb_clk_cycle_wire
shadow_o_data == shadow_w_phase_wire
shadow_o_data == shadow_r_phase_wire
shadow_o_data == shadow_w_max_outs_wire
shadow_o_data == shadow_r_max_outs_wire
shadow_o_data == shadow_reg02_r_anomaly
shadow_o_data == shadow_reg01_config
shadow_o_data == shadow_reg00_config
shadow_o_data == shadow_M_AXI_AWUSER
shadow_o_data == shadow_M_AXI_AWQOS
shadow_o_data == shadow_M_AXI_AWPROT
shadow_o_data == shadow_M_AXI_AWCACHE
shadow_o_data == shadow_M_AXI_AWBURST
shadow_o_data == shadow_M_AXI_AWSIZE
shadow_o_data == shadow_reg15_r_config
shadow_o_data == shadow_reg12_r_config
shadow_o_data == shadow_M_AXI_AWLEN
shadow_o_data == shadow_axi_rresp
shadow_o_data == shadow_M_AXI_AWVALID_wire
shadow_o_data == shadow_M_AXI_WLAST_wire
shadow_o_data == shadow_M_AXI_WVALID_wire
shadow_o_data == shadow_M_AXI_BVALID_wire
shadow_o_data == shadow_AW_STATE
shadow_o_data == shadow_B_STATE
shadow_o_data == shadow_W_DATA_TO_SERVE
shadow_o_data == shadow_W_B_TO_SERVE
shadow_o_data == shadow_W_CH_EN
shadow_o_data == shadow_AW_CH_EN
shadow_o_data == shadow_AW_CH_DIS
shadow_o_data == shadow_AW_ADDR_VALID_FLAG
DERIVED_taint_reg_count == DERIVED_taint_reg_delta
ARESETN == 1
r_start_wire == 0
r_base_addr_wire one of { 608376433, 1995491762, 2154147847L }
w_base_addr_wire one of { 1032973850, 1439568302, 2366902304L }
r_num_trans_wire == 4
r_burst_len_wire == 8
r_done_wire one of { 0, 1 }
M_AXI_ARADDR one of { 0, 608376541 }
M_AXI_ARLEN one of { 0, 8 }
M_AXI_ARSIZE one of { 0, 2 }
M_AXI_ARCACHE one of { 0, 3 }
o_data == 4294901760L
axi_awaddr one of { 0, 4 }
reg00_config == 4294967295L
reg03_r_anomaly one of { 0, 12582920 }
reg06_r_config == 1073750016
reg10_r_config == 2684383232L
reg22_w_config == 2952790016L
reg25_w_config == 4026580992L
M_AXI_AWSIZE_wire == 2
M_AXI_AWCACHE_wire == 3
M_AXI_WSTRB_wire == 15
M_AXI_ARADDR_wire one of { 608376541, 1995491798, 2154147883L }
M_AXI_ARVALID_wire one of { 0, 1 }
AR_ILL_TRANS_FIL_PTR one of { 1, 4 }
AW_HIGH_ADDR == 36
AR_HIGH_ADDR one of { 5889, 45135, 51706 }
r_max_outs_wire == 6
internal_data == 65535
shadow_o_data == 0
DERIVED_taint_reg_count == 0
DERIVED_vcd_timestamp one of { 247, 376, 540 }
===========================================================================
..tick():::EXIT
ARESETN == w_start_wire
ARESETN == M_AXI_BREADY
ARESETN == M_AXI_RREADY
ARESETN == aw_en
ARESETN == M_AXI_AWBURST_wire
ARESETN == M_AXI_AWVALID_wire
ARESETN == M_AXI_AWREADY_wire
ARESETN == M_AXI_ARBURST_wire
ARESETN == M_AXI_RREADY_wire
ARESETN == AW_CH_EN
ARESETN == r_displ_wire
ARESETN == w_displ_wire
ARESETN == r_phase_wire
ARESETN == w_phase_wire
ARESETN == orig(ARESETN)
ARESETN == orig(w_start_wire)
ARESETN == orig(M_AXI_BREADY)
ARESETN == orig(M_AXI_RREADY)
ARESETN == orig(aw_en)
ARESETN == orig(M_AXI_AWBURST_wire)
ARESETN == orig(M_AXI_AWREADY_wire)
ARESETN == orig(M_AXI_ARBURST_wire)
ARESETN == orig(M_AXI_RREADY_wire)
ARESETN == orig(AW_CH_EN)
ARESETN == orig(AW_ADDR_VALID)
ARESETN == orig(AW_ADDR_VALID_FLAG)
ARESETN == orig(r_displ_wire)
ARESETN == orig(w_displ_wire)
ARESETN == orig(r_phase_wire)
ARESETN == orig(w_phase_wire)
r_start_wire == reset_wire
r_start_wire == w_done_wire
r_start_wire == M_AXI_AWID
r_start_wire == M_AXI_AWADDR
r_start_wire == M_AXI_AWLEN
r_start_wire == M_AXI_AWSIZE
r_start_wire == M_AXI_AWBURST
r_start_wire == M_AXI_AWCACHE
r_start_wire == M_AXI_AWPROT
r_start_wire == M_AXI_AWQOS
r_start_wire == M_AXI_AWUSER
r_start_wire == M_AXI_AWVALID
r_start_wire == M_AXI_WDATA
r_start_wire == M_AXI_WSTRB
r_start_wire == M_AXI_WLAST
r_start_wire == M_AXI_WUSER
r_start_wire == M_AXI_WVALID
r_start_wire == M_AXI_BID
r_start_wire == M_AXI_BRESP
r_start_wire == M_AXI_BUSER
r_start_wire == M_AXI_BVALID
r_start_wire == M_AXI_ARID
r_start_wire == M_AXI_ARPROT
r_start_wire == M_AXI_ARQOS
r_start_wire == M_AXI_ARUSER
r_start_wire == M_AXI_ARVALID
r_start_wire == M_AXI_RID
r_start_wire == M_AXI_RRESP
r_start_wire == M_AXI_RLAST
r_start_wire == M_AXI_RUSER
r_start_wire == M_AXI_RVALID
r_start_wire == i_config
r_start_wire == axi_bresp
r_start_wire == axi_araddr
r_start_wire == axi_rdata
r_start_wire == axi_rresp
r_start_wire == reg01_config
r_start_wire == reg02_r_anomaly
r_start_wire == reg04_w_anomaly
r_start_wire == reg05_w_anomaly
r_start_wire == reg07_r_config
r_start_wire == reg08_r_config
r_start_wire == reg09_r_config
r_start_wire == reg11_r_config
r_start_wire == reg12_r_config
r_start_wire == reg13_r_config
r_start_wire == reg14_r_config
r_start_wire == reg15_r_config
r_start_wire == reg16_r_config
r_start_wire == reg17_r_config
r_start_wire == reg18_r_config
r_start_wire == reg19_r_config
r_start_wire == reg20_r_config
r_start_wire == reg21_r_config
r_start_wire == reg23_w_config
r_start_wire == reg24_w_config
r_start_wire == reg26_w_config
r_start_wire == reg27_w_config
r_start_wire == reg28_w_config
r_start_wire == reg29_w_config
r_start_wire == reg30_w_config
r_start_wire == reg31_w_config
r_start_wire == reg32_w_config
r_start_wire == reg33_w_config
r_start_wire == reg34_w_config
r_start_wire == reg35_w_config
r_start_wire == reg36_w_config
r_start_wire == reg37_w_config
r_start_wire == M_AXI_AWID_wire
r_start_wire == M_AXI_AWPROT_wire
r_start_wire == M_AXI_AWQOS_wire
r_start_wire == M_AXI_AWUSER_wire
r_start_wire == M_AXI_WDATA_wire
r_start_wire == M_AXI_WLAST_wire
r_start_wire == M_AXI_WUSER_wire
r_start_wire == M_AXI_WVALID_wire
r_start_wire == M_AXI_BID_wire
r_start_wire == M_AXI_BRESP_wire
r_start_wire == M_AXI_BUSER_wire
r_start_wire == M_AXI_BVALID_wire
r_start_wire == M_AXI_ARID_wire
r_start_wire == M_AXI_ARPROT_wire
r_start_wire == M_AXI_ARQOS_wire
r_start_wire == M_AXI_ARUSER_wire
r_start_wire == M_AXI_RID_wire
r_start_wire == M_AXI_RRESP_wire
r_start_wire == M_AXI_RLAST_wire
r_start_wire == M_AXI_RUSER_wire
r_start_wire == M_AXI_RVALID_wire
r_start_wire == M_AXI_AWID_INT
r_start_wire == M_AXI_AWADDR_INT
r_start_wire == M_AXI_AWLEN_INT
r_start_wire == M_AXI_AWSIZE_INT
r_start_wire == M_AXI_AWBURST_INT
r_start_wire == M_AXI_AWCACHE_INT
r_start_wire == M_AXI_AWPROT_INT
r_start_wire == M_AXI_AWQOS_INT
r_start_wire == M_AXI_AWUSER_INT
r_start_wire == M_AXI_ARID_INT
r_start_wire == M_AXI_ARPROT_INT
r_start_wire == M_AXI_ARQOS_INT
r_start_wire == M_AXI_ARUSER_INT
r_start_wire == AW_ILL_TRANS_FIL_PTR
r_start_wire == AW_ILL_DATA_TRANS_SRV_PTR
r_start_wire == AW_ILL_TRANS_SRV_PTR
r_start_wire == AW_STATE
r_start_wire == AR_STATE
r_start_wire == B_STATE
r_start_wire == R_STATE
r_start_wire == AW_ILLEGAL_REQ
r_start_wire == AR_ILLEGAL_REQ
r_start_wire == W_DATA_TO_SERVE
r_start_wire == W_B_TO_SERVE
r_start_wire == W_CH_EN
r_start_wire == AW_CH_DIS
r_start_wire == AW_EN_RST
r_start_wire == AR_EN_RST
r_start_wire == r_misb_clk_cycle_wire
r_start_wire == w_misb_clk_cycle_wire
r_start_wire == reg0_config
r_start_wire == orig(r_start_wire)
r_start_wire == orig(reset_wire)
r_start_wire == orig(w_done_wire)
r_start_wire == orig(M_AXI_AWID)
r_start_wire == orig(M_AXI_AWADDR)
r_start_wire == orig(M_AXI_AWLEN)
r_start_wire == orig(M_AXI_AWSIZE)
r_start_wire == orig(M_AXI_AWBURST)
r_start_wire == orig(M_AXI_AWCACHE)
r_start_wire == orig(M_AXI_AWPROT)
r_start_wire == orig(M_AXI_AWQOS)
r_start_wire == orig(M_AXI_AWUSER)
r_start_wire == orig(M_AXI_AWVALID)
r_start_wire == orig(M_AXI_WDATA)
r_start_wire == orig(M_AXI_WSTRB)
r_start_wire == orig(M_AXI_WLAST)
r_start_wire == orig(M_AXI_WUSER)
r_start_wire == orig(M_AXI_WVALID)
r_start_wire == orig(M_AXI_BID)
r_start_wire == orig(M_AXI_BRESP)
r_start_wire == orig(M_AXI_BUSER)
r_start_wire == orig(M_AXI_BVALID)
r_start_wire == orig(M_AXI_ARID)
r_start_wire == orig(M_AXI_ARPROT)
r_start_wire == orig(M_AXI_ARQOS)
r_start_wire == orig(M_AXI_ARUSER)
r_start_wire == orig(M_AXI_ARVALID)
r_start_wire == orig(M_AXI_RID)
r_start_wire == orig(M_AXI_RRESP)
r_start_wire == orig(M_AXI_RLAST)
r_start_wire == orig(M_AXI_RUSER)
r_start_wire == orig(M_AXI_RVALID)
r_start_wire == orig(i_config)
r_start_wire == orig(axi_bresp)
r_start_wire == orig(axi_araddr)
r_start_wire == orig(axi_rdata)
r_start_wire == orig(axi_rresp)
r_start_wire == orig(reg01_config)
r_start_wire == orig(reg02_r_anomaly)
r_start_wire == orig(reg04_w_anomaly)
r_start_wire == orig(reg05_w_anomaly)
r_start_wire == orig(reg07_r_config)
r_start_wire == orig(reg08_r_config)
r_start_wire == orig(reg09_r_config)
r_start_wire == orig(reg11_r_config)
r_start_wire == orig(reg12_r_config)
r_start_wire == orig(reg13_r_config)
r_start_wire == orig(reg14_r_config)
r_start_wire == orig(reg15_r_config)
r_start_wire == orig(reg16_r_config)
r_start_wire == orig(reg17_r_config)
r_start_wire == orig(reg18_r_config)
r_start_wire == orig(reg19_r_config)
r_start_wire == orig(reg20_r_config)
r_start_wire == orig(reg21_r_config)
r_start_wire == orig(reg23_w_config)
r_start_wire == orig(reg24_w_config)
r_start_wire == orig(reg26_w_config)
r_start_wire == orig(reg27_w_config)
r_start_wire == orig(reg28_w_config)
r_start_wire == orig(reg29_w_config)
r_start_wire == orig(reg30_w_config)
r_start_wire == orig(reg31_w_config)
r_start_wire == orig(reg32_w_config)
r_start_wire == orig(reg33_w_config)
r_start_wire == orig(reg34_w_config)
r_start_wire == orig(reg35_w_config)
r_start_wire == orig(reg36_w_config)
r_start_wire == orig(reg37_w_config)
r_start_wire == orig(M_AXI_AWID_wire)
r_start_wire == orig(M_AXI_AWADDR_wire)
r_start_wire == orig(M_AXI_AWPROT_wire)
r_start_wire == orig(M_AXI_AWQOS_wire)
r_start_wire == orig(M_AXI_AWUSER_wire)
r_start_wire == orig(M_AXI_AWVALID_wire)
r_start_wire == orig(M_AXI_WDATA_wire)
r_start_wire == orig(M_AXI_WLAST_wire)
r_start_wire == orig(M_AXI_WUSER_wire)
r_start_wire == orig(M_AXI_WVALID_wire)
r_start_wire == orig(M_AXI_BID_wire)
r_start_wire == orig(M_AXI_BRESP_wire)
r_start_wire == orig(M_AXI_BUSER_wire)
r_start_wire == orig(M_AXI_BVALID_wire)
r_start_wire == orig(M_AXI_ARID_wire)
r_start_wire == orig(M_AXI_ARPROT_wire)
r_start_wire == orig(M_AXI_ARQOS_wire)
r_start_wire == orig(M_AXI_ARUSER_wire)
r_start_wire == orig(M_AXI_RID_wire)
r_start_wire == orig(M_AXI_RRESP_wire)
r_start_wire == orig(M_AXI_RLAST_wire)
r_start_wire == orig(M_AXI_RUSER_wire)
r_start_wire == orig(M_AXI_RVALID_wire)
r_start_wire == orig(M_AXI_AWID_INT)
r_start_wire == orig(M_AXI_AWADDR_INT)
r_start_wire == orig(M_AXI_AWLEN_INT)
r_start_wire == orig(M_AXI_AWSIZE_INT)
r_start_wire == orig(M_AXI_AWBURST_INT)
r_start_wire == orig(M_AXI_AWCACHE_INT)
r_start_wire == orig(M_AXI_AWPROT_INT)
r_start_wire == orig(M_AXI_AWQOS_INT)
r_start_wire == orig(M_AXI_AWUSER_INT)
r_start_wire == orig(M_AXI_ARID_INT)
r_start_wire == orig(M_AXI_ARPROT_INT)
r_start_wire == orig(M_AXI_ARQOS_INT)
r_start_wire == orig(M_AXI_ARUSER_INT)
r_start_wire == orig(AW_ILL_TRANS_FIL_PTR)
r_start_wire == orig(AW_ILL_DATA_TRANS_SRV_PTR)
r_start_wire == orig(AW_ILL_TRANS_SRV_PTR)
r_start_wire == orig(AW_STATE)
r_start_wire == orig(AR_STATE)
r_start_wire == orig(B_STATE)
r_start_wire == orig(R_STATE)
r_start_wire == orig(AW_ILLEGAL_REQ)
r_start_wire == orig(AR_ILLEGAL_REQ)
r_start_wire == orig(W_DATA_TO_SERVE)
r_start_wire == orig(W_B_TO_SERVE)
r_start_wire == orig(W_CH_EN)
r_start_wire == orig(AW_CH_DIS)
r_start_wire == orig(AW_EN_RST)
r_start_wire == orig(AR_EN_RST)
r_start_wire == orig(r_misb_clk_cycle_wire)
r_start_wire == orig(w_misb_clk_cycle_wire)
r_start_wire == orig(reg0_config)
r_base_addr_wire == orig(r_base_addr_wire)
w_base_addr_wire == M_AXI_AWADDR_wire
w_base_addr_wire == orig(w_base_addr_wire)
r_num_trans_wire == w_num_trans_wire
r_num_trans_wire == byte_index
r_num_trans_wire == orig(r_num_trans_wire)
r_num_trans_wire == orig(w_num_trans_wire)
r_num_trans_wire == orig(byte_index)
r_burst_len_wire == w_burst_len_wire
r_burst_len_wire == M_AXI_AWLEN_wire
r_burst_len_wire == M_AXI_ARLEN_wire
r_burst_len_wire == orig(r_burst_len_wire)
r_burst_len_wire == orig(w_burst_len_wire)
r_burst_len_wire == orig(M_AXI_AWLEN_wire)
r_burst_len_wire == orig(M_AXI_ARLEN_wire)
r_done_wire == M_AXI_ARBURST
r_done_wire == M_AXI_ARREADY_wire
r_done_wire == M_AXI_ARBURST_INT
r_done_wire == AR_CH_EN
r_done_wire == AR_ADDR_VALID
r_done_wire == AR_ADDR_VALID_FLAG
r_done_wire == orig(r_done_wire)
r_done_wire == orig(M_AXI_ARBURST)
r_done_wire == orig(M_AXI_ARREADY_wire)
r_done_wire == orig(M_AXI_ARBURST_INT)
r_done_wire == orig(AR_CH_EN)
r_done_wire == orig(AR_ADDR_VALID)
r_done_wire == orig(AR_ADDR_VALID_FLAG)
M_AXI_ARADDR == M_AXI_ARADDR_INT
M_AXI_ARADDR == orig(M_AXI_ARADDR)
M_AXI_ARADDR == orig(M_AXI_ARADDR_INT)
M_AXI_ARLEN == M_AXI_ARLEN_INT
M_AXI_ARLEN == orig(M_AXI_ARLEN)
M_AXI_ARLEN == orig(M_AXI_ARLEN_INT)
M_AXI_ARSIZE == M_AXI_ARSIZE_INT
M_AXI_ARSIZE == orig(M_AXI_ARSIZE)
M_AXI_ARSIZE == orig(M_AXI_ARSIZE_INT)
M_AXI_ARCACHE == M_AXI_RDATA
M_AXI_ARCACHE == M_AXI_RDATA_wire
M_AXI_ARCACHE == M_AXI_ARCACHE_INT
M_AXI_ARCACHE == orig(M_AXI_ARCACHE)
M_AXI_ARCACHE == orig(M_AXI_RDATA)
M_AXI_ARCACHE == orig(M_AXI_RDATA_wire)
M_AXI_ARCACHE == orig(M_AXI_ARCACHE_INT)
o_data == orig(o_data)
axi_awaddr == orig(axi_awaddr)
reg00_config == reg_data_out
reg00_config == orig(reg00_config)
reg00_config == orig(reg_data_out)
reg03_r_anomaly == orig(reg03_r_anomaly)
reg06_r_config == orig(reg06_r_config)
reg10_r_config == orig(reg10_r_config)
reg22_w_config == orig(reg22_w_config)
reg25_w_config == orig(reg25_w_config)
M_AXI_AWSIZE_wire == M_AXI_ARSIZE_wire
M_AXI_AWSIZE_wire == orig(M_AXI_AWSIZE_wire)
M_AXI_AWSIZE_wire == orig(M_AXI_ARSIZE_wire)
M_AXI_AWCACHE_wire == M_AXI_ARCACHE_wire
M_AXI_AWCACHE_wire == orig(M_AXI_AWCACHE_wire)
M_AXI_AWCACHE_wire == orig(M_AXI_ARCACHE_wire)
M_AXI_WSTRB_wire == orig(M_AXI_WSTRB_wire)
M_AXI_ARADDR_wire == orig(M_AXI_ARADDR_wire)
M_AXI_ARVALID_wire == AR_CH_DIS
M_AXI_ARVALID_wire == orig(M_AXI_ARVALID_wire)
M_AXI_ARVALID_wire == orig(AR_CH_DIS)
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR == orig(AR_ILL_TRANS_FIL_PTR)
AR_ILL_TRANS_FIL_PTR == orig(AR_ILL_TRANS_SRV_PTR)
AW_ADDR_VALID == AW_ADDR_VALID_FLAG
AR_HIGH_ADDR == orig(AR_HIGH_ADDR)
r_max_outs_wire == w_max_outs_wire
r_max_outs_wire == orig(r_max_outs_wire)
r_max_outs_wire == orig(w_max_outs_wire)
internal_data == orig(internal_data)
shadow_o_data == shadow_w_burst_len_wire
shadow_o_data == shadow_M_AXI_AWADDR
shadow_o_data == shadow_reg16_r_config
shadow_o_data == shadow_reg17_r_config
shadow_o_data == shadow_r_burst_len_wire
shadow_o_data == shadow_w_num_trans_wire
shadow_o_data == shadow_r_num_trans_wire
shadow_o_data == shadow_w_base_addr_wire
shadow_o_data == shadow_r_base_addr_wire
shadow_o_data == shadow_M_AXI_RUSER
shadow_o_data == shadow_M_AXI_RRESP
shadow_o_data == shadow_M_AXI_RDATA
shadow_o_data == shadow_M_AXI_RID
shadow_o_data == shadow_M_AXI_ARUSER
shadow_o_data == shadow_M_AXI_ARQOS
shadow_o_data == shadow_M_AXI_ARPROT
shadow_o_data == shadow_M_AXI_ARCACHE
shadow_o_data == shadow_M_AXI_ARBURST
shadow_o_data == shadow_M_AXI_ARSIZE
shadow_o_data == shadow_M_AXI_ARLEN
shadow_o_data == shadow_M_AXI_ARADDR
shadow_o_data == shadow_internal_data
shadow_o_data == shadow_reg0_config
shadow_o_data == shadow_w_misb_clk_cycle_wire
shadow_o_data == shadow_AR_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AR_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_AW_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_M_AXI_ARUSER_INT
shadow_o_data == shadow_M_AXI_ARQOS_INT
shadow_o_data == shadow_M_AXI_ARPROT_INT
shadow_o_data == shadow_M_AXI_ARCACHE_INT
shadow_o_data == shadow_M_AXI_ARBURST_INT
shadow_o_data == shadow_M_AXI_ARSIZE_INT
shadow_o_data == shadow_M_AXI_ARLEN_INT
shadow_o_data == shadow_M_AXI_ARADDR_INT
shadow_o_data == shadow_M_AXI_ARID_INT
shadow_o_data == shadow_M_AXI_AWUSER_INT
shadow_o_data == shadow_M_AXI_AWQOS_INT
shadow_o_data == shadow_M_AXI_AWPROT_INT
shadow_o_data == shadow_M_AXI_AWCACHE_INT
shadow_o_data == shadow_M_AXI_AWBURST_INT
shadow_o_data == shadow_M_AXI_AWSIZE_INT
shadow_o_data == shadow_M_AXI_AWLEN_INT
shadow_o_data == shadow_M_AXI_AWADDR_INT
shadow_o_data == shadow_M_AXI_AWID_INT
shadow_o_data == shadow_M_AXI_RUSER_wire
shadow_o_data == shadow_M_AXI_RRESP_wire
shadow_o_data == shadow_M_AXI_RDATA_wire
shadow_o_data == shadow_M_AXI_RID_wire
shadow_o_data == shadow_M_AXI_ARUSER_wire
shadow_o_data == shadow_M_AXI_ARQOS_wire
shadow_o_data == shadow_M_AXI_ARPROT_wire
shadow_o_data == shadow_M_AXI_ARCACHE_wire
shadow_o_data == shadow_M_AXI_ARBURST_wire
shadow_o_data == shadow_M_AXI_ARSIZE_wire
shadow_o_data == shadow_M_AXI_ARLEN_wire
shadow_o_data == shadow_M_AXI_ARADDR_wire
shadow_o_data == shadow_M_AXI_ARID_wire
shadow_o_data == shadow_M_AXI_BUSER_wire
shadow_o_data == shadow_M_AXI_BRESP_wire
shadow_o_data == shadow_M_AXI_BID_wire
shadow_o_data == shadow_M_AXI_WUSER_wire
shadow_o_data == shadow_M_AXI_WSTRB_wire
shadow_o_data == shadow_M_AXI_WDATA_wire
shadow_o_data == shadow_M_AXI_AWUSER_wire
shadow_o_data == shadow_M_AXI_AWQOS_wire
shadow_o_data == shadow_M_AXI_AWPROT_wire
shadow_o_data == shadow_M_AXI_AWCACHE_wire
shadow_o_data == shadow_M_AXI_AWBURST_wire
shadow_o_data == shadow_M_AXI_AWSIZE_wire
shadow_o_data == shadow_M_AXI_AWLEN_wire
shadow_o_data == shadow_M_AXI_AWID_wire
shadow_o_data == shadow_reg_data_out
shadow_o_data == shadow_reg37_w_config
shadow_o_data == shadow_reg36_w_config
shadow_o_data == shadow_reg35_w_config
shadow_o_data == shadow_reg34_w_config
shadow_o_data == shadow_reg33_w_config
shadow_o_data == shadow_reg32_w_config
shadow_o_data == shadow_reg31_w_config
shadow_o_data == shadow_reg30_w_config
shadow_o_data == shadow_reg29_w_config
shadow_o_data == shadow_reg28_w_config
shadow_o_data == shadow_reg27_w_config
shadow_o_data == shadow_reg26_w_config
shadow_o_data == shadow_reg25_w_config
shadow_o_data == shadow_reg24_w_config
shadow_o_data == shadow_reg23_w_config
shadow_o_data == shadow_reg22_w_config
shadow_o_data == shadow_reg21_r_config
shadow_o_data == shadow_reg20_r_config
shadow_o_data == shadow_reg19_r_config
shadow_o_data == shadow_reg18_r_config
shadow_o_data == shadow_axi_awaddr
shadow_o_data == shadow_axi_bresp
shadow_o_data == shadow_axi_araddr
shadow_o_data == shadow_axi_rdata
shadow_o_data == shadow_reg05_w_anomaly
shadow_o_data == shadow_reg14_r_config
shadow_o_data == shadow_M_AXI_ARID
shadow_o_data == shadow_M_AXI_BUSER
shadow_o_data == shadow_M_AXI_BRESP
shadow_o_data == shadow_reg04_w_anomaly
shadow_o_data == shadow_reg03_r_anomaly
shadow_o_data == shadow_M_AXI_BID
shadow_o_data == shadow_M_AXI_WUSER
shadow_o_data == shadow_M_AXI_WSTRB
shadow_o_data == shadow_reg06_r_config
shadow_o_data == shadow_reg10_r_config
shadow_o_data == shadow_reg09_r_config
shadow_o_data == shadow_reg08_r_config
shadow_o_data == shadow_w_displ_wire
shadow_o_data == shadow_r_displ_wire
shadow_o_data == shadow_AR_HIGH_ADDR
shadow_o_data == shadow_AR_ADDR_VALID
shadow_o_data == shadow_reg13_r_config
shadow_o_data == shadow_M_AXI_WDATA
shadow_o_data == shadow_M_AXI_AWID
shadow_o_data == shadow_reg11_r_config
shadow_o_data == shadow_reg07_r_config
shadow_o_data == shadow_r_misb_clk_cycle_wire
shadow_o_data == shadow_w_phase_wire
shadow_o_data == shadow_r_phase_wire
shadow_o_data == shadow_w_max_outs_wire
shadow_o_data == shadow_r_max_outs_wire
shadow_o_data == shadow_reg02_r_anomaly
shadow_o_data == shadow_reg01_config
shadow_o_data == shadow_reg00_config
shadow_o_data == shadow_M_AXI_AWUSER
shadow_o_data == shadow_M_AXI_AWQOS
shadow_o_data == shadow_M_AXI_AWPROT
shadow_o_data == shadow_M_AXI_AWCACHE
shadow_o_data == shadow_M_AXI_AWBURST
shadow_o_data == shadow_M_AXI_AWSIZE
shadow_o_data == shadow_reg15_r_config
shadow_o_data == shadow_reg12_r_config
shadow_o_data == shadow_M_AXI_AWLEN
shadow_o_data == shadow_axi_rresp
shadow_o_data == shadow_M_AXI_WLAST_wire
shadow_o_data == shadow_M_AXI_WVALID_wire
shadow_o_data == shadow_M_AXI_BVALID_wire
shadow_o_data == shadow_AW_STATE
shadow_o_data == shadow_B_STATE
shadow_o_data == shadow_W_DATA_TO_SERVE
shadow_o_data == shadow_W_B_TO_SERVE
shadow_o_data == shadow_W_CH_EN
shadow_o_data == shadow_AW_CH_EN
shadow_o_data == shadow_AW_CH_DIS
shadow_o_data == orig(shadow_o_data)
shadow_o_data == orig(shadow_w_burst_len_wire)
shadow_o_data == orig(shadow_M_AXI_AWADDR)
shadow_o_data == orig(shadow_reg16_r_config)
shadow_o_data == orig(shadow_reg17_r_config)
shadow_o_data == orig(shadow_r_burst_len_wire)
shadow_o_data == orig(shadow_w_num_trans_wire)
shadow_o_data == orig(shadow_r_num_trans_wire)
shadow_o_data == orig(shadow_w_base_addr_wire)
shadow_o_data == orig(shadow_r_base_addr_wire)
shadow_o_data == orig(shadow_M_AXI_RUSER)
shadow_o_data == orig(shadow_M_AXI_RRESP)
shadow_o_data == orig(shadow_M_AXI_RDATA)
shadow_o_data == orig(shadow_M_AXI_RID)
shadow_o_data == orig(shadow_M_AXI_ARUSER)
shadow_o_data == orig(shadow_M_AXI_ARQOS)
shadow_o_data == orig(shadow_M_AXI_ARPROT)
shadow_o_data == orig(shadow_M_AXI_ARCACHE)
shadow_o_data == orig(shadow_M_AXI_ARBURST)
shadow_o_data == orig(shadow_M_AXI_ARSIZE)
shadow_o_data == orig(shadow_M_AXI_ARLEN)
shadow_o_data == orig(shadow_M_AXI_ARADDR)
shadow_o_data == orig(shadow_internal_data)
shadow_o_data == orig(shadow_reg0_config)
shadow_o_data == orig(shadow_w_misb_clk_cycle_wire)
shadow_o_data == orig(shadow_AW_ADDR_VALID)
shadow_o_data == orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AR_ILL_TRANS_FIL_PTR)
shadow_o_data == orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_o_data == orig(shadow_M_AXI_ARUSER_INT)
shadow_o_data == orig(shadow_M_AXI_ARQOS_INT)
shadow_o_data == orig(shadow_M_AXI_ARPROT_INT)
shadow_o_data == orig(shadow_M_AXI_ARCACHE_INT)
shadow_o_data == orig(shadow_M_AXI_ARBURST_INT)
shadow_o_data == orig(shadow_M_AXI_ARSIZE_INT)
shadow_o_data == orig(shadow_M_AXI_ARLEN_INT)
shadow_o_data == orig(shadow_M_AXI_ARADDR_INT)
shadow_o_data == orig(shadow_M_AXI_ARID_INT)
shadow_o_data == orig(shadow_M_AXI_AWUSER_INT)
shadow_o_data == orig(shadow_M_AXI_AWQOS_INT)
shadow_o_data == orig(shadow_M_AXI_AWPROT_INT)
shadow_o_data == orig(shadow_M_AXI_AWCACHE_INT)
shadow_o_data == orig(shadow_M_AXI_AWBURST_INT)
shadow_o_data == orig(shadow_M_AXI_AWSIZE_INT)
shadow_o_data == orig(shadow_M_AXI_AWLEN_INT)
shadow_o_data == orig(shadow_M_AXI_AWADDR_INT)
shadow_o_data == orig(shadow_M_AXI_AWID_INT)
shadow_o_data == orig(shadow_M_AXI_RUSER_wire)
shadow_o_data == orig(shadow_M_AXI_RRESP_wire)
shadow_o_data == orig(shadow_M_AXI_RDATA_wire)
shadow_o_data == orig(shadow_M_AXI_RID_wire)
shadow_o_data == orig(shadow_M_AXI_ARUSER_wire)
shadow_o_data == orig(shadow_M_AXI_ARQOS_wire)
shadow_o_data == orig(shadow_M_AXI_ARPROT_wire)
shadow_o_data == orig(shadow_M_AXI_ARCACHE_wire)
shadow_o_data == orig(shadow_M_AXI_ARBURST_wire)
shadow_o_data == orig(shadow_M_AXI_ARSIZE_wire)
shadow_o_data == orig(shadow_M_AXI_ARLEN_wire)
shadow_o_data == orig(shadow_M_AXI_ARADDR_wire)
shadow_o_data == orig(shadow_M_AXI_ARID_wire)
shadow_o_data == orig(shadow_M_AXI_BUSER_wire)
shadow_o_data == orig(shadow_M_AXI_BRESP_wire)
shadow_o_data == orig(shadow_M_AXI_BID_wire)
shadow_o_data == orig(shadow_M_AXI_WUSER_wire)
shadow_o_data == orig(shadow_M_AXI_WSTRB_wire)
shadow_o_data == orig(shadow_M_AXI_WDATA_wire)
shadow_o_data == orig(shadow_M_AXI_AWUSER_wire)
shadow_o_data == orig(shadow_M_AXI_AWQOS_wire)
shadow_o_data == orig(shadow_M_AXI_AWPROT_wire)
shadow_o_data == orig(shadow_M_AXI_AWCACHE_wire)
shadow_o_data == orig(shadow_M_AXI_AWBURST_wire)
shadow_o_data == orig(shadow_M_AXI_AWSIZE_wire)
shadow_o_data == orig(shadow_M_AXI_AWLEN_wire)
shadow_o_data == orig(shadow_M_AXI_AWADDR_wire)
shadow_o_data == orig(shadow_M_AXI_AWID_wire)
shadow_o_data == orig(shadow_reg_data_out)
shadow_o_data == orig(shadow_reg37_w_config)
shadow_o_data == orig(shadow_reg36_w_config)
shadow_o_data == orig(shadow_reg35_w_config)
shadow_o_data == orig(shadow_reg34_w_config)
shadow_o_data == orig(shadow_reg33_w_config)
shadow_o_data == orig(shadow_reg32_w_config)
shadow_o_data == orig(shadow_reg31_w_config)
shadow_o_data == orig(shadow_reg30_w_config)
shadow_o_data == orig(shadow_reg29_w_config)
shadow_o_data == orig(shadow_reg28_w_config)
shadow_o_data == orig(shadow_reg27_w_config)
shadow_o_data == orig(shadow_reg26_w_config)
shadow_o_data == orig(shadow_reg25_w_config)
shadow_o_data == orig(shadow_reg24_w_config)
shadow_o_data == orig(shadow_reg23_w_config)
shadow_o_data == orig(shadow_reg22_w_config)
shadow_o_data == orig(shadow_reg21_r_config)
shadow_o_data == orig(shadow_reg20_r_config)
shadow_o_data == orig(shadow_reg19_r_config)
shadow_o_data == orig(shadow_reg18_r_config)
shadow_o_data == orig(shadow_axi_awaddr)
shadow_o_data == orig(shadow_axi_bresp)
shadow_o_data == orig(shadow_axi_araddr)
shadow_o_data == orig(shadow_axi_rdata)
shadow_o_data == orig(shadow_reg05_w_anomaly)
shadow_o_data == orig(shadow_reg14_r_config)
shadow_o_data == orig(shadow_M_AXI_ARID)
shadow_o_data == orig(shadow_M_AXI_BUSER)
shadow_o_data == orig(shadow_M_AXI_BRESP)
shadow_o_data == orig(shadow_reg04_w_anomaly)
shadow_o_data == orig(shadow_reg03_r_anomaly)
shadow_o_data == orig(shadow_M_AXI_BID)
shadow_o_data == orig(shadow_M_AXI_WUSER)
shadow_o_data == orig(shadow_M_AXI_WSTRB)
shadow_o_data == orig(shadow_reg06_r_config)
shadow_o_data == orig(shadow_reg10_r_config)
shadow_o_data == orig(shadow_reg09_r_config)
shadow_o_data == orig(shadow_reg08_r_config)
shadow_o_data == orig(shadow_w_displ_wire)
shadow_o_data == orig(shadow_r_displ_wire)
shadow_o_data == orig(shadow_AR_HIGH_ADDR)
shadow_o_data == orig(shadow_AW_HIGH_ADDR)
shadow_o_data == orig(shadow_AR_ADDR_VALID)
shadow_o_data == orig(shadow_reg13_r_config)
shadow_o_data == orig(shadow_M_AXI_WDATA)
shadow_o_data == orig(shadow_M_AXI_AWID)
shadow_o_data == orig(shadow_reg11_r_config)
shadow_o_data == orig(shadow_reg07_r_config)
shadow_o_data == orig(shadow_r_misb_clk_cycle_wire)
shadow_o_data == orig(shadow_w_phase_wire)
shadow_o_data == orig(shadow_r_phase_wire)
shadow_o_data == orig(shadow_w_max_outs_wire)
shadow_o_data == orig(shadow_r_max_outs_wire)
shadow_o_data == orig(shadow_reg02_r_anomaly)
shadow_o_data == orig(shadow_reg01_config)
shadow_o_data == orig(shadow_reg00_config)
shadow_o_data == orig(shadow_M_AXI_AWUSER)
shadow_o_data == orig(shadow_M_AXI_AWQOS)
shadow_o_data == orig(shadow_M_AXI_AWPROT)
shadow_o_data == orig(shadow_M_AXI_AWCACHE)
shadow_o_data == orig(shadow_M_AXI_AWBURST)
shadow_o_data == orig(shadow_M_AXI_AWSIZE)
shadow_o_data == orig(shadow_reg15_r_config)
shadow_o_data == orig(shadow_reg12_r_config)
shadow_o_data == orig(shadow_M_AXI_AWLEN)
shadow_o_data == orig(shadow_axi_rresp)
shadow_o_data == orig(shadow_M_AXI_AWVALID_wire)
shadow_o_data == orig(shadow_M_AXI_WLAST_wire)
shadow_o_data == orig(shadow_M_AXI_WVALID_wire)
shadow_o_data == orig(shadow_M_AXI_BVALID_wire)
shadow_o_data == orig(shadow_AW_STATE)
shadow_o_data == orig(shadow_B_STATE)
shadow_o_data == orig(shadow_W_DATA_TO_SERVE)
shadow_o_data == orig(shadow_W_B_TO_SERVE)
shadow_o_data == orig(shadow_W_CH_EN)
shadow_o_data == orig(shadow_AW_CH_EN)
shadow_o_data == orig(shadow_AW_CH_DIS)
shadow_o_data == orig(shadow_AW_ADDR_VALID_FLAG)
shadow_M_AXI_AWVALID_wire == shadow_AW_ADDR_VALID_FLAG
DERIVED_taint_reg_count == DERIVED_taint_reg_delta
ARESETN == 1
r_start_wire == 0
r_base_addr_wire one of { 608376433, 1995491762, 2154147847L }
w_base_addr_wire one of { 1032973850, 1439568302, 2366902304L }
r_num_trans_wire == 4
r_burst_len_wire == 8
r_done_wire one of { 0, 1 }
M_AXI_ARADDR one of { 0, 608376541 }
M_AXI_ARLEN one of { 0, 8 }
M_AXI_ARSIZE one of { 0, 2 }
M_AXI_ARCACHE one of { 0, 3 }
o_data == 4294901760L
axi_awaddr one of { 0, 4 }
reg00_config == 4294967295L
reg03_r_anomaly one of { 0, 12582920 }
reg06_r_config == 1073750016
reg10_r_config == 2684383232L
reg22_w_config == 2952790016L
reg25_w_config == 4026580992L
M_AXI_AWSIZE_wire == 2
M_AXI_AWCACHE_wire == 3
M_AXI_WSTRB_wire == 15
M_AXI_ARADDR_wire one of { 608376541, 1995491798, 2154147883L }
M_AXI_ARVALID_wire one of { 0, 1 }
AR_ILL_TRANS_FIL_PTR one of { 1, 4 }
AW_ADDR_VALID one of { 0, 1 }
AW_HIGH_ADDR one of { 4164, 4562, 60990 }
AR_HIGH_ADDR one of { 5889, 45135, 51706 }
r_max_outs_wire == 6
internal_data == 65535
shadow_o_data == 0
shadow_AW_ADDR_VALID == 65535
shadow_M_AXI_AWADDR_wire one of { 1032973850, 1439568302, 2366902304L }
shadow_AW_HIGH_ADDR one of { 65504, 65530, 65534 }
shadow_M_AXI_AWVALID_wire == 1
DERIVED_taint_reg_count == 5
DERIVED_vcd_timestamp one of { 248, 377, 541 }
Exiting Daikon.
