#! 
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\va_math.vpi";
S_000001fd7e4b8820 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000001fd7e516a60_0 .net "angle_done", 0 0, v000001fd7e4b73d0_0;  1 drivers
v000001fd7e517b40_0 .var "angle_update", 0 0;
v000001fd7e516240_0 .var "clock", 0 0;
v000001fd7e5162e0_0 .var "current_angle", 11 0;
v000001fd7e5164c0_0 .var "done", 0 0;
v000001fd7e517460_0 .net "pwm_direction", 0 0, L_000001fd7e517320;  1 drivers
v000001fd7e516560_0 .net "pwm_done", 0 0, v000001fd7e4b7830_0;  1 drivers
v000001fd7e517e60_0 .net "pwm_enable", 0 0, v000001fd7e516380_0;  1 drivers
v000001fd7e517be0_0 .net "pwm_ratio", 7 0, v000001fd7e516420_0;  1 drivers
v000001fd7e517a00_0 .net "pwm_signal", 0 0, L_000001fd7e49b510;  1 drivers
v000001fd7e5167e0_0 .net "pwm_update", 0 0, v000001fd7e517f00_0;  1 drivers
v000001fd7e516600_0 .var "reset_n", 0 0;
v000001fd7e5173c0_0 .var "target_angle", 11 0;
v000001fd7e5166a0_0 .var "timeout", 7 0;
S_000001fd7e4b89b0 .scope module, "dut" "pwm" 2 95, 3 4 0, S_000001fd7e4b8820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "pwm_enable";
    .port_info 3 /INPUT 8 "pwm_ratio";
    .port_info 4 /INPUT 1 "pwm_update";
    .port_info 5 /OUTPUT 1 "pwm_done";
    .port_info 6 /OUTPUT 1 "pwm_signal";
L_000001fd7e49b510 .functor AND 1, v000001fd7e516380_0, L_000001fd7e516e20, C4<1>, C4<1>;
v000001fd7e4b71f0_0 .net *"_ivl_0", 0 0, L_000001fd7e516e20;  1 drivers
v000001fd7e4b75b0_0 .net "clock", 0 0, v000001fd7e516240_0;  1 drivers
v000001fd7e4b7010_0 .var "pwm_counter", 7 0;
v000001fd7e4b7830_0 .var "pwm_done", 0 0;
v000001fd7e4b7dd0_0 .net "pwm_enable", 0 0, v000001fd7e516380_0;  alias, 1 drivers
v000001fd7e4b7e70_0 .net "pwm_ratio", 7 0, v000001fd7e516420_0;  alias, 1 drivers
v000001fd7e4b7330_0 .net "pwm_signal", 0 0, L_000001fd7e49b510;  alias, 1 drivers
v000001fd7e4b7ab0_0 .var "pwm_target", 7 0;
v000001fd7e4b7290_0 .net "pwm_update", 0 0, v000001fd7e517f00_0;  alias, 1 drivers
v000001fd7e4b7c90_0 .net "reset_n", 0 0, v000001fd7e516600_0;  1 drivers
E_000001fd7e445100/0 .event negedge, v000001fd7e4b7c90_0;
E_000001fd7e445100/1 .event posedge, v000001fd7e4b75b0_0;
E_000001fd7e445100 .event/or E_000001fd7e445100/0, E_000001fd7e445100/1;
L_000001fd7e516e20 .cmp/ge 8, v000001fd7e4b7ab0_0, v000001fd7e4b7010_0;
S_000001fd7e452590 .scope module, "dut0" "angle_to_pwm" 2 81, 4 6 0, S_000001fd7e4b8820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 12 "target_angle";
    .port_info 3 /INPUT 12 "current_angle";
    .port_info 4 /INPUT 1 "pwm_done";
    .port_info 5 /INPUT 1 "angle_update";
    .port_info 6 /OUTPUT 8 "debug_signals";
    .port_info 7 /OUTPUT 1 "angle_done";
    .port_info 8 /OUTPUT 1 "pwm_enable";
    .port_info 9 /OUTPUT 1 "pwm_update";
    .port_info 10 /OUTPUT 8 "pwm_ratio";
    .port_info 11 /OUTPUT 1 "pwm_direction";
P_000001fd7e452720 .param/l "ACCEL" 1 4 23, C4<01>;
P_000001fd7e452758 .param/l "BIG_DELTA" 1 4 29, C4<00010000>;
P_000001fd7e452790 .param/l "CRUISE" 1 4 24, C4<10>;
P_000001fd7e4527c8 .param/l "DECCEL" 1 4 25, C4<11>;
P_000001fd7e452800 .param/l "IDLE" 1 4 22, C4<00>;
P_000001fd7e452838 .param/l "MED_DELTA" 1 4 28, C4<00001100>;
P_000001fd7e452870 .param/l "PROFILE_DELAY_TARGET" 1 4 31, C4<000000000011>;
P_000001fd7e4528a8 .param/l "SMALL_DELTA" 1 4 27, C4<00001000>;
P_000001fd7e4528e0 .param/l "TARGET_TOLERANCE" 1 4 32, C4<0000000000010>;
L_000001fd7e518028 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fd7e4b7790_0 .net/2u *"_ivl_0", 5 0, L_000001fd7e518028;  1 drivers
v000001fd7e4b73d0_0 .var "angle_done", 0 0;
v000001fd7e4b7970_0 .net "angle_update", 0 0, v000001fd7e517b40_0;  1 drivers
v000001fd7e4b7150_0 .net "clock", 0 0, v000001fd7e516240_0;  alias, 1 drivers
v000001fd7e4b7a10_0 .var "curr_step", 7 0;
v000001fd7e4b7b50_0 .net "current_angle", 11 0, v000001fd7e5162e0_0;  1 drivers
v000001fd7e4b7470_0 .net "debug_signals", 7 0, L_000001fd7e517280;  1 drivers
v000001fd7e4b7bf0_0 .var "delta_angle", 12 0;
v000001fd7e4b7d30_0 .var "ns", 1 0;
v000001fd7e4b7650_0 .var "num_steps", 7 0;
v000001fd7e4b7510 .array "profile", 0 15, 7 0;
v000001fd7e4b7f10_0 .var "profile_delay", 11 0;
v000001fd7e4b76f0_0 .var "ps", 1 0;
v000001fd7e4b78d0_0 .net "pwm_direction", 0 0, L_000001fd7e517320;  alias, 1 drivers
v000001fd7e4b70b0_0 .net "pwm_done", 0 0, v000001fd7e4b7830_0;  alias, 1 drivers
v000001fd7e516380_0 .var "pwm_enable", 0 0;
v000001fd7e516420_0 .var "pwm_ratio", 7 0;
v000001fd7e517f00_0 .var "pwm_update", 0 0;
v000001fd7e516c40_0 .net "reset_n", 0 0, v000001fd7e516600_0;  alias, 1 drivers
v000001fd7e517820_0 .net "target_angle", 11 0, v000001fd7e5173c0_0;  1 drivers
E_000001fd7e4449c0/0 .event anyedge, v000001fd7e4b76f0_0, v000001fd7e4b7bf0_0, v000001fd7e4b7970_0, v000001fd7e4b7a10_0;
E_000001fd7e4449c0/1 .event anyedge, v000001fd7e4b7650_0;
E_000001fd7e4449c0 .event/or E_000001fd7e4449c0/0, E_000001fd7e4449c0/1;
E_000001fd7e445ac0 .event negedge, v000001fd7e4b7c90_0;
L_000001fd7e517280 .concat [ 2 6 0 0], v000001fd7e4b76f0_0, L_000001fd7e518028;
L_000001fd7e517320 .part v000001fd7e4b7bf0_0, 12, 1;
    .scope S_000001fd7e452590;
T_0 ;
    %wait E_000001fd7e445ac0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 113, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 153, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 174, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 185, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 193, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 200, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %pushi/vec4 206, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd7e4b7510, 4, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fd7e452590;
T_1 ;
    %wait E_000001fd7e445100;
    %load/vec4 v000001fd7e516c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fd7e4b76f0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001fd7e4b7bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fd7e4b7a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fd7e516420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd7e516380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e517f00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001fd7e4b7f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e4b73d0_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v000001fd7e4b7650_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fd7e4b7d30_0;
    %assign/vec4 v000001fd7e4b76f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd7e516380_0, 0;
    %load/vec4 v000001fd7e4b7b50_0;
    %load/vec4 v000001fd7e517820_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001fd7e517820_0;
    %load/vec4 v000001fd7e4b7b50_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001fd7e4b7bf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fd7e4b7b50_0;
    %load/vec4 v000001fd7e517820_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001fd7e4b7bf0_0, 0;
T_1.3 ;
    %load/vec4 v000001fd7e4b76f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fd7e4b7a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fd7e516420_0, 0;
    %load/vec4 v000001fd7e4b70b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd7e517f00_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e517f00_0, 0;
T_1.7 ;
    %load/vec4 v000001fd7e4b7bf0_0;
    %parti/s 12, 0, 2;
    %cmpi/u 10, 0, 12;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001fd7e4b7650_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001fd7e4b7bf0_0;
    %parti/s 12, 0, 2;
    %cmpi/u 30, 0, 12;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v000001fd7e4b7650_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001fd7e4b7650_0, 0;
T_1.11 ;
T_1.9 ;
T_1.4 ;
    %load/vec4 v000001fd7e4b76f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v000001fd7e4b7a10_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fd7e4b7510, 4;
    %assign/vec4 v000001fd7e516420_0, 0;
    %load/vec4 v000001fd7e4b70b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd7e517f00_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e517f00_0, 0;
    %load/vec4 v000001fd7e4b7f10_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001fd7e4b7f10_0, 0;
T_1.15 ;
    %load/vec4 v000001fd7e4b7f10_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v000001fd7e4b7a10_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001fd7e4b7a10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001fd7e4b7f10_0, 0;
T_1.16 ;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000001fd7e4b76f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v000001fd7e4b7a10_0, 0;
    %load/vec4 v000001fd7e4b7a10_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fd7e4b7510, 4;
    %assign/vec4 v000001fd7e516420_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001fd7e4b76f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v000001fd7e4b7a10_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fd7e4b7510, 4;
    %assign/vec4 v000001fd7e516420_0, 0;
    %load/vec4 v000001fd7e4b70b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd7e517f00_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e517f00_0, 0;
    %load/vec4 v000001fd7e4b7f10_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001fd7e4b7f10_0, 0;
T_1.23 ;
    %load/vec4 v000001fd7e4b7f10_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_1.24, 4;
    %load/vec4 v000001fd7e4b7a10_0;
    %cmpi/u 1, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.26, 5;
    %load/vec4 v000001fd7e4b7a10_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001fd7e4b7a10_0, 0;
T_1.26 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001fd7e4b7f10_0, 0;
T_1.24 ;
T_1.20 ;
T_1.19 ;
T_1.13 ;
    %load/vec4 v000001fd7e4b76f0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fd7e4b7d30_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd7e4b73d0_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e4b73d0_0, 0;
T_1.29 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fd7e452590;
T_2 ;
    %wait E_000001fd7e4449c0;
    %load/vec4 v000001fd7e4b76f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 2, 0, 13;
    %load/vec4 v000001fd7e4b7bf0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000001fd7e4b7970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000001fd7e4b7a10_0;
    %load/vec4 v000001fd7e4b7650_0;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001fd7e4b7650_0;
    %cmpi/e 8, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v000001fd7e4b7bf0_0;
    %cmpi/u 16, 0, 13;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
T_2.13 ;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001fd7e4b7650_0;
    %cmpi/e 12, 0, 8;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v000001fd7e4b7bf0_0;
    %cmpi/u 32, 0, 13;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
T_2.17 ;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001fd7e4b7bf0_0;
    %cmpi/u 64, 0, 13;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
T_2.19 ;
T_2.15 ;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001fd7e4b7bf0_0;
    %cmpi/u 2, 0, 13;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fd7e4b7d30_0, 0, 2;
T_2.21 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fd7e4b89b0;
T_3 ;
    %wait E_000001fd7e445100;
    %load/vec4 v000001fd7e4b7c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fd7e4b7010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fd7e4b7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e4b7830_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fd7e4b7010_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001fd7e4b7010_0, 0;
    %load/vec4 v000001fd7e4b7290_0;
    %load/vec4 v000001fd7e4b7010_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001fd7e4b7e70_0;
    %assign/vec4 v000001fd7e4b7ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd7e4b7830_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e4b7830_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fd7e4b8820;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd7e516600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd7e516240_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001fd7e5173c0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001fd7e5162e0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd7e517b40_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001fd7e5166a0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_000001fd7e4b8820;
T_5 ;
    %delay 1, 0;
    %load/vec4 v000001fd7e516240_0;
    %inv;
    %store/vec4 v000001fd7e516240_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fd7e4b8820;
T_6 ;
    %wait E_000001fd7e445100;
    %load/vec4 v000001fd7e516600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e5164c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fd7e516a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001fd7e5164c0_0;
    %inv;
    %assign/vec4 v000001fd7e5164c0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fd7e4b8820;
T_7 ;
    %vpi_call 2 27 "$display", "Starting angle_to_pwm test" {0 0 0};
    %vpi_call 2 29 "$display", "Setting reset" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd7e516600_0, 0, 1;
    %vpi_call 2 32 "$display", "---------------------------------" {0 0 0};
    %vpi_call 2 33 "$display", "--- Starting Small Angle Test ---" {0 0 0};
    %vpi_call 2 34 "$display", "---------------------------------" {0 0 0};
    %pushi/vec4 100, 0, 12;
    %store/vec4 v000001fd7e5173c0_0, 0, 12;
    %pushi/vec4 10, 0, 12;
    %store/vec4 v000001fd7e5162e0_0, 0, 12;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd7e517b40_0, 0, 1;
T_7.0 ;
    %load/vec4 v000001fd7e5164c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.1, 8;
    %delay 4000, 0;
    %load/vec4 v000001fd7e5162e0_0;
    %addi 1, 0, 12;
    %store/vec4 v000001fd7e5162e0_0, 0, 12;
    %load/vec4 v000001fd7e5166a0_0;
    %subi 1, 0, 8;
    %store/vec4 v000001fd7e5166a0_0, 0, 8;
    %jmp T_7.0;
T_7.1 ;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001fd7e4b8820;
T_8 ;
    %vpi_call 2 106 "$dumpfile", "a_to_p.vcd" {0 0 0};
    %vpi_call 2 107 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fd7e4b8820 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\angle_to_pwm_tb.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\pwm.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\angle_to_pwm.v";
