-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max_pooling2d_fix16 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_height : IN STD_LOGIC_VECTOR (6 downto 0);
    input_width : IN STD_LOGIC_VECTOR (5 downto 0);
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_depth : IN STD_LOGIC_VECTOR (5 downto 0);
    output_height : IN STD_LOGIC_VECTOR (4 downto 0);
    output_width : IN STD_LOGIC_VECTOR (4 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of max_pooling2d_fix16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal zext_ln23_fu_215_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln23_reg_458 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln23_1_cast_fu_219_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln23_1_cast_reg_463 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln31_fu_223_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln31_reg_468 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln31_1_cast_fu_227_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln31_1_cast_reg_473 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_fu_231_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_478 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_49_fu_235_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_49_reg_483 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_50_fu_239_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_50_reg_488 : STD_LOGIC_VECTOR (4 downto 0);
    signal next_mul5_fu_243_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal next_mul5_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal next_mul_fu_248_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal next_mul_reg_498 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_d_fu_258_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_506 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_fu_269_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_reg_514 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln23_2_fu_287_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln23_2_reg_519 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln16_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_301_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp3_reg_524 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_w_fu_311_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_w_reg_532 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln23_3_fu_317_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln23_3_reg_537 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln18_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln23_4_fu_329_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln23_4_reg_542 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln20_fu_333_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln20_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal in_h_fu_343_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_h_reg_555 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_fu_368_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp1_reg_560 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln20_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln22_fu_382_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln22_reg_565 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal in_w_fu_392_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_w_reg_573 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_d_0_reg_120 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_reg_131 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_mul4_reg_143 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_h_0_reg_155 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln15_fu_253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_w_0_reg_166 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_h_0_reg_177 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_w_0_reg_188 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln31_1_fu_377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_6_fu_412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal buffer_fu_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer_2_fu_439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln6_fu_203_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln6_1_fu_207_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln6_2_fu_211_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln6_1_fu_207_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln6_fu_203_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_231_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_49_fu_235_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_279_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln23_1_fu_275_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_fu_291_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_fu_301_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp3_fu_301_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln23_1_fu_321_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln23_5_cast_fu_349_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp4_fu_353_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_359_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp1_fu_368_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp1_fu_368_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln31_fu_373_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln23_5_fu_398_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln23_fu_402_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln23_1_fu_407_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln26_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln26_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_1_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_fu_368_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp3_fu_301_p10 : STD_LOGIC_VECTOR (11 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    in_h_0_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln22_fu_386_p2 = ap_const_lv1_1))) then 
                in_h_0_reg_177 <= in_h_reg_555;
            elsif (((icmp_ln18_fu_306_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                in_h_0_reg_177 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    in_w_0_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_337_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                in_w_0_reg_188 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                in_w_0_reg_188 <= in_w_reg_573;
            end if; 
        end if;
    end process;

    out_d_0_reg_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                out_d_0_reg_120 <= out_d_reg_506;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_d_0_reg_120 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_h_0_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln15_fu_253_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_h_0_reg_155 <= ap_const_lv4_0;
            elsif (((icmp_ln18_fu_306_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_h_0_reg_155 <= out_h_reg_514;
            end if; 
        end if;
    end process;

    out_w_0_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_264_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                out_w_0_reg_166 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_337_p2 = ap_const_lv1_1))) then 
                out_w_0_reg_166 <= out_w_reg_532;
            end if; 
        end if;
    end process;

    phi_mul4_reg_143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_mul4_reg_143 <= next_mul5_reg_493;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul4_reg_143 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_131_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_mul_reg_131 <= next_mul_reg_498;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_reg_131 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                buffer_fu_60 <= buffer_2_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                empty_49_reg_483 <= empty_49_fu_235_p1;
                empty_50_reg_488 <= empty_50_fu_239_p1;
                empty_reg_478 <= empty_fu_231_p1;
                    zext_ln23_1_cast_reg_463(6 downto 0) <= zext_ln23_1_cast_fu_219_p1(6 downto 0);
                    zext_ln23_reg_458(6 downto 0) <= zext_ln23_fu_215_p1(6 downto 0);
                    zext_ln31_1_cast_reg_473(5 downto 0) <= zext_ln31_1_cast_fu_227_p1(5 downto 0);
                    zext_ln31_reg_468(5 downto 0) <= zext_ln31_fu_223_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                in_h_reg_555 <= in_h_fu_343_p2;
                trunc_ln20_reg_547 <= trunc_ln20_fu_333_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                in_w_reg_573 <= in_w_fu_392_p2;
                trunc_ln22_reg_565 <= trunc_ln22_fu_382_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                next_mul5_reg_493 <= next_mul5_fu_243_p2;
                next_mul_reg_498 <= next_mul_fu_248_p2;
                out_d_reg_506 <= out_d_fu_258_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                out_h_reg_514 <= out_h_fu_269_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                out_w_reg_532 <= out_w_fu_311_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_337_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp1_reg_560 <= tmp1_fu_368_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_264_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp3_reg_524 <= tmp3_fu_301_p2;
                    zext_ln23_2_reg_519(4 downto 1) <= zext_ln23_2_fu_287_p1(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_306_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    zext_ln23_3_reg_537(3 downto 0) <= zext_ln23_3_fu_317_p1(3 downto 0);
                    zext_ln23_4_reg_542(4 downto 1) <= zext_ln23_4_fu_329_p1(4 downto 1);
            end if;
        end if;
    end process;
    zext_ln23_reg_458(8 downto 7) <= "00";
    zext_ln23_1_cast_reg_463(13 downto 7) <= "0000000";
    zext_ln31_reg_468(7 downto 6) <= "00";
    zext_ln31_1_cast_reg_473(11 downto 6) <= "000000";
    zext_ln23_2_reg_519(0) <= '0';
    zext_ln23_2_reg_519(8 downto 5) <= "0000";
    zext_ln23_3_reg_537(11 downto 4) <= "00000000";
    zext_ln23_4_reg_542(0) <= '0';
    zext_ln23_4_reg_542(13 downto 5) <= "000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln16_fu_264_p2, ap_CS_fsm_state4, icmp_ln18_fu_306_p2, ap_CS_fsm_state5, icmp_ln20_fu_337_p2, ap_CS_fsm_state6, icmp_ln22_fu_386_p2, icmp_ln15_fu_253_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_253_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln16_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln18_fu_306_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_337_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln22_fu_386_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln23_1_fu_407_p2 <= std_logic_vector(unsigned(add_ln23_fu_402_p2) + unsigned(zext_ln23_4_reg_542));
    add_ln23_fu_402_p2 <= std_logic_vector(unsigned(tmp1_reg_560) + unsigned(zext_ln23_5_fu_398_p1));
    add_ln31_fu_373_p2 <= std_logic_vector(unsigned(tmp3_reg_524) + unsigned(zext_ln23_3_reg_537));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln15_fu_253_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_253_p2 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln15_fu_253_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_253_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buffer_2_fu_439_p3 <= 
        input_r_q0 when (or_ln26_1_fu_433_p2(0) = '1') else 
        buffer_fu_60;
    empty_49_fu_235_p0 <= output_height;
    empty_49_fu_235_p1 <= empty_49_fu_235_p0(4 - 1 downto 0);
    empty_50_fu_239_p1 <= output_depth(5 - 1 downto 0);
    empty_fu_231_p0 <= output_width;
    empty_fu_231_p1 <= empty_fu_231_p0(4 - 1 downto 0);
    icmp_ln15_fu_253_p2 <= "1" when (out_d_0_reg_120 = empty_50_reg_488) else "0";
    icmp_ln16_fu_264_p2 <= "1" when (out_h_0_reg_155 = empty_49_reg_483) else "0";
    icmp_ln18_fu_306_p2 <= "1" when (out_w_0_reg_166 = empty_reg_478) else "0";
    icmp_ln20_fu_337_p2 <= "1" when (in_h_0_reg_177 = ap_const_lv2_2) else "0";
    icmp_ln22_fu_386_p2 <= "1" when (in_w_0_reg_188 = ap_const_lv2_2) else "0";
    icmp_ln26_fu_427_p2 <= "1" when (signed(buffer_fu_60) < signed(input_r_q0)) else "0";
    in_h_fu_343_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(in_h_0_reg_177));
    in_w_fu_392_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(in_w_0_reg_188));
    input_r_address0 <= zext_ln23_6_fu_412_p1(14 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    next_mul5_fu_243_p2 <= std_logic_vector(unsigned(phi_mul4_reg_143) + unsigned(zext_ln31_reg_468));
    next_mul_fu_248_p2 <= std_logic_vector(unsigned(phi_mul_reg_131) + unsigned(zext_ln23_reg_458));
    or_ln26_1_fu_433_p2 <= (xor_ln26_fu_421_p2 or icmp_ln26_fu_427_p2);
    or_ln26_fu_417_p2 <= (trunc_ln22_reg_565 or trunc_ln20_reg_547);
    out_d_fu_258_p2 <= std_logic_vector(unsigned(out_d_0_reg_120) + unsigned(ap_const_lv5_1));
    out_h_fu_269_p2 <= std_logic_vector(unsigned(out_h_0_reg_155) + unsigned(ap_const_lv4_1));
    out_w_fu_311_p2 <= std_logic_vector(unsigned(out_w_0_reg_166) + unsigned(ap_const_lv4_1));
    output_r_address0 <= zext_ln31_1_fu_377_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= buffer_fu_60;

    output_r_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln20_fu_337_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_337_p2 = ap_const_lv1_1))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sext_ln6_1_fu_207_p0 <= output_height;
        sext_ln6_1_fu_207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln6_1_fu_207_p0),6));

        sext_ln6_2_fu_211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_width),7));

    sext_ln6_fu_203_p0 <= output_width;
        sext_ln6_fu_203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln6_fu_203_p0),6));

    shl_ln23_1_fu_321_p3 <= (out_w_0_reg_166 & ap_const_lv1_0);
    shl_ln_fu_279_p3 <= (out_h_0_reg_155 & ap_const_lv1_0);
    tmp1_fu_368_p0 <= tmp1_fu_368_p00(9 - 1 downto 0);
    tmp1_fu_368_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_359_p2),14));
    tmp1_fu_368_p1 <= zext_ln23_1_cast_reg_463(7 - 1 downto 0);
    tmp1_fu_368_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_fu_368_p0) * unsigned(tmp1_fu_368_p1), 14));
    tmp2_fu_291_p2 <= std_logic_vector(unsigned(zext_ln23_1_fu_275_p1) + unsigned(phi_mul4_reg_143));
    tmp3_fu_301_p0 <= zext_ln31_1_cast_reg_473(6 - 1 downto 0);
    tmp3_fu_301_p1 <= tmp3_fu_301_p10(8 - 1 downto 0);
    tmp3_fu_301_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_fu_291_p2),12));
    tmp3_fu_301_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp3_fu_301_p0) * unsigned(tmp3_fu_301_p1), 12));
    tmp4_fu_353_p2 <= std_logic_vector(unsigned(phi_mul_reg_131) + unsigned(zext_ln23_5_cast_fu_349_p1));
    tmp_fu_359_p2 <= std_logic_vector(unsigned(tmp4_fu_353_p2) + unsigned(zext_ln23_2_reg_519));
    trunc_ln20_fu_333_p1 <= in_h_0_reg_177(1 - 1 downto 0);
    trunc_ln22_fu_382_p1 <= in_w_0_reg_188(1 - 1 downto 0);
    xor_ln26_fu_421_p2 <= (or_ln26_fu_417_p2 xor ap_const_lv1_1);
    zext_ln23_1_cast_fu_219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln6_2_fu_211_p1),14));
    zext_ln23_1_fu_275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_h_0_reg_155),8));
    zext_ln23_2_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_279_p3),9));
    zext_ln23_3_fu_317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_0_reg_166),12));
    zext_ln23_4_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln23_1_fu_321_p3),14));
    zext_ln23_5_cast_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_h_0_reg_177),9));
    zext_ln23_5_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_w_0_reg_188),14));
    zext_ln23_6_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_1_fu_407_p2),64));
    zext_ln23_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_height),9));
    zext_ln31_1_cast_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln6_fu_203_p1),12));
    zext_ln31_1_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln31_fu_373_p2),64));
    zext_ln31_fu_223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln6_1_fu_207_p1),8));
end behav;
