// Seed: 778311662
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  supply0 id_2;
  logic   id_3;
  logic   id_4;
  assign id_1 = id_2[1] | 1;
  assign #id_5 id_1 = 1;
  logic id_6;
  logic id_7;
endmodule
