

================================================================
== Vivado HLS Report for 'conv3x3b'
================================================================
* Date:           Fri Apr  2 19:21:51 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     6.614|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    491|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    111|    -|
|Register         |        -|      -|    107|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    107|    602|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln1353_14_fu_488_p2      |     +    |      0|  0|  13|           2|           4|
    |add_ln1353_fu_360_p2         |     +    |      0|  0|  13|           1|           4|
    |add_ln700_3_fu_644_p2        |     +    |      0|  0|  12|           3|           3|
    |add_ln700_4_fu_654_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln700_5_fu_758_p2        |     +    |      0|  0|  12|           3|           3|
    |add_ln700_6_fu_905_p2        |     +    |      0|  0|  12|           3|           3|
    |add_ln700_7_fu_915_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln700_8_fu_925_p2        |     +    |      0|  0|  14|           5|           5|
    |add_ln700_fu_507_p2          |     +    |      0|  0|  12|           3|           3|
    |add_ln74_10_fu_537_p2        |     +    |      0|  0|  17|          10|          10|
    |add_ln74_11_fu_546_p2        |     +    |      0|  0|  17|          10|          10|
    |add_ln74_1_fu_381_p2         |     +    |      0|  0|  17|           4|          10|
    |add_ln74_2_fu_513_p2         |     +    |      0|  0|  17|           5|          10|
    |add_ln74_3_fu_349_p2         |     +    |      0|  0|  17|          10|          10|
    |add_ln74_4_fu_386_p2         |     +    |      0|  0|  17|          10|          10|
    |add_ln74_5_fu_518_p2         |     +    |      0|  0|  17|          10|          10|
    |add_ln74_6_fu_370_p2         |     +    |      0|  0|  17|          10|          10|
    |add_ln74_7_fu_523_p2         |     +    |      0|  0|  17|          10|          10|
    |add_ln74_8_fu_532_p2         |     +    |      0|  0|  17|          10|          10|
    |add_ln74_9_fu_497_p2         |     +    |      0|  0|  17|          10|          10|
    |add_ln74_fu_313_p2           |     +    |      0|  0|  15|           5|           5|
    |ap_return                    |     +    |      0|  0|  14|           5|           5|
    |sub_ln74_fu_339_p2           |     -    |      0|  0|  17|          10|          10|
    |and_ln1355_1_fu_454_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_2_fu_562_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_3_fu_607_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_4_fu_679_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_5_fu_724_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_6_fu_779_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_7_fu_820_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_8_fu_865_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_fu_408_p2         |    and   |      0|  0|   6|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   6|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   6|           1|           1|
    |select_ln215_1_fu_446_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_2_fu_555_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_3_fu_600_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_4_fu_672_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_5_fu_717_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_6_fu_772_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_7_fu_813_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_8_fu_860_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_fu_400_p3       |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   6|           1|           2|
    |xor_ln841_1_fu_468_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_2_fu_576_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_3_fu_621_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_4_fu_693_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_5_fu_738_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_6_fu_793_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_7_fu_834_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_8_fu_879_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_fu_422_p2          |    xor   |      0|  0|   6|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 491|         177|         194|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |line_buffer_m_V_address0  |  33|          6|    9|         54|
    |line_buffer_m_V_address1  |  27|          5|    9|         45|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 111|         21|   21|        109|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln700_4_reg_1034                |   4|   0|    4|          0|
    |add_ln700_5_reg_1049                |   3|   0|    3|          0|
    |add_ln700_reg_1004                  |   3|   0|    3|          0|
    |add_ln74_11_reg_1029                |  10|   0|   10|          0|
    |add_ln74_1_reg_982                  |   9|   0|   10|          1|
    |add_ln74_5_reg_1009                 |  10|   0|   10|          0|
    |add_ln74_8_reg_1019                 |  10|   0|   10|          0|
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_0_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_0_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_1_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_1_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_2_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_2_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_0_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_0_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_1_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_1_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_2_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_2_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_0_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_0_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_1_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_1_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_2_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_2_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_V_offset  |   1|   0|    1|          0|
    |cc_V_read_reg_937                   |   4|   0|    4|          0|
    |conv_params_m_0_0_11_reg_1054       |   1|   0|    1|          0|
    |conv_params_m_0_0_12_reg_1059       |   1|   0|    1|          0|
    |conv_params_m_V_offs_reg_971        |   1|   0|    1|          0|
    |sub_ln74_reg_942                    |   9|   0|   10|          1|
    |tmp_68_reg_1069                     |   2|   0|    2|          0|
    |tmp_70_reg_1074                     |   2|   0|    2|          0|
    |zext_ln74_10_reg_993                |   4|   0|   10|          6|
    |zext_ln74_2_reg_949                 |   4|   0|   10|          6|
    |zext_ln74_6_reg_960                 |   4|   0|   10|          6|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 107|   0|  127|         20|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_done                   | out |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_ce                     |  in |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_return                 | out |    5| ap_ctrl_hs |        conv3x3b        | return value |
|line_buffer_m_V_address0  | out |    9|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_ce0       | out |    1|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_q0        |  in |    2|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_address1  | out |    9|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_ce1       | out |    1|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_q1        |  in |    2|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_offset    |  in |    1|   ap_none  | line_buffer_m_V_offset |    scalar    |
|conv_params_m_0_0_s       |  in |    1|   ap_none  |   conv_params_m_0_0_s  |    scalar    |
|conv_params_m_0_0_10      |  in |    1|   ap_none  |  conv_params_m_0_0_10  |    scalar    |
|conv_params_m_0_1_s       |  in |    1|   ap_none  |   conv_params_m_0_1_s  |    scalar    |
|conv_params_m_0_1_10      |  in |    1|   ap_none  |  conv_params_m_0_1_10  |    scalar    |
|conv_params_m_0_2_s       |  in |    1|   ap_none  |   conv_params_m_0_2_s  |    scalar    |
|conv_params_m_0_2_10      |  in |    1|   ap_none  |  conv_params_m_0_2_10  |    scalar    |
|conv_params_m_1_0_s       |  in |    1|   ap_none  |   conv_params_m_1_0_s  |    scalar    |
|conv_params_m_1_0_10      |  in |    1|   ap_none  |  conv_params_m_1_0_10  |    scalar    |
|conv_params_m_1_1_s       |  in |    1|   ap_none  |   conv_params_m_1_1_s  |    scalar    |
|conv_params_m_1_1_10      |  in |    1|   ap_none  |  conv_params_m_1_1_10  |    scalar    |
|conv_params_m_1_2_s       |  in |    1|   ap_none  |   conv_params_m_1_2_s  |    scalar    |
|conv_params_m_1_2_10      |  in |    1|   ap_none  |  conv_params_m_1_2_10  |    scalar    |
|conv_params_m_2_0_s       |  in |    1|   ap_none  |   conv_params_m_2_0_s  |    scalar    |
|conv_params_m_2_0_10      |  in |    1|   ap_none  |  conv_params_m_2_0_10  |    scalar    |
|conv_params_m_2_1_s       |  in |    1|   ap_none  |   conv_params_m_2_1_s  |    scalar    |
|conv_params_m_2_1_10      |  in |    1|   ap_none  |  conv_params_m_2_1_10  |    scalar    |
|conv_params_m_2_2_s       |  in |    1|   ap_none  |   conv_params_m_2_2_s  |    scalar    |
|conv_params_m_2_2_10      |  in |    1|   ap_none  |  conv_params_m_2_2_10  |    scalar    |
|conv_params_m_V_offset    |  in |    1|   ap_none  | conv_params_m_V_offset |    scalar    |
|bank_V                    |  in |    4|   ap_none  |         bank_V         |    scalar    |
|cc_V                      |  in |    4|   ap_none  |          cc_V          |    scalar    |
+--------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cc_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %cc_V)" [cpp/accel/Accel.cpp:74]   --->   Operation 7 'read' 'cc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bank_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %bank_V)" [cpp/accel/Accel.cpp:74]   --->   Operation 8 'read' 'bank_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%line_buffer_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %line_buffer_m_V_offset)" [cpp/accel/Accel.cpp:74]   --->   Operation 9 'read' 'line_buffer_m_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %line_buffer_m_V_offs, i3 0)" [cpp/accel/Accel.cpp:74]   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln74_cast = zext i4 %tmp to i5" [cpp/accel/Accel.cpp:74]   --->   Operation 11 'zext' 'zext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %bank_V_read to i5" [cpp/accel/Accel.cpp:74]   --->   Operation 12 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%add_ln74 = add i5 %zext_ln74, %zext_ln74_cast" [cpp/accel/Accel.cpp:74]   --->   Operation 13 'add' 'add_ln74' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln74, i5 0)" [cpp/accel/Accel.cpp:74]   --->   Operation 14 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_54 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln74, i1 false)" [cpp/accel/Accel.cpp:74]   --->   Operation 15 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i6 %tmp_54 to i10" [cpp/accel/Accel.cpp:74]   --->   Operation 16 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.41ns)   --->   "%sub_ln74 = sub i10 %p_shl_cast, %zext_ln74_1" [cpp/accel/Accel.cpp:74]   --->   Operation 17 'sub' 'sub_ln74' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i4 %cc_V_read to i10" [cpp/accel/Accel.cpp:74]   --->   Operation 18 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.41ns)   --->   "%add_ln74_3 = add i10 %zext_ln74_2, %sub_ln74" [cpp/accel/Accel.cpp:74]   --->   Operation 19 'add' 'add_ln74_3' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i10 %add_ln74_3 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 20 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_3" [cpp/accel/Accel.cpp:74]   --->   Operation 21 'getelementptr' 'line_buffer_m_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load = load i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 22 'load' 'line_buffer_m_V_load' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%add_ln1353 = add i4 1, %cc_V_read" [cpp/accel/Accel.cpp:74]   --->   Operation 23 'add' 'add_ln1353' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln74_6 = zext i4 %add_ln1353 to i10" [cpp/accel/Accel.cpp:74]   --->   Operation 24 'zext' 'zext_ln74_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.41ns)   --->   "%add_ln74_6 = add i10 %zext_ln74_6, %sub_ln74" [cpp/accel/Accel.cpp:74]   --->   Operation 25 'add' 'add_ln74_6' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln74_7 = zext i10 %add_ln74_6 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 26 'zext' 'zext_ln74_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_242 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_7" [cpp/accel/Accel.cpp:74]   --->   Operation 27 'getelementptr' 'line_buffer_m_V_addr_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load_1 = load i2* %line_buffer_m_V_addr_242, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 28 'load' 'line_buffer_m_V_load_1' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%conv_params_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_V_offset)" [cpp/accel/Accel.cpp:74]   --->   Operation 29 'read' 'conv_params_m_V_offs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv_params_m_2_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_2_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 30 'read' 'conv_params_m_2_2_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv_params_m_2_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_2_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 31 'read' 'conv_params_m_2_2_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv_params_m_2_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_1_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 32 'read' 'conv_params_m_2_1_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_params_m_2_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_1_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 33 'read' 'conv_params_m_2_1_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.41ns)   --->   "%add_ln74_1 = add i10 10, %sub_ln74" [cpp/accel/Accel.cpp:74]   --->   Operation 34 'add' 'add_ln74_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.41ns)   --->   "%add_ln74_4 = add i10 %zext_ln74_2, %add_ln74_1" [cpp/accel/Accel.cpp:74]   --->   Operation 35 'add' 'add_ln74_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i10 %add_ln74_4 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 36 'zext' 'zext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_240 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_4" [cpp/accel/Accel.cpp:74]   --->   Operation 37 'getelementptr' 'line_buffer_m_V_addr_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load = load i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 38 'load' 'line_buffer_m_V_load' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%trunc_ln215 = trunc i2 %line_buffer_m_V_load to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 39 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%select_ln215 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_2_11, i1 %conv_params_m_2_2_12" [cpp/accel/Accel.cpp:76]   --->   Operation 40 'select' 'select_ln215' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%and_ln1355 = and i1 %trunc_ln215, %select_ln215" [cpp/accel/Accel.cpp:76]   --->   Operation 41 'and' 'and_ln1355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 42 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%xor_ln841 = xor i1 %and_ln1355, %tmp_55" [cpp/accel/Accel.cpp:76]   --->   Operation 43 'xor' 'xor_ln841' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_56 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load, i32 1, i1 %xor_ln841)" [cpp/accel/Accel.cpp:76]   --->   Operation 44 'bitset' 'tmp_56' <Predicate = true> <Delay = 0.62>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%sext_ln1353 = sext i2 %tmp_56 to i3" [cpp/accel/Accel.cpp:74]   --->   Operation 45 'sext' 'sext_ln1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load_1 = load i2* %line_buffer_m_V_addr_242, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 46 'load' 'line_buffer_m_V_load_1' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%trunc_ln215_1 = trunc i2 %line_buffer_m_V_load_1 to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 47 'trunc' 'trunc_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%select_ln215_1 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_1_11, i1 %conv_params_m_2_1_12" [cpp/accel/Accel.cpp:76]   --->   Operation 48 'select' 'select_ln215_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%and_ln1355_1 = and i1 %trunc_ln215_1, %select_ln215_1" [cpp/accel/Accel.cpp:76]   --->   Operation 49 'and' 'and_ln1355_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_1, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 50 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%xor_ln841_1 = xor i1 %and_ln1355_1, %tmp_57" [cpp/accel/Accel.cpp:76]   --->   Operation 51 'xor' 'xor_ln841_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_58 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_1, i32 1, i1 %xor_ln841_1)" [cpp/accel/Accel.cpp:76]   --->   Operation 52 'bitset' 'tmp_58' <Predicate = true> <Delay = 0.62>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%sext_ln1353_1 = sext i2 %tmp_58 to i3" [cpp/accel/Accel.cpp:74]   --->   Operation 53 'sext' 'sext_ln1353_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.32ns)   --->   "%add_ln1353_14 = add i4 2, %cc_V_read" [cpp/accel/Accel.cpp:74]   --->   Operation 54 'add' 'add_ln1353_14' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln74_10 = zext i4 %add_ln1353_14 to i10" [cpp/accel/Accel.cpp:74]   --->   Operation 55 'zext' 'zext_ln74_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.41ns)   --->   "%add_ln74_9 = add i10 %zext_ln74_10, %sub_ln74" [cpp/accel/Accel.cpp:74]   --->   Operation 56 'add' 'add_ln74_9' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln74_11 = zext i10 %add_ln74_9 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 57 'zext' 'zext_ln74_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_245 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_11" [cpp/accel/Accel.cpp:74]   --->   Operation 58 'getelementptr' 'line_buffer_m_V_addr_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load_2 = load i2* %line_buffer_m_V_addr_245, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 59 'load' 'line_buffer_m_V_load_2' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 60 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load_3 = load i2* %line_buffer_m_V_addr_240, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 60 'load' 'line_buffer_m_V_load_3' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln700 = add i3 %sext_ln1353, %sext_ln1353_1" [cpp/accel/Accel.cpp:77]   --->   Operation 61 'add' 'add_ln700' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.41>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%conv_params_m_2_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_0_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 62 'read' 'conv_params_m_2_0_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv_params_m_2_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_0_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 63 'read' 'conv_params_m_2_0_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%conv_params_m_1_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_2_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 64 'read' 'conv_params_m_1_2_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv_params_m_1_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_2_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 65 'read' 'conv_params_m_1_2_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.41ns)   --->   "%add_ln74_2 = add i10 20, %sub_ln74" [cpp/accel/Accel.cpp:74]   --->   Operation 66 'add' 'add_ln74_2' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.41ns)   --->   "%add_ln74_5 = add i10 %zext_ln74_2, %add_ln74_2" [cpp/accel/Accel.cpp:74]   --->   Operation 67 'add' 'add_ln74_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.41ns)   --->   "%add_ln74_7 = add i10 %zext_ln74_6, %add_ln74_1" [cpp/accel/Accel.cpp:74]   --->   Operation 68 'add' 'add_ln74_7' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln74_8 = zext i10 %add_ln74_7 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 69 'zext' 'zext_ln74_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_243 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_8" [cpp/accel/Accel.cpp:74]   --->   Operation 70 'getelementptr' 'line_buffer_m_V_addr_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.41ns)   --->   "%add_ln74_8 = add i10 %zext_ln74_6, %add_ln74_2" [cpp/accel/Accel.cpp:74]   --->   Operation 71 'add' 'add_ln74_8' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.41ns)   --->   "%add_ln74_10 = add i10 %zext_ln74_10, %add_ln74_1" [cpp/accel/Accel.cpp:74]   --->   Operation 72 'add' 'add_ln74_10' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln74_12 = zext i10 %add_ln74_10 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 73 'zext' 'zext_ln74_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_246 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_12" [cpp/accel/Accel.cpp:74]   --->   Operation 74 'getelementptr' 'line_buffer_m_V_addr_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.41ns)   --->   "%add_ln74_11 = add i10 %zext_ln74_10, %add_ln74_2" [cpp/accel/Accel.cpp:74]   --->   Operation 75 'add' 'add_ln74_11' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load_2 = load i2* %line_buffer_m_V_addr_245, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 76 'load' 'line_buffer_m_V_load_2' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%trunc_ln215_2 = trunc i2 %line_buffer_m_V_load_2 to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 77 'trunc' 'trunc_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%select_ln215_2 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_0_11, i1 %conv_params_m_2_0_12" [cpp/accel/Accel.cpp:76]   --->   Operation 78 'select' 'select_ln215_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%and_ln1355_2 = and i1 %trunc_ln215_2, %select_ln215_2" [cpp/accel/Accel.cpp:76]   --->   Operation 79 'and' 'and_ln1355_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_2, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 80 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%xor_ln841_2 = xor i1 %and_ln1355_2, %tmp_59" [cpp/accel/Accel.cpp:76]   --->   Operation 81 'xor' 'xor_ln841_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_60 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_2, i32 1, i1 %xor_ln841_2)" [cpp/accel/Accel.cpp:76]   --->   Operation 82 'bitset' 'tmp_60' <Predicate = true> <Delay = 0.62>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%sext_ln74 = sext i2 %tmp_60 to i3" [cpp/accel/Accel.cpp:74]   --->   Operation 83 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load_3 = load i2* %line_buffer_m_V_addr_240, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 84 'load' 'line_buffer_m_V_load_3' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%trunc_ln215_3 = trunc i2 %line_buffer_m_V_load_3 to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 85 'trunc' 'trunc_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%select_ln215_3 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_2_11, i1 %conv_params_m_1_2_12" [cpp/accel/Accel.cpp:76]   --->   Operation 86 'select' 'select_ln215_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%and_ln1355_3 = and i1 %trunc_ln215_3, %select_ln215_3" [cpp/accel/Accel.cpp:76]   --->   Operation 87 'and' 'and_ln1355_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_3, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 88 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%xor_ln841_3 = xor i1 %and_ln1355_3, %tmp_61" [cpp/accel/Accel.cpp:76]   --->   Operation 89 'xor' 'xor_ln841_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_62 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_3, i32 1, i1 %xor_ln841_3)" [cpp/accel/Accel.cpp:76]   --->   Operation 90 'bitset' 'tmp_62' <Predicate = true> <Delay = 0.62>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%sext_ln74_1 = sext i2 %tmp_62 to i3" [cpp/accel/Accel.cpp:74]   --->   Operation 91 'sext' 'sext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load_4 = load i2* %line_buffer_m_V_addr_243, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 92 'load' 'line_buffer_m_V_load_4' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 93 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load_5 = load i2* %line_buffer_m_V_addr_246, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 93 'load' 'line_buffer_m_V_load_5' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i3 %add_ln700 to i4" [cpp/accel/Accel.cpp:77]   --->   Operation 94 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln700_3 = add i3 %sext_ln74, %sext_ln74_1" [cpp/accel/Accel.cpp:77]   --->   Operation 95 'add' 'add_ln700_3' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i3 %add_ln700_3 to i4" [cpp/accel/Accel.cpp:77]   --->   Operation 96 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.16ns)   --->   "%add_ln700_4 = add i4 %sext_ln700_2, %sext_ln700_1" [cpp/accel/Accel.cpp:77]   --->   Operation 97 'add' 'add_ln700_4' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%conv_params_m_1_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_1_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 98 'read' 'conv_params_m_1_1_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%conv_params_m_1_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_1_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 99 'read' 'conv_params_m_1_1_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%conv_params_m_1_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_0_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 100 'read' 'conv_params_m_1_0_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%conv_params_m_1_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_0_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 101 'read' 'conv_params_m_1_0_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i10 %add_ln74_5 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 102 'zext' 'zext_ln74_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_241 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_5" [cpp/accel/Accel.cpp:74]   --->   Operation 103 'getelementptr' 'line_buffer_m_V_addr_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln74_9 = zext i10 %add_ln74_8 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 104 'zext' 'zext_ln74_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_244 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_9" [cpp/accel/Accel.cpp:74]   --->   Operation 105 'getelementptr' 'line_buffer_m_V_addr_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load_4 = load i2* %line_buffer_m_V_addr_243, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 106 'load' 'line_buffer_m_V_load_4' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%trunc_ln215_4 = trunc i2 %line_buffer_m_V_load_4 to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 107 'trunc' 'trunc_ln215_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%select_ln215_4 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_1_11, i1 %conv_params_m_1_1_12" [cpp/accel/Accel.cpp:76]   --->   Operation 108 'select' 'select_ln215_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%and_ln1355_4 = and i1 %trunc_ln215_4, %select_ln215_4" [cpp/accel/Accel.cpp:76]   --->   Operation 109 'and' 'and_ln1355_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_4, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 110 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%xor_ln841_4 = xor i1 %and_ln1355_4, %tmp_63" [cpp/accel/Accel.cpp:76]   --->   Operation 111 'xor' 'xor_ln841_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_64 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_4, i32 1, i1 %xor_ln841_4)" [cpp/accel/Accel.cpp:76]   --->   Operation 112 'bitset' 'tmp_64' <Predicate = true> <Delay = 0.62>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_5)   --->   "%sext_ln74_2 = sext i2 %tmp_64 to i3" [cpp/accel/Accel.cpp:74]   --->   Operation 113 'sext' 'sext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load_5 = load i2* %line_buffer_m_V_addr_246, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 114 'load' 'line_buffer_m_V_load_5' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%trunc_ln215_5 = trunc i2 %line_buffer_m_V_load_5 to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 115 'trunc' 'trunc_ln215_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%select_ln215_5 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_0_11, i1 %conv_params_m_1_0_12" [cpp/accel/Accel.cpp:76]   --->   Operation 116 'select' 'select_ln215_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%and_ln1355_5 = and i1 %trunc_ln215_5, %select_ln215_5" [cpp/accel/Accel.cpp:76]   --->   Operation 117 'and' 'and_ln1355_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_5, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 118 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%xor_ln841_5 = xor i1 %and_ln1355_5, %tmp_65" [cpp/accel/Accel.cpp:76]   --->   Operation 119 'xor' 'xor_ln841_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_66 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_5, i32 1, i1 %xor_ln841_5)" [cpp/accel/Accel.cpp:76]   --->   Operation 120 'bitset' 'tmp_66' <Predicate = true> <Delay = 0.62>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_5)   --->   "%sext_ln74_3 = sext i2 %tmp_66 to i3" [cpp/accel/Accel.cpp:74]   --->   Operation 121 'sext' 'sext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load_6 = load i2* %line_buffer_m_V_addr_241, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 122 'load' 'line_buffer_m_V_load_6' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 123 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load_7 = load i2* %line_buffer_m_V_addr_244, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 123 'load' 'line_buffer_m_V_load_7' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 124 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln700_5 = add i3 %sext_ln74_2, %sext_ln74_3" [cpp/accel/Accel.cpp:77]   --->   Operation 124 'add' 'add_ln700_5' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%conv_params_m_0_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_2_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 125 'read' 'conv_params_m_0_2_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%conv_params_m_0_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_2_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 126 'read' 'conv_params_m_0_2_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%conv_params_m_0_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_1_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 127 'read' 'conv_params_m_0_1_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%conv_params_m_0_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_1_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 128 'read' 'conv_params_m_0_1_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%conv_params_m_0_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_0_10)" [cpp/accel/Accel.cpp:74]   --->   Operation 129 'read' 'conv_params_m_0_0_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%conv_params_m_0_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_0_s)" [cpp/accel/Accel.cpp:74]   --->   Operation 130 'read' 'conv_params_m_0_0_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln74_13 = zext i10 %add_ln74_11 to i64" [cpp/accel/Accel.cpp:74]   --->   Operation 131 'zext' 'zext_ln74_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_247 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_13" [cpp/accel/Accel.cpp:74]   --->   Operation 132 'getelementptr' 'line_buffer_m_V_addr_247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load_6 = load i2* %line_buffer_m_V_addr_241, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 133 'load' 'line_buffer_m_V_load_6' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%trunc_ln215_6 = trunc i2 %line_buffer_m_V_load_6 to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 134 'trunc' 'trunc_ln215_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%select_ln215_6 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_2_11, i1 %conv_params_m_0_2_12" [cpp/accel/Accel.cpp:76]   --->   Operation 135 'select' 'select_ln215_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%and_ln1355_6 = and i1 %trunc_ln215_6, %select_ln215_6" [cpp/accel/Accel.cpp:76]   --->   Operation 136 'and' 'and_ln1355_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_6, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 137 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%xor_ln841_6 = xor i1 %and_ln1355_6, %tmp_67" [cpp/accel/Accel.cpp:76]   --->   Operation 138 'xor' 'xor_ln841_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_68 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_6, i32 1, i1 %xor_ln841_6)" [cpp/accel/Accel.cpp:76]   --->   Operation 139 'bitset' 'tmp_68' <Predicate = true> <Delay = 0.62>
ST_5 : Operation 140 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load_7 = load i2* %line_buffer_m_V_addr_244, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 140 'load' 'line_buffer_m_V_load_7' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%trunc_ln215_7 = trunc i2 %line_buffer_m_V_load_7 to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 141 'trunc' 'trunc_ln215_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%select_ln215_7 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_1_11, i1 %conv_params_m_0_1_12" [cpp/accel/Accel.cpp:76]   --->   Operation 142 'select' 'select_ln215_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%and_ln1355_7 = and i1 %trunc_ln215_7, %select_ln215_7" [cpp/accel/Accel.cpp:76]   --->   Operation 143 'and' 'and_ln1355_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_7, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 144 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%xor_ln841_7 = xor i1 %and_ln1355_7, %tmp_69" [cpp/accel/Accel.cpp:76]   --->   Operation 145 'xor' 'xor_ln841_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_70 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_7, i32 1, i1 %xor_ln841_7)" [cpp/accel/Accel.cpp:76]   --->   Operation 146 'bitset' 'tmp_70' <Predicate = true> <Delay = 0.62>
ST_5 : Operation 147 [2/2] (1.62ns)   --->   "%line_buffer_m_V_load_8 = load i2* %line_buffer_m_V_addr_247, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 147 'load' 'line_buffer_m_V_load_8' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 6.61>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [cpp/accel/Accel.cpp:69]   --->   Operation 148 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%sext_ln74_4 = sext i2 %tmp_68 to i4" [cpp/accel/Accel.cpp:74]   --->   Operation 149 'sext' 'sext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%sext_ln74_5 = sext i2 %tmp_70 to i3" [cpp/accel/Accel.cpp:74]   --->   Operation 150 'sext' 'sext_ln74_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/2] (1.62ns)   --->   "%line_buffer_m_V_load_8 = load i2* %line_buffer_m_V_addr_247, align 1" [cpp/accel/Accel.cpp:74]   --->   Operation 151 'load' 'line_buffer_m_V_load_8' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_72)   --->   "%trunc_ln215_8 = trunc i2 %line_buffer_m_V_load_8 to i1" [cpp/accel/Accel.cpp:76]   --->   Operation 152 'trunc' 'trunc_ln215_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_72)   --->   "%select_ln215_8 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_0_11, i1 %conv_params_m_0_0_12" [cpp/accel/Accel.cpp:76]   --->   Operation 153 'select' 'select_ln215_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp_72)   --->   "%and_ln1355_8 = and i1 %trunc_ln215_8, %select_ln215_8" [cpp/accel/Accel.cpp:76]   --->   Operation 154 'and' 'and_ln1355_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_72)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_8, i32 1)" [cpp/accel/Accel.cpp:76]   --->   Operation 155 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_72)   --->   "%xor_ln841_8 = xor i1 %and_ln1355_8, %tmp_71" [cpp/accel/Accel.cpp:76]   --->   Operation 156 'xor' 'xor_ln841_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_72 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_8, i32 1, i1 %xor_ln841_8)" [cpp/accel/Accel.cpp:76]   --->   Operation 157 'bitset' 'tmp_72' <Predicate = true> <Delay = 0.62>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%sext_ln700 = sext i2 %tmp_72 to i3" [cpp/accel/Accel.cpp:77]   --->   Operation 158 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i4 %add_ln700_4 to i5" [cpp/accel/Accel.cpp:77]   --->   Operation 159 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i3 %add_ln700_5 to i5" [cpp/accel/Accel.cpp:77]   --->   Operation 160 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln700_6 = add i3 %sext_ln74_5, %sext_ln700" [cpp/accel/Accel.cpp:77]   --->   Operation 161 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%sext_ln700_5 = sext i3 %add_ln700_6 to i4" [cpp/accel/Accel.cpp:77]   --->   Operation 162 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.16ns) (out node of the LUT)   --->   "%add_ln700_7 = add i4 %sext_ln700_5, %sext_ln74_4" [cpp/accel/Accel.cpp:77]   --->   Operation 163 'add' 'add_ln700_7' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i4 %add_ln700_7 to i5" [cpp/accel/Accel.cpp:77]   --->   Operation 164 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_8 = add i5 %sext_ln700_6, %sext_ln700_4" [cpp/accel/Accel.cpp:77]   --->   Operation 165 'add' 'add_ln700_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln700_9 = add i5 %add_ln700_8, %sext_ln700_3" [cpp/accel/Accel.cpp:77]   --->   Operation 166 'add' 'add_ln700_9' <Predicate = true> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "ret i5 %add_ln700_9" [cpp/accel/Accel.cpp:80]   --->   Operation 167 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ line_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_0_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_0_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_1_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_1_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_2_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_0_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_0_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_1_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_1_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_2_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_0_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_0_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_1_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_1_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_2_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bank_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cc_V_read                (read          ) [ 0010000]
bank_V_read              (read          ) [ 0000000]
line_buffer_m_V_offs     (read          ) [ 0000000]
tmp                      (bitconcatenate) [ 0000000]
zext_ln74_cast           (zext          ) [ 0000000]
zext_ln74                (zext          ) [ 0000000]
add_ln74                 (add           ) [ 0000000]
p_shl_cast               (bitconcatenate) [ 0000000]
tmp_54                   (bitconcatenate) [ 0000000]
zext_ln74_1              (zext          ) [ 0000000]
sub_ln74                 (sub           ) [ 0011000]
zext_ln74_2              (zext          ) [ 0011000]
add_ln74_3               (add           ) [ 0000000]
zext_ln74_3              (zext          ) [ 0000000]
line_buffer_m_V_addr     (getelementptr ) [ 0010000]
add_ln1353               (add           ) [ 0000000]
zext_ln74_6              (zext          ) [ 0011000]
add_ln74_6               (add           ) [ 0000000]
zext_ln74_7              (zext          ) [ 0000000]
line_buffer_m_V_addr_242 (getelementptr ) [ 0010000]
conv_params_m_V_offs     (read          ) [ 0101111]
conv_params_m_2_2_11     (read          ) [ 0000000]
conv_params_m_2_2_12     (read          ) [ 0000000]
conv_params_m_2_1_11     (read          ) [ 0000000]
conv_params_m_2_1_12     (read          ) [ 0000000]
add_ln74_1               (add           ) [ 0001000]
add_ln74_4               (add           ) [ 0000000]
zext_ln74_4              (zext          ) [ 0000000]
line_buffer_m_V_addr_240 (getelementptr ) [ 0001000]
line_buffer_m_V_load     (load          ) [ 0000000]
trunc_ln215              (trunc         ) [ 0000000]
select_ln215             (select        ) [ 0000000]
and_ln1355               (and           ) [ 0000000]
tmp_55                   (bitselect     ) [ 0000000]
xor_ln841                (xor           ) [ 0000000]
tmp_56                   (bitset        ) [ 0000000]
sext_ln1353              (sext          ) [ 0000000]
line_buffer_m_V_load_1   (load          ) [ 0000000]
trunc_ln215_1            (trunc         ) [ 0000000]
select_ln215_1           (select        ) [ 0000000]
and_ln1355_1             (and           ) [ 0000000]
tmp_57                   (bitselect     ) [ 0000000]
xor_ln841_1              (xor           ) [ 0000000]
tmp_58                   (bitset        ) [ 0000000]
sext_ln1353_1            (sext          ) [ 0000000]
add_ln1353_14            (add           ) [ 0000000]
zext_ln74_10             (zext          ) [ 0001000]
add_ln74_9               (add           ) [ 0000000]
zext_ln74_11             (zext          ) [ 0000000]
line_buffer_m_V_addr_245 (getelementptr ) [ 0001000]
add_ln700                (add           ) [ 0001000]
conv_params_m_2_0_11     (read          ) [ 0000000]
conv_params_m_2_0_12     (read          ) [ 0000000]
conv_params_m_1_2_11     (read          ) [ 0000000]
conv_params_m_1_2_12     (read          ) [ 0000000]
add_ln74_2               (add           ) [ 0000000]
add_ln74_5               (add           ) [ 0000100]
add_ln74_7               (add           ) [ 0000000]
zext_ln74_8              (zext          ) [ 0000000]
line_buffer_m_V_addr_243 (getelementptr ) [ 0000100]
add_ln74_8               (add           ) [ 0000100]
add_ln74_10              (add           ) [ 0000000]
zext_ln74_12             (zext          ) [ 0000000]
line_buffer_m_V_addr_246 (getelementptr ) [ 0000100]
add_ln74_11              (add           ) [ 0000110]
line_buffer_m_V_load_2   (load          ) [ 0000000]
trunc_ln215_2            (trunc         ) [ 0000000]
select_ln215_2           (select        ) [ 0000000]
and_ln1355_2             (and           ) [ 0000000]
tmp_59                   (bitselect     ) [ 0000000]
xor_ln841_2              (xor           ) [ 0000000]
tmp_60                   (bitset        ) [ 0000000]
sext_ln74                (sext          ) [ 0000000]
line_buffer_m_V_load_3   (load          ) [ 0000000]
trunc_ln215_3            (trunc         ) [ 0000000]
select_ln215_3           (select        ) [ 0000000]
and_ln1355_3             (and           ) [ 0000000]
tmp_61                   (bitselect     ) [ 0000000]
xor_ln841_3              (xor           ) [ 0000000]
tmp_62                   (bitset        ) [ 0000000]
sext_ln74_1              (sext          ) [ 0000000]
sext_ln700_1             (sext          ) [ 0000000]
add_ln700_3              (add           ) [ 0000000]
sext_ln700_2             (sext          ) [ 0000000]
add_ln700_4              (add           ) [ 0100111]
conv_params_m_1_1_11     (read          ) [ 0000000]
conv_params_m_1_1_12     (read          ) [ 0000000]
conv_params_m_1_0_11     (read          ) [ 0000000]
conv_params_m_1_0_12     (read          ) [ 0000000]
zext_ln74_5              (zext          ) [ 0000000]
line_buffer_m_V_addr_241 (getelementptr ) [ 0000010]
zext_ln74_9              (zext          ) [ 0000000]
line_buffer_m_V_addr_244 (getelementptr ) [ 0000010]
line_buffer_m_V_load_4   (load          ) [ 0000000]
trunc_ln215_4            (trunc         ) [ 0000000]
select_ln215_4           (select        ) [ 0000000]
and_ln1355_4             (and           ) [ 0000000]
tmp_63                   (bitselect     ) [ 0000000]
xor_ln841_4              (xor           ) [ 0000000]
tmp_64                   (bitset        ) [ 0000000]
sext_ln74_2              (sext          ) [ 0000000]
line_buffer_m_V_load_5   (load          ) [ 0000000]
trunc_ln215_5            (trunc         ) [ 0000000]
select_ln215_5           (select        ) [ 0000000]
and_ln1355_5             (and           ) [ 0000000]
tmp_65                   (bitselect     ) [ 0000000]
xor_ln841_5              (xor           ) [ 0000000]
tmp_66                   (bitset        ) [ 0000000]
sext_ln74_3              (sext          ) [ 0000000]
add_ln700_5              (add           ) [ 0100011]
conv_params_m_0_2_11     (read          ) [ 0000000]
conv_params_m_0_2_12     (read          ) [ 0000000]
conv_params_m_0_1_11     (read          ) [ 0000000]
conv_params_m_0_1_12     (read          ) [ 0000000]
conv_params_m_0_0_11     (read          ) [ 0100001]
conv_params_m_0_0_12     (read          ) [ 0100001]
zext_ln74_13             (zext          ) [ 0000000]
line_buffer_m_V_addr_247 (getelementptr ) [ 0100001]
line_buffer_m_V_load_6   (load          ) [ 0000000]
trunc_ln215_6            (trunc         ) [ 0000000]
select_ln215_6           (select        ) [ 0000000]
and_ln1355_6             (and           ) [ 0000000]
tmp_67                   (bitselect     ) [ 0000000]
xor_ln841_6              (xor           ) [ 0000000]
tmp_68                   (bitset        ) [ 0100001]
line_buffer_m_V_load_7   (load          ) [ 0000000]
trunc_ln215_7            (trunc         ) [ 0000000]
select_ln215_7           (select        ) [ 0000000]
and_ln1355_7             (and           ) [ 0000000]
tmp_69                   (bitselect     ) [ 0000000]
xor_ln841_7              (xor           ) [ 0000000]
tmp_70                   (bitset        ) [ 0100001]
specpipeline_ln69        (specpipeline  ) [ 0000000]
sext_ln74_4              (sext          ) [ 0000000]
sext_ln74_5              (sext          ) [ 0000000]
line_buffer_m_V_load_8   (load          ) [ 0000000]
trunc_ln215_8            (trunc         ) [ 0000000]
select_ln215_8           (select        ) [ 0000000]
and_ln1355_8             (and           ) [ 0000000]
tmp_71                   (bitselect     ) [ 0000000]
xor_ln841_8              (xor           ) [ 0000000]
tmp_72                   (bitset        ) [ 0000000]
sext_ln700               (sext          ) [ 0000000]
sext_ln700_3             (sext          ) [ 0000000]
sext_ln700_4             (sext          ) [ 0000000]
add_ln700_6              (add           ) [ 0000000]
sext_ln700_5             (sext          ) [ 0000000]
add_ln700_7              (add           ) [ 0000000]
sext_ln700_6             (sext          ) [ 0000000]
add_ln700_8              (add           ) [ 0000000]
add_ln700_9              (add           ) [ 0000000]
ret_ln80                 (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buffer_m_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_m_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_params_m_0_0_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_0_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_params_m_0_0_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_0_10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_params_m_0_1_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_1_s"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_params_m_0_1_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_1_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_params_m_0_2_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_2_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_params_m_0_2_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_2_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_params_m_1_0_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_0_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_params_m_1_0_10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_0_10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_params_m_1_1_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_1_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_params_m_1_1_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_1_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_params_m_1_2_s">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_2_s"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_params_m_1_2_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_2_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_params_m_2_0_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_0_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_params_m_2_0_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_0_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_params_m_2_1_s">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_1_s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_params_m_2_1_10">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_1_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_params_m_2_2_s">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_2_s"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_params_m_2_2_10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_2_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_params_m_V_offset">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_V_offset"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="bank_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bank_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cc_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cc_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i2.i2.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="cc_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cc_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bank_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bank_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="line_buffer_m_V_offs_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_m_V_offs/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv_params_m_V_offs_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_V_offs/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="conv_params_m_2_2_11_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_2_11/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv_params_m_2_2_12_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_2_12/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_params_m_2_1_11_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_1_11/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv_params_m_2_1_12_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_1_12/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_params_m_2_0_11_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_0_11/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_params_m_2_0_12_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_0_12/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv_params_m_1_2_11_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_2_11/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv_params_m_1_2_12_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_2_12/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_params_m_1_1_11_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_1_11/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv_params_m_1_1_12_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_1_12/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_params_m_1_0_11_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_0_11/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv_params_m_1_0_12_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_0_12/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_params_m_0_2_11_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_2_11/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_params_m_0_2_12_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_2_12/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_params_m_0_1_11_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_1_11/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_params_m_0_1_12_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_1_12/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_params_m_0_0_11_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_0_11/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_params_m_0_0_12_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_0_12/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="line_buffer_m_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="236" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="237" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="2" slack="0"/>
<pin id="239" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_m_V_load/1 line_buffer_m_V_load_1/1 line_buffer_m_V_load_2/2 line_buffer_m_V_load_3/2 line_buffer_m_V_load_4/3 line_buffer_m_V_load_5/3 line_buffer_m_V_load_6/4 line_buffer_m_V_load_7/4 line_buffer_m_V_load_8/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="line_buffer_m_V_addr_242_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_242/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="line_buffer_m_V_addr_240_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_240/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="line_buffer_m_V_addr_245_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_245/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="line_buffer_m_V_addr_243_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_243/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="line_buffer_m_V_addr_246_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_246/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="line_buffer_m_V_addr_241_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_241/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="line_buffer_m_V_addr_244_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_244/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="line_buffer_m_V_addr_247_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="10" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_247/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln74_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_cast/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln74_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln74_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_shl_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_54_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln74_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln74_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln74_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln74_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="10" slack="0"/>
<pin id="352" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_3/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln74_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln1353_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln74_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_6/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln74_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_6/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln74_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_7/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln74_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="10" slack="1"/>
<pin id="384" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln74_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="0" index="1" bw="10" slack="0"/>
<pin id="389" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_4/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln74_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_4/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln215_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln215_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="and_ln1355_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_55_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xor_ln841_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_56_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="0" index="3" bw="1" slack="0"/>
<pin id="433" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln1353_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1353/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln215_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln215_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="and_ln1355_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_57_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln841_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_58_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="0" index="3" bw="1" slack="0"/>
<pin id="479" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln1353_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1353_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln1353_14_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="1"/>
<pin id="491" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353_14/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln74_10_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_10/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln74_9_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="0" index="1" bw="10" slack="1"/>
<pin id="500" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_9/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln74_11_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_11/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln700_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln74_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="2"/>
<pin id="516" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_2/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln74_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="2"/>
<pin id="520" dir="0" index="1" bw="10" slack="0"/>
<pin id="521" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_5/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln74_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="2"/>
<pin id="525" dir="0" index="1" bw="10" slack="1"/>
<pin id="526" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_7/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln74_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_8/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln74_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="2"/>
<pin id="534" dir="0" index="1" bw="10" slack="0"/>
<pin id="535" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_8/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln74_10_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="0" index="1" bw="10" slack="1"/>
<pin id="540" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_10/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln74_12_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_12/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln74_11_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="1"/>
<pin id="548" dir="0" index="1" bw="10" slack="0"/>
<pin id="549" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_11/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln215_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="0"/>
<pin id="553" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_2/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln215_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="and_ln1355_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_59_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln841_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_2/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_60_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="0" index="3" bw="1" slack="0"/>
<pin id="587" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln74_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln215_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_3/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln215_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_3/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="and_ln1355_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_3/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_61_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="2" slack="0"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="xor_ln841_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_3/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_62_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="0"/>
<pin id="629" dir="0" index="1" bw="2" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="0" index="3" bw="1" slack="0"/>
<pin id="632" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_62/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln74_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_1/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln700_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="1"/>
<pin id="643" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln700_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln700_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="0"/>
<pin id="652" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln700_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="3" slack="0"/>
<pin id="657" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln74_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="1"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_5/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln74_9_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_9/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln215_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="0"/>
<pin id="670" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_4/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="select_ln215_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="2"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_4/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="and_ln1355_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_4/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_63_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="2" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="xor_ln841_4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_4/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_64_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="0" index="1" bw="2" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="0" index="3" bw="1" slack="0"/>
<pin id="704" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln74_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_2/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln215_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_5/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln215_5_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="2"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_5/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="and_ln1355_5_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_5/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_65_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="2" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="xor_ln841_5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_5/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_66_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="0"/>
<pin id="746" dir="0" index="1" bw="2" slack="0"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="0" index="3" bw="1" slack="0"/>
<pin id="749" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln74_3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="0"/>
<pin id="756" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_3/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln700_5_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="0" index="1" bw="2" slack="0"/>
<pin id="761" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln74_13_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="2"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_13/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln215_6_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="0"/>
<pin id="770" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_6/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="select_ln215_6_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="3"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_6/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="and_ln1355_6_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_6/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_67_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="2" slack="0"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="xor_ln841_6_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_6/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_68_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="0"/>
<pin id="801" dir="0" index="1" bw="2" slack="0"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="0" index="3" bw="1" slack="0"/>
<pin id="804" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="trunc_ln215_7_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="0"/>
<pin id="811" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_7/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="select_ln215_7_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="3"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_7/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="and_ln1355_7_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_7/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_69_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="2" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="xor_ln841_7_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_7/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_70_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="0"/>
<pin id="842" dir="0" index="1" bw="2" slack="0"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="0" index="3" bw="1" slack="0"/>
<pin id="845" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sext_ln74_4_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="1"/>
<pin id="852" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_4/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln74_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="1"/>
<pin id="855" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_5/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln215_8_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="2" slack="0"/>
<pin id="858" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_8/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="select_ln215_8_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="4"/>
<pin id="862" dir="0" index="1" bw="1" slack="1"/>
<pin id="863" dir="0" index="2" bw="1" slack="1"/>
<pin id="864" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_8/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="and_ln1355_8_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_8/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_71_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="2" slack="0"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="xor_ln841_8_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_8/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_72_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="0"/>
<pin id="887" dir="0" index="1" bw="2" slack="0"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="0" index="3" bw="1" slack="0"/>
<pin id="890" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_72/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln700_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2" slack="0"/>
<pin id="897" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sext_ln700_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="4" slack="3"/>
<pin id="901" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sext_ln700_4_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="2"/>
<pin id="904" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/6 "/>
</bind>
</comp>

<comp id="905" class="1004" name="add_ln700_6_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="2" slack="0"/>
<pin id="907" dir="0" index="1" bw="2" slack="0"/>
<pin id="908" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln700_5_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="3" slack="0"/>
<pin id="913" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/6 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln700_7_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="3" slack="0"/>
<pin id="917" dir="0" index="1" bw="2" slack="0"/>
<pin id="918" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln700_6_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="0"/>
<pin id="923" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln700_8_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="0"/>
<pin id="927" dir="0" index="1" bw="3" slack="0"/>
<pin id="928" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln700_9_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="0"/>
<pin id="933" dir="0" index="1" bw="4" slack="0"/>
<pin id="934" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_9/6 "/>
</bind>
</comp>

<comp id="937" class="1005" name="cc_V_read_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="1"/>
<pin id="939" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V_read "/>
</bind>
</comp>

<comp id="942" class="1005" name="sub_ln74_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="10" slack="1"/>
<pin id="944" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln74 "/>
</bind>
</comp>

<comp id="949" class="1005" name="zext_ln74_2_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="10" slack="1"/>
<pin id="951" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="line_buffer_m_V_addr_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="9" slack="1"/>
<pin id="957" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr "/>
</bind>
</comp>

<comp id="960" class="1005" name="zext_ln74_6_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="10" slack="2"/>
<pin id="962" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln74_6 "/>
</bind>
</comp>

<comp id="966" class="1005" name="line_buffer_m_V_addr_242_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="9" slack="1"/>
<pin id="968" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_242 "/>
</bind>
</comp>

<comp id="971" class="1005" name="conv_params_m_V_offs_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="conv_params_m_V_offs "/>
</bind>
</comp>

<comp id="982" class="1005" name="add_ln74_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="1"/>
<pin id="984" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="line_buffer_m_V_addr_240_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="9" slack="1"/>
<pin id="990" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_240 "/>
</bind>
</comp>

<comp id="993" class="1005" name="zext_ln74_10_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="1"/>
<pin id="995" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74_10 "/>
</bind>
</comp>

<comp id="999" class="1005" name="line_buffer_m_V_addr_245_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="9" slack="1"/>
<pin id="1001" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_245 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="add_ln700_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="3" slack="1"/>
<pin id="1006" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="add_ln74_5_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="10" slack="1"/>
<pin id="1011" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74_5 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="line_buffer_m_V_addr_243_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="1"/>
<pin id="1016" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_243 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="add_ln74_8_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="10" slack="1"/>
<pin id="1021" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74_8 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="line_buffer_m_V_addr_246_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="1"/>
<pin id="1026" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_246 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add_ln74_11_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="10" slack="2"/>
<pin id="1031" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln74_11 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln700_4_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="3"/>
<pin id="1036" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln700_4 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="line_buffer_m_V_addr_241_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="9" slack="1"/>
<pin id="1041" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_241 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="line_buffer_m_V_addr_244_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="9" slack="1"/>
<pin id="1046" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_244 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="add_ln700_5_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="2"/>
<pin id="1051" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700_5 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="conv_params_m_0_0_11_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="conv_params_m_0_0_11 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="conv_params_m_0_0_12_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="1"/>
<pin id="1061" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="conv_params_m_0_0_12 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="line_buffer_m_V_addr_247_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="9" slack="1"/>
<pin id="1066" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_247 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_68_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="2" slack="1"/>
<pin id="1071" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_70_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="2" slack="1"/>
<pin id="1076" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="256"><net_src comp="241" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="257" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="273" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="96" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="90" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="305" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="313" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="60" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="319" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="84" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="339" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="84" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="339" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="399"><net_src comp="223" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="102" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="108" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="114" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="396" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="400" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="223" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="408" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="414" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="223" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="70" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="422" pin="2"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="223" pin="7"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="102" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="120" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="126" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="442" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="446" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="223" pin="7"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="70" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="454" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="460" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="223" pin="7"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="468" pin="2"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="474" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="74" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="511"><net_src comp="438" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="484" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="76" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="523" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="536"><net_src comp="513" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="537" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="550"><net_src comp="513" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="223" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="132" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="138" pin="2"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="551" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="555" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="68" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="223" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="70" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="562" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="568" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="72" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="223" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="70" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="576" pin="2"/><net_sink comp="582" pin=3"/></net>

<net id="595"><net_src comp="582" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="223" pin="7"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="144" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="150" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="596" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="600" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="223" pin="7"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="70" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="607" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="613" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="72" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="223" pin="7"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="621" pin="2"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="627" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="648"><net_src comp="592" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="637" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="641" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="671"><net_src comp="223" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="156" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="678"><net_src comp="162" pin="2"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="668" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="68" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="223" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="70" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="679" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="685" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="72" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="223" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="70" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="693" pin="2"/><net_sink comp="699" pin=3"/></net>

<net id="712"><net_src comp="699" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="223" pin="7"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="168" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="723"><net_src comp="174" pin="2"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="713" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="717" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="68" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="223" pin="7"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="70" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="724" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="730" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="750"><net_src comp="72" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="223" pin="7"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="70" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="738" pin="2"/><net_sink comp="744" pin=3"/></net>

<net id="757"><net_src comp="744" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="709" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="764" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="771"><net_src comp="223" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="180" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="778"><net_src comp="186" pin="2"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="768" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="772" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="68" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="223" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="70" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="779" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="785" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="805"><net_src comp="72" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="223" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="70" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="793" pin="2"/><net_sink comp="799" pin=3"/></net>

<net id="812"><net_src comp="223" pin="7"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="192" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="198" pin="2"/><net_sink comp="813" pin=2"/></net>

<net id="824"><net_src comp="809" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="813" pin="3"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="68" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="223" pin="7"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="70" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="820" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="826" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="846"><net_src comp="72" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="223" pin="7"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="70" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="834" pin="2"/><net_sink comp="840" pin=3"/></net>

<net id="859"><net_src comp="223" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="869"><net_src comp="856" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="860" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="876"><net_src comp="68" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="223" pin="3"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="70" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="883"><net_src comp="865" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="871" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="891"><net_src comp="72" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="223" pin="3"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="70" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="879" pin="2"/><net_sink comp="885" pin=3"/></net>

<net id="898"><net_src comp="885" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="909"><net_src comp="853" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="895" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="911" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="850" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="921" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="902" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="899" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="84" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="945"><net_src comp="339" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="952"><net_src comp="345" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="958"><net_src comp="216" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="963"><net_src comp="366" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="969"><net_src comp="229" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="974"><net_src comp="102" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="978"><net_src comp="971" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="979"><net_src comp="971" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="980"><net_src comp="971" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="981"><net_src comp="971" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="985"><net_src comp="381" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="991"><net_src comp="241" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="996"><net_src comp="493" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="998"><net_src comp="993" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1002"><net_src comp="248" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1007"><net_src comp="507" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1012"><net_src comp="518" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1017"><net_src comp="257" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1022"><net_src comp="532" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1027"><net_src comp="264" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1032"><net_src comp="546" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1037"><net_src comp="654" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1042"><net_src comp="273" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1047"><net_src comp="280" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1052"><net_src comp="758" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1057"><net_src comp="204" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1062"><net_src comp="210" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="1067"><net_src comp="289" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1072"><net_src comp="799" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1077"><net_src comp="840" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="853" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_m_V | {}
	Port: line_buffer_m_V_offset | {}
	Port: conv_params_m_0_0_s | {}
	Port: conv_params_m_0_0_10 | {}
	Port: conv_params_m_0_1_s | {}
	Port: conv_params_m_0_1_10 | {}
	Port: conv_params_m_0_2_s | {}
	Port: conv_params_m_0_2_10 | {}
	Port: conv_params_m_1_0_s | {}
	Port: conv_params_m_1_0_10 | {}
	Port: conv_params_m_1_1_s | {}
	Port: conv_params_m_1_1_10 | {}
	Port: conv_params_m_1_2_s | {}
	Port: conv_params_m_1_2_10 | {}
	Port: conv_params_m_2_0_s | {}
	Port: conv_params_m_2_0_10 | {}
	Port: conv_params_m_2_1_s | {}
	Port: conv_params_m_2_1_10 | {}
	Port: conv_params_m_2_2_s | {}
	Port: conv_params_m_2_2_10 | {}
	Port: conv_params_m_V_offset | {}
 - Input state : 
	Port: conv3x3b : line_buffer_m_V | {1 2 3 4 5 6 }
	Port: conv3x3b : line_buffer_m_V_offset | {1 }
	Port: conv3x3b : conv_params_m_0_0_s | {5 }
	Port: conv3x3b : conv_params_m_0_0_10 | {5 }
	Port: conv3x3b : conv_params_m_0_1_s | {5 }
	Port: conv3x3b : conv_params_m_0_1_10 | {5 }
	Port: conv3x3b : conv_params_m_0_2_s | {5 }
	Port: conv3x3b : conv_params_m_0_2_10 | {5 }
	Port: conv3x3b : conv_params_m_1_0_s | {4 }
	Port: conv3x3b : conv_params_m_1_0_10 | {4 }
	Port: conv3x3b : conv_params_m_1_1_s | {4 }
	Port: conv3x3b : conv_params_m_1_1_10 | {4 }
	Port: conv3x3b : conv_params_m_1_2_s | {3 }
	Port: conv3x3b : conv_params_m_1_2_10 | {3 }
	Port: conv3x3b : conv_params_m_2_0_s | {3 }
	Port: conv3x3b : conv_params_m_2_0_10 | {3 }
	Port: conv3x3b : conv_params_m_2_1_s | {2 }
	Port: conv3x3b : conv_params_m_2_1_10 | {2 }
	Port: conv3x3b : conv_params_m_2_2_s | {2 }
	Port: conv3x3b : conv_params_m_2_2_10 | {2 }
	Port: conv3x3b : conv_params_m_V_offset | {2 }
	Port: conv3x3b : bank_V | {1 }
	Port: conv3x3b : cc_V | {1 }
  - Chain level:
	State 1
		zext_ln74_cast : 1
		add_ln74 : 2
		p_shl_cast : 3
		tmp_54 : 3
		zext_ln74_1 : 4
		sub_ln74 : 5
		add_ln74_3 : 6
		zext_ln74_3 : 7
		line_buffer_m_V_addr : 8
		line_buffer_m_V_load : 9
		zext_ln74_6 : 1
		add_ln74_6 : 6
		zext_ln74_7 : 7
		line_buffer_m_V_addr_242 : 8
		line_buffer_m_V_load_1 : 9
	State 2
		add_ln74_4 : 1
		zext_ln74_4 : 2
		line_buffer_m_V_addr_240 : 3
		trunc_ln215 : 1
		and_ln1355 : 2
		tmp_55 : 1
		xor_ln841 : 2
		tmp_56 : 2
		sext_ln1353 : 3
		trunc_ln215_1 : 1
		and_ln1355_1 : 2
		tmp_57 : 1
		xor_ln841_1 : 2
		tmp_58 : 2
		sext_ln1353_1 : 3
		zext_ln74_10 : 1
		add_ln74_9 : 2
		zext_ln74_11 : 3
		line_buffer_m_V_addr_245 : 4
		line_buffer_m_V_load_2 : 5
		line_buffer_m_V_load_3 : 4
		add_ln700 : 4
	State 3
		add_ln74_5 : 1
		zext_ln74_8 : 1
		line_buffer_m_V_addr_243 : 2
		add_ln74_8 : 1
		zext_ln74_12 : 1
		line_buffer_m_V_addr_246 : 2
		add_ln74_11 : 1
		trunc_ln215_2 : 1
		and_ln1355_2 : 2
		tmp_59 : 1
		xor_ln841_2 : 2
		tmp_60 : 2
		sext_ln74 : 3
		trunc_ln215_3 : 1
		and_ln1355_3 : 2
		tmp_61 : 1
		xor_ln841_3 : 2
		tmp_62 : 2
		sext_ln74_1 : 3
		line_buffer_m_V_load_4 : 3
		line_buffer_m_V_load_5 : 3
		add_ln700_3 : 4
		sext_ln700_2 : 5
		add_ln700_4 : 6
	State 4
		line_buffer_m_V_addr_241 : 1
		line_buffer_m_V_addr_244 : 1
		trunc_ln215_4 : 1
		and_ln1355_4 : 2
		tmp_63 : 1
		xor_ln841_4 : 2
		tmp_64 : 2
		sext_ln74_2 : 3
		trunc_ln215_5 : 1
		and_ln1355_5 : 2
		tmp_65 : 1
		xor_ln841_5 : 2
		tmp_66 : 2
		sext_ln74_3 : 3
		line_buffer_m_V_load_6 : 2
		line_buffer_m_V_load_7 : 2
		add_ln700_5 : 4
	State 5
		line_buffer_m_V_addr_247 : 1
		trunc_ln215_6 : 1
		and_ln1355_6 : 2
		tmp_67 : 1
		xor_ln841_6 : 2
		tmp_68 : 2
		trunc_ln215_7 : 1
		and_ln1355_7 : 2
		tmp_69 : 1
		xor_ln841_7 : 2
		tmp_70 : 2
		line_buffer_m_V_load_8 : 2
	State 6
		trunc_ln215_8 : 1
		and_ln1355_8 : 2
		tmp_71 : 1
		xor_ln841_8 : 2
		tmp_72 : 2
		sext_ln700 : 3
		add_ln700_6 : 4
		sext_ln700_5 : 5
		add_ln700_7 : 6
		sext_ln700_6 : 7
		add_ln700_8 : 8
		add_ln700_9 : 9
		ret_ln80 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |          add_ln74_fu_313         |    0    |    13   |
|          |         add_ln74_3_fu_349        |    0    |    17   |
|          |         add_ln1353_fu_360        |    0    |    13   |
|          |         add_ln74_6_fu_370        |    0    |    17   |
|          |         add_ln74_1_fu_381        |    0    |    17   |
|          |         add_ln74_4_fu_386        |    0    |    17   |
|          |       add_ln1353_14_fu_488       |    0    |    13   |
|          |         add_ln74_9_fu_497        |    0    |    17   |
|          |         add_ln700_fu_507         |    0    |    10   |
|          |         add_ln74_2_fu_513        |    0    |    17   |
|    add   |         add_ln74_5_fu_518        |    0    |    17   |
|          |         add_ln74_7_fu_523        |    0    |    17   |
|          |         add_ln74_8_fu_532        |    0    |    17   |
|          |        add_ln74_10_fu_537        |    0    |    17   |
|          |        add_ln74_11_fu_546        |    0    |    17   |
|          |        add_ln700_3_fu_644        |    0    |    10   |
|          |        add_ln700_4_fu_654        |    0    |    12   |
|          |        add_ln700_5_fu_758        |    0    |    10   |
|          |        add_ln700_6_fu_905        |    0    |    10   |
|          |        add_ln700_7_fu_915        |    0    |    12   |
|          |        add_ln700_8_fu_925        |    0    |    14   |
|          |        add_ln700_9_fu_931        |    0    |    14   |
|----------|----------------------------------|---------|---------|
|          |         and_ln1355_fu_408        |    0    |    6    |
|          |        and_ln1355_1_fu_454       |    0    |    6    |
|          |        and_ln1355_2_fu_562       |    0    |    6    |
|          |        and_ln1355_3_fu_607       |    0    |    6    |
|    and   |        and_ln1355_4_fu_679       |    0    |    6    |
|          |        and_ln1355_5_fu_724       |    0    |    6    |
|          |        and_ln1355_6_fu_779       |    0    |    6    |
|          |        and_ln1355_7_fu_820       |    0    |    6    |
|          |        and_ln1355_8_fu_865       |    0    |    6    |
|----------|----------------------------------|---------|---------|
|          |         xor_ln841_fu_422         |    0    |    6    |
|          |        xor_ln841_1_fu_468        |    0    |    6    |
|          |        xor_ln841_2_fu_576        |    0    |    6    |
|          |        xor_ln841_3_fu_621        |    0    |    6    |
|    xor   |        xor_ln841_4_fu_693        |    0    |    6    |
|          |        xor_ln841_5_fu_738        |    0    |    6    |
|          |        xor_ln841_6_fu_793        |    0    |    6    |
|          |        xor_ln841_7_fu_834        |    0    |    6    |
|          |        xor_ln841_8_fu_879        |    0    |    6    |
|----------|----------------------------------|---------|---------|
|          |        select_ln215_fu_400       |    0    |    2    |
|          |       select_ln215_1_fu_446      |    0    |    2    |
|          |       select_ln215_2_fu_555      |    0    |    2    |
|          |       select_ln215_3_fu_600      |    0    |    2    |
|  select  |       select_ln215_4_fu_672      |    0    |    2    |
|          |       select_ln215_5_fu_717      |    0    |    2    |
|          |       select_ln215_6_fu_772      |    0    |    2    |
|          |       select_ln215_7_fu_813      |    0    |    2    |
|          |       select_ln215_8_fu_860      |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    sub   |          sub_ln74_fu_339         |    0    |    17   |
|----------|----------------------------------|---------|---------|
|          |       cc_V_read_read_fu_84       |    0    |    0    |
|          |      bank_V_read_read_fu_90      |    0    |    0    |
|          |  line_buffer_m_V_offs_read_fu_96 |    0    |    0    |
|          | conv_params_m_V_offs_read_fu_102 |    0    |    0    |
|          | conv_params_m_2_2_11_read_fu_108 |    0    |    0    |
|          | conv_params_m_2_2_12_read_fu_114 |    0    |    0    |
|          | conv_params_m_2_1_11_read_fu_120 |    0    |    0    |
|          | conv_params_m_2_1_12_read_fu_126 |    0    |    0    |
|          | conv_params_m_2_0_11_read_fu_132 |    0    |    0    |
|          | conv_params_m_2_0_12_read_fu_138 |    0    |    0    |
|   read   | conv_params_m_1_2_11_read_fu_144 |    0    |    0    |
|          | conv_params_m_1_2_12_read_fu_150 |    0    |    0    |
|          | conv_params_m_1_1_11_read_fu_156 |    0    |    0    |
|          | conv_params_m_1_1_12_read_fu_162 |    0    |    0    |
|          | conv_params_m_1_0_11_read_fu_168 |    0    |    0    |
|          | conv_params_m_1_0_12_read_fu_174 |    0    |    0    |
|          | conv_params_m_0_2_11_read_fu_180 |    0    |    0    |
|          | conv_params_m_0_2_12_read_fu_186 |    0    |    0    |
|          | conv_params_m_0_1_11_read_fu_192 |    0    |    0    |
|          | conv_params_m_0_1_12_read_fu_198 |    0    |    0    |
|          | conv_params_m_0_0_11_read_fu_204 |    0    |    0    |
|          | conv_params_m_0_0_12_read_fu_210 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_297            |    0    |    0    |
|bitconcatenate|         p_shl_cast_fu_319        |    0    |    0    |
|          |           tmp_54_fu_327          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       zext_ln74_cast_fu_305      |    0    |    0    |
|          |         zext_ln74_fu_309         |    0    |    0    |
|          |        zext_ln74_1_fu_335        |    0    |    0    |
|          |        zext_ln74_2_fu_345        |    0    |    0    |
|          |        zext_ln74_3_fu_355        |    0    |    0    |
|          |        zext_ln74_6_fu_366        |    0    |    0    |
|          |        zext_ln74_7_fu_376        |    0    |    0    |
|   zext   |        zext_ln74_4_fu_391        |    0    |    0    |
|          |        zext_ln74_10_fu_493       |    0    |    0    |
|          |        zext_ln74_11_fu_502       |    0    |    0    |
|          |        zext_ln74_8_fu_527        |    0    |    0    |
|          |        zext_ln74_12_fu_541       |    0    |    0    |
|          |        zext_ln74_5_fu_660        |    0    |    0    |
|          |        zext_ln74_9_fu_664        |    0    |    0    |
|          |        zext_ln74_13_fu_764       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln215_fu_396        |    0    |    0    |
|          |       trunc_ln215_1_fu_442       |    0    |    0    |
|          |       trunc_ln215_2_fu_551       |    0    |    0    |
|          |       trunc_ln215_3_fu_596       |    0    |    0    |
|   trunc  |       trunc_ln215_4_fu_668       |    0    |    0    |
|          |       trunc_ln215_5_fu_713       |    0    |    0    |
|          |       trunc_ln215_6_fu_768       |    0    |    0    |
|          |       trunc_ln215_7_fu_809       |    0    |    0    |
|          |       trunc_ln215_8_fu_856       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_55_fu_414          |    0    |    0    |
|          |           tmp_57_fu_460          |    0    |    0    |
|          |           tmp_59_fu_568          |    0    |    0    |
|          |           tmp_61_fu_613          |    0    |    0    |
| bitselect|           tmp_63_fu_685          |    0    |    0    |
|          |           tmp_65_fu_730          |    0    |    0    |
|          |           tmp_67_fu_785          |    0    |    0    |
|          |           tmp_69_fu_826          |    0    |    0    |
|          |           tmp_71_fu_871          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_56_fu_428          |    0    |    0    |
|          |           tmp_58_fu_474          |    0    |    0    |
|          |           tmp_60_fu_582          |    0    |    0    |
|          |           tmp_62_fu_627          |    0    |    0    |
|  bitset  |           tmp_64_fu_699          |    0    |    0    |
|          |           tmp_66_fu_744          |    0    |    0    |
|          |           tmp_68_fu_799          |    0    |    0    |
|          |           tmp_70_fu_840          |    0    |    0    |
|          |           tmp_72_fu_885          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        sext_ln1353_fu_438        |    0    |    0    |
|          |       sext_ln1353_1_fu_484       |    0    |    0    |
|          |         sext_ln74_fu_592         |    0    |    0    |
|          |        sext_ln74_1_fu_637        |    0    |    0    |
|          |        sext_ln700_1_fu_641       |    0    |    0    |
|          |        sext_ln700_2_fu_650       |    0    |    0    |
|          |        sext_ln74_2_fu_709        |    0    |    0    |
|   sext   |        sext_ln74_3_fu_754        |    0    |    0    |
|          |        sext_ln74_4_fu_850        |    0    |    0    |
|          |        sext_ln74_5_fu_853        |    0    |    0    |
|          |         sext_ln700_fu_895        |    0    |    0    |
|          |        sext_ln700_3_fu_899       |    0    |    0    |
|          |        sext_ln700_4_fu_902       |    0    |    0    |
|          |        sext_ln700_5_fu_911       |    0    |    0    |
|          |        sext_ln700_6_fu_921       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   461   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       add_ln700_4_reg_1034      |    4   |
|       add_ln700_5_reg_1049      |    3   |
|        add_ln700_reg_1004       |    3   |
|       add_ln74_11_reg_1029      |   10   |
|        add_ln74_1_reg_982       |   10   |
|       add_ln74_5_reg_1009       |   10   |
|       add_ln74_8_reg_1019       |   10   |
|        cc_V_read_reg_937        |    4   |
|  conv_params_m_0_0_11_reg_1054  |    1   |
|  conv_params_m_0_0_12_reg_1059  |    1   |
|   conv_params_m_V_offs_reg_971  |    1   |
| line_buffer_m_V_addr_240_reg_988|    9   |
|line_buffer_m_V_addr_241_reg_1039|    9   |
| line_buffer_m_V_addr_242_reg_966|    9   |
|line_buffer_m_V_addr_243_reg_1014|    9   |
|line_buffer_m_V_addr_244_reg_1044|    9   |
| line_buffer_m_V_addr_245_reg_999|    9   |
|line_buffer_m_V_addr_246_reg_1024|    9   |
|line_buffer_m_V_addr_247_reg_1064|    9   |
|   line_buffer_m_V_addr_reg_955  |    9   |
|         sub_ln74_reg_942        |   10   |
|         tmp_68_reg_1069         |    2   |
|         tmp_70_reg_1074         |    2   |
|       zext_ln74_10_reg_993      |   10   |
|       zext_ln74_2_reg_949       |   10   |
|       zext_ln74_6_reg_960       |   10   |
+---------------------------------+--------+
|              Total              |   182  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |  10  |   9  |   90   ||    47   |
| grp_access_fu_223 |  p2  |   8  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||  2.826  ||    88   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   461  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   88   |
|  Register |    -   |   182  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   182  |   549  |
+-----------+--------+--------+--------+
