# Single-Cycle-Non-Pipelined-MIPS-32-Processor
This is a simulation of the MIPS32 Single Cycle Processor written in Verilog and run on Xilinx Design Suit ISE 14.5.
This design doesnot include an FPU.
<img width="960" alt="Simulation" src="https://github.com/user-attachments/assets/b0b9576a-b1f1-476c-832f-9d7b4eac78cb" />
You have to add the signals from uut to the wavewindow manually.
The RTL is given below:
[RTL.pdf](https://github.com/user-attachments/files/19042676/RTL.pdf)
