<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire.v</a>
defines: 
time_elapsed: 1.996s
ram usage: 40536 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpf6_t_1vv/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire.v:2</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire.v:2</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire.v:2</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_main of type 32 @ 2
Object:  of type 8 @ 16
Object: data of type 608 @ 16
Object: data_x of type 608 @ 16
Object:  of type 40 @ 4
Object: width of type 41 @ 4
Object:  of type 7 @ 4
Object:  of type 1 @ 17
Object:  of type 39 @ 17
Object: clk of type 608 @ 17
Object:  of type 3 @ 18
Object: data_x of type 106 @ 18
Object: addr of type 608 @ 18
Object: Q of type 608 @ 18
Object:  of type 24 @ 0
Object: work_main of type 4 @ 21
Object:  of type 3 @ 22
Object:  of type 7 @ 22
Object: clk of type 608 @ 22
Object:  of type 3 @ 23
Object:  of type 7 @ 23
Object: data of type 106 @ 23
Object:  of type 7 @ 23
Object:  of type 3 @ 24
Object:  of type 7 @ 24
Object: data of type 106 @ 24
Object:  of type 7 @ 24
Object:  of type 3 @ 25
Object:  of type 7 @ 25
Object: data of type 106 @ 25
Object:  of type 7 @ 25
Object:  of type 3 @ 26
Object:  of type 7 @ 26
Object: data of type 106 @ 26
Object:  of type 7 @ 26
Object:  of type 3 @ 27
Object:  of type 7 @ 27
Object: addr of type 608 @ 27
Object: work_main of type 15 @ 29
%Error: 	! Unhandled type: 15
Object: $display of type 56 @ 39
Object:  of type 7 @ 39
Object: builtin of type 600 @ 0
Object: work_main of type 32 @ 2
Object: clk of type 36 @ 6
Object: addr of type 36 @ 7
Object:  of type 115 @ 7
Object:  of type 7 @ 7
Object:  of type 7 @ 7
Object: Q of type 36 @ 10
Object:  of type 115 @ 10
Object:  of type 7 @ 10
Object:  of type 7 @ 10
Object: data_x of type 36 @ 15
Object:  of type 115 @ 15
Object:  of type 7 @ 15
Object:  of type 7 @ 15
Object: idx of type 36 @ 20
Object:  of type 115 @ 20
Object:  of type 7 @ 20
Object:  of type 7 @ 20
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>