
RevEx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bc0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08007c80  08007c80  00017c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e18  08007e18  00020150  2**0
                  CONTENTS
  4 .ARM          00000008  08007e18  08007e18  00017e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e20  08007e20  00020150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e20  08007e20  00017e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e24  08007e24  00017e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000150  20000000  08007e28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  20000150  08007f78  00020150  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  08007f78  000204a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bdb9  00000000  00000000  00020178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bd1  00000000  00000000  0003bf31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  0003fb08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001380  00000000  00000000  00041030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001664f  00000000  00000000  000423b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001af6f  00000000  00000000  000589ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000817d1  00000000  00000000  0007396e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f513f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f90  00000000  00000000  000f5194  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000150 	.word	0x20000150
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007c68 	.word	0x08007c68

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000154 	.word	0x20000154
 8000104:	08007c68 	.word	0x08007c68

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_uldivmod>:
 8000408:	2b00      	cmp	r3, #0
 800040a:	d111      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 800040c:	2a00      	cmp	r2, #0
 800040e:	d10f      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 8000410:	2900      	cmp	r1, #0
 8000412:	d100      	bne.n	8000416 <__aeabi_uldivmod+0xe>
 8000414:	2800      	cmp	r0, #0
 8000416:	d002      	beq.n	800041e <__aeabi_uldivmod+0x16>
 8000418:	2100      	movs	r1, #0
 800041a:	43c9      	mvns	r1, r1
 800041c:	1c08      	adds	r0, r1, #0
 800041e:	b407      	push	{r0, r1, r2}
 8000420:	4802      	ldr	r0, [pc, #8]	; (800042c <__aeabi_uldivmod+0x24>)
 8000422:	a102      	add	r1, pc, #8	; (adr r1, 800042c <__aeabi_uldivmod+0x24>)
 8000424:	1840      	adds	r0, r0, r1
 8000426:	9002      	str	r0, [sp, #8]
 8000428:	bd03      	pop	{r0, r1, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	ffffffd9 	.word	0xffffffd9
 8000430:	b403      	push	{r0, r1}
 8000432:	4668      	mov	r0, sp
 8000434:	b501      	push	{r0, lr}
 8000436:	9802      	ldr	r0, [sp, #8]
 8000438:	f000 f82e 	bl	8000498 <__udivmoddi4>
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	469e      	mov	lr, r3
 8000440:	b002      	add	sp, #8
 8000442:	bc0c      	pop	{r2, r3}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_lmul>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	0415      	lsls	r5, r2, #16
 800044c:	0c2d      	lsrs	r5, r5, #16
 800044e:	000f      	movs	r7, r1
 8000450:	0001      	movs	r1, r0
 8000452:	002e      	movs	r6, r5
 8000454:	46c6      	mov	lr, r8
 8000456:	4684      	mov	ip, r0
 8000458:	0400      	lsls	r0, r0, #16
 800045a:	0c14      	lsrs	r4, r2, #16
 800045c:	0c00      	lsrs	r0, r0, #16
 800045e:	0c09      	lsrs	r1, r1, #16
 8000460:	4346      	muls	r6, r0
 8000462:	434d      	muls	r5, r1
 8000464:	4360      	muls	r0, r4
 8000466:	4361      	muls	r1, r4
 8000468:	1940      	adds	r0, r0, r5
 800046a:	0c34      	lsrs	r4, r6, #16
 800046c:	1824      	adds	r4, r4, r0
 800046e:	b500      	push	{lr}
 8000470:	42a5      	cmp	r5, r4
 8000472:	d903      	bls.n	800047c <__aeabi_lmul+0x34>
 8000474:	2080      	movs	r0, #128	; 0x80
 8000476:	0240      	lsls	r0, r0, #9
 8000478:	4680      	mov	r8, r0
 800047a:	4441      	add	r1, r8
 800047c:	0c25      	lsrs	r5, r4, #16
 800047e:	186d      	adds	r5, r5, r1
 8000480:	4661      	mov	r1, ip
 8000482:	4359      	muls	r1, r3
 8000484:	437a      	muls	r2, r7
 8000486:	0430      	lsls	r0, r6, #16
 8000488:	1949      	adds	r1, r1, r5
 800048a:	0424      	lsls	r4, r4, #16
 800048c:	0c00      	lsrs	r0, r0, #16
 800048e:	1820      	adds	r0, r4, r0
 8000490:	1889      	adds	r1, r1, r2
 8000492:	bc80      	pop	{r7}
 8000494:	46b8      	mov	r8, r7
 8000496:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000498 <__udivmoddi4>:
 8000498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049a:	4657      	mov	r7, sl
 800049c:	464e      	mov	r6, r9
 800049e:	4645      	mov	r5, r8
 80004a0:	46de      	mov	lr, fp
 80004a2:	b5e0      	push	{r5, r6, r7, lr}
 80004a4:	0004      	movs	r4, r0
 80004a6:	000d      	movs	r5, r1
 80004a8:	4692      	mov	sl, r2
 80004aa:	4699      	mov	r9, r3
 80004ac:	b083      	sub	sp, #12
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d830      	bhi.n	8000514 <__udivmoddi4+0x7c>
 80004b2:	d02d      	beq.n	8000510 <__udivmoddi4+0x78>
 80004b4:	4649      	mov	r1, r9
 80004b6:	4650      	mov	r0, sl
 80004b8:	f000 fca2 	bl	8000e00 <__clzdi2>
 80004bc:	0029      	movs	r1, r5
 80004be:	0006      	movs	r6, r0
 80004c0:	0020      	movs	r0, r4
 80004c2:	f000 fc9d 	bl	8000e00 <__clzdi2>
 80004c6:	1a33      	subs	r3, r6, r0
 80004c8:	4698      	mov	r8, r3
 80004ca:	3b20      	subs	r3, #32
 80004cc:	469b      	mov	fp, r3
 80004ce:	d433      	bmi.n	8000538 <__udivmoddi4+0xa0>
 80004d0:	465a      	mov	r2, fp
 80004d2:	4653      	mov	r3, sl
 80004d4:	4093      	lsls	r3, r2
 80004d6:	4642      	mov	r2, r8
 80004d8:	001f      	movs	r7, r3
 80004da:	4653      	mov	r3, sl
 80004dc:	4093      	lsls	r3, r2
 80004de:	001e      	movs	r6, r3
 80004e0:	42af      	cmp	r7, r5
 80004e2:	d83a      	bhi.n	800055a <__udivmoddi4+0xc2>
 80004e4:	42af      	cmp	r7, r5
 80004e6:	d100      	bne.n	80004ea <__udivmoddi4+0x52>
 80004e8:	e078      	b.n	80005dc <__udivmoddi4+0x144>
 80004ea:	465b      	mov	r3, fp
 80004ec:	1ba4      	subs	r4, r4, r6
 80004ee:	41bd      	sbcs	r5, r7
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	da00      	bge.n	80004f6 <__udivmoddi4+0x5e>
 80004f4:	e075      	b.n	80005e2 <__udivmoddi4+0x14a>
 80004f6:	2200      	movs	r2, #0
 80004f8:	2300      	movs	r3, #0
 80004fa:	9200      	str	r2, [sp, #0]
 80004fc:	9301      	str	r3, [sp, #4]
 80004fe:	2301      	movs	r3, #1
 8000500:	465a      	mov	r2, fp
 8000502:	4093      	lsls	r3, r2
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	2301      	movs	r3, #1
 8000508:	4642      	mov	r2, r8
 800050a:	4093      	lsls	r3, r2
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	e028      	b.n	8000562 <__udivmoddi4+0xca>
 8000510:	4282      	cmp	r2, r0
 8000512:	d9cf      	bls.n	80004b4 <__udivmoddi4+0x1c>
 8000514:	2200      	movs	r2, #0
 8000516:	2300      	movs	r3, #0
 8000518:	9200      	str	r2, [sp, #0]
 800051a:	9301      	str	r3, [sp, #4]
 800051c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <__udivmoddi4+0x8e>
 8000522:	601c      	str	r4, [r3, #0]
 8000524:	605d      	str	r5, [r3, #4]
 8000526:	9800      	ldr	r0, [sp, #0]
 8000528:	9901      	ldr	r1, [sp, #4]
 800052a:	b003      	add	sp, #12
 800052c:	bcf0      	pop	{r4, r5, r6, r7}
 800052e:	46bb      	mov	fp, r7
 8000530:	46b2      	mov	sl, r6
 8000532:	46a9      	mov	r9, r5
 8000534:	46a0      	mov	r8, r4
 8000536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000538:	4642      	mov	r2, r8
 800053a:	2320      	movs	r3, #32
 800053c:	1a9b      	subs	r3, r3, r2
 800053e:	4652      	mov	r2, sl
 8000540:	40da      	lsrs	r2, r3
 8000542:	4641      	mov	r1, r8
 8000544:	0013      	movs	r3, r2
 8000546:	464a      	mov	r2, r9
 8000548:	408a      	lsls	r2, r1
 800054a:	0017      	movs	r7, r2
 800054c:	4642      	mov	r2, r8
 800054e:	431f      	orrs	r7, r3
 8000550:	4653      	mov	r3, sl
 8000552:	4093      	lsls	r3, r2
 8000554:	001e      	movs	r6, r3
 8000556:	42af      	cmp	r7, r5
 8000558:	d9c4      	bls.n	80004e4 <__udivmoddi4+0x4c>
 800055a:	2200      	movs	r2, #0
 800055c:	2300      	movs	r3, #0
 800055e:	9200      	str	r2, [sp, #0]
 8000560:	9301      	str	r3, [sp, #4]
 8000562:	4643      	mov	r3, r8
 8000564:	2b00      	cmp	r3, #0
 8000566:	d0d9      	beq.n	800051c <__udivmoddi4+0x84>
 8000568:	07fb      	lsls	r3, r7, #31
 800056a:	0872      	lsrs	r2, r6, #1
 800056c:	431a      	orrs	r2, r3
 800056e:	4646      	mov	r6, r8
 8000570:	087b      	lsrs	r3, r7, #1
 8000572:	e00e      	b.n	8000592 <__udivmoddi4+0xfa>
 8000574:	42ab      	cmp	r3, r5
 8000576:	d101      	bne.n	800057c <__udivmoddi4+0xe4>
 8000578:	42a2      	cmp	r2, r4
 800057a:	d80c      	bhi.n	8000596 <__udivmoddi4+0xfe>
 800057c:	1aa4      	subs	r4, r4, r2
 800057e:	419d      	sbcs	r5, r3
 8000580:	2001      	movs	r0, #1
 8000582:	1924      	adds	r4, r4, r4
 8000584:	416d      	adcs	r5, r5
 8000586:	2100      	movs	r1, #0
 8000588:	3e01      	subs	r6, #1
 800058a:	1824      	adds	r4, r4, r0
 800058c:	414d      	adcs	r5, r1
 800058e:	2e00      	cmp	r6, #0
 8000590:	d006      	beq.n	80005a0 <__udivmoddi4+0x108>
 8000592:	42ab      	cmp	r3, r5
 8000594:	d9ee      	bls.n	8000574 <__udivmoddi4+0xdc>
 8000596:	3e01      	subs	r6, #1
 8000598:	1924      	adds	r4, r4, r4
 800059a:	416d      	adcs	r5, r5
 800059c:	2e00      	cmp	r6, #0
 800059e:	d1f8      	bne.n	8000592 <__udivmoddi4+0xfa>
 80005a0:	9800      	ldr	r0, [sp, #0]
 80005a2:	9901      	ldr	r1, [sp, #4]
 80005a4:	465b      	mov	r3, fp
 80005a6:	1900      	adds	r0, r0, r4
 80005a8:	4169      	adcs	r1, r5
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	db24      	blt.n	80005f8 <__udivmoddi4+0x160>
 80005ae:	002b      	movs	r3, r5
 80005b0:	465a      	mov	r2, fp
 80005b2:	4644      	mov	r4, r8
 80005b4:	40d3      	lsrs	r3, r2
 80005b6:	002a      	movs	r2, r5
 80005b8:	40e2      	lsrs	r2, r4
 80005ba:	001c      	movs	r4, r3
 80005bc:	465b      	mov	r3, fp
 80005be:	0015      	movs	r5, r2
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	db2a      	blt.n	800061a <__udivmoddi4+0x182>
 80005c4:	0026      	movs	r6, r4
 80005c6:	409e      	lsls	r6, r3
 80005c8:	0033      	movs	r3, r6
 80005ca:	0026      	movs	r6, r4
 80005cc:	4647      	mov	r7, r8
 80005ce:	40be      	lsls	r6, r7
 80005d0:	0032      	movs	r2, r6
 80005d2:	1a80      	subs	r0, r0, r2
 80005d4:	4199      	sbcs	r1, r3
 80005d6:	9000      	str	r0, [sp, #0]
 80005d8:	9101      	str	r1, [sp, #4]
 80005da:	e79f      	b.n	800051c <__udivmoddi4+0x84>
 80005dc:	42a3      	cmp	r3, r4
 80005de:	d8bc      	bhi.n	800055a <__udivmoddi4+0xc2>
 80005e0:	e783      	b.n	80004ea <__udivmoddi4+0x52>
 80005e2:	4642      	mov	r2, r8
 80005e4:	2320      	movs	r3, #32
 80005e6:	2100      	movs	r1, #0
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	2200      	movs	r2, #0
 80005ec:	9100      	str	r1, [sp, #0]
 80005ee:	9201      	str	r2, [sp, #4]
 80005f0:	2201      	movs	r2, #1
 80005f2:	40da      	lsrs	r2, r3
 80005f4:	9201      	str	r2, [sp, #4]
 80005f6:	e786      	b.n	8000506 <__udivmoddi4+0x6e>
 80005f8:	4642      	mov	r2, r8
 80005fa:	2320      	movs	r3, #32
 80005fc:	1a9b      	subs	r3, r3, r2
 80005fe:	002a      	movs	r2, r5
 8000600:	4646      	mov	r6, r8
 8000602:	409a      	lsls	r2, r3
 8000604:	0023      	movs	r3, r4
 8000606:	40f3      	lsrs	r3, r6
 8000608:	4644      	mov	r4, r8
 800060a:	4313      	orrs	r3, r2
 800060c:	002a      	movs	r2, r5
 800060e:	40e2      	lsrs	r2, r4
 8000610:	001c      	movs	r4, r3
 8000612:	465b      	mov	r3, fp
 8000614:	0015      	movs	r5, r2
 8000616:	2b00      	cmp	r3, #0
 8000618:	dad4      	bge.n	80005c4 <__udivmoddi4+0x12c>
 800061a:	4642      	mov	r2, r8
 800061c:	002f      	movs	r7, r5
 800061e:	2320      	movs	r3, #32
 8000620:	0026      	movs	r6, r4
 8000622:	4097      	lsls	r7, r2
 8000624:	1a9b      	subs	r3, r3, r2
 8000626:	40de      	lsrs	r6, r3
 8000628:	003b      	movs	r3, r7
 800062a:	4333      	orrs	r3, r6
 800062c:	e7cd      	b.n	80005ca <__udivmoddi4+0x132>
 800062e:	46c0      	nop			; (mov r8, r8)

08000630 <__aeabi_fadd>:
 8000630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000632:	4646      	mov	r6, r8
 8000634:	46d6      	mov	lr, sl
 8000636:	464f      	mov	r7, r9
 8000638:	024d      	lsls	r5, r1, #9
 800063a:	0242      	lsls	r2, r0, #9
 800063c:	b5c0      	push	{r6, r7, lr}
 800063e:	0a52      	lsrs	r2, r2, #9
 8000640:	0a6e      	lsrs	r6, r5, #9
 8000642:	0047      	lsls	r7, r0, #1
 8000644:	46b0      	mov	r8, r6
 8000646:	0e3f      	lsrs	r7, r7, #24
 8000648:	004e      	lsls	r6, r1, #1
 800064a:	0fc4      	lsrs	r4, r0, #31
 800064c:	00d0      	lsls	r0, r2, #3
 800064e:	4694      	mov	ip, r2
 8000650:	003b      	movs	r3, r7
 8000652:	4682      	mov	sl, r0
 8000654:	0e36      	lsrs	r6, r6, #24
 8000656:	0fc9      	lsrs	r1, r1, #31
 8000658:	09ad      	lsrs	r5, r5, #6
 800065a:	428c      	cmp	r4, r1
 800065c:	d06d      	beq.n	800073a <__aeabi_fadd+0x10a>
 800065e:	1bb8      	subs	r0, r7, r6
 8000660:	4681      	mov	r9, r0
 8000662:	2800      	cmp	r0, #0
 8000664:	dd4d      	ble.n	8000702 <__aeabi_fadd+0xd2>
 8000666:	2e00      	cmp	r6, #0
 8000668:	d100      	bne.n	800066c <__aeabi_fadd+0x3c>
 800066a:	e088      	b.n	800077e <__aeabi_fadd+0x14e>
 800066c:	2fff      	cmp	r7, #255	; 0xff
 800066e:	d05a      	beq.n	8000726 <__aeabi_fadd+0xf6>
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	04db      	lsls	r3, r3, #19
 8000674:	431d      	orrs	r5, r3
 8000676:	464b      	mov	r3, r9
 8000678:	2201      	movs	r2, #1
 800067a:	2b1b      	cmp	r3, #27
 800067c:	dc0a      	bgt.n	8000694 <__aeabi_fadd+0x64>
 800067e:	002b      	movs	r3, r5
 8000680:	464a      	mov	r2, r9
 8000682:	4649      	mov	r1, r9
 8000684:	40d3      	lsrs	r3, r2
 8000686:	2220      	movs	r2, #32
 8000688:	1a52      	subs	r2, r2, r1
 800068a:	4095      	lsls	r5, r2
 800068c:	002a      	movs	r2, r5
 800068e:	1e55      	subs	r5, r2, #1
 8000690:	41aa      	sbcs	r2, r5
 8000692:	431a      	orrs	r2, r3
 8000694:	4653      	mov	r3, sl
 8000696:	1a9a      	subs	r2, r3, r2
 8000698:	0153      	lsls	r3, r2, #5
 800069a:	d400      	bmi.n	800069e <__aeabi_fadd+0x6e>
 800069c:	e0b9      	b.n	8000812 <__aeabi_fadd+0x1e2>
 800069e:	0192      	lsls	r2, r2, #6
 80006a0:	0996      	lsrs	r6, r2, #6
 80006a2:	0030      	movs	r0, r6
 80006a4:	f000 fb8e 	bl	8000dc4 <__clzsi2>
 80006a8:	3805      	subs	r0, #5
 80006aa:	4086      	lsls	r6, r0
 80006ac:	4287      	cmp	r7, r0
 80006ae:	dd00      	ble.n	80006b2 <__aeabi_fadd+0x82>
 80006b0:	e0d4      	b.n	800085c <__aeabi_fadd+0x22c>
 80006b2:	0033      	movs	r3, r6
 80006b4:	1bc7      	subs	r7, r0, r7
 80006b6:	2020      	movs	r0, #32
 80006b8:	3701      	adds	r7, #1
 80006ba:	40fb      	lsrs	r3, r7
 80006bc:	1bc7      	subs	r7, r0, r7
 80006be:	40be      	lsls	r6, r7
 80006c0:	0032      	movs	r2, r6
 80006c2:	1e56      	subs	r6, r2, #1
 80006c4:	41b2      	sbcs	r2, r6
 80006c6:	2700      	movs	r7, #0
 80006c8:	431a      	orrs	r2, r3
 80006ca:	0753      	lsls	r3, r2, #29
 80006cc:	d004      	beq.n	80006d8 <__aeabi_fadd+0xa8>
 80006ce:	230f      	movs	r3, #15
 80006d0:	4013      	ands	r3, r2
 80006d2:	2b04      	cmp	r3, #4
 80006d4:	d000      	beq.n	80006d8 <__aeabi_fadd+0xa8>
 80006d6:	3204      	adds	r2, #4
 80006d8:	0153      	lsls	r3, r2, #5
 80006da:	d400      	bmi.n	80006de <__aeabi_fadd+0xae>
 80006dc:	e09c      	b.n	8000818 <__aeabi_fadd+0x1e8>
 80006de:	1c7b      	adds	r3, r7, #1
 80006e0:	2ffe      	cmp	r7, #254	; 0xfe
 80006e2:	d100      	bne.n	80006e6 <__aeabi_fadd+0xb6>
 80006e4:	e09a      	b.n	800081c <__aeabi_fadd+0x1ec>
 80006e6:	0192      	lsls	r2, r2, #6
 80006e8:	0a52      	lsrs	r2, r2, #9
 80006ea:	4694      	mov	ip, r2
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	05d8      	lsls	r0, r3, #23
 80006f0:	4663      	mov	r3, ip
 80006f2:	07e4      	lsls	r4, r4, #31
 80006f4:	4318      	orrs	r0, r3
 80006f6:	4320      	orrs	r0, r4
 80006f8:	bce0      	pop	{r5, r6, r7}
 80006fa:	46ba      	mov	sl, r7
 80006fc:	46b1      	mov	r9, r6
 80006fe:	46a8      	mov	r8, r5
 8000700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000702:	2800      	cmp	r0, #0
 8000704:	d049      	beq.n	800079a <__aeabi_fadd+0x16a>
 8000706:	1bf3      	subs	r3, r6, r7
 8000708:	2f00      	cmp	r7, #0
 800070a:	d000      	beq.n	800070e <__aeabi_fadd+0xde>
 800070c:	e0b6      	b.n	800087c <__aeabi_fadd+0x24c>
 800070e:	4652      	mov	r2, sl
 8000710:	2a00      	cmp	r2, #0
 8000712:	d060      	beq.n	80007d6 <__aeabi_fadd+0x1a6>
 8000714:	3b01      	subs	r3, #1
 8000716:	2b00      	cmp	r3, #0
 8000718:	d100      	bne.n	800071c <__aeabi_fadd+0xec>
 800071a:	e0fc      	b.n	8000916 <__aeabi_fadd+0x2e6>
 800071c:	2eff      	cmp	r6, #255	; 0xff
 800071e:	d000      	beq.n	8000722 <__aeabi_fadd+0xf2>
 8000720:	e0b4      	b.n	800088c <__aeabi_fadd+0x25c>
 8000722:	000c      	movs	r4, r1
 8000724:	4642      	mov	r2, r8
 8000726:	2a00      	cmp	r2, #0
 8000728:	d078      	beq.n	800081c <__aeabi_fadd+0x1ec>
 800072a:	2080      	movs	r0, #128	; 0x80
 800072c:	03c0      	lsls	r0, r0, #15
 800072e:	4310      	orrs	r0, r2
 8000730:	0242      	lsls	r2, r0, #9
 8000732:	0a53      	lsrs	r3, r2, #9
 8000734:	469c      	mov	ip, r3
 8000736:	23ff      	movs	r3, #255	; 0xff
 8000738:	e7d9      	b.n	80006ee <__aeabi_fadd+0xbe>
 800073a:	1bb9      	subs	r1, r7, r6
 800073c:	2900      	cmp	r1, #0
 800073e:	dd71      	ble.n	8000824 <__aeabi_fadd+0x1f4>
 8000740:	2e00      	cmp	r6, #0
 8000742:	d03f      	beq.n	80007c4 <__aeabi_fadd+0x194>
 8000744:	2fff      	cmp	r7, #255	; 0xff
 8000746:	d0ee      	beq.n	8000726 <__aeabi_fadd+0xf6>
 8000748:	2380      	movs	r3, #128	; 0x80
 800074a:	04db      	lsls	r3, r3, #19
 800074c:	431d      	orrs	r5, r3
 800074e:	2201      	movs	r2, #1
 8000750:	291b      	cmp	r1, #27
 8000752:	dc07      	bgt.n	8000764 <__aeabi_fadd+0x134>
 8000754:	002a      	movs	r2, r5
 8000756:	2320      	movs	r3, #32
 8000758:	40ca      	lsrs	r2, r1
 800075a:	1a59      	subs	r1, r3, r1
 800075c:	408d      	lsls	r5, r1
 800075e:	1e6b      	subs	r3, r5, #1
 8000760:	419d      	sbcs	r5, r3
 8000762:	432a      	orrs	r2, r5
 8000764:	4452      	add	r2, sl
 8000766:	0153      	lsls	r3, r2, #5
 8000768:	d553      	bpl.n	8000812 <__aeabi_fadd+0x1e2>
 800076a:	3701      	adds	r7, #1
 800076c:	2fff      	cmp	r7, #255	; 0xff
 800076e:	d055      	beq.n	800081c <__aeabi_fadd+0x1ec>
 8000770:	2301      	movs	r3, #1
 8000772:	497b      	ldr	r1, [pc, #492]	; (8000960 <__aeabi_fadd+0x330>)
 8000774:	4013      	ands	r3, r2
 8000776:	0852      	lsrs	r2, r2, #1
 8000778:	400a      	ands	r2, r1
 800077a:	431a      	orrs	r2, r3
 800077c:	e7a5      	b.n	80006ca <__aeabi_fadd+0x9a>
 800077e:	2d00      	cmp	r5, #0
 8000780:	d02c      	beq.n	80007dc <__aeabi_fadd+0x1ac>
 8000782:	2301      	movs	r3, #1
 8000784:	425b      	negs	r3, r3
 8000786:	469c      	mov	ip, r3
 8000788:	44e1      	add	r9, ip
 800078a:	464b      	mov	r3, r9
 800078c:	2b00      	cmp	r3, #0
 800078e:	d100      	bne.n	8000792 <__aeabi_fadd+0x162>
 8000790:	e0ad      	b.n	80008ee <__aeabi_fadd+0x2be>
 8000792:	2fff      	cmp	r7, #255	; 0xff
 8000794:	d000      	beq.n	8000798 <__aeabi_fadd+0x168>
 8000796:	e76e      	b.n	8000676 <__aeabi_fadd+0x46>
 8000798:	e7c5      	b.n	8000726 <__aeabi_fadd+0xf6>
 800079a:	20fe      	movs	r0, #254	; 0xfe
 800079c:	1c7e      	adds	r6, r7, #1
 800079e:	4230      	tst	r0, r6
 80007a0:	d160      	bne.n	8000864 <__aeabi_fadd+0x234>
 80007a2:	2f00      	cmp	r7, #0
 80007a4:	d000      	beq.n	80007a8 <__aeabi_fadd+0x178>
 80007a6:	e093      	b.n	80008d0 <__aeabi_fadd+0x2a0>
 80007a8:	4652      	mov	r2, sl
 80007aa:	2a00      	cmp	r2, #0
 80007ac:	d100      	bne.n	80007b0 <__aeabi_fadd+0x180>
 80007ae:	e0b6      	b.n	800091e <__aeabi_fadd+0x2ee>
 80007b0:	2d00      	cmp	r5, #0
 80007b2:	d09c      	beq.n	80006ee <__aeabi_fadd+0xbe>
 80007b4:	1b52      	subs	r2, r2, r5
 80007b6:	0150      	lsls	r0, r2, #5
 80007b8:	d400      	bmi.n	80007bc <__aeabi_fadd+0x18c>
 80007ba:	e0c3      	b.n	8000944 <__aeabi_fadd+0x314>
 80007bc:	4653      	mov	r3, sl
 80007be:	000c      	movs	r4, r1
 80007c0:	1aea      	subs	r2, r5, r3
 80007c2:	e782      	b.n	80006ca <__aeabi_fadd+0x9a>
 80007c4:	2d00      	cmp	r5, #0
 80007c6:	d009      	beq.n	80007dc <__aeabi_fadd+0x1ac>
 80007c8:	3901      	subs	r1, #1
 80007ca:	2900      	cmp	r1, #0
 80007cc:	d100      	bne.n	80007d0 <__aeabi_fadd+0x1a0>
 80007ce:	e08b      	b.n	80008e8 <__aeabi_fadd+0x2b8>
 80007d0:	2fff      	cmp	r7, #255	; 0xff
 80007d2:	d1bc      	bne.n	800074e <__aeabi_fadd+0x11e>
 80007d4:	e7a7      	b.n	8000726 <__aeabi_fadd+0xf6>
 80007d6:	000c      	movs	r4, r1
 80007d8:	4642      	mov	r2, r8
 80007da:	0037      	movs	r7, r6
 80007dc:	2fff      	cmp	r7, #255	; 0xff
 80007de:	d0a2      	beq.n	8000726 <__aeabi_fadd+0xf6>
 80007e0:	0252      	lsls	r2, r2, #9
 80007e2:	0a53      	lsrs	r3, r2, #9
 80007e4:	469c      	mov	ip, r3
 80007e6:	b2fb      	uxtb	r3, r7
 80007e8:	e781      	b.n	80006ee <__aeabi_fadd+0xbe>
 80007ea:	21fe      	movs	r1, #254	; 0xfe
 80007ec:	3701      	adds	r7, #1
 80007ee:	4239      	tst	r1, r7
 80007f0:	d165      	bne.n	80008be <__aeabi_fadd+0x28e>
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d17e      	bne.n	80008f4 <__aeabi_fadd+0x2c4>
 80007f6:	2800      	cmp	r0, #0
 80007f8:	d100      	bne.n	80007fc <__aeabi_fadd+0x1cc>
 80007fa:	e0aa      	b.n	8000952 <__aeabi_fadd+0x322>
 80007fc:	2d00      	cmp	r5, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_fadd+0x1d2>
 8000800:	e775      	b.n	80006ee <__aeabi_fadd+0xbe>
 8000802:	002a      	movs	r2, r5
 8000804:	4452      	add	r2, sl
 8000806:	2700      	movs	r7, #0
 8000808:	0153      	lsls	r3, r2, #5
 800080a:	d502      	bpl.n	8000812 <__aeabi_fadd+0x1e2>
 800080c:	4b55      	ldr	r3, [pc, #340]	; (8000964 <__aeabi_fadd+0x334>)
 800080e:	3701      	adds	r7, #1
 8000810:	401a      	ands	r2, r3
 8000812:	0753      	lsls	r3, r2, #29
 8000814:	d000      	beq.n	8000818 <__aeabi_fadd+0x1e8>
 8000816:	e75a      	b.n	80006ce <__aeabi_fadd+0x9e>
 8000818:	08d2      	lsrs	r2, r2, #3
 800081a:	e7df      	b.n	80007dc <__aeabi_fadd+0x1ac>
 800081c:	2200      	movs	r2, #0
 800081e:	23ff      	movs	r3, #255	; 0xff
 8000820:	4694      	mov	ip, r2
 8000822:	e764      	b.n	80006ee <__aeabi_fadd+0xbe>
 8000824:	2900      	cmp	r1, #0
 8000826:	d0e0      	beq.n	80007ea <__aeabi_fadd+0x1ba>
 8000828:	1bf3      	subs	r3, r6, r7
 800082a:	2f00      	cmp	r7, #0
 800082c:	d03e      	beq.n	80008ac <__aeabi_fadd+0x27c>
 800082e:	2eff      	cmp	r6, #255	; 0xff
 8000830:	d100      	bne.n	8000834 <__aeabi_fadd+0x204>
 8000832:	e777      	b.n	8000724 <__aeabi_fadd+0xf4>
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	0001      	movs	r1, r0
 8000838:	04d2      	lsls	r2, r2, #19
 800083a:	4311      	orrs	r1, r2
 800083c:	468a      	mov	sl, r1
 800083e:	2201      	movs	r2, #1
 8000840:	2b1b      	cmp	r3, #27
 8000842:	dc08      	bgt.n	8000856 <__aeabi_fadd+0x226>
 8000844:	4652      	mov	r2, sl
 8000846:	2120      	movs	r1, #32
 8000848:	4650      	mov	r0, sl
 800084a:	40da      	lsrs	r2, r3
 800084c:	1acb      	subs	r3, r1, r3
 800084e:	4098      	lsls	r0, r3
 8000850:	1e43      	subs	r3, r0, #1
 8000852:	4198      	sbcs	r0, r3
 8000854:	4302      	orrs	r2, r0
 8000856:	0037      	movs	r7, r6
 8000858:	1952      	adds	r2, r2, r5
 800085a:	e784      	b.n	8000766 <__aeabi_fadd+0x136>
 800085c:	4a41      	ldr	r2, [pc, #260]	; (8000964 <__aeabi_fadd+0x334>)
 800085e:	1a3f      	subs	r7, r7, r0
 8000860:	4032      	ands	r2, r6
 8000862:	e732      	b.n	80006ca <__aeabi_fadd+0x9a>
 8000864:	4653      	mov	r3, sl
 8000866:	1b5e      	subs	r6, r3, r5
 8000868:	0173      	lsls	r3, r6, #5
 800086a:	d42d      	bmi.n	80008c8 <__aeabi_fadd+0x298>
 800086c:	2e00      	cmp	r6, #0
 800086e:	d000      	beq.n	8000872 <__aeabi_fadd+0x242>
 8000870:	e717      	b.n	80006a2 <__aeabi_fadd+0x72>
 8000872:	2200      	movs	r2, #0
 8000874:	2400      	movs	r4, #0
 8000876:	2300      	movs	r3, #0
 8000878:	4694      	mov	ip, r2
 800087a:	e738      	b.n	80006ee <__aeabi_fadd+0xbe>
 800087c:	2eff      	cmp	r6, #255	; 0xff
 800087e:	d100      	bne.n	8000882 <__aeabi_fadd+0x252>
 8000880:	e74f      	b.n	8000722 <__aeabi_fadd+0xf2>
 8000882:	2280      	movs	r2, #128	; 0x80
 8000884:	4650      	mov	r0, sl
 8000886:	04d2      	lsls	r2, r2, #19
 8000888:	4310      	orrs	r0, r2
 800088a:	4682      	mov	sl, r0
 800088c:	2201      	movs	r2, #1
 800088e:	2b1b      	cmp	r3, #27
 8000890:	dc08      	bgt.n	80008a4 <__aeabi_fadd+0x274>
 8000892:	4652      	mov	r2, sl
 8000894:	2420      	movs	r4, #32
 8000896:	4650      	mov	r0, sl
 8000898:	40da      	lsrs	r2, r3
 800089a:	1ae3      	subs	r3, r4, r3
 800089c:	4098      	lsls	r0, r3
 800089e:	1e43      	subs	r3, r0, #1
 80008a0:	4198      	sbcs	r0, r3
 80008a2:	4302      	orrs	r2, r0
 80008a4:	000c      	movs	r4, r1
 80008a6:	0037      	movs	r7, r6
 80008a8:	1aaa      	subs	r2, r5, r2
 80008aa:	e6f5      	b.n	8000698 <__aeabi_fadd+0x68>
 80008ac:	2800      	cmp	r0, #0
 80008ae:	d093      	beq.n	80007d8 <__aeabi_fadd+0x1a8>
 80008b0:	3b01      	subs	r3, #1
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d04f      	beq.n	8000956 <__aeabi_fadd+0x326>
 80008b6:	2eff      	cmp	r6, #255	; 0xff
 80008b8:	d1c1      	bne.n	800083e <__aeabi_fadd+0x20e>
 80008ba:	4642      	mov	r2, r8
 80008bc:	e733      	b.n	8000726 <__aeabi_fadd+0xf6>
 80008be:	2fff      	cmp	r7, #255	; 0xff
 80008c0:	d0ac      	beq.n	800081c <__aeabi_fadd+0x1ec>
 80008c2:	4455      	add	r5, sl
 80008c4:	086a      	lsrs	r2, r5, #1
 80008c6:	e7a4      	b.n	8000812 <__aeabi_fadd+0x1e2>
 80008c8:	4653      	mov	r3, sl
 80008ca:	000c      	movs	r4, r1
 80008cc:	1aee      	subs	r6, r5, r3
 80008ce:	e6e8      	b.n	80006a2 <__aeabi_fadd+0x72>
 80008d0:	4653      	mov	r3, sl
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d128      	bne.n	8000928 <__aeabi_fadd+0x2f8>
 80008d6:	2d00      	cmp	r5, #0
 80008d8:	d000      	beq.n	80008dc <__aeabi_fadd+0x2ac>
 80008da:	e722      	b.n	8000722 <__aeabi_fadd+0xf2>
 80008dc:	2380      	movs	r3, #128	; 0x80
 80008de:	03db      	lsls	r3, r3, #15
 80008e0:	469c      	mov	ip, r3
 80008e2:	2400      	movs	r4, #0
 80008e4:	23ff      	movs	r3, #255	; 0xff
 80008e6:	e702      	b.n	80006ee <__aeabi_fadd+0xbe>
 80008e8:	002a      	movs	r2, r5
 80008ea:	4452      	add	r2, sl
 80008ec:	e73b      	b.n	8000766 <__aeabi_fadd+0x136>
 80008ee:	4653      	mov	r3, sl
 80008f0:	1b5a      	subs	r2, r3, r5
 80008f2:	e6d1      	b.n	8000698 <__aeabi_fadd+0x68>
 80008f4:	2800      	cmp	r0, #0
 80008f6:	d100      	bne.n	80008fa <__aeabi_fadd+0x2ca>
 80008f8:	e714      	b.n	8000724 <__aeabi_fadd+0xf4>
 80008fa:	2d00      	cmp	r5, #0
 80008fc:	d100      	bne.n	8000900 <__aeabi_fadd+0x2d0>
 80008fe:	e712      	b.n	8000726 <__aeabi_fadd+0xf6>
 8000900:	2380      	movs	r3, #128	; 0x80
 8000902:	03db      	lsls	r3, r3, #15
 8000904:	421a      	tst	r2, r3
 8000906:	d100      	bne.n	800090a <__aeabi_fadd+0x2da>
 8000908:	e70d      	b.n	8000726 <__aeabi_fadd+0xf6>
 800090a:	4641      	mov	r1, r8
 800090c:	4219      	tst	r1, r3
 800090e:	d000      	beq.n	8000912 <__aeabi_fadd+0x2e2>
 8000910:	e709      	b.n	8000726 <__aeabi_fadd+0xf6>
 8000912:	4642      	mov	r2, r8
 8000914:	e707      	b.n	8000726 <__aeabi_fadd+0xf6>
 8000916:	000c      	movs	r4, r1
 8000918:	0037      	movs	r7, r6
 800091a:	1aaa      	subs	r2, r5, r2
 800091c:	e6bc      	b.n	8000698 <__aeabi_fadd+0x68>
 800091e:	2d00      	cmp	r5, #0
 8000920:	d013      	beq.n	800094a <__aeabi_fadd+0x31a>
 8000922:	000c      	movs	r4, r1
 8000924:	46c4      	mov	ip, r8
 8000926:	e6e2      	b.n	80006ee <__aeabi_fadd+0xbe>
 8000928:	2d00      	cmp	r5, #0
 800092a:	d100      	bne.n	800092e <__aeabi_fadd+0x2fe>
 800092c:	e6fb      	b.n	8000726 <__aeabi_fadd+0xf6>
 800092e:	2380      	movs	r3, #128	; 0x80
 8000930:	03db      	lsls	r3, r3, #15
 8000932:	421a      	tst	r2, r3
 8000934:	d100      	bne.n	8000938 <__aeabi_fadd+0x308>
 8000936:	e6f6      	b.n	8000726 <__aeabi_fadd+0xf6>
 8000938:	4640      	mov	r0, r8
 800093a:	4218      	tst	r0, r3
 800093c:	d000      	beq.n	8000940 <__aeabi_fadd+0x310>
 800093e:	e6f2      	b.n	8000726 <__aeabi_fadd+0xf6>
 8000940:	000c      	movs	r4, r1
 8000942:	e6ef      	b.n	8000724 <__aeabi_fadd+0xf4>
 8000944:	2a00      	cmp	r2, #0
 8000946:	d000      	beq.n	800094a <__aeabi_fadd+0x31a>
 8000948:	e763      	b.n	8000812 <__aeabi_fadd+0x1e2>
 800094a:	2200      	movs	r2, #0
 800094c:	2400      	movs	r4, #0
 800094e:	4694      	mov	ip, r2
 8000950:	e6cd      	b.n	80006ee <__aeabi_fadd+0xbe>
 8000952:	46c4      	mov	ip, r8
 8000954:	e6cb      	b.n	80006ee <__aeabi_fadd+0xbe>
 8000956:	002a      	movs	r2, r5
 8000958:	0037      	movs	r7, r6
 800095a:	4452      	add	r2, sl
 800095c:	e703      	b.n	8000766 <__aeabi_fadd+0x136>
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	7dffffff 	.word	0x7dffffff
 8000964:	fbffffff 	.word	0xfbffffff

08000968 <__aeabi_fsub>:
 8000968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800096a:	4646      	mov	r6, r8
 800096c:	46d6      	mov	lr, sl
 800096e:	464f      	mov	r7, r9
 8000970:	0243      	lsls	r3, r0, #9
 8000972:	0a5b      	lsrs	r3, r3, #9
 8000974:	00da      	lsls	r2, r3, #3
 8000976:	4694      	mov	ip, r2
 8000978:	024a      	lsls	r2, r1, #9
 800097a:	b5c0      	push	{r6, r7, lr}
 800097c:	0044      	lsls	r4, r0, #1
 800097e:	0a56      	lsrs	r6, r2, #9
 8000980:	1c05      	adds	r5, r0, #0
 8000982:	46b0      	mov	r8, r6
 8000984:	0e24      	lsrs	r4, r4, #24
 8000986:	004e      	lsls	r6, r1, #1
 8000988:	0992      	lsrs	r2, r2, #6
 800098a:	001f      	movs	r7, r3
 800098c:	0020      	movs	r0, r4
 800098e:	4692      	mov	sl, r2
 8000990:	0fed      	lsrs	r5, r5, #31
 8000992:	0e36      	lsrs	r6, r6, #24
 8000994:	0fc9      	lsrs	r1, r1, #31
 8000996:	2eff      	cmp	r6, #255	; 0xff
 8000998:	d100      	bne.n	800099c <__aeabi_fsub+0x34>
 800099a:	e07f      	b.n	8000a9c <__aeabi_fsub+0x134>
 800099c:	2201      	movs	r2, #1
 800099e:	4051      	eors	r1, r2
 80009a0:	428d      	cmp	r5, r1
 80009a2:	d051      	beq.n	8000a48 <__aeabi_fsub+0xe0>
 80009a4:	1ba2      	subs	r2, r4, r6
 80009a6:	4691      	mov	r9, r2
 80009a8:	2a00      	cmp	r2, #0
 80009aa:	dc00      	bgt.n	80009ae <__aeabi_fsub+0x46>
 80009ac:	e07e      	b.n	8000aac <__aeabi_fsub+0x144>
 80009ae:	2e00      	cmp	r6, #0
 80009b0:	d100      	bne.n	80009b4 <__aeabi_fsub+0x4c>
 80009b2:	e099      	b.n	8000ae8 <__aeabi_fsub+0x180>
 80009b4:	2cff      	cmp	r4, #255	; 0xff
 80009b6:	d100      	bne.n	80009ba <__aeabi_fsub+0x52>
 80009b8:	e08c      	b.n	8000ad4 <__aeabi_fsub+0x16c>
 80009ba:	2380      	movs	r3, #128	; 0x80
 80009bc:	4652      	mov	r2, sl
 80009be:	04db      	lsls	r3, r3, #19
 80009c0:	431a      	orrs	r2, r3
 80009c2:	4692      	mov	sl, r2
 80009c4:	464a      	mov	r2, r9
 80009c6:	2301      	movs	r3, #1
 80009c8:	2a1b      	cmp	r2, #27
 80009ca:	dc08      	bgt.n	80009de <__aeabi_fsub+0x76>
 80009cc:	4653      	mov	r3, sl
 80009ce:	2120      	movs	r1, #32
 80009d0:	40d3      	lsrs	r3, r2
 80009d2:	1a89      	subs	r1, r1, r2
 80009d4:	4652      	mov	r2, sl
 80009d6:	408a      	lsls	r2, r1
 80009d8:	1e51      	subs	r1, r2, #1
 80009da:	418a      	sbcs	r2, r1
 80009dc:	4313      	orrs	r3, r2
 80009de:	4662      	mov	r2, ip
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	015a      	lsls	r2, r3, #5
 80009e4:	d400      	bmi.n	80009e8 <__aeabi_fsub+0x80>
 80009e6:	e0f3      	b.n	8000bd0 <__aeabi_fsub+0x268>
 80009e8:	019b      	lsls	r3, r3, #6
 80009ea:	099e      	lsrs	r6, r3, #6
 80009ec:	0030      	movs	r0, r6
 80009ee:	f000 f9e9 	bl	8000dc4 <__clzsi2>
 80009f2:	3805      	subs	r0, #5
 80009f4:	4086      	lsls	r6, r0
 80009f6:	4284      	cmp	r4, r0
 80009f8:	dd00      	ble.n	80009fc <__aeabi_fsub+0x94>
 80009fa:	e0f7      	b.n	8000bec <__aeabi_fsub+0x284>
 80009fc:	0032      	movs	r2, r6
 80009fe:	1b04      	subs	r4, r0, r4
 8000a00:	2020      	movs	r0, #32
 8000a02:	3401      	adds	r4, #1
 8000a04:	40e2      	lsrs	r2, r4
 8000a06:	1b04      	subs	r4, r0, r4
 8000a08:	40a6      	lsls	r6, r4
 8000a0a:	0033      	movs	r3, r6
 8000a0c:	1e5e      	subs	r6, r3, #1
 8000a0e:	41b3      	sbcs	r3, r6
 8000a10:	2400      	movs	r4, #0
 8000a12:	4313      	orrs	r3, r2
 8000a14:	075a      	lsls	r2, r3, #29
 8000a16:	d004      	beq.n	8000a22 <__aeabi_fsub+0xba>
 8000a18:	220f      	movs	r2, #15
 8000a1a:	401a      	ands	r2, r3
 8000a1c:	2a04      	cmp	r2, #4
 8000a1e:	d000      	beq.n	8000a22 <__aeabi_fsub+0xba>
 8000a20:	3304      	adds	r3, #4
 8000a22:	015a      	lsls	r2, r3, #5
 8000a24:	d400      	bmi.n	8000a28 <__aeabi_fsub+0xc0>
 8000a26:	e0d6      	b.n	8000bd6 <__aeabi_fsub+0x26e>
 8000a28:	1c62      	adds	r2, r4, #1
 8000a2a:	2cfe      	cmp	r4, #254	; 0xfe
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_fsub+0xc8>
 8000a2e:	e0da      	b.n	8000be6 <__aeabi_fsub+0x27e>
 8000a30:	019b      	lsls	r3, r3, #6
 8000a32:	0a5f      	lsrs	r7, r3, #9
 8000a34:	b2d0      	uxtb	r0, r2
 8000a36:	05c0      	lsls	r0, r0, #23
 8000a38:	4338      	orrs	r0, r7
 8000a3a:	07ed      	lsls	r5, r5, #31
 8000a3c:	4328      	orrs	r0, r5
 8000a3e:	bce0      	pop	{r5, r6, r7}
 8000a40:	46ba      	mov	sl, r7
 8000a42:	46b1      	mov	r9, r6
 8000a44:	46a8      	mov	r8, r5
 8000a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a48:	1ba2      	subs	r2, r4, r6
 8000a4a:	4691      	mov	r9, r2
 8000a4c:	2a00      	cmp	r2, #0
 8000a4e:	dd63      	ble.n	8000b18 <__aeabi_fsub+0x1b0>
 8000a50:	2e00      	cmp	r6, #0
 8000a52:	d100      	bne.n	8000a56 <__aeabi_fsub+0xee>
 8000a54:	e099      	b.n	8000b8a <__aeabi_fsub+0x222>
 8000a56:	2cff      	cmp	r4, #255	; 0xff
 8000a58:	d03c      	beq.n	8000ad4 <__aeabi_fsub+0x16c>
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	4652      	mov	r2, sl
 8000a5e:	04db      	lsls	r3, r3, #19
 8000a60:	431a      	orrs	r2, r3
 8000a62:	4692      	mov	sl, r2
 8000a64:	464a      	mov	r2, r9
 8000a66:	2301      	movs	r3, #1
 8000a68:	2a1b      	cmp	r2, #27
 8000a6a:	dc08      	bgt.n	8000a7e <__aeabi_fsub+0x116>
 8000a6c:	4653      	mov	r3, sl
 8000a6e:	2120      	movs	r1, #32
 8000a70:	40d3      	lsrs	r3, r2
 8000a72:	1a89      	subs	r1, r1, r2
 8000a74:	4652      	mov	r2, sl
 8000a76:	408a      	lsls	r2, r1
 8000a78:	1e51      	subs	r1, r2, #1
 8000a7a:	418a      	sbcs	r2, r1
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	4463      	add	r3, ip
 8000a80:	015a      	lsls	r2, r3, #5
 8000a82:	d400      	bmi.n	8000a86 <__aeabi_fsub+0x11e>
 8000a84:	e0a4      	b.n	8000bd0 <__aeabi_fsub+0x268>
 8000a86:	3401      	adds	r4, #1
 8000a88:	2cff      	cmp	r4, #255	; 0xff
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_fsub+0x126>
 8000a8c:	e0ab      	b.n	8000be6 <__aeabi_fsub+0x27e>
 8000a8e:	2201      	movs	r2, #1
 8000a90:	4997      	ldr	r1, [pc, #604]	; (8000cf0 <__aeabi_fsub+0x388>)
 8000a92:	401a      	ands	r2, r3
 8000a94:	085b      	lsrs	r3, r3, #1
 8000a96:	400b      	ands	r3, r1
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	e7bb      	b.n	8000a14 <__aeabi_fsub+0xac>
 8000a9c:	2a00      	cmp	r2, #0
 8000a9e:	d032      	beq.n	8000b06 <__aeabi_fsub+0x19e>
 8000aa0:	428d      	cmp	r5, r1
 8000aa2:	d035      	beq.n	8000b10 <__aeabi_fsub+0x1a8>
 8000aa4:	22ff      	movs	r2, #255	; 0xff
 8000aa6:	4252      	negs	r2, r2
 8000aa8:	4691      	mov	r9, r2
 8000aaa:	44a1      	add	r9, r4
 8000aac:	464a      	mov	r2, r9
 8000aae:	2a00      	cmp	r2, #0
 8000ab0:	d051      	beq.n	8000b56 <__aeabi_fsub+0x1ee>
 8000ab2:	1b30      	subs	r0, r6, r4
 8000ab4:	2c00      	cmp	r4, #0
 8000ab6:	d000      	beq.n	8000aba <__aeabi_fsub+0x152>
 8000ab8:	e09c      	b.n	8000bf4 <__aeabi_fsub+0x28c>
 8000aba:	4663      	mov	r3, ip
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d100      	bne.n	8000ac2 <__aeabi_fsub+0x15a>
 8000ac0:	e0df      	b.n	8000c82 <__aeabi_fsub+0x31a>
 8000ac2:	3801      	subs	r0, #1
 8000ac4:	2800      	cmp	r0, #0
 8000ac6:	d100      	bne.n	8000aca <__aeabi_fsub+0x162>
 8000ac8:	e0f7      	b.n	8000cba <__aeabi_fsub+0x352>
 8000aca:	2eff      	cmp	r6, #255	; 0xff
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_fsub+0x168>
 8000ace:	e099      	b.n	8000c04 <__aeabi_fsub+0x29c>
 8000ad0:	000d      	movs	r5, r1
 8000ad2:	4643      	mov	r3, r8
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d100      	bne.n	8000ada <__aeabi_fsub+0x172>
 8000ad8:	e085      	b.n	8000be6 <__aeabi_fsub+0x27e>
 8000ada:	2780      	movs	r7, #128	; 0x80
 8000adc:	03ff      	lsls	r7, r7, #15
 8000ade:	431f      	orrs	r7, r3
 8000ae0:	027f      	lsls	r7, r7, #9
 8000ae2:	20ff      	movs	r0, #255	; 0xff
 8000ae4:	0a7f      	lsrs	r7, r7, #9
 8000ae6:	e7a6      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000ae8:	4652      	mov	r2, sl
 8000aea:	2a00      	cmp	r2, #0
 8000aec:	d074      	beq.n	8000bd8 <__aeabi_fsub+0x270>
 8000aee:	2201      	movs	r2, #1
 8000af0:	4252      	negs	r2, r2
 8000af2:	4690      	mov	r8, r2
 8000af4:	44c1      	add	r9, r8
 8000af6:	464a      	mov	r2, r9
 8000af8:	2a00      	cmp	r2, #0
 8000afa:	d100      	bne.n	8000afe <__aeabi_fsub+0x196>
 8000afc:	e0c8      	b.n	8000c90 <__aeabi_fsub+0x328>
 8000afe:	2cff      	cmp	r4, #255	; 0xff
 8000b00:	d000      	beq.n	8000b04 <__aeabi_fsub+0x19c>
 8000b02:	e75f      	b.n	80009c4 <__aeabi_fsub+0x5c>
 8000b04:	e7e6      	b.n	8000ad4 <__aeabi_fsub+0x16c>
 8000b06:	2201      	movs	r2, #1
 8000b08:	4051      	eors	r1, r2
 8000b0a:	42a9      	cmp	r1, r5
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_fsub+0x1a8>
 8000b0e:	e749      	b.n	80009a4 <__aeabi_fsub+0x3c>
 8000b10:	22ff      	movs	r2, #255	; 0xff
 8000b12:	4252      	negs	r2, r2
 8000b14:	4691      	mov	r9, r2
 8000b16:	44a1      	add	r9, r4
 8000b18:	464a      	mov	r2, r9
 8000b1a:	2a00      	cmp	r2, #0
 8000b1c:	d043      	beq.n	8000ba6 <__aeabi_fsub+0x23e>
 8000b1e:	1b31      	subs	r1, r6, r4
 8000b20:	2c00      	cmp	r4, #0
 8000b22:	d100      	bne.n	8000b26 <__aeabi_fsub+0x1be>
 8000b24:	e08c      	b.n	8000c40 <__aeabi_fsub+0x2d8>
 8000b26:	2eff      	cmp	r6, #255	; 0xff
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fsub+0x1c4>
 8000b2a:	e092      	b.n	8000c52 <__aeabi_fsub+0x2ea>
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	4662      	mov	r2, ip
 8000b30:	04db      	lsls	r3, r3, #19
 8000b32:	431a      	orrs	r2, r3
 8000b34:	4694      	mov	ip, r2
 8000b36:	2301      	movs	r3, #1
 8000b38:	291b      	cmp	r1, #27
 8000b3a:	dc09      	bgt.n	8000b50 <__aeabi_fsub+0x1e8>
 8000b3c:	2020      	movs	r0, #32
 8000b3e:	4663      	mov	r3, ip
 8000b40:	4662      	mov	r2, ip
 8000b42:	40cb      	lsrs	r3, r1
 8000b44:	1a41      	subs	r1, r0, r1
 8000b46:	408a      	lsls	r2, r1
 8000b48:	0011      	movs	r1, r2
 8000b4a:	1e48      	subs	r0, r1, #1
 8000b4c:	4181      	sbcs	r1, r0
 8000b4e:	430b      	orrs	r3, r1
 8000b50:	0034      	movs	r4, r6
 8000b52:	4453      	add	r3, sl
 8000b54:	e794      	b.n	8000a80 <__aeabi_fsub+0x118>
 8000b56:	22fe      	movs	r2, #254	; 0xfe
 8000b58:	1c66      	adds	r6, r4, #1
 8000b5a:	4232      	tst	r2, r6
 8000b5c:	d164      	bne.n	8000c28 <__aeabi_fsub+0x2c0>
 8000b5e:	2c00      	cmp	r4, #0
 8000b60:	d000      	beq.n	8000b64 <__aeabi_fsub+0x1fc>
 8000b62:	e082      	b.n	8000c6a <__aeabi_fsub+0x302>
 8000b64:	4663      	mov	r3, ip
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fsub+0x204>
 8000b6a:	e0ab      	b.n	8000cc4 <__aeabi_fsub+0x35c>
 8000b6c:	4653      	mov	r3, sl
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d100      	bne.n	8000b74 <__aeabi_fsub+0x20c>
 8000b72:	e760      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000b74:	4663      	mov	r3, ip
 8000b76:	4652      	mov	r2, sl
 8000b78:	1a9b      	subs	r3, r3, r2
 8000b7a:	015a      	lsls	r2, r3, #5
 8000b7c:	d400      	bmi.n	8000b80 <__aeabi_fsub+0x218>
 8000b7e:	e0aa      	b.n	8000cd6 <__aeabi_fsub+0x36e>
 8000b80:	4663      	mov	r3, ip
 8000b82:	4652      	mov	r2, sl
 8000b84:	000d      	movs	r5, r1
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	e744      	b.n	8000a14 <__aeabi_fsub+0xac>
 8000b8a:	4652      	mov	r2, sl
 8000b8c:	2a00      	cmp	r2, #0
 8000b8e:	d023      	beq.n	8000bd8 <__aeabi_fsub+0x270>
 8000b90:	2201      	movs	r2, #1
 8000b92:	4252      	negs	r2, r2
 8000b94:	4690      	mov	r8, r2
 8000b96:	44c1      	add	r9, r8
 8000b98:	464a      	mov	r2, r9
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d075      	beq.n	8000c8a <__aeabi_fsub+0x322>
 8000b9e:	2cff      	cmp	r4, #255	; 0xff
 8000ba0:	d000      	beq.n	8000ba4 <__aeabi_fsub+0x23c>
 8000ba2:	e75f      	b.n	8000a64 <__aeabi_fsub+0xfc>
 8000ba4:	e796      	b.n	8000ad4 <__aeabi_fsub+0x16c>
 8000ba6:	26fe      	movs	r6, #254	; 0xfe
 8000ba8:	3401      	adds	r4, #1
 8000baa:	4226      	tst	r6, r4
 8000bac:	d153      	bne.n	8000c56 <__aeabi_fsub+0x2ee>
 8000bae:	2800      	cmp	r0, #0
 8000bb0:	d172      	bne.n	8000c98 <__aeabi_fsub+0x330>
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fsub+0x252>
 8000bb8:	e093      	b.n	8000ce2 <__aeabi_fsub+0x37a>
 8000bba:	4653      	mov	r3, sl
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_fsub+0x25a>
 8000bc0:	e739      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000bc2:	4463      	add	r3, ip
 8000bc4:	2400      	movs	r4, #0
 8000bc6:	015a      	lsls	r2, r3, #5
 8000bc8:	d502      	bpl.n	8000bd0 <__aeabi_fsub+0x268>
 8000bca:	4a4a      	ldr	r2, [pc, #296]	; (8000cf4 <__aeabi_fsub+0x38c>)
 8000bcc:	3401      	adds	r4, #1
 8000bce:	4013      	ands	r3, r2
 8000bd0:	075a      	lsls	r2, r3, #29
 8000bd2:	d000      	beq.n	8000bd6 <__aeabi_fsub+0x26e>
 8000bd4:	e720      	b.n	8000a18 <__aeabi_fsub+0xb0>
 8000bd6:	08db      	lsrs	r3, r3, #3
 8000bd8:	2cff      	cmp	r4, #255	; 0xff
 8000bda:	d100      	bne.n	8000bde <__aeabi_fsub+0x276>
 8000bdc:	e77a      	b.n	8000ad4 <__aeabi_fsub+0x16c>
 8000bde:	025b      	lsls	r3, r3, #9
 8000be0:	0a5f      	lsrs	r7, r3, #9
 8000be2:	b2e0      	uxtb	r0, r4
 8000be4:	e727      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000be6:	20ff      	movs	r0, #255	; 0xff
 8000be8:	2700      	movs	r7, #0
 8000bea:	e724      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000bec:	4b41      	ldr	r3, [pc, #260]	; (8000cf4 <__aeabi_fsub+0x38c>)
 8000bee:	1a24      	subs	r4, r4, r0
 8000bf0:	4033      	ands	r3, r6
 8000bf2:	e70f      	b.n	8000a14 <__aeabi_fsub+0xac>
 8000bf4:	2eff      	cmp	r6, #255	; 0xff
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_fsub+0x292>
 8000bf8:	e76a      	b.n	8000ad0 <__aeabi_fsub+0x168>
 8000bfa:	2380      	movs	r3, #128	; 0x80
 8000bfc:	4662      	mov	r2, ip
 8000bfe:	04db      	lsls	r3, r3, #19
 8000c00:	431a      	orrs	r2, r3
 8000c02:	4694      	mov	ip, r2
 8000c04:	2301      	movs	r3, #1
 8000c06:	281b      	cmp	r0, #27
 8000c08:	dc09      	bgt.n	8000c1e <__aeabi_fsub+0x2b6>
 8000c0a:	2420      	movs	r4, #32
 8000c0c:	4663      	mov	r3, ip
 8000c0e:	4662      	mov	r2, ip
 8000c10:	40c3      	lsrs	r3, r0
 8000c12:	1a20      	subs	r0, r4, r0
 8000c14:	4082      	lsls	r2, r0
 8000c16:	0010      	movs	r0, r2
 8000c18:	1e44      	subs	r4, r0, #1
 8000c1a:	41a0      	sbcs	r0, r4
 8000c1c:	4303      	orrs	r3, r0
 8000c1e:	4652      	mov	r2, sl
 8000c20:	000d      	movs	r5, r1
 8000c22:	0034      	movs	r4, r6
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	e6dc      	b.n	80009e2 <__aeabi_fsub+0x7a>
 8000c28:	4663      	mov	r3, ip
 8000c2a:	4652      	mov	r2, sl
 8000c2c:	1a9e      	subs	r6, r3, r2
 8000c2e:	0173      	lsls	r3, r6, #5
 8000c30:	d417      	bmi.n	8000c62 <__aeabi_fsub+0x2fa>
 8000c32:	2e00      	cmp	r6, #0
 8000c34:	d000      	beq.n	8000c38 <__aeabi_fsub+0x2d0>
 8000c36:	e6d9      	b.n	80009ec <__aeabi_fsub+0x84>
 8000c38:	2500      	movs	r5, #0
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	2700      	movs	r7, #0
 8000c3e:	e6fa      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000c40:	4663      	mov	r3, ip
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d044      	beq.n	8000cd0 <__aeabi_fsub+0x368>
 8000c46:	3901      	subs	r1, #1
 8000c48:	2900      	cmp	r1, #0
 8000c4a:	d04c      	beq.n	8000ce6 <__aeabi_fsub+0x37e>
 8000c4c:	2eff      	cmp	r6, #255	; 0xff
 8000c4e:	d000      	beq.n	8000c52 <__aeabi_fsub+0x2ea>
 8000c50:	e771      	b.n	8000b36 <__aeabi_fsub+0x1ce>
 8000c52:	4643      	mov	r3, r8
 8000c54:	e73e      	b.n	8000ad4 <__aeabi_fsub+0x16c>
 8000c56:	2cff      	cmp	r4, #255	; 0xff
 8000c58:	d0c5      	beq.n	8000be6 <__aeabi_fsub+0x27e>
 8000c5a:	4652      	mov	r2, sl
 8000c5c:	4462      	add	r2, ip
 8000c5e:	0853      	lsrs	r3, r2, #1
 8000c60:	e7b6      	b.n	8000bd0 <__aeabi_fsub+0x268>
 8000c62:	4663      	mov	r3, ip
 8000c64:	000d      	movs	r5, r1
 8000c66:	1ad6      	subs	r6, r2, r3
 8000c68:	e6c0      	b.n	80009ec <__aeabi_fsub+0x84>
 8000c6a:	4662      	mov	r2, ip
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	d116      	bne.n	8000c9e <__aeabi_fsub+0x336>
 8000c70:	4653      	mov	r3, sl
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d000      	beq.n	8000c78 <__aeabi_fsub+0x310>
 8000c76:	e72b      	b.n	8000ad0 <__aeabi_fsub+0x168>
 8000c78:	2780      	movs	r7, #128	; 0x80
 8000c7a:	2500      	movs	r5, #0
 8000c7c:	20ff      	movs	r0, #255	; 0xff
 8000c7e:	03ff      	lsls	r7, r7, #15
 8000c80:	e6d9      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000c82:	000d      	movs	r5, r1
 8000c84:	4643      	mov	r3, r8
 8000c86:	0034      	movs	r4, r6
 8000c88:	e7a6      	b.n	8000bd8 <__aeabi_fsub+0x270>
 8000c8a:	4653      	mov	r3, sl
 8000c8c:	4463      	add	r3, ip
 8000c8e:	e6f7      	b.n	8000a80 <__aeabi_fsub+0x118>
 8000c90:	4663      	mov	r3, ip
 8000c92:	4652      	mov	r2, sl
 8000c94:	1a9b      	subs	r3, r3, r2
 8000c96:	e6a4      	b.n	80009e2 <__aeabi_fsub+0x7a>
 8000c98:	4662      	mov	r2, ip
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d0d9      	beq.n	8000c52 <__aeabi_fsub+0x2ea>
 8000c9e:	4652      	mov	r2, sl
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_fsub+0x33e>
 8000ca4:	e716      	b.n	8000ad4 <__aeabi_fsub+0x16c>
 8000ca6:	2280      	movs	r2, #128	; 0x80
 8000ca8:	03d2      	lsls	r2, r2, #15
 8000caa:	4213      	tst	r3, r2
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_fsub+0x348>
 8000cae:	e711      	b.n	8000ad4 <__aeabi_fsub+0x16c>
 8000cb0:	4640      	mov	r0, r8
 8000cb2:	4210      	tst	r0, r2
 8000cb4:	d000      	beq.n	8000cb8 <__aeabi_fsub+0x350>
 8000cb6:	e70d      	b.n	8000ad4 <__aeabi_fsub+0x16c>
 8000cb8:	e70a      	b.n	8000ad0 <__aeabi_fsub+0x168>
 8000cba:	4652      	mov	r2, sl
 8000cbc:	000d      	movs	r5, r1
 8000cbe:	0034      	movs	r4, r6
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	e68e      	b.n	80009e2 <__aeabi_fsub+0x7a>
 8000cc4:	4653      	mov	r3, sl
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d008      	beq.n	8000cdc <__aeabi_fsub+0x374>
 8000cca:	000d      	movs	r5, r1
 8000ccc:	4647      	mov	r7, r8
 8000cce:	e6b2      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000cd0:	4643      	mov	r3, r8
 8000cd2:	0034      	movs	r4, r6
 8000cd4:	e780      	b.n	8000bd8 <__aeabi_fsub+0x270>
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d000      	beq.n	8000cdc <__aeabi_fsub+0x374>
 8000cda:	e779      	b.n	8000bd0 <__aeabi_fsub+0x268>
 8000cdc:	2500      	movs	r5, #0
 8000cde:	2700      	movs	r7, #0
 8000ce0:	e6a9      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000ce2:	4647      	mov	r7, r8
 8000ce4:	e6a7      	b.n	8000a36 <__aeabi_fsub+0xce>
 8000ce6:	4653      	mov	r3, sl
 8000ce8:	0034      	movs	r4, r6
 8000cea:	4463      	add	r3, ip
 8000cec:	e6c8      	b.n	8000a80 <__aeabi_fsub+0x118>
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	7dffffff 	.word	0x7dffffff
 8000cf4:	fbffffff 	.word	0xfbffffff

08000cf8 <__aeabi_f2iz>:
 8000cf8:	0241      	lsls	r1, r0, #9
 8000cfa:	0042      	lsls	r2, r0, #1
 8000cfc:	0fc3      	lsrs	r3, r0, #31
 8000cfe:	0a49      	lsrs	r1, r1, #9
 8000d00:	2000      	movs	r0, #0
 8000d02:	0e12      	lsrs	r2, r2, #24
 8000d04:	2a7e      	cmp	r2, #126	; 0x7e
 8000d06:	d903      	bls.n	8000d10 <__aeabi_f2iz+0x18>
 8000d08:	2a9d      	cmp	r2, #157	; 0x9d
 8000d0a:	d902      	bls.n	8000d12 <__aeabi_f2iz+0x1a>
 8000d0c:	4a09      	ldr	r2, [pc, #36]	; (8000d34 <__aeabi_f2iz+0x3c>)
 8000d0e:	1898      	adds	r0, r3, r2
 8000d10:	4770      	bx	lr
 8000d12:	2080      	movs	r0, #128	; 0x80
 8000d14:	0400      	lsls	r0, r0, #16
 8000d16:	4301      	orrs	r1, r0
 8000d18:	2a95      	cmp	r2, #149	; 0x95
 8000d1a:	dc07      	bgt.n	8000d2c <__aeabi_f2iz+0x34>
 8000d1c:	2096      	movs	r0, #150	; 0x96
 8000d1e:	1a82      	subs	r2, r0, r2
 8000d20:	40d1      	lsrs	r1, r2
 8000d22:	4248      	negs	r0, r1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d1f3      	bne.n	8000d10 <__aeabi_f2iz+0x18>
 8000d28:	0008      	movs	r0, r1
 8000d2a:	e7f1      	b.n	8000d10 <__aeabi_f2iz+0x18>
 8000d2c:	3a96      	subs	r2, #150	; 0x96
 8000d2e:	4091      	lsls	r1, r2
 8000d30:	e7f7      	b.n	8000d22 <__aeabi_f2iz+0x2a>
 8000d32:	46c0      	nop			; (mov r8, r8)
 8000d34:	7fffffff 	.word	0x7fffffff

08000d38 <__aeabi_i2f>:
 8000d38:	b570      	push	{r4, r5, r6, lr}
 8000d3a:	2800      	cmp	r0, #0
 8000d3c:	d013      	beq.n	8000d66 <__aeabi_i2f+0x2e>
 8000d3e:	17c3      	asrs	r3, r0, #31
 8000d40:	18c5      	adds	r5, r0, r3
 8000d42:	405d      	eors	r5, r3
 8000d44:	0fc4      	lsrs	r4, r0, #31
 8000d46:	0028      	movs	r0, r5
 8000d48:	f000 f83c 	bl	8000dc4 <__clzsi2>
 8000d4c:	239e      	movs	r3, #158	; 0x9e
 8000d4e:	0001      	movs	r1, r0
 8000d50:	1a1b      	subs	r3, r3, r0
 8000d52:	2b96      	cmp	r3, #150	; 0x96
 8000d54:	dc0f      	bgt.n	8000d76 <__aeabi_i2f+0x3e>
 8000d56:	2808      	cmp	r0, #8
 8000d58:	dd01      	ble.n	8000d5e <__aeabi_i2f+0x26>
 8000d5a:	3908      	subs	r1, #8
 8000d5c:	408d      	lsls	r5, r1
 8000d5e:	026d      	lsls	r5, r5, #9
 8000d60:	0a6d      	lsrs	r5, r5, #9
 8000d62:	b2d8      	uxtb	r0, r3
 8000d64:	e002      	b.n	8000d6c <__aeabi_i2f+0x34>
 8000d66:	2400      	movs	r4, #0
 8000d68:	2000      	movs	r0, #0
 8000d6a:	2500      	movs	r5, #0
 8000d6c:	05c0      	lsls	r0, r0, #23
 8000d6e:	4328      	orrs	r0, r5
 8000d70:	07e4      	lsls	r4, r4, #31
 8000d72:	4320      	orrs	r0, r4
 8000d74:	bd70      	pop	{r4, r5, r6, pc}
 8000d76:	2b99      	cmp	r3, #153	; 0x99
 8000d78:	dd0b      	ble.n	8000d92 <__aeabi_i2f+0x5a>
 8000d7a:	2205      	movs	r2, #5
 8000d7c:	002e      	movs	r6, r5
 8000d7e:	1a12      	subs	r2, r2, r0
 8000d80:	40d6      	lsrs	r6, r2
 8000d82:	0002      	movs	r2, r0
 8000d84:	321b      	adds	r2, #27
 8000d86:	4095      	lsls	r5, r2
 8000d88:	0028      	movs	r0, r5
 8000d8a:	1e45      	subs	r5, r0, #1
 8000d8c:	41a8      	sbcs	r0, r5
 8000d8e:	0035      	movs	r5, r6
 8000d90:	4305      	orrs	r5, r0
 8000d92:	2905      	cmp	r1, #5
 8000d94:	dd01      	ble.n	8000d9a <__aeabi_i2f+0x62>
 8000d96:	1f4a      	subs	r2, r1, #5
 8000d98:	4095      	lsls	r5, r2
 8000d9a:	002a      	movs	r2, r5
 8000d9c:	4e08      	ldr	r6, [pc, #32]	; (8000dc0 <__aeabi_i2f+0x88>)
 8000d9e:	4032      	ands	r2, r6
 8000da0:	0768      	lsls	r0, r5, #29
 8000da2:	d009      	beq.n	8000db8 <__aeabi_i2f+0x80>
 8000da4:	200f      	movs	r0, #15
 8000da6:	4028      	ands	r0, r5
 8000da8:	2804      	cmp	r0, #4
 8000daa:	d005      	beq.n	8000db8 <__aeabi_i2f+0x80>
 8000dac:	3204      	adds	r2, #4
 8000dae:	0150      	lsls	r0, r2, #5
 8000db0:	d502      	bpl.n	8000db8 <__aeabi_i2f+0x80>
 8000db2:	239f      	movs	r3, #159	; 0x9f
 8000db4:	4032      	ands	r2, r6
 8000db6:	1a5b      	subs	r3, r3, r1
 8000db8:	0192      	lsls	r2, r2, #6
 8000dba:	0a55      	lsrs	r5, r2, #9
 8000dbc:	b2d8      	uxtb	r0, r3
 8000dbe:	e7d5      	b.n	8000d6c <__aeabi_i2f+0x34>
 8000dc0:	fbffffff 	.word	0xfbffffff

08000dc4 <__clzsi2>:
 8000dc4:	211c      	movs	r1, #28
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	041b      	lsls	r3, r3, #16
 8000dca:	4298      	cmp	r0, r3
 8000dcc:	d301      	bcc.n	8000dd2 <__clzsi2+0xe>
 8000dce:	0c00      	lsrs	r0, r0, #16
 8000dd0:	3910      	subs	r1, #16
 8000dd2:	0a1b      	lsrs	r3, r3, #8
 8000dd4:	4298      	cmp	r0, r3
 8000dd6:	d301      	bcc.n	8000ddc <__clzsi2+0x18>
 8000dd8:	0a00      	lsrs	r0, r0, #8
 8000dda:	3908      	subs	r1, #8
 8000ddc:	091b      	lsrs	r3, r3, #4
 8000dde:	4298      	cmp	r0, r3
 8000de0:	d301      	bcc.n	8000de6 <__clzsi2+0x22>
 8000de2:	0900      	lsrs	r0, r0, #4
 8000de4:	3904      	subs	r1, #4
 8000de6:	a202      	add	r2, pc, #8	; (adr r2, 8000df0 <__clzsi2+0x2c>)
 8000de8:	5c10      	ldrb	r0, [r2, r0]
 8000dea:	1840      	adds	r0, r0, r1
 8000dec:	4770      	bx	lr
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	02020304 	.word	0x02020304
 8000df4:	01010101 	.word	0x01010101
	...

08000e00 <__clzdi2>:
 8000e00:	b510      	push	{r4, lr}
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d103      	bne.n	8000e0e <__clzdi2+0xe>
 8000e06:	f7ff ffdd 	bl	8000dc4 <__clzsi2>
 8000e0a:	3020      	adds	r0, #32
 8000e0c:	e002      	b.n	8000e14 <__clzdi2+0x14>
 8000e0e:	1c08      	adds	r0, r1, #0
 8000e10:	f7ff ffd8 	bl	8000dc4 <__clzsi2>
 8000e14:	bd10      	pop	{r4, pc}
 8000e16:	46c0      	nop			; (mov r8, r8)

08000e18 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e1e:	003b      	movs	r3, r7
 8000e20:	0018      	movs	r0, r3
 8000e22:	2308      	movs	r3, #8
 8000e24:	001a      	movs	r2, r3
 8000e26:	2100      	movs	r1, #0
 8000e28:	f006 faf0 	bl	800740c <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000e2c:	4b29      	ldr	r3, [pc, #164]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e2e:	4a2a      	ldr	r2, [pc, #168]	; (8000ed8 <MX_ADC_Init+0xc0>)
 8000e30:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000e32:	4b28      	ldr	r3, [pc, #160]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e38:	4b26      	ldr	r3, [pc, #152]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000e3e:	4b25      	ldr	r3, [pc, #148]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_3CYCLES_5;
 8000e44:	4b23      	ldr	r3, [pc, #140]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000e4a:	4b22      	ldr	r3, [pc, #136]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e50:	4b20      	ldr	r3, [pc, #128]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000e56:	4b1f      	ldr	r3, [pc, #124]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e58:	2220      	movs	r2, #32
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000e5e:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e60:	2221      	movs	r2, #33	; 0x21
 8000e62:	2100      	movs	r1, #0
 8000e64:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e66:	4b1b      	ldr	r3, [pc, #108]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e6c:	4b19      	ldr	r3, [pc, #100]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e6e:	22c2      	movs	r2, #194	; 0xc2
 8000e70:	32ff      	adds	r2, #255	; 0xff
 8000e72:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000e74:	4b17      	ldr	r3, [pc, #92]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e76:	222c      	movs	r2, #44	; 0x2c
 8000e78:	2100      	movs	r1, #0
 8000e7a:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e7e:	2204      	movs	r2, #4
 8000e80:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e82:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000e88:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000e8e:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000e94:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f002 fb2d 	bl	80034fc <HAL_ADC_Init>
 8000ea2:	1e03      	subs	r3, r0, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_ADC_Init+0x92>
  {
    Error_Handler();
 8000ea6:	f001 ffdb 	bl	8002e60 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000eaa:	003b      	movs	r3, r7
 8000eac:	4a0b      	ldr	r2, [pc, #44]	; (8000edc <MX_ADC_Init+0xc4>)
 8000eae:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000eb0:	003b      	movs	r3, r7
 8000eb2:	2280      	movs	r2, #128	; 0x80
 8000eb4:	0152      	lsls	r2, r2, #5
 8000eb6:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000eb8:	003a      	movs	r2, r7
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <MX_ADC_Init+0xbc>)
 8000ebc:	0011      	movs	r1, r2
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f002 fd2a 	bl	8003918 <HAL_ADC_ConfigChannel>
 8000ec4:	1e03      	subs	r3, r0, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_ADC_Init+0xb4>
  {
    Error_Handler();
 8000ec8:	f001 ffca 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000ecc:	46c0      	nop			; (mov r8, r8)
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b002      	add	sp, #8
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	2000020c 	.word	0x2000020c
 8000ed8:	40012400 	.word	0x40012400
 8000edc:	1c000080 	.word	0x1c000080

08000ee0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b089      	sub	sp, #36	; 0x24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	240c      	movs	r4, #12
 8000eea:	193b      	adds	r3, r7, r4
 8000eec:	0018      	movs	r0, r3
 8000eee:	2314      	movs	r3, #20
 8000ef0:	001a      	movs	r2, r3
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	f006 fa8a 	bl	800740c <memset>
  if(adcHandle->Instance==ADC1)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a2a      	ldr	r2, [pc, #168]	; (8000fa8 <HAL_ADC_MspInit+0xc8>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d14d      	bne.n	8000f9e <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f02:	4b2a      	ldr	r3, [pc, #168]	; (8000fac <HAL_ADC_MspInit+0xcc>)
 8000f04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f06:	4b29      	ldr	r3, [pc, #164]	; (8000fac <HAL_ADC_MspInit+0xcc>)
 8000f08:	2180      	movs	r1, #128	; 0x80
 8000f0a:	0089      	lsls	r1, r1, #2
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f10:	4b26      	ldr	r3, [pc, #152]	; (8000fac <HAL_ADC_MspInit+0xcc>)
 8000f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f14:	4b25      	ldr	r3, [pc, #148]	; (8000fac <HAL_ADC_MspInit+0xcc>)
 8000f16:	2101      	movs	r1, #1
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f1c:	4b23      	ldr	r3, [pc, #140]	; (8000fac <HAL_ADC_MspInit+0xcc>)
 8000f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f20:	2201      	movs	r2, #1
 8000f22:	4013      	ands	r3, r2
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f28:	193b      	adds	r3, r7, r4
 8000f2a:	2280      	movs	r2, #128	; 0x80
 8000f2c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f2e:	193b      	adds	r3, r7, r4
 8000f30:	2203      	movs	r2, #3
 8000f32:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	193b      	adds	r3, r7, r4
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3a:	193a      	adds	r2, r7, r4
 8000f3c:	23a0      	movs	r3, #160	; 0xa0
 8000f3e:	05db      	lsls	r3, r3, #23
 8000f40:	0011      	movs	r1, r2
 8000f42:	0018      	movs	r0, r3
 8000f44:	f003 f912 	bl	800416c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000f48:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f4a:	4a1a      	ldr	r2, [pc, #104]	; (8000fb4 <HAL_ADC_MspInit+0xd4>)
 8000f4c:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8000f4e:	4b18      	ldr	r3, [pc, #96]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f54:	4b16      	ldr	r3, [pc, #88]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f5a:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_DISABLE;
 8000f60:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f66:	4b12      	ldr	r3, [pc, #72]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f68:	2280      	movs	r2, #128	; 0x80
 8000f6a:	0052      	lsls	r2, r2, #1
 8000f6c:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f6e:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	00d2      	lsls	r2, r2, #3
 8000f74:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f78:	2220      	movs	r2, #32
 8000f7a:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f84:	0018      	movs	r0, r3
 8000f86:	f002 ff37 	bl	8003df8 <HAL_DMA_Init>
 8000f8a:	1e03      	subs	r3, r0, #0
 8000f8c:	d001      	beq.n	8000f92 <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 8000f8e:	f001 ff67 	bl	8002e60 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a06      	ldr	r2, [pc, #24]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f96:	64da      	str	r2, [r3, #76]	; 0x4c
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <HAL_ADC_MspInit+0xd0>)
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	b009      	add	sp, #36	; 0x24
 8000fa4:	bd90      	pop	{r4, r7, pc}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	40012400 	.word	0x40012400
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	200001c4 	.word	0x200001c4
 8000fb4:	40020008 	.word	0x40020008

08000fb8 <BLE_Init>:
	HAL_UART_Receive_IT(&huart1, rxBuffer, 1);
}


void BLE_Init()
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af02      	add	r7, sp, #8
	setup_gpio(GPIOA, 6, output, 0, 0);
 8000fbe:	23a0      	movs	r3, #160	; 0xa0
 8000fc0:	05d8      	lsls	r0, r3, #23
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2106      	movs	r1, #6
 8000fcc:	f001 faf0 	bl	80025b0 <setup_gpio>
	setup_gpio(GPIOA, 8, output, 0, 0);
 8000fd0:	23a0      	movs	r3, #160	; 0xa0
 8000fd2:	05d8      	lsls	r0, r3, #23
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	2300      	movs	r3, #0
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2108      	movs	r1, #8
 8000fde:	f001 fae7 	bl	80025b0 <setup_gpio>
	toggle_off(GPIOA, 6);
 8000fe2:	23a0      	movs	r3, #160	; 0xa0
 8000fe4:	05db      	lsls	r3, r3, #23
 8000fe6:	2106      	movs	r1, #6
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f001 fcd5 	bl	8002998 <toggle_off>
	HAL_Delay(2000);
 8000fee:	23fa      	movs	r3, #250	; 0xfa
 8000ff0:	00db      	lsls	r3, r3, #3
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f002 fa5e 	bl	80034b4 <HAL_Delay>
	toggle_off(GPIOA, 8);
 8000ff8:	23a0      	movs	r3, #160	; 0xa0
 8000ffa:	05db      	lsls	r3, r3, #23
 8000ffc:	2108      	movs	r1, #8
 8000ffe:	0018      	movs	r0, r3
 8001000:	f001 fcca 	bl	8002998 <toggle_off>
	HAL_Delay(2000);
 8001004:	23fa      	movs	r3, #250	; 0xfa
 8001006:	00db      	lsls	r3, r3, #3
 8001008:	0018      	movs	r0, r3
 800100a:	f002 fa53 	bl	80034b4 <HAL_Delay>
	toggle_on(GPIOA, 6);
 800100e:	23a0      	movs	r3, #160	; 0xa0
 8001010:	05db      	lsls	r3, r3, #23
 8001012:	2106      	movs	r1, #6
 8001014:	0018      	movs	r0, r3
 8001016:	f001 fcad 	bl	8002974 <toggle_on>
	HAL_Delay(1000);
 800101a:	23fa      	movs	r3, #250	; 0xfa
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	0018      	movs	r0, r3
 8001020:	f002 fa48 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)reboot, 5, 10);
 8001024:	493c      	ldr	r1, [pc, #240]	; (8001118 <BLE_Init+0x160>)
 8001026:	483d      	ldr	r0, [pc, #244]	; (800111c <BLE_Init+0x164>)
 8001028:	230a      	movs	r3, #10
 800102a:	2205      	movs	r2, #5
 800102c:	f005 fc9e 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1500);
 8001030:	4b3b      	ldr	r3, [pc, #236]	; (8001120 <BLE_Init+0x168>)
 8001032:	0018      	movs	r0, r3
 8001034:	f002 fa3e 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)reset, 6, 10);
 8001038:	493a      	ldr	r1, [pc, #232]	; (8001124 <BLE_Init+0x16c>)
 800103a:	4838      	ldr	r0, [pc, #224]	; (800111c <BLE_Init+0x164>)
 800103c:	230a      	movs	r3, #10
 800103e:	2206      	movs	r2, #6
 8001040:	f005 fc94 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1000);
 8001044:	23fa      	movs	r3, #250	; 0xfa
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	0018      	movs	r0, r3
 800104a:	f002 fa33 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)reset2, 4, 10);
 800104e:	4936      	ldr	r1, [pc, #216]	; (8001128 <BLE_Init+0x170>)
 8001050:	4832      	ldr	r0, [pc, #200]	; (800111c <BLE_Init+0x164>)
 8001052:	230a      	movs	r3, #10
 8001054:	2204      	movs	r2, #4
 8001056:	f005 fc89 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1000);
 800105a:	23fa      	movs	r3, #250	; 0xfa
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	0018      	movs	r0, r3
 8001060:	f002 fa28 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)reboot, 5, 10);
 8001064:	492c      	ldr	r1, [pc, #176]	; (8001118 <BLE_Init+0x160>)
 8001066:	482d      	ldr	r0, [pc, #180]	; (800111c <BLE_Init+0x164>)
 8001068:	230a      	movs	r3, #10
 800106a:	2205      	movs	r2, #5
 800106c:	f005 fc7e 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1500);
 8001070:	4b2b      	ldr	r3, [pc, #172]	; (8001120 <BLE_Init+0x168>)
 8001072:	0018      	movs	r0, r3
 8001074:	f002 fa1e 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)config2, 13, 10);
 8001078:	492c      	ldr	r1, [pc, #176]	; (800112c <BLE_Init+0x174>)
 800107a:	4828      	ldr	r0, [pc, #160]	; (800111c <BLE_Init+0x164>)
 800107c:	230a      	movs	r3, #10
 800107e:	220d      	movs	r2, #13
 8001080:	f005 fc74 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1000);
 8001084:	23fa      	movs	r3, #250	; 0xfa
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	0018      	movs	r0, r3
 800108a:	f002 fa13 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)config1, 13, 10);
 800108e:	4928      	ldr	r1, [pc, #160]	; (8001130 <BLE_Init+0x178>)
 8001090:	4822      	ldr	r0, [pc, #136]	; (800111c <BLE_Init+0x164>)
 8001092:	230a      	movs	r3, #10
 8001094:	220d      	movs	r2, #13
 8001096:	f005 fc69 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1000);
 800109a:	23fa      	movs	r3, #250	; 0xfa
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	0018      	movs	r0, r3
 80010a0:	f002 fa08 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)name, 10, 10);
 80010a4:	4923      	ldr	r1, [pc, #140]	; (8001134 <BLE_Init+0x17c>)
 80010a6:	481d      	ldr	r0, [pc, #116]	; (800111c <BLE_Init+0x164>)
 80010a8:	230a      	movs	r3, #10
 80010aa:	220a      	movs	r2, #10
 80010ac:	f005 fc5e 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1000);
 80010b0:	23fa      	movs	r3, #250	; 0xfa
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	0018      	movs	r0, r3
 80010b6:	f002 f9fd 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)Service, 37, 10);
 80010ba:	491f      	ldr	r1, [pc, #124]	; (8001138 <BLE_Init+0x180>)
 80010bc:	4817      	ldr	r0, [pc, #92]	; (800111c <BLE_Init+0x164>)
 80010be:	230a      	movs	r3, #10
 80010c0:	2225      	movs	r2, #37	; 0x25
 80010c2:	f005 fc53 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1000);
 80010c6:	23fa      	movs	r3, #250	; 0xfa
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	0018      	movs	r0, r3
 80010cc:	f002 f9f2 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)Characteristic1, 43, 10);
 80010d0:	491a      	ldr	r1, [pc, #104]	; (800113c <BLE_Init+0x184>)
 80010d2:	4812      	ldr	r0, [pc, #72]	; (800111c <BLE_Init+0x164>)
 80010d4:	230a      	movs	r3, #10
 80010d6:	222b      	movs	r2, #43	; 0x2b
 80010d8:	f005 fc48 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1000);
 80010dc:	23fa      	movs	r3, #250	; 0xfa
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	0018      	movs	r0, r3
 80010e2:	f002 f9e7 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)Characteristic2, 43, 10);
 80010e6:	4916      	ldr	r1, [pc, #88]	; (8001140 <BLE_Init+0x188>)
 80010e8:	480c      	ldr	r0, [pc, #48]	; (800111c <BLE_Init+0x164>)
 80010ea:	230a      	movs	r3, #10
 80010ec:	222b      	movs	r2, #43	; 0x2b
 80010ee:	f005 fc3d 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1000);
 80010f2:	23fa      	movs	r3, #250	; 0xfa
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	0018      	movs	r0, r3
 80010f8:	f002 f9dc 	bl	80034b4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)reboot, 5, 10);
 80010fc:	4906      	ldr	r1, [pc, #24]	; (8001118 <BLE_Init+0x160>)
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <BLE_Init+0x164>)
 8001100:	230a      	movs	r3, #10
 8001102:	2205      	movs	r2, #5
 8001104:	f005 fc32 	bl	800696c <HAL_UART_Transmit>
	HAL_Delay(1500);
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <BLE_Init+0x168>)
 800110a:	0018      	movs	r0, r3
 800110c:	f002 f9d2 	bl	80034b4 <HAL_Delay>
}
 8001110:	46c0      	nop			; (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	46c0      	nop			; (mov r8, r8)
 8001118:	20000034 	.word	0x20000034
 800111c:	20000410 	.word	0x20000410
 8001120:	000005dc 	.word	0x000005dc
 8001124:	20000000 	.word	0x20000000
 8001128:	2000003c 	.word	0x2000003c
 800112c:	20000018 	.word	0x20000018
 8001130:	20000008 	.word	0x20000008
 8001134:	20000028 	.word	0x20000028
 8001138:	20000040 	.word	0x20000040
 800113c:	20000068 	.word	0x20000068
 8001140:	20000094 	.word	0x20000094

08001144 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800114a:	4b10      	ldr	r3, [pc, #64]	; (800118c <MX_DMA_Init+0x48>)
 800114c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800114e:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_DMA_Init+0x48>)
 8001150:	2101      	movs	r1, #1
 8001152:	430a      	orrs	r2, r1
 8001154:	631a      	str	r2, [r3, #48]	; 0x30
 8001156:	4b0d      	ldr	r3, [pc, #52]	; (800118c <MX_DMA_Init+0x48>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	2201      	movs	r2, #1
 800115c:	4013      	ands	r3, r2
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2100      	movs	r1, #0
 8001166:	2009      	movs	r0, #9
 8001168:	f002 fe14 	bl	8003d94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800116c:	2009      	movs	r0, #9
 800116e:	f002 fe26 	bl	8003dbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	2100      	movs	r1, #0
 8001176:	200a      	movs	r0, #10
 8001178:	f002 fe0c 	bl	8003d94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800117c:	200a      	movs	r0, #10
 800117e:	f002 fe1e 	bl	8003dbe <HAL_NVIC_EnableIRQ>

}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	46bd      	mov	sp, r7
 8001186:	b002      	add	sp, #8
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	40021000 	.word	0x40021000

08001190 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001196:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <MX_GPIO_Init+0x40>)
 8001198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800119a:	4b0d      	ldr	r3, [pc, #52]	; (80011d0 <MX_GPIO_Init+0x40>)
 800119c:	2101      	movs	r1, #1
 800119e:	430a      	orrs	r2, r1
 80011a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80011a2:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <MX_GPIO_Init+0x40>)
 80011a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a6:	2201      	movs	r2, #1
 80011a8:	4013      	ands	r3, r2
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ae:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <MX_GPIO_Init+0x40>)
 80011b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011b2:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <MX_GPIO_Init+0x40>)
 80011b4:	2102      	movs	r1, #2
 80011b6:	430a      	orrs	r2, r1
 80011b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80011ba:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <MX_GPIO_Init+0x40>)
 80011bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011be:	2202      	movs	r2, #2
 80011c0:	4013      	ands	r3, r2
 80011c2:	603b      	str	r3, [r7, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]

}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b002      	add	sp, #8
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	40021000 	.word	0x40021000

080011d4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <MX_I2C1_Init+0x74>)
 80011da:	4a1c      	ldr	r2, [pc, #112]	; (800124c <MX_I2C1_Init+0x78>)
 80011dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <MX_I2C1_Init+0x74>)
 80011e0:	4a1b      	ldr	r2, [pc, #108]	; (8001250 <MX_I2C1_Init+0x7c>)
 80011e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <MX_I2C1_Init+0x74>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ea:	4b17      	ldr	r3, [pc, #92]	; (8001248 <MX_I2C1_Init+0x74>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f0:	4b15      	ldr	r3, [pc, #84]	; (8001248 <MX_I2C1_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <MX_I2C1_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <MX_I2C1_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001202:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_I2C1_Init+0x74>)
 8001204:	2200      	movs	r2, #0
 8001206:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <MX_I2C1_Init+0x74>)
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800120e:	4b0e      	ldr	r3, [pc, #56]	; (8001248 <MX_I2C1_Init+0x74>)
 8001210:	0018      	movs	r0, r3
 8001212:	f003 f947 	bl	80044a4 <HAL_I2C_Init>
 8001216:	1e03      	subs	r3, r0, #0
 8001218:	d001      	beq.n	800121e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800121a:	f001 fe21 	bl	8002e60 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <MX_I2C1_Init+0x74>)
 8001220:	2100      	movs	r1, #0
 8001222:	0018      	movs	r0, r3
 8001224:	f003 f9d4 	bl	80045d0 <HAL_I2CEx_ConfigAnalogFilter>
 8001228:	1e03      	subs	r3, r0, #0
 800122a:	d001      	beq.n	8001230 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800122c:	f001 fe18 	bl	8002e60 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001230:	4b05      	ldr	r3, [pc, #20]	; (8001248 <MX_I2C1_Init+0x74>)
 8001232:	2100      	movs	r1, #0
 8001234:	0018      	movs	r0, r3
 8001236:	f003 fa17 	bl	8004668 <HAL_I2CEx_ConfigDigitalFilter>
 800123a:	1e03      	subs	r3, r0, #0
 800123c:	d001      	beq.n	8001242 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800123e:	f001 fe0f 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000268 	.word	0x20000268
 800124c:	40005400 	.word	0x40005400
 8001250:	00303d5b 	.word	0x00303d5b

08001254 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001254:	b590      	push	{r4, r7, lr}
 8001256:	b089      	sub	sp, #36	; 0x24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125c:	240c      	movs	r4, #12
 800125e:	193b      	adds	r3, r7, r4
 8001260:	0018      	movs	r0, r3
 8001262:	2314      	movs	r3, #20
 8001264:	001a      	movs	r2, r3
 8001266:	2100      	movs	r1, #0
 8001268:	f006 f8d0 	bl	800740c <memset>
  if(i2cHandle->Instance==I2C1)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a17      	ldr	r2, [pc, #92]	; (80012d0 <HAL_I2C_MspInit+0x7c>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d128      	bne.n	80012c8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001276:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <HAL_I2C_MspInit+0x80>)
 8001278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800127a:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <HAL_I2C_MspInit+0x80>)
 800127c:	2102      	movs	r1, #2
 800127e:	430a      	orrs	r2, r1
 8001280:	62da      	str	r2, [r3, #44]	; 0x2c
 8001282:	4b14      	ldr	r3, [pc, #80]	; (80012d4 <HAL_I2C_MspInit+0x80>)
 8001284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001286:	2202      	movs	r2, #2
 8001288:	4013      	ands	r3, r2
 800128a:	60bb      	str	r3, [r7, #8]
 800128c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800128e:	0021      	movs	r1, r4
 8001290:	187b      	adds	r3, r7, r1
 8001292:	22c0      	movs	r2, #192	; 0xc0
 8001294:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001296:	187b      	adds	r3, r7, r1
 8001298:	2212      	movs	r2, #18
 800129a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	187b      	adds	r3, r7, r1
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a2:	187b      	adds	r3, r7, r1
 80012a4:	2203      	movs	r2, #3
 80012a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	2201      	movs	r2, #1
 80012ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	187b      	adds	r3, r7, r1
 80012b0:	4a09      	ldr	r2, [pc, #36]	; (80012d8 <HAL_I2C_MspInit+0x84>)
 80012b2:	0019      	movs	r1, r3
 80012b4:	0010      	movs	r0, r2
 80012b6:	f002 ff59 	bl	800416c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <HAL_I2C_MspInit+0x80>)
 80012bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <HAL_I2C_MspInit+0x80>)
 80012c0:	2180      	movs	r1, #128	; 0x80
 80012c2:	0389      	lsls	r1, r1, #14
 80012c4:	430a      	orrs	r2, r1
 80012c6:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012c8:	46c0      	nop			; (mov r8, r8)
 80012ca:	46bd      	mov	sp, r7
 80012cc:	b009      	add	sp, #36	; 0x24
 80012ce:	bd90      	pop	{r4, r7, pc}
 80012d0:	40005400 	.word	0x40005400
 80012d4:	40021000 	.word	0x40021000
 80012d8:	50000400 	.word	0x50000400

080012dc <icm20948_gyro_read_raw>:
static uint8_t  read_single_ak09916_reg(uint8_t reg);
static void     write_single_ak09916_reg(uint8_t reg, uint8_t val);
//static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len);

void icm20948_gyro_read_raw(raw_axises * data)
{
 80012dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012de:	b089      	sub	sp, #36	; 0x24
 80012e0:	af04      	add	r7, sp, #16
 80012e2:	6078      	str	r0, [r7, #4]
	uint8_t * temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 80012e4:	2206      	movs	r2, #6
 80012e6:	2133      	movs	r1, #51	; 0x33
 80012e8:	2000      	movs	r0, #0
 80012ea:	f000 fec5 	bl	8002078 <read_multiple_icm20948_reg>
 80012ee:	0003      	movs	r3, r0
 80012f0:	60fb      	str	r3, [r7, #12]
	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	021b      	lsls	r3, r3, #8
 80012f8:	b21a      	sxth	r2, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	3301      	adds	r3, #1
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	b21b      	sxth	r3, r3
 8001302:	4313      	orrs	r3, r2
 8001304:	b21a      	sxth	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	801a      	strh	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	3302      	adds	r3, #2
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	b21a      	sxth	r2, r3
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3303      	adds	r3, #3
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	b21b      	sxth	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b21a      	sxth	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	805a      	strh	r2, [r3, #2]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	3304      	adds	r3, #4
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	b21a      	sxth	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	3305      	adds	r3, #5
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	b21b      	sxth	r3, r3
 8001336:	4313      	orrs	r3, r2
 8001338:	b21a      	sxth	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	809a      	strh	r2, [r3, #4]
	int l = sprintf(buff, "gyro: %02x%02x%02x%02x%02x%02x\r\n", ((data->x & 0xff00)>>8), (data->x & 0xff), ((data->y & 0xff00)>>8), (data->y & 0xff), ((data->z & 0xff00)>>8), (data->z & 0xff));
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	5e9b      	ldrsh	r3, [r3, r2]
 8001344:	121b      	asrs	r3, r3, #8
 8001346:	22ff      	movs	r2, #255	; 0xff
 8001348:	4013      	ands	r3, r2
 800134a:	001e      	movs	r6, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	5e9b      	ldrsh	r3, [r3, r2]
 8001352:	b29b      	uxth	r3, r3
 8001354:	001a      	movs	r2, r3
 8001356:	23ff      	movs	r3, #255	; 0xff
 8001358:	401a      	ands	r2, r3
 800135a:	4694      	mov	ip, r2
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2202      	movs	r2, #2
 8001360:	5e9b      	ldrsh	r3, [r3, r2]
 8001362:	121b      	asrs	r3, r3, #8
 8001364:	22ff      	movs	r2, #255	; 0xff
 8001366:	4013      	ands	r3, r2
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	2102      	movs	r1, #2
 800136c:	5e52      	ldrsh	r2, [r2, r1]
 800136e:	b292      	uxth	r2, r2
 8001370:	0011      	movs	r1, r2
 8001372:	22ff      	movs	r2, #255	; 0xff
 8001374:	400a      	ands	r2, r1
 8001376:	6879      	ldr	r1, [r7, #4]
 8001378:	2004      	movs	r0, #4
 800137a:	5e09      	ldrsh	r1, [r1, r0]
 800137c:	1209      	asrs	r1, r1, #8
 800137e:	20ff      	movs	r0, #255	; 0xff
 8001380:	4001      	ands	r1, r0
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	2404      	movs	r4, #4
 8001386:	5f00      	ldrsh	r0, [r0, r4]
 8001388:	b280      	uxth	r0, r0
 800138a:	0004      	movs	r4, r0
 800138c:	20ff      	movs	r0, #255	; 0xff
 800138e:	4020      	ands	r0, r4
 8001390:	4d0c      	ldr	r5, [pc, #48]	; (80013c4 <icm20948_gyro_read_raw+0xe8>)
 8001392:	4c0d      	ldr	r4, [pc, #52]	; (80013c8 <icm20948_gyro_read_raw+0xec>)
 8001394:	9003      	str	r0, [sp, #12]
 8001396:	9102      	str	r1, [sp, #8]
 8001398:	9201      	str	r2, [sp, #4]
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	4663      	mov	r3, ip
 800139e:	0032      	movs	r2, r6
 80013a0:	0029      	movs	r1, r5
 80013a2:	0020      	movs	r0, r4
 80013a4:	f006 f83a 	bl	800741c <siprintf>
 80013a8:	0003      	movs	r3, r0
 80013aa:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*)buff, l, 100);
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	4905      	ldr	r1, [pc, #20]	; (80013c8 <icm20948_gyro_read_raw+0xec>)
 80013b2:	4806      	ldr	r0, [pc, #24]	; (80013cc <icm20948_gyro_read_raw+0xf0>)
 80013b4:	2364      	movs	r3, #100	; 0x64
 80013b6:	f005 fad9 	bl	800696c <HAL_UART_Transmit>
}
 80013ba:	46c0      	nop			; (mov r8, r8)
 80013bc:	46bd      	mov	sp, r7
 80013be:	b005      	add	sp, #20
 80013c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	08007c80 	.word	0x08007c80
 80013c8:	20000174 	.word	0x20000174
 80013cc:	20000410 	.word	0x20000410

080013d0 <icm20948_accel_read_raw>:

void icm20948_accel_read_raw(raw_axises * data)
{
 80013d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d2:	b089      	sub	sp, #36	; 0x24
 80013d4:	af04      	add	r7, sp, #16
 80013d6:	6078      	str	r0, [r7, #4]
	uint8_t * temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 80013d8:	2206      	movs	r2, #6
 80013da:	212d      	movs	r1, #45	; 0x2d
 80013dc:	2000      	movs	r0, #0
 80013de:	f000 fe4b 	bl	8002078 <read_multiple_icm20948_reg>
 80013e2:	0003      	movs	r3, r0
 80013e4:	60fb      	str	r3, [r7, #12]
	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	021b      	lsls	r3, r3, #8
 80013ec:	b21a      	sxth	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	3301      	adds	r3, #1
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b21a      	sxth	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	801a      	strh	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	3302      	adds	r3, #2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	021b      	lsls	r3, r3, #8
 8001406:	b21a      	sxth	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	3303      	adds	r3, #3
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	b21b      	sxth	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	b21a      	sxth	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	805a      	strh	r2, [r3, #2]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	3304      	adds	r3, #4
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b21a      	sxth	r2, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	3305      	adds	r3, #5
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b21b      	sxth	r3, r3
 800142a:	4313      	orrs	r3, r2
 800142c:	b21a      	sxth	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	809a      	strh	r2, [r3, #4]
	int l = sprintf(buff, "accel: %02x%02x%02x%02x%02x%02x\r\n", ((data->x & 0xff00)>>8), (data->x & 0xff), ((data->y & 0xff00)>>8), (data->y & 0xff), ((data->z & 0xff00)>>8), (data->z & 0xff));
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	5e9b      	ldrsh	r3, [r3, r2]
 8001438:	121b      	asrs	r3, r3, #8
 800143a:	22ff      	movs	r2, #255	; 0xff
 800143c:	4013      	ands	r3, r2
 800143e:	001e      	movs	r6, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2200      	movs	r2, #0
 8001444:	5e9b      	ldrsh	r3, [r3, r2]
 8001446:	b29b      	uxth	r3, r3
 8001448:	001a      	movs	r2, r3
 800144a:	23ff      	movs	r3, #255	; 0xff
 800144c:	401a      	ands	r2, r3
 800144e:	4694      	mov	ip, r2
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2202      	movs	r2, #2
 8001454:	5e9b      	ldrsh	r3, [r3, r2]
 8001456:	121b      	asrs	r3, r3, #8
 8001458:	22ff      	movs	r2, #255	; 0xff
 800145a:	4013      	ands	r3, r2
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	2102      	movs	r1, #2
 8001460:	5e52      	ldrsh	r2, [r2, r1]
 8001462:	b292      	uxth	r2, r2
 8001464:	0011      	movs	r1, r2
 8001466:	22ff      	movs	r2, #255	; 0xff
 8001468:	400a      	ands	r2, r1
 800146a:	6879      	ldr	r1, [r7, #4]
 800146c:	2004      	movs	r0, #4
 800146e:	5e09      	ldrsh	r1, [r1, r0]
 8001470:	1209      	asrs	r1, r1, #8
 8001472:	20ff      	movs	r0, #255	; 0xff
 8001474:	4001      	ands	r1, r0
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	2404      	movs	r4, #4
 800147a:	5f00      	ldrsh	r0, [r0, r4]
 800147c:	b280      	uxth	r0, r0
 800147e:	0004      	movs	r4, r0
 8001480:	20ff      	movs	r0, #255	; 0xff
 8001482:	4020      	ands	r0, r4
 8001484:	4d0c      	ldr	r5, [pc, #48]	; (80014b8 <icm20948_accel_read_raw+0xe8>)
 8001486:	4c0d      	ldr	r4, [pc, #52]	; (80014bc <icm20948_accel_read_raw+0xec>)
 8001488:	9003      	str	r0, [sp, #12]
 800148a:	9102      	str	r1, [sp, #8]
 800148c:	9201      	str	r2, [sp, #4]
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	4663      	mov	r3, ip
 8001492:	0032      	movs	r2, r6
 8001494:	0029      	movs	r1, r5
 8001496:	0020      	movs	r0, r4
 8001498:	f005 ffc0 	bl	800741c <siprintf>
 800149c:	0003      	movs	r3, r0
 800149e:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*)buff, l, 100);
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	b29a      	uxth	r2, r3
 80014a4:	4905      	ldr	r1, [pc, #20]	; (80014bc <icm20948_accel_read_raw+0xec>)
 80014a6:	4806      	ldr	r0, [pc, #24]	; (80014c0 <icm20948_accel_read_raw+0xf0>)
 80014a8:	2364      	movs	r3, #100	; 0x64
 80014aa:	f005 fa5f 	bl	800696c <HAL_UART_Transmit>
}
 80014ae:	46c0      	nop			; (mov r8, r8)
 80014b0:	46bd      	mov	sp, r7
 80014b2:	b005      	add	sp, #20
 80014b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	08007ca4 	.word	0x08007ca4
 80014bc:	20000174 	.word	0x20000174
 80014c0:	20000410 	.word	0x20000410

080014c4 <ak09916_mag_read_raw>:

bool ak09916_mag_read_raw(raw_axises * data)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	uint8_t drdy, hofl;	// data ready, overflow

	drdy = read_single_ak09916_reg(MAG_ST1) & 0x01;
 80014cc:	2010      	movs	r0, #16
 80014ce:	f000 fe41 	bl	8002154 <read_single_ak09916_reg>
 80014d2:	0003      	movs	r3, r0
 80014d4:	0019      	movs	r1, r3
 80014d6:	2017      	movs	r0, #23
 80014d8:	183b      	adds	r3, r7, r0
 80014da:	2201      	movs	r2, #1
 80014dc:	400a      	ands	r2, r1
 80014de:	701a      	strb	r2, [r3, #0]
	if(!drdy)	return false;
 80014e0:	183b      	adds	r3, r7, r0
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d101      	bne.n	80014ec <ak09916_mag_read_raw+0x28>
 80014e8:	2300      	movs	r3, #0
 80014ea:	e03c      	b.n	8001566 <ak09916_mag_read_raw+0xa2>

	uint8_t * temp = read_multiple_ak09916_reg(MAG_HXL, 6);
 80014ec:	2106      	movs	r1, #6
 80014ee:	2011      	movs	r0, #17
 80014f0:	f000 fe78 	bl	80021e4 <read_multiple_ak09916_reg>
 80014f4:	0003      	movs	r3, r0
 80014f6:	613b      	str	r3, [r7, #16]

	hofl = read_single_ak09916_reg(MAG_ST2) & 0x08;
 80014f8:	2018      	movs	r0, #24
 80014fa:	f000 fe2b 	bl	8002154 <read_single_ak09916_reg>
 80014fe:	0003      	movs	r3, r0
 8001500:	0019      	movs	r1, r3
 8001502:	200f      	movs	r0, #15
 8001504:	183b      	adds	r3, r7, r0
 8001506:	2208      	movs	r2, #8
 8001508:	400a      	ands	r2, r1
 800150a:	701a      	strb	r2, [r3, #0]
	if(hofl)	return false;
 800150c:	183b      	adds	r3, r7, r0
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <ak09916_mag_read_raw+0x54>
 8001514:	2300      	movs	r3, #0
 8001516:	e026      	b.n	8001566 <ak09916_mag_read_raw+0xa2>

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b21a      	sxth	r2, r3
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	3301      	adds	r3, #1
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b21b      	sxth	r3, r3
 8001528:	4313      	orrs	r3, r2
 800152a:	b21a      	sxth	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	801a      	strh	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	3302      	adds	r3, #2
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21a      	sxth	r2, r3
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	3303      	adds	r3, #3
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b21b      	sxth	r3, r3
 8001542:	4313      	orrs	r3, r2
 8001544:	b21a      	sxth	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	805a      	strh	r2, [r3, #2]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	3304      	adds	r3, #4
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	021b      	lsls	r3, r3, #8
 8001552:	b21a      	sxth	r2, r3
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	3305      	adds	r3, #5
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21a      	sxth	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	809a      	strh	r2, [r3, #4]

	return true;
 8001564:	2301      	movs	r3, #1
}
 8001566:	0018      	movs	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	b006      	add	sp, #24
 800156c:	bd80      	pop	{r7, pc}

0800156e <icm20948_gyro_read>:

void icm20948_gyro_read(axises* data)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8001576:	2206      	movs	r2, #6
 8001578:	2133      	movs	r1, #51	; 0x33
 800157a:	2000      	movs	r0, #0
 800157c:	f000 fd7c 	bl	8002078 <read_multiple_icm20948_reg>
 8001580:	0003      	movs	r3, r0
 8001582:	60fb      	str	r3, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	b21a      	sxth	r2, r3
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	3301      	adds	r3, #1
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	b21b      	sxth	r3, r3
 8001594:	4313      	orrs	r3, r2
 8001596:	b21b      	sxth	r3, r3
 8001598:	0018      	movs	r0, r3
 800159a:	f7ff fbcd 	bl	8000d38 <__aeabi_i2f>
 800159e:	1c02      	adds	r2, r0, #0
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	3302      	adds	r3, #2
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	3303      	adds	r3, #3
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	0018      	movs	r0, r3
 80015bc:	f7ff fbbc 	bl	8000d38 <__aeabi_i2f>
 80015c0:	1c02      	adds	r2, r0, #0
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	3304      	adds	r3, #4
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	021b      	lsls	r3, r3, #8
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	3305      	adds	r3, #5
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	4313      	orrs	r3, r2
 80015da:	b21b      	sxth	r3, r3
 80015dc:	0018      	movs	r0, r3
 80015de:	f7ff fbab 	bl	8000d38 <__aeabi_i2f>
 80015e2:	1c02      	adds	r2, r0, #0
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	609a      	str	r2, [r3, #8]
}
 80015e8:	46c0      	nop			; (mov r8, r8)
 80015ea:	46bd      	mov	sp, r7
 80015ec:	b004      	add	sp, #16
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <icm20948_accel_read>:

void icm20948_accel_read(axises* data)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 80015f8:	2206      	movs	r2, #6
 80015fa:	212d      	movs	r1, #45	; 0x2d
 80015fc:	2000      	movs	r0, #0
 80015fe:	f000 fd3b 	bl	8002078 <read_multiple_icm20948_reg>
 8001602:	0003      	movs	r3, r0
 8001604:	60fb      	str	r3, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	021b      	lsls	r3, r3, #8
 800160c:	b21a      	sxth	r2, r3
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	3301      	adds	r3, #1
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	b21b      	sxth	r3, r3
 8001616:	4313      	orrs	r3, r2
 8001618:	b21b      	sxth	r3, r3
 800161a:	0018      	movs	r0, r3
 800161c:	f7ff fb8c 	bl	8000d38 <__aeabi_i2f>
 8001620:	1c02      	adds	r2, r0, #0
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	3302      	adds	r3, #2
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	b21a      	sxth	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	3303      	adds	r3, #3
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	b21b      	sxth	r3, r3
 8001638:	4313      	orrs	r3, r2
 800163a:	b21b      	sxth	r3, r3
 800163c:	0018      	movs	r0, r3
 800163e:	f7ff fb7b 	bl	8000d38 <__aeabi_i2f>
 8001642:	1c02      	adds	r2, r0, #0
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	3304      	adds	r3, #4
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	021b      	lsls	r3, r3, #8
 8001650:	b21a      	sxth	r2, r3
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	3305      	adds	r3, #5
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	b21b      	sxth	r3, r3
 800165a:	4313      	orrs	r3, r2
 800165c:	b21b      	sxth	r3, r3
 800165e:	0018      	movs	r0, r3
 8001660:	f7ff fb6a 	bl	8000d38 <__aeabi_i2f>
 8001664:	1c02      	adds	r2, r0, #0
 8001666:	4b07      	ldr	r3, [pc, #28]	; (8001684 <icm20948_accel_read+0x94>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	1c19      	adds	r1, r3, #0
 800166c:	1c10      	adds	r0, r2, #0
 800166e:	f7fe ffdf 	bl	8000630 <__aeabi_fadd>
 8001672:	1c03      	adds	r3, r0, #0
 8001674:	1c1a      	adds	r2, r3, #0
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	609a      	str	r2, [r3, #8]
}
 800167a:	46c0      	nop			; (mov r8, r8)
 800167c:	46bd      	mov	sp, r7
 800167e:	b004      	add	sp, #16
 8001680:	bd80      	pop	{r7, pc}
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	20000170 	.word	0x20000170

08001688 <icm20948_who_am_i>:
	return true;
}


bool icm20948_who_am_i()
{
 8001688:	b590      	push	{r4, r7, lr}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 800168e:	1dfc      	adds	r4, r7, #7
 8001690:	2100      	movs	r1, #0
 8001692:	2000      	movs	r0, #0
 8001694:	f000 fc90 	bl	8001fb8 <read_single_icm20948_reg>
 8001698:	0003      	movs	r3, r0
 800169a:	7023      	strb	r3, [r4, #0]

	if(icm20948_id == ICM20948_ID)
 800169c:	1dfb      	adds	r3, r7, #7
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2bea      	cmp	r3, #234	; 0xea
 80016a2:	d101      	bne.n	80016a8 <icm20948_who_am_i+0x20>
		return true;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e000      	b.n	80016aa <icm20948_who_am_i+0x22>
	else
		return false;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	0018      	movs	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	b003      	add	sp, #12
 80016b0:	bd90      	pop	{r4, r7, pc}

080016b2 <ak09916_who_am_i>:

bool ak09916_who_am_i()
{
 80016b2:	b590      	push	{r4, r7, lr}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
	uint8_t ak09916_id = read_single_ak09916_reg(MAG_WIA2);
 80016b8:	1dfc      	adds	r4, r7, #7
 80016ba:	2001      	movs	r0, #1
 80016bc:	f000 fd4a 	bl	8002154 <read_single_ak09916_reg>
 80016c0:	0003      	movs	r3, r0
 80016c2:	7023      	strb	r3, [r4, #0]

	if(ak09916_id == AK09916_ID)
 80016c4:	1dfb      	adds	r3, r7, #7
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b09      	cmp	r3, #9
 80016ca:	d101      	bne.n	80016d0 <ak09916_who_am_i+0x1e>
		return true;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e000      	b.n	80016d2 <ak09916_who_am_i+0x20>
	else
		return false;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	0018      	movs	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b003      	add	sp, #12
 80016d8:	bd90      	pop	{r4, r7, pc}

080016da <icm20948_device_reset>:

void icm20948_device_reset()
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 80016de:	22c1      	movs	r2, #193	; 0xc1
 80016e0:	2106      	movs	r1, #6
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 fc9a 	bl	800201c <write_single_icm20948_reg>
	HAL_Delay(100);
 80016e8:	2064      	movs	r0, #100	; 0x64
 80016ea:	f001 fee3 	bl	80034b4 <HAL_Delay>
}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <ak09916_soft_reset>:

void ak09916_soft_reset()
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
 80016f8:	2101      	movs	r1, #1
 80016fa:	2032      	movs	r0, #50	; 0x32
 80016fc:	f000 fd4d 	bl	800219a <write_single_ak09916_reg>
	HAL_Delay(100);
 8001700:	2064      	movs	r0, #100	; 0x64
 8001702:	f001 fed7 	bl	80034b4 <HAL_Delay>
}
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <icm20948_wakeup>:

void icm20948_wakeup()
{
 800170c:	b590      	push	{r4, r7, lr}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8001712:	1dfc      	adds	r4, r7, #7
 8001714:	2106      	movs	r1, #6
 8001716:	2000      	movs	r0, #0
 8001718:	f000 fc4e 	bl	8001fb8 <read_single_icm20948_reg>
 800171c:	0003      	movs	r3, r0
 800171e:	7023      	strb	r3, [r4, #0]
	new_val &= 0xBF;
 8001720:	1dfb      	adds	r3, r7, #7
 8001722:	1dfa      	adds	r2, r7, #7
 8001724:	7812      	ldrb	r2, [r2, #0]
 8001726:	2140      	movs	r1, #64	; 0x40
 8001728:	438a      	bics	r2, r1
 800172a:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 800172c:	1dfb      	adds	r3, r7, #7
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	001a      	movs	r2, r3
 8001732:	2106      	movs	r1, #6
 8001734:	2000      	movs	r0, #0
 8001736:	f000 fc71 	bl	800201c <write_single_icm20948_reg>
	HAL_Delay(100);
 800173a:	2064      	movs	r0, #100	; 0x64
 800173c:	f001 feba 	bl	80034b4 <HAL_Delay>
}
 8001740:	46c0      	nop			; (mov r8, r8)
 8001742:	46bd      	mov	sp, r7
 8001744:	b003      	add	sp, #12
 8001746:	bd90      	pop	{r4, r7, pc}

08001748 <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8001748:	b590      	push	{r4, r7, lr}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 800174e:	1dfc      	adds	r4, r7, #7
 8001750:	2103      	movs	r1, #3
 8001752:	2000      	movs	r0, #0
 8001754:	f000 fc30 	bl	8001fb8 <read_single_icm20948_reg>
 8001758:	0003      	movs	r3, r0
 800175a:	7023      	strb	r3, [r4, #0]
	new_val |= 0x10;
 800175c:	1dfb      	adds	r3, r7, #7
 800175e:	1dfa      	adds	r2, r7, #7
 8001760:	7812      	ldrb	r2, [r2, #0]
 8001762:	2110      	movs	r1, #16
 8001764:	430a      	orrs	r2, r1
 8001766:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8001768:	1dfb      	adds	r3, r7, #7
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	001a      	movs	r2, r3
 800176e:	2103      	movs	r1, #3
 8001770:	2000      	movs	r0, #0
 8001772:	f000 fc53 	bl	800201c <write_single_icm20948_reg>
}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	46bd      	mov	sp, r7
 800177a:	b003      	add	sp, #12
 800177c:	bd90      	pop	{r4, r7, pc}

0800177e <icm20948_i2c_master_reset>:

void icm20948_i2c_master_reset()
{
 800177e:	b590      	push	{r4, r7, lr}
 8001780:	b083      	sub	sp, #12
 8001782:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8001784:	1dfc      	adds	r4, r7, #7
 8001786:	2103      	movs	r1, #3
 8001788:	2000      	movs	r0, #0
 800178a:	f000 fc15 	bl	8001fb8 <read_single_icm20948_reg>
 800178e:	0003      	movs	r3, r0
 8001790:	7023      	strb	r3, [r4, #0]
	new_val |= 0x02;
 8001792:	1dfb      	adds	r3, r7, #7
 8001794:	1dfa      	adds	r2, r7, #7
 8001796:	7812      	ldrb	r2, [r2, #0]
 8001798:	2102      	movs	r1, #2
 800179a:	430a      	orrs	r2, r1
 800179c:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 800179e:	1dfb      	adds	r3, r7, #7
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	001a      	movs	r2, r3
 80017a4:	2103      	movs	r1, #3
 80017a6:	2000      	movs	r0, #0
 80017a8:	f000 fc38 	bl	800201c <write_single_icm20948_reg>
}
 80017ac:	46c0      	nop			; (mov r8, r8)
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b003      	add	sp, #12
 80017b2:	bd90      	pop	{r4, r7, pc}

080017b4 <icm20948_i2c_master_enable>:

void icm20948_i2c_master_enable()
{
 80017b4:	b590      	push	{r4, r7, lr}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 80017ba:	1dfc      	adds	r4, r7, #7
 80017bc:	2103      	movs	r1, #3
 80017be:	2000      	movs	r0, #0
 80017c0:	f000 fbfa 	bl	8001fb8 <read_single_icm20948_reg>
 80017c4:	0003      	movs	r3, r0
 80017c6:	7023      	strb	r3, [r4, #0]
	new_val |= 0x20;
 80017c8:	1dfb      	adds	r3, r7, #7
 80017ca:	1dfa      	adds	r2, r7, #7
 80017cc:	7812      	ldrb	r2, [r2, #0]
 80017ce:	2120      	movs	r1, #32
 80017d0:	430a      	orrs	r2, r1
 80017d2:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 80017d4:	1dfb      	adds	r3, r7, #7
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	001a      	movs	r2, r3
 80017da:	2103      	movs	r1, #3
 80017dc:	2000      	movs	r0, #0
 80017de:	f000 fc1d 	bl	800201c <write_single_icm20948_reg>
	HAL_Delay(100);
 80017e2:	2064      	movs	r0, #100	; 0x64
 80017e4:	f001 fe66 	bl	80034b4 <HAL_Delay>
}
 80017e8:	46c0      	nop			; (mov r8, r8)
 80017ea:	46bd      	mov	sp, r7
 80017ec:	b003      	add	sp, #12
 80017ee:	bd90      	pop	{r4, r7, pc}

080017f0 <icm20948_i2c_master_clk_frq>:

void icm20948_i2c_master_clk_frq(uint8_t config)
{
 80017f0:	b5b0      	push	{r4, r5, r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	0002      	movs	r2, r0
 80017f8:	1dfb      	adds	r3, r7, #7
 80017fa:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL);
 80017fc:	250f      	movs	r5, #15
 80017fe:	197c      	adds	r4, r7, r5
 8001800:	2101      	movs	r1, #1
 8001802:	2030      	movs	r0, #48	; 0x30
 8001804:	f000 fbd8 	bl	8001fb8 <read_single_icm20948_reg>
 8001808:	0003      	movs	r3, r0
 800180a:	7023      	strb	r3, [r4, #0]
	new_val |= config;
 800180c:	0028      	movs	r0, r5
 800180e:	183b      	adds	r3, r7, r0
 8001810:	1839      	adds	r1, r7, r0
 8001812:	1dfa      	adds	r2, r7, #7
 8001814:	7809      	ldrb	r1, [r1, #0]
 8001816:	7812      	ldrb	r2, [r2, #0]
 8001818:	430a      	orrs	r2, r1
 800181a:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);
 800181c:	183b      	adds	r3, r7, r0
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	001a      	movs	r2, r3
 8001822:	2101      	movs	r1, #1
 8001824:	2030      	movs	r0, #48	; 0x30
 8001826:	f000 fbf9 	bl	800201c <write_single_icm20948_reg>
}
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	46bd      	mov	sp, r7
 800182e:	b004      	add	sp, #16
 8001830:	bdb0      	pop	{r4, r5, r7, pc}

08001832 <icm20948_clock_source>:

void icm20948_clock_source(uint8_t source)
{
 8001832:	b5b0      	push	{r4, r5, r7, lr}
 8001834:	b084      	sub	sp, #16
 8001836:	af00      	add	r7, sp, #0
 8001838:	0002      	movs	r2, r0
 800183a:	1dfb      	adds	r3, r7, #7
 800183c:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 800183e:	250f      	movs	r5, #15
 8001840:	197c      	adds	r4, r7, r5
 8001842:	2106      	movs	r1, #6
 8001844:	2000      	movs	r0, #0
 8001846:	f000 fbb7 	bl	8001fb8 <read_single_icm20948_reg>
 800184a:	0003      	movs	r3, r0
 800184c:	7023      	strb	r3, [r4, #0]
	new_val |= source;
 800184e:	0028      	movs	r0, r5
 8001850:	183b      	adds	r3, r7, r0
 8001852:	1839      	adds	r1, r7, r0
 8001854:	1dfa      	adds	r2, r7, #7
 8001856:	7809      	ldrb	r1, [r1, #0]
 8001858:	7812      	ldrb	r2, [r2, #0]
 800185a:	430a      	orrs	r2, r1
 800185c:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 800185e:	183b      	adds	r3, r7, r0
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	001a      	movs	r2, r3
 8001864:	2106      	movs	r1, #6
 8001866:	2000      	movs	r0, #0
 8001868:	f000 fbd8 	bl	800201c <write_single_icm20948_reg>
}
 800186c:	46c0      	nop			; (mov r8, r8)
 800186e:	46bd      	mov	sp, r7
 8001870:	b004      	add	sp, #16
 8001872:	bdb0      	pop	{r4, r5, r7, pc}

08001874 <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8001878:	2201      	movs	r2, #1
 800187a:	2109      	movs	r1, #9
 800187c:	2020      	movs	r0, #32
 800187e:	f000 fbcd 	bl	800201c <write_single_icm20948_reg>
}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8001888:	b5b0      	push	{r4, r5, r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	0002      	movs	r2, r0
 8001890:	1dfb      	adds	r3, r7, #7
 8001892:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8001894:	250f      	movs	r5, #15
 8001896:	197c      	adds	r4, r7, r5
 8001898:	2101      	movs	r1, #1
 800189a:	2020      	movs	r0, #32
 800189c:	f000 fb8c 	bl	8001fb8 <read_single_icm20948_reg>
 80018a0:	0003      	movs	r3, r0
 80018a2:	7023      	strb	r3, [r4, #0]
	new_val |= config << 3;
 80018a4:	1dfb      	adds	r3, r7, #7
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	00db      	lsls	r3, r3, #3
 80018aa:	b25a      	sxtb	r2, r3
 80018ac:	197b      	adds	r3, r7, r5
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	4313      	orrs	r3, r2
 80018b4:	b25a      	sxtb	r2, r3
 80018b6:	197b      	adds	r3, r7, r5
 80018b8:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 80018ba:	197b      	adds	r3, r7, r5
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	001a      	movs	r2, r3
 80018c0:	2101      	movs	r1, #1
 80018c2:	2020      	movs	r0, #32
 80018c4:	f000 fbaa 	bl	800201c <write_single_icm20948_reg>
}
 80018c8:	46c0      	nop			; (mov r8, r8)
 80018ca:	46bd      	mov	sp, r7
 80018cc:	b004      	add	sp, #16
 80018ce:	bdb0      	pop	{r4, r5, r7, pc}

080018d0 <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 80018d0:	b5b0      	push	{r4, r5, r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	0002      	movs	r2, r0
 80018d8:	1dfb      	adds	r3, r7, #7
 80018da:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 80018dc:	250f      	movs	r5, #15
 80018de:	197c      	adds	r4, r7, r5
 80018e0:	2114      	movs	r1, #20
 80018e2:	2020      	movs	r0, #32
 80018e4:	f000 fb68 	bl	8001fb8 <read_single_icm20948_reg>
 80018e8:	0003      	movs	r3, r0
 80018ea:	7023      	strb	r3, [r4, #0]
	new_val |= config << 3;
 80018ec:	1dfb      	adds	r3, r7, #7
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	00db      	lsls	r3, r3, #3
 80018f2:	b25a      	sxtb	r2, r3
 80018f4:	197b      	adds	r3, r7, r5
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b25b      	sxtb	r3, r3
 80018fa:	4313      	orrs	r3, r2
 80018fc:	b25a      	sxtb	r2, r3
 80018fe:	197b      	adds	r3, r7, r5
 8001900:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8001902:	197b      	adds	r3, r7, r5
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	001a      	movs	r2, r3
 8001908:	2101      	movs	r1, #1
 800190a:	2020      	movs	r0, #32
 800190c:	f000 fb86 	bl	800201c <write_single_icm20948_reg>
}
 8001910:	46c0      	nop			; (mov r8, r8)
 8001912:	46bd      	mov	sp, r7
 8001914:	b004      	add	sp, #16
 8001916:	bdb0      	pop	{r4, r5, r7, pc}

08001918 <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	0002      	movs	r2, r0
 8001920:	1dfb      	adds	r3, r7, #7
 8001922:	701a      	strb	r2, [r3, #0]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8001924:	1dfb      	adds	r3, r7, #7
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	001a      	movs	r2, r3
 800192a:	2100      	movs	r1, #0
 800192c:	2020      	movs	r0, #32
 800192e:	f000 fb75 	bl	800201c <write_single_icm20948_reg>
}
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	46bd      	mov	sp, r7
 8001936:	b002      	add	sp, #8
 8001938:	bd80      	pop	{r7, pc}

0800193a <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 800193a:	b590      	push	{r4, r7, lr}
 800193c:	b085      	sub	sp, #20
 800193e:	af00      	add	r7, sp, #0
 8001940:	0002      	movs	r2, r0
 8001942:	1dbb      	adds	r3, r7, #6
 8001944:	801a      	strh	r2, [r3, #0]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8001946:	1dbb      	adds	r3, r7, #6
 8001948:	881b      	ldrh	r3, [r3, #0]
 800194a:	0a1b      	lsrs	r3, r3, #8
 800194c:	b29a      	uxth	r2, r3
 800194e:	200f      	movs	r0, #15
 8001950:	183b      	adds	r3, r7, r0
 8001952:	701a      	strb	r2, [r3, #0]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8001954:	1dbb      	adds	r3, r7, #6
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	b2da      	uxtb	r2, r3
 800195a:	240e      	movs	r4, #14
 800195c:	193b      	adds	r3, r7, r4
 800195e:	210f      	movs	r1, #15
 8001960:	400a      	ands	r2, r1
 8001962:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8001964:	183b      	adds	r3, r7, r0
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	001a      	movs	r2, r3
 800196a:	2110      	movs	r1, #16
 800196c:	2020      	movs	r0, #32
 800196e:	f000 fb55 	bl	800201c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8001972:	193b      	adds	r3, r7, r4
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	001a      	movs	r2, r3
 8001978:	2111      	movs	r1, #17
 800197a:	2020      	movs	r0, #32
 800197c:	f000 fb4e 	bl	800201c <write_single_icm20948_reg>
}
 8001980:	46c0      	nop			; (mov r8, r8)
 8001982:	46bd      	mov	sp, r7
 8001984:	b005      	add	sp, #20
 8001986:	bd90      	pop	{r4, r7, pc}

08001988 <ak09916_operation_mode_setting>:

void ak09916_operation_mode_setting(operation_mode mode)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	0002      	movs	r2, r0
 8001990:	1dfb      	adds	r3, r7, #7
 8001992:	701a      	strb	r2, [r3, #0]
	write_single_ak09916_reg(MAG_CNTL2, mode);
 8001994:	1dfb      	adds	r3, r7, #7
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	0019      	movs	r1, r3
 800199a:	2031      	movs	r0, #49	; 0x31
 800199c:	f000 fbfd 	bl	800219a <write_single_ak09916_reg>
	HAL_Delay(100);
 80019a0:	2064      	movs	r0, #100	; 0x64
 80019a2:	f001 fd87 	bl	80034b4 <HAL_Delay>
}
 80019a6:	46c0      	nop			; (mov r8, r8)
 80019a8:	46bd      	mov	sp, r7
 80019aa:	b002      	add	sp, #8
 80019ac:	bd80      	pop	{r7, pc}

080019ae <icm20948_gyro_calibration>:

void icm20948_gyro_calibration()
{
 80019ae:	b5b0      	push	{r4, r5, r7, lr}
 80019b0:	b08a      	sub	sp, #40	; 0x28
 80019b2:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 80019b4:	230c      	movs	r3, #12
 80019b6:	18fb      	adds	r3, r7, r3
 80019b8:	0018      	movs	r0, r3
 80019ba:	230c      	movs	r3, #12
 80019bc:	001a      	movs	r2, r3
 80019be:	2100      	movs	r1, #0
 80019c0:	f005 fd24 	bl	800740c <memset>
	uint8_t gyro_offset[6] = {0};
 80019c4:	1d3b      	adds	r3, r7, #4
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	2200      	movs	r2, #0
 80019cc:	809a      	strh	r2, [r3, #4]

	for(int i = 0; i < 100; i++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24
 80019d2:	e041      	b.n	8001a58 <icm20948_gyro_calibration+0xaa>
	{
		icm20948_gyro_read(&temp);
 80019d4:	2518      	movs	r5, #24
 80019d6:	197b      	adds	r3, r7, r5
 80019d8:	0018      	movs	r0, r3
 80019da:	f7ff fdc8 	bl	800156e <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 80019de:	240c      	movs	r4, #12
 80019e0:	193b      	adds	r3, r7, r4
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	0018      	movs	r0, r3
 80019e6:	f7ff f9a7 	bl	8000d38 <__aeabi_i2f>
 80019ea:	1c02      	adds	r2, r0, #0
 80019ec:	197b      	adds	r3, r7, r5
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	1c19      	adds	r1, r3, #0
 80019f2:	1c10      	adds	r0, r2, #0
 80019f4:	f7fe fe1c 	bl	8000630 <__aeabi_fadd>
 80019f8:	1c03      	adds	r3, r0, #0
 80019fa:	1c18      	adds	r0, r3, #0
 80019fc:	f7ff f97c 	bl	8000cf8 <__aeabi_f2iz>
 8001a00:	0002      	movs	r2, r0
 8001a02:	193b      	adds	r3, r7, r4
 8001a04:	601a      	str	r2, [r3, #0]
		gyro_bias[1] += temp.y;
 8001a06:	193b      	adds	r3, r7, r4
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	0018      	movs	r0, r3
 8001a0c:	f7ff f994 	bl	8000d38 <__aeabi_i2f>
 8001a10:	1c02      	adds	r2, r0, #0
 8001a12:	197b      	adds	r3, r7, r5
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	1c19      	adds	r1, r3, #0
 8001a18:	1c10      	adds	r0, r2, #0
 8001a1a:	f7fe fe09 	bl	8000630 <__aeabi_fadd>
 8001a1e:	1c03      	adds	r3, r0, #0
 8001a20:	1c18      	adds	r0, r3, #0
 8001a22:	f7ff f969 	bl	8000cf8 <__aeabi_f2iz>
 8001a26:	0002      	movs	r2, r0
 8001a28:	193b      	adds	r3, r7, r4
 8001a2a:	605a      	str	r2, [r3, #4]
		gyro_bias[2] += temp.z;
 8001a2c:	193b      	adds	r3, r7, r4
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	0018      	movs	r0, r3
 8001a32:	f7ff f981 	bl	8000d38 <__aeabi_i2f>
 8001a36:	1c02      	adds	r2, r0, #0
 8001a38:	197b      	adds	r3, r7, r5
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	1c19      	adds	r1, r3, #0
 8001a3e:	1c10      	adds	r0, r2, #0
 8001a40:	f7fe fdf6 	bl	8000630 <__aeabi_fadd>
 8001a44:	1c03      	adds	r3, r0, #0
 8001a46:	1c18      	adds	r0, r3, #0
 8001a48:	f7ff f956 	bl	8000cf8 <__aeabi_f2iz>
 8001a4c:	0002      	movs	r2, r0
 8001a4e:	193b      	adds	r3, r7, r4
 8001a50:	609a      	str	r2, [r3, #8]
	for(int i = 0; i < 100; i++)
 8001a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a54:	3301      	adds	r3, #1
 8001a56:	627b      	str	r3, [r7, #36]	; 0x24
 8001a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5a:	2b63      	cmp	r3, #99	; 0x63
 8001a5c:	ddba      	ble.n	80019d4 <icm20948_gyro_calibration+0x26>
	}

	gyro_bias[0] /= 100;
 8001a5e:	240c      	movs	r4, #12
 8001a60:	193b      	adds	r3, r7, r4
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2164      	movs	r1, #100	; 0x64
 8001a66:	0018      	movs	r0, r3
 8001a68:	f7fe fbe2 	bl	8000230 <__divsi3>
 8001a6c:	0003      	movs	r3, r0
 8001a6e:	001a      	movs	r2, r3
 8001a70:	193b      	adds	r3, r7, r4
 8001a72:	601a      	str	r2, [r3, #0]
	gyro_bias[1] /= 100;
 8001a74:	193b      	adds	r3, r7, r4
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2164      	movs	r1, #100	; 0x64
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	f7fe fbd8 	bl	8000230 <__divsi3>
 8001a80:	0003      	movs	r3, r0
 8001a82:	001a      	movs	r2, r3
 8001a84:	193b      	adds	r3, r7, r4
 8001a86:	605a      	str	r2, [r3, #4]
	gyro_bias[2] /= 100;
 8001a88:	193b      	adds	r3, r7, r4
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	2164      	movs	r1, #100	; 0x64
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f7fe fbce 	bl	8000230 <__divsi3>
 8001a94:	0003      	movs	r3, r0
 8001a96:	001a      	movs	r2, r3
 8001a98:	193b      	adds	r3, r7, r4
 8001a9a:	609a      	str	r2, [r3, #8]

	gyro_offset[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF;
 8001a9c:	193b      	adds	r3, r7, r4
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	425b      	negs	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	da00      	bge.n	8001aa8 <icm20948_gyro_calibration+0xfa>
 8001aa6:	3303      	adds	r3, #3
 8001aa8:	109b      	asrs	r3, r3, #2
 8001aaa:	121b      	asrs	r3, r3, #8
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	1d3b      	adds	r3, r7, #4
 8001ab0:	701a      	strb	r2, [r3, #0]
	gyro_offset[1] = (-gyro_bias[0] / 4)       & 0xFF;
 8001ab2:	230c      	movs	r3, #12
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	425b      	negs	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	da00      	bge.n	8001ac0 <icm20948_gyro_calibration+0x112>
 8001abe:	3303      	adds	r3, #3
 8001ac0:	109b      	asrs	r3, r3, #2
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	705a      	strb	r2, [r3, #1]
	gyro_offset[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 8001ac8:	230c      	movs	r3, #12
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	425b      	negs	r3, r3
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	da00      	bge.n	8001ad6 <icm20948_gyro_calibration+0x128>
 8001ad4:	3303      	adds	r3, #3
 8001ad6:	109b      	asrs	r3, r3, #2
 8001ad8:	121b      	asrs	r3, r3, #8
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	1d3b      	adds	r3, r7, #4
 8001ade:	709a      	strb	r2, [r3, #2]
	gyro_offset[3] = (-gyro_bias[1] / 4)       & 0xFF;
 8001ae0:	230c      	movs	r3, #12
 8001ae2:	18fb      	adds	r3, r7, r3
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	425b      	negs	r3, r3
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	da00      	bge.n	8001aee <icm20948_gyro_calibration+0x140>
 8001aec:	3303      	adds	r3, #3
 8001aee:	109b      	asrs	r3, r3, #2
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	70da      	strb	r2, [r3, #3]
	gyro_offset[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8001af6:	230c      	movs	r3, #12
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	425b      	negs	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	da00      	bge.n	8001b04 <icm20948_gyro_calibration+0x156>
 8001b02:	3303      	adds	r3, #3
 8001b04:	109b      	asrs	r3, r3, #2
 8001b06:	121b      	asrs	r3, r3, #8
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	711a      	strb	r2, [r3, #4]
	gyro_offset[5] = (-gyro_bias[2] / 4)       & 0xFF;
 8001b0e:	230c      	movs	r3, #12
 8001b10:	18fb      	adds	r3, r7, r3
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	425b      	negs	r3, r3
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	da00      	bge.n	8001b1c <icm20948_gyro_calibration+0x16e>
 8001b1a:	3303      	adds	r3, #3
 8001b1c:	109b      	asrs	r3, r3, #2
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	1d3b      	adds	r3, r7, #4
 8001b22:	715a      	strb	r2, [r3, #5]

	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 8001b24:	1d3a      	adds	r2, r7, #4
 8001b26:	2306      	movs	r3, #6
 8001b28:	2103      	movs	r1, #3
 8001b2a:	2020      	movs	r0, #32
 8001b2c:	f000 fade 	bl	80020ec <write_multiple_icm20948_reg>
}
 8001b30:	46c0      	nop			; (mov r8, r8)
 8001b32:	46bd      	mov	sp, r7
 8001b34:	b00a      	add	sp, #40	; 0x28
 8001b36:	bdb0      	pop	{r4, r5, r7, pc}

08001b38 <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 8001b38:	b5b0      	push	{r4, r5, r7, lr}
 8001b3a:	b090      	sub	sp, #64	; 0x40
 8001b3c:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t* temp2;
	uint8_t* temp3;
	uint8_t* temp4;

	int32_t accel_bias[3] = {0};
 8001b3e:	2318      	movs	r3, #24
 8001b40:	18fb      	adds	r3, r7, r3
 8001b42:	0018      	movs	r0, r3
 8001b44:	230c      	movs	r3, #12
 8001b46:	001a      	movs	r2, r3
 8001b48:	2100      	movs	r1, #0
 8001b4a:	f005 fc5f 	bl	800740c <memset>
	int32_t accel_bias_reg[3] = {0};
 8001b4e:	230c      	movs	r3, #12
 8001b50:	18fb      	adds	r3, r7, r3
 8001b52:	0018      	movs	r0, r3
 8001b54:	230c      	movs	r3, #12
 8001b56:	001a      	movs	r2, r3
 8001b58:	2100      	movs	r1, #0
 8001b5a:	f005 fc57 	bl	800740c <memset>
	uint8_t accel_offset[6] = {0};
 8001b5e:	1d3b      	adds	r3, r7, #4
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	2200      	movs	r2, #0
 8001b66:	809a      	strh	r2, [r3, #4]

	for(int i = 0; i < 100; i++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b6c:	e041      	b.n	8001bf2 <icm20948_accel_calibration+0xba>
	{
		icm20948_accel_read(&temp);
 8001b6e:	2524      	movs	r5, #36	; 0x24
 8001b70:	197b      	adds	r3, r7, r5
 8001b72:	0018      	movs	r0, r3
 8001b74:	f7ff fd3c 	bl	80015f0 <icm20948_accel_read>
		accel_bias[0] += temp.x;
 8001b78:	2418      	movs	r4, #24
 8001b7a:	193b      	adds	r3, r7, r4
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f7ff f8da 	bl	8000d38 <__aeabi_i2f>
 8001b84:	1c02      	adds	r2, r0, #0
 8001b86:	197b      	adds	r3, r7, r5
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	1c19      	adds	r1, r3, #0
 8001b8c:	1c10      	adds	r0, r2, #0
 8001b8e:	f7fe fd4f 	bl	8000630 <__aeabi_fadd>
 8001b92:	1c03      	adds	r3, r0, #0
 8001b94:	1c18      	adds	r0, r3, #0
 8001b96:	f7ff f8af 	bl	8000cf8 <__aeabi_f2iz>
 8001b9a:	0002      	movs	r2, r0
 8001b9c:	193b      	adds	r3, r7, r4
 8001b9e:	601a      	str	r2, [r3, #0]
		accel_bias[1] += temp.y;
 8001ba0:	193b      	adds	r3, r7, r4
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff f8c7 	bl	8000d38 <__aeabi_i2f>
 8001baa:	1c02      	adds	r2, r0, #0
 8001bac:	197b      	adds	r3, r7, r5
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	1c19      	adds	r1, r3, #0
 8001bb2:	1c10      	adds	r0, r2, #0
 8001bb4:	f7fe fd3c 	bl	8000630 <__aeabi_fadd>
 8001bb8:	1c03      	adds	r3, r0, #0
 8001bba:	1c18      	adds	r0, r3, #0
 8001bbc:	f7ff f89c 	bl	8000cf8 <__aeabi_f2iz>
 8001bc0:	0002      	movs	r2, r0
 8001bc2:	193b      	adds	r3, r7, r4
 8001bc4:	605a      	str	r2, [r3, #4]
		accel_bias[2] -= temp.z;
 8001bc6:	193b      	adds	r3, r7, r4
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	0018      	movs	r0, r3
 8001bcc:	f7ff f8b4 	bl	8000d38 <__aeabi_i2f>
 8001bd0:	1c02      	adds	r2, r0, #0
 8001bd2:	197b      	adds	r3, r7, r5
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	1c19      	adds	r1, r3, #0
 8001bd8:	1c10      	adds	r0, r2, #0
 8001bda:	f7fe fec5 	bl	8000968 <__aeabi_fsub>
 8001bde:	1c03      	adds	r3, r0, #0
 8001be0:	1c18      	adds	r0, r3, #0
 8001be2:	f7ff f889 	bl	8000cf8 <__aeabi_f2iz>
 8001be6:	0002      	movs	r2, r0
 8001be8:	193b      	adds	r3, r7, r4
 8001bea:	609a      	str	r2, [r3, #8]
	for(int i = 0; i < 100; i++)
 8001bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bee:	3301      	adds	r3, #1
 8001bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bf4:	2b63      	cmp	r3, #99	; 0x63
 8001bf6:	ddba      	ble.n	8001b6e <icm20948_accel_calibration+0x36>
	}

	accel_bias[0] /= 100;
 8001bf8:	2418      	movs	r4, #24
 8001bfa:	193b      	adds	r3, r7, r4
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2164      	movs	r1, #100	; 0x64
 8001c00:	0018      	movs	r0, r3
 8001c02:	f7fe fb15 	bl	8000230 <__divsi3>
 8001c06:	0003      	movs	r3, r0
 8001c08:	001a      	movs	r2, r3
 8001c0a:	193b      	adds	r3, r7, r4
 8001c0c:	601a      	str	r2, [r3, #0]
	accel_bias[1] /= 100;
 8001c0e:	193b      	adds	r3, r7, r4
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	2164      	movs	r1, #100	; 0x64
 8001c14:	0018      	movs	r0, r3
 8001c16:	f7fe fb0b 	bl	8000230 <__divsi3>
 8001c1a:	0003      	movs	r3, r0
 8001c1c:	001a      	movs	r2, r3
 8001c1e:	193b      	adds	r3, r7, r4
 8001c20:	605a      	str	r2, [r3, #4]
	accel_bias[2] /= 100;
 8001c22:	193b      	adds	r3, r7, r4
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	2164      	movs	r1, #100	; 0x64
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f7fe fb01 	bl	8000230 <__divsi3>
 8001c2e:	0003      	movs	r3, r0
 8001c30:	001a      	movs	r2, r3
 8001c32:	193b      	adds	r3, r7, r4
 8001c34:	609a      	str	r2, [r3, #8]

	uint8_t mask_bit[3] = {0, 0, 0};
 8001c36:	003b      	movs	r3, r7
 8001c38:	4a68      	ldr	r2, [pc, #416]	; (8001ddc <icm20948_accel_calibration+0x2a4>)
 8001c3a:	8811      	ldrh	r1, [r2, #0]
 8001c3c:	8019      	strh	r1, [r3, #0]
 8001c3e:	7892      	ldrb	r2, [r2, #2]
 8001c40:	709a      	strb	r2, [r3, #2]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 8001c42:	2202      	movs	r2, #2
 8001c44:	2114      	movs	r1, #20
 8001c46:	2010      	movs	r0, #16
 8001c48:	f000 fa16 	bl	8002078 <read_multiple_icm20948_reg>
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	63bb      	str	r3, [r7, #56]	; 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 8001c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	021b      	lsls	r3, r3, #8
 8001c56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c58:	3201      	adds	r2, #1
 8001c5a:	7812      	ldrb	r2, [r2, #0]
 8001c5c:	431a      	orrs	r2, r3
 8001c5e:	250c      	movs	r5, #12
 8001c60:	197b      	adds	r3, r7, r5
 8001c62:	601a      	str	r2, [r3, #0]
	mask_bit[0] = temp2[1] & 0x01;
 8001c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c66:	3301      	adds	r3, #1
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	003b      	movs	r3, r7
 8001c72:	701a      	strb	r2, [r3, #0]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 8001c74:	2202      	movs	r2, #2
 8001c76:	2117      	movs	r1, #23
 8001c78:	2010      	movs	r0, #16
 8001c7a:	f000 f9fd 	bl	8002078 <read_multiple_icm20948_reg>
 8001c7e:	0003      	movs	r3, r0
 8001c80:	637b      	str	r3, [r7, #52]	; 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8001c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	021b      	lsls	r3, r3, #8
 8001c88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c8a:	3201      	adds	r2, #1
 8001c8c:	7812      	ldrb	r2, [r2, #0]
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	197b      	adds	r3, r7, r5
 8001c92:	605a      	str	r2, [r3, #4]
	mask_bit[1] = temp3[1] & 0x01;
 8001c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c96:	3301      	adds	r3, #1
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	003b      	movs	r3, r7
 8001ca2:	705a      	strb	r2, [r3, #1]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	211a      	movs	r1, #26
 8001ca8:	2010      	movs	r0, #16
 8001caa:	f000 f9e5 	bl	8002078 <read_multiple_icm20948_reg>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	633b      	str	r3, [r7, #48]	; 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 8001cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	021b      	lsls	r3, r3, #8
 8001cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cba:	3201      	adds	r2, #1
 8001cbc:	7812      	ldrb	r2, [r2, #0]
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	197b      	adds	r3, r7, r5
 8001cc2:	609a      	str	r2, [r3, #8]
	mask_bit[2] = temp4[1] & 0x01;
 8001cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	4013      	ands	r3, r2
 8001cce:	b2da      	uxtb	r2, r3
 8001cd0:	003b      	movs	r3, r7
 8001cd2:	709a      	strb	r2, [r3, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 8001cd4:	197b      	adds	r3, r7, r5
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	193b      	adds	r3, r7, r4
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	da00      	bge.n	8001ce2 <icm20948_accel_calibration+0x1aa>
 8001ce0:	3307      	adds	r3, #7
 8001ce2:	10db      	asrs	r3, r3, #3
 8001ce4:	425b      	negs	r3, r3
 8001ce6:	18d2      	adds	r2, r2, r3
 8001ce8:	210c      	movs	r1, #12
 8001cea:	187b      	adds	r3, r7, r1
 8001cec:	601a      	str	r2, [r3, #0]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 8001cee:	187b      	adds	r3, r7, r1
 8001cf0:	685a      	ldr	r2, [r3, #4]
 8001cf2:	2318      	movs	r3, #24
 8001cf4:	18fb      	adds	r3, r7, r3
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	da00      	bge.n	8001cfe <icm20948_accel_calibration+0x1c6>
 8001cfc:	3307      	adds	r3, #7
 8001cfe:	10db      	asrs	r3, r3, #3
 8001d00:	425b      	negs	r3, r3
 8001d02:	18d2      	adds	r2, r2, r3
 8001d04:	210c      	movs	r1, #12
 8001d06:	187b      	adds	r3, r7, r1
 8001d08:	605a      	str	r2, [r3, #4]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 8001d0a:	187b      	adds	r3, r7, r1
 8001d0c:	689a      	ldr	r2, [r3, #8]
 8001d0e:	2318      	movs	r3, #24
 8001d10:	18fb      	adds	r3, r7, r3
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	da00      	bge.n	8001d1a <icm20948_accel_calibration+0x1e2>
 8001d18:	3307      	adds	r3, #7
 8001d1a:	10db      	asrs	r3, r3, #3
 8001d1c:	425b      	negs	r3, r3
 8001d1e:	18d2      	adds	r2, r2, r3
 8001d20:	210c      	movs	r1, #12
 8001d22:	187b      	adds	r3, r7, r1
 8001d24:	609a      	str	r2, [r3, #8]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8001d26:	187b      	adds	r3, r7, r1
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	121b      	asrs	r3, r3, #8
 8001d2c:	b2da      	uxtb	r2, r3
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	701a      	strb	r2, [r3, #0]
  	accel_offset[1] = (accel_bias_reg[0])      & 0xFE;
 8001d32:	187b      	adds	r3, r7, r1
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2201      	movs	r2, #1
 8001d3a:	4393      	bics	r3, r2
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	1d3b      	adds	r3, r7, #4
 8001d40:	705a      	strb	r2, [r3, #1]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	785a      	ldrb	r2, [r3, #1]
 8001d46:	003b      	movs	r3, r7
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	1d3b      	adds	r3, r7, #4
 8001d50:	705a      	strb	r2, [r3, #1]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8001d52:	187b      	adds	r3, r7, r1
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	121b      	asrs	r3, r3, #8
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	709a      	strb	r2, [r3, #2]
  	accel_offset[3] = (accel_bias_reg[1])      & 0xFE;
 8001d5e:	187b      	adds	r3, r7, r1
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2201      	movs	r2, #1
 8001d66:	4393      	bics	r3, r2
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	1d3b      	adds	r3, r7, #4
 8001d6c:	70da      	strb	r2, [r3, #3]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	78da      	ldrb	r2, [r3, #3]
 8001d72:	003b      	movs	r3, r7
 8001d74:	785b      	ldrb	r3, [r3, #1]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	70da      	strb	r2, [r3, #3]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 8001d7e:	187b      	adds	r3, r7, r1
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	121b      	asrs	r3, r3, #8
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	1d3b      	adds	r3, r7, #4
 8001d88:	711a      	strb	r2, [r3, #4]
	accel_offset[5] = (accel_bias_reg[2])      & 0xFE;
 8001d8a:	187b      	adds	r3, r7, r1
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2201      	movs	r2, #1
 8001d92:	4393      	bics	r3, r2
 8001d94:	b2da      	uxtb	r2, r3
 8001d96:	1d3b      	adds	r3, r7, #4
 8001d98:	715a      	strb	r2, [r3, #5]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 8001d9a:	1d3b      	adds	r3, r7, #4
 8001d9c:	795a      	ldrb	r2, [r3, #5]
 8001d9e:	003b      	movs	r3, r7
 8001da0:	789b      	ldrb	r3, [r3, #2]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	b2da      	uxtb	r2, r3
 8001da6:	1d3b      	adds	r3, r7, #4
 8001da8:	715a      	strb	r2, [r3, #5]

	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 8001daa:	1d3a      	adds	r2, r7, #4
 8001dac:	2302      	movs	r3, #2
 8001dae:	2114      	movs	r1, #20
 8001db0:	2010      	movs	r0, #16
 8001db2:	f000 f99b 	bl	80020ec <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 8001db6:	1d3b      	adds	r3, r7, #4
 8001db8:	1c9a      	adds	r2, r3, #2
 8001dba:	2302      	movs	r3, #2
 8001dbc:	2117      	movs	r1, #23
 8001dbe:	2010      	movs	r0, #16
 8001dc0:	f000 f994 	bl	80020ec <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	1d1a      	adds	r2, r3, #4
 8001dc8:	2302      	movs	r3, #2
 8001dca:	211a      	movs	r1, #26
 8001dcc:	2010      	movs	r0, #16
 8001dce:	f000 f98d 	bl	80020ec <write_multiple_icm20948_reg>
}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b010      	add	sp, #64	; 0x40
 8001dd8:	bdb0      	pop	{r4, r5, r7, pc}
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	08007cc8 	.word	0x08007cc8

08001de0 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8001de0:	b590      	push	{r4, r7, lr}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	0002      	movs	r2, r0
 8001de8:	1dfb      	adds	r3, r7, #7
 8001dea:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8001dec:	230f      	movs	r3, #15
 8001dee:	18fc      	adds	r4, r7, r3
 8001df0:	2101      	movs	r1, #1
 8001df2:	2020      	movs	r0, #32
 8001df4:	f000 f8e0 	bl	8001fb8 <read_single_icm20948_reg>
 8001df8:	0003      	movs	r3, r0
 8001dfa:	7023      	strb	r3, [r4, #0]

	switch(full_scale)
 8001dfc:	1dfb      	adds	r3, r7, #7
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d027      	beq.n	8001e54 <icm20948_gyro_full_scale_select+0x74>
 8001e04:	dc31      	bgt.n	8001e6a <icm20948_gyro_full_scale_select+0x8a>
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d019      	beq.n	8001e3e <icm20948_gyro_full_scale_select+0x5e>
 8001e0a:	dc2e      	bgt.n	8001e6a <icm20948_gyro_full_scale_select+0x8a>
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d002      	beq.n	8001e16 <icm20948_gyro_full_scale_select+0x36>
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d009      	beq.n	8001e28 <icm20948_gyro_full_scale_select+0x48>
 8001e14:	e029      	b.n	8001e6a <icm20948_gyro_full_scale_select+0x8a>
	{
		case _250dps :
			new_val |= 0x00;
 8001e16:	220f      	movs	r2, #15
 8001e18:	18bb      	adds	r3, r7, r2
 8001e1a:	18ba      	adds	r2, r7, r2
 8001e1c:	7812      	ldrb	r2, [r2, #0]
 8001e1e:	701a      	strb	r2, [r3, #0]
			gyro_scale_factor = 131.0;
 8001e20:	4b18      	ldr	r3, [pc, #96]	; (8001e84 <icm20948_gyro_full_scale_select+0xa4>)
 8001e22:	4a19      	ldr	r2, [pc, #100]	; (8001e88 <icm20948_gyro_full_scale_select+0xa8>)
 8001e24:	601a      	str	r2, [r3, #0]
			break;
 8001e26:	e020      	b.n	8001e6a <icm20948_gyro_full_scale_select+0x8a>
		case _500dps :
			new_val |= 0x02;
 8001e28:	220f      	movs	r2, #15
 8001e2a:	18bb      	adds	r3, r7, r2
 8001e2c:	18ba      	adds	r2, r7, r2
 8001e2e:	7812      	ldrb	r2, [r2, #0]
 8001e30:	2102      	movs	r1, #2
 8001e32:	430a      	orrs	r2, r1
 8001e34:	701a      	strb	r2, [r3, #0]
			gyro_scale_factor = 65.5;
 8001e36:	4b13      	ldr	r3, [pc, #76]	; (8001e84 <icm20948_gyro_full_scale_select+0xa4>)
 8001e38:	4a14      	ldr	r2, [pc, #80]	; (8001e8c <icm20948_gyro_full_scale_select+0xac>)
 8001e3a:	601a      	str	r2, [r3, #0]
			break;
 8001e3c:	e015      	b.n	8001e6a <icm20948_gyro_full_scale_select+0x8a>
		case _1000dps :
			new_val |= 0x04;
 8001e3e:	220f      	movs	r2, #15
 8001e40:	18bb      	adds	r3, r7, r2
 8001e42:	18ba      	adds	r2, r7, r2
 8001e44:	7812      	ldrb	r2, [r2, #0]
 8001e46:	2104      	movs	r1, #4
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	701a      	strb	r2, [r3, #0]
			gyro_scale_factor = 32.8;
 8001e4c:	4b0d      	ldr	r3, [pc, #52]	; (8001e84 <icm20948_gyro_full_scale_select+0xa4>)
 8001e4e:	4a10      	ldr	r2, [pc, #64]	; (8001e90 <icm20948_gyro_full_scale_select+0xb0>)
 8001e50:	601a      	str	r2, [r3, #0]
			break;
 8001e52:	e00a      	b.n	8001e6a <icm20948_gyro_full_scale_select+0x8a>
		case _2000dps :
			new_val |= 0x06;
 8001e54:	220f      	movs	r2, #15
 8001e56:	18bb      	adds	r3, r7, r2
 8001e58:	18ba      	adds	r2, r7, r2
 8001e5a:	7812      	ldrb	r2, [r2, #0]
 8001e5c:	2106      	movs	r1, #6
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	701a      	strb	r2, [r3, #0]
			gyro_scale_factor = 16.4;
 8001e62:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <icm20948_gyro_full_scale_select+0xa4>)
 8001e64:	4a0b      	ldr	r2, [pc, #44]	; (8001e94 <icm20948_gyro_full_scale_select+0xb4>)
 8001e66:	601a      	str	r2, [r3, #0]
			break;
 8001e68:	46c0      	nop			; (mov r8, r8)
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8001e6a:	230f      	movs	r3, #15
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	001a      	movs	r2, r3
 8001e72:	2101      	movs	r1, #1
 8001e74:	2020      	movs	r0, #32
 8001e76:	f000 f8d1 	bl	800201c <write_single_icm20948_reg>
}
 8001e7a:	46c0      	nop			; (mov r8, r8)
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	b005      	add	sp, #20
 8001e80:	bd90      	pop	{r4, r7, pc}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	2000016c 	.word	0x2000016c
 8001e88:	43030000 	.word	0x43030000
 8001e8c:	42830000 	.word	0x42830000
 8001e90:	42033333 	.word	0x42033333
 8001e94:	41833333 	.word	0x41833333

08001e98 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 8001e98:	b590      	push	{r4, r7, lr}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	1dfb      	adds	r3, r7, #7
 8001ea2:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8001ea4:	230f      	movs	r3, #15
 8001ea6:	18fc      	adds	r4, r7, r3
 8001ea8:	2114      	movs	r1, #20
 8001eaa:	2020      	movs	r0, #32
 8001eac:	f000 f884 	bl	8001fb8 <read_single_icm20948_reg>
 8001eb0:	0003      	movs	r3, r0
 8001eb2:	7023      	strb	r3, [r4, #0]

	switch(full_scale)
 8001eb4:	1dfb      	adds	r3, r7, #7
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b03      	cmp	r3, #3
 8001eba:	d02a      	beq.n	8001f12 <icm20948_accel_full_scale_select+0x7a>
 8001ebc:	dc35      	bgt.n	8001f2a <icm20948_accel_full_scale_select+0x92>
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d01b      	beq.n	8001efa <icm20948_accel_full_scale_select+0x62>
 8001ec2:	dc32      	bgt.n	8001f2a <icm20948_accel_full_scale_select+0x92>
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d002      	beq.n	8001ece <icm20948_accel_full_scale_select+0x36>
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d00a      	beq.n	8001ee2 <icm20948_accel_full_scale_select+0x4a>
 8001ecc:	e02d      	b.n	8001f2a <icm20948_accel_full_scale_select+0x92>
	{
		case _2g :
			new_val |= 0x00;
 8001ece:	220f      	movs	r2, #15
 8001ed0:	18bb      	adds	r3, r7, r2
 8001ed2:	18ba      	adds	r2, r7, r2
 8001ed4:	7812      	ldrb	r2, [r2, #0]
 8001ed6:	701a      	strb	r2, [r3, #0]
			accel_scale_factor = 16384;
 8001ed8:	4b1a      	ldr	r3, [pc, #104]	; (8001f44 <icm20948_accel_full_scale_select+0xac>)
 8001eda:	228d      	movs	r2, #141	; 0x8d
 8001edc:	05d2      	lsls	r2, r2, #23
 8001ede:	601a      	str	r2, [r3, #0]
			break;
 8001ee0:	e023      	b.n	8001f2a <icm20948_accel_full_scale_select+0x92>
		case _4g :
			new_val |= 0x02;
 8001ee2:	220f      	movs	r2, #15
 8001ee4:	18bb      	adds	r3, r7, r2
 8001ee6:	18ba      	adds	r2, r7, r2
 8001ee8:	7812      	ldrb	r2, [r2, #0]
 8001eea:	2102      	movs	r1, #2
 8001eec:	430a      	orrs	r2, r1
 8001eee:	701a      	strb	r2, [r3, #0]
			accel_scale_factor = 8192;
 8001ef0:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <icm20948_accel_full_scale_select+0xac>)
 8001ef2:	228c      	movs	r2, #140	; 0x8c
 8001ef4:	05d2      	lsls	r2, r2, #23
 8001ef6:	601a      	str	r2, [r3, #0]
			break;
 8001ef8:	e017      	b.n	8001f2a <icm20948_accel_full_scale_select+0x92>
		case _8g :
			new_val |= 0x04;
 8001efa:	220f      	movs	r2, #15
 8001efc:	18bb      	adds	r3, r7, r2
 8001efe:	18ba      	adds	r2, r7, r2
 8001f00:	7812      	ldrb	r2, [r2, #0]
 8001f02:	2104      	movs	r1, #4
 8001f04:	430a      	orrs	r2, r1
 8001f06:	701a      	strb	r2, [r3, #0]
			accel_scale_factor = 4096;
 8001f08:	4b0e      	ldr	r3, [pc, #56]	; (8001f44 <icm20948_accel_full_scale_select+0xac>)
 8001f0a:	228b      	movs	r2, #139	; 0x8b
 8001f0c:	05d2      	lsls	r2, r2, #23
 8001f0e:	601a      	str	r2, [r3, #0]
			break;
 8001f10:	e00b      	b.n	8001f2a <icm20948_accel_full_scale_select+0x92>
		case _16g :
			new_val |= 0x06;
 8001f12:	220f      	movs	r2, #15
 8001f14:	18bb      	adds	r3, r7, r2
 8001f16:	18ba      	adds	r2, r7, r2
 8001f18:	7812      	ldrb	r2, [r2, #0]
 8001f1a:	2106      	movs	r1, #6
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	701a      	strb	r2, [r3, #0]
			accel_scale_factor = 2048;
 8001f20:	4b08      	ldr	r3, [pc, #32]	; (8001f44 <icm20948_accel_full_scale_select+0xac>)
 8001f22:	228a      	movs	r2, #138	; 0x8a
 8001f24:	05d2      	lsls	r2, r2, #23
 8001f26:	601a      	str	r2, [r3, #0]
			break;
 8001f28:	46c0      	nop			; (mov r8, r8)
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 8001f2a:	230f      	movs	r3, #15
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	001a      	movs	r2, r3
 8001f32:	2114      	movs	r1, #20
 8001f34:	2020      	movs	r0, #32
 8001f36:	f000 f871 	bl	800201c <write_single_icm20948_reg>
}
 8001f3a:	46c0      	nop			; (mov r8, r8)
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	b005      	add	sp, #20
 8001f40:	bd90      	pop	{r4, r7, pc}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	20000170 	.word	0x20000170

08001f48 <cs_high>:


static void cs_high()
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);
 8001f4c:	2380      	movs	r3, #128	; 0x80
 8001f4e:	0219      	lsls	r1, r3, #8
 8001f50:	23a0      	movs	r3, #160	; 0xa0
 8001f52:	05db      	lsls	r3, r3, #23
 8001f54:	2201      	movs	r2, #1
 8001f56:	0018      	movs	r0, r3
 8001f58:	f002 fa86 	bl	8004468 <HAL_GPIO_WritePin>
}
 8001f5c:	46c0      	nop			; (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <cs_low>:

static void cs_low()
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 8001f66:	2380      	movs	r3, #128	; 0x80
 8001f68:	0219      	lsls	r1, r3, #8
 8001f6a:	23a0      	movs	r3, #160	; 0xa0
 8001f6c:	05db      	lsls	r3, r3, #23
 8001f6e:	2200      	movs	r2, #0
 8001f70:	0018      	movs	r0, r3
 8001f72:	f002 fa79 	bl	8004468 <HAL_GPIO_WritePin>
}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <select_user_bank>:

static void select_user_bank(userbank ub)
{
 8001f7c:	b590      	push	{r4, r7, lr}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	0002      	movs	r2, r0
 8001f84:	1dfb      	adds	r3, r7, #7
 8001f86:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 8001f88:	240c      	movs	r4, #12
 8001f8a:	193b      	adds	r3, r7, r4
 8001f8c:	227f      	movs	r2, #127	; 0x7f
 8001f8e:	701a      	strb	r2, [r3, #0]
	write_reg[1] = ub;
 8001f90:	193b      	adds	r3, r7, r4
 8001f92:	1dfa      	adds	r2, r7, #7
 8001f94:	7812      	ldrb	r2, [r2, #0]
 8001f96:	705a      	strb	r2, [r3, #1]

	cs_low();
 8001f98:	f7ff ffe3 	bl	8001f62 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8001f9c:	1939      	adds	r1, r7, r4
 8001f9e:	4805      	ldr	r0, [pc, #20]	; (8001fb4 <select_user_bank+0x38>)
 8001fa0:	230a      	movs	r3, #10
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	f003 fb4c 	bl	8005640 <HAL_SPI_Transmit>
	cs_high();
 8001fa8:	f7ff ffce 	bl	8001f48 <cs_high>
}
 8001fac:	46c0      	nop			; (mov r8, r8)
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	b005      	add	sp, #20
 8001fb2:	bd90      	pop	{r4, r7, pc}
 8001fb4:	200002f0 	.word	0x200002f0

08001fb8 <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 8001fb8:	b590      	push	{r4, r7, lr}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	1dfb      	adds	r3, r7, #7
 8001fc2:	701a      	strb	r2, [r3, #0]
 8001fc4:	1dbb      	adds	r3, r7, #6
 8001fc6:	1c0a      	adds	r2, r1, #0
 8001fc8:	701a      	strb	r2, [r3, #0]
	uint8_t read_reg = READ | reg;
 8001fca:	1dbb      	adds	r3, r7, #6
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2280      	movs	r2, #128	; 0x80
 8001fd0:	4252      	negs	r2, r2
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	240f      	movs	r4, #15
 8001fd8:	193b      	adds	r3, r7, r4
 8001fda:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val;
	select_user_bank(ub);
 8001fdc:	1dfb      	adds	r3, r7, #7
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f7ff ffcb 	bl	8001f7c <select_user_bank>

	cs_low();
 8001fe6:	f7ff ffbc 	bl	8001f62 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 8001fea:	23fa      	movs	r3, #250	; 0xfa
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	1939      	adds	r1, r7, r4
 8001ff0:	4809      	ldr	r0, [pc, #36]	; (8002018 <read_single_icm20948_reg+0x60>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f003 fb24 	bl	8005640 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 8001ff8:	23fa      	movs	r3, #250	; 0xfa
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	240e      	movs	r4, #14
 8001ffe:	1939      	adds	r1, r7, r4
 8002000:	4805      	ldr	r0, [pc, #20]	; (8002018 <read_single_icm20948_reg+0x60>)
 8002002:	2201      	movs	r2, #1
 8002004:	f003 fc72 	bl	80058ec <HAL_SPI_Receive>
	cs_high();
 8002008:	f7ff ff9e 	bl	8001f48 <cs_high>

	return reg_val;
 800200c:	193b      	adds	r3, r7, r4
 800200e:	781b      	ldrb	r3, [r3, #0]
}
 8002010:	0018      	movs	r0, r3
 8002012:	46bd      	mov	sp, r7
 8002014:	b005      	add	sp, #20
 8002016:	bd90      	pop	{r4, r7, pc}
 8002018:	200002f0 	.word	0x200002f0

0800201c <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 800201c:	b590      	push	{r4, r7, lr}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	0004      	movs	r4, r0
 8002024:	0008      	movs	r0, r1
 8002026:	0011      	movs	r1, r2
 8002028:	1dfb      	adds	r3, r7, #7
 800202a:	1c22      	adds	r2, r4, #0
 800202c:	701a      	strb	r2, [r3, #0]
 800202e:	1dbb      	adds	r3, r7, #6
 8002030:	1c02      	adds	r2, r0, #0
 8002032:	701a      	strb	r2, [r3, #0]
 8002034:	1d7b      	adds	r3, r7, #5
 8002036:	1c0a      	adds	r2, r1, #0
 8002038:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 800203a:	240c      	movs	r4, #12
 800203c:	193b      	adds	r3, r7, r4
 800203e:	1dba      	adds	r2, r7, #6
 8002040:	7812      	ldrb	r2, [r2, #0]
 8002042:	701a      	strb	r2, [r3, #0]
	write_reg[1] = val;
 8002044:	193b      	adds	r3, r7, r4
 8002046:	1d7a      	adds	r2, r7, #5
 8002048:	7812      	ldrb	r2, [r2, #0]
 800204a:	705a      	strb	r2, [r3, #1]

	select_user_bank(ub);
 800204c:	1dfb      	adds	r3, r7, #7
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	0018      	movs	r0, r3
 8002052:	f7ff ff93 	bl	8001f7c <select_user_bank>

	cs_low();
 8002056:	f7ff ff84 	bl	8001f62 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 800205a:	23fa      	movs	r3, #250	; 0xfa
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	1939      	adds	r1, r7, r4
 8002060:	4804      	ldr	r0, [pc, #16]	; (8002074 <write_single_icm20948_reg+0x58>)
 8002062:	2202      	movs	r2, #2
 8002064:	f003 faec 	bl	8005640 <HAL_SPI_Transmit>
	cs_high();
 8002068:	f7ff ff6e 	bl	8001f48 <cs_high>
}
 800206c:	46c0      	nop			; (mov r8, r8)
 800206e:	46bd      	mov	sp, r7
 8002070:	b005      	add	sp, #20
 8002072:	bd90      	pop	{r4, r7, pc}
 8002074:	200002f0 	.word	0x200002f0

08002078 <read_multiple_icm20948_reg>:

uint8_t* read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8002078:	b590      	push	{r4, r7, lr}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	0004      	movs	r4, r0
 8002080:	0008      	movs	r0, r1
 8002082:	0011      	movs	r1, r2
 8002084:	1dfb      	adds	r3, r7, #7
 8002086:	1c22      	adds	r2, r4, #0
 8002088:	701a      	strb	r2, [r3, #0]
 800208a:	1dbb      	adds	r3, r7, #6
 800208c:	1c02      	adds	r2, r0, #0
 800208e:	701a      	strb	r2, [r3, #0]
 8002090:	1d7b      	adds	r3, r7, #5
 8002092:	1c0a      	adds	r2, r1, #0
 8002094:	701a      	strb	r2, [r3, #0]
	uint8_t read_reg = READ | reg;
 8002096:	1dbb      	adds	r3, r7, #6
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	2280      	movs	r2, #128	; 0x80
 800209c:	4252      	negs	r2, r2
 800209e:	4313      	orrs	r3, r2
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	240f      	movs	r4, #15
 80020a4:	193b      	adds	r3, r7, r4
 80020a6:	701a      	strb	r2, [r3, #0]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 80020a8:	1dfb      	adds	r3, r7, #7
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	0018      	movs	r0, r3
 80020ae:	f7ff ff65 	bl	8001f7c <select_user_bank>

	cs_low();
 80020b2:	f7ff ff56 	bl	8001f62 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 80020b6:	23fa      	movs	r3, #250	; 0xfa
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	1939      	adds	r1, r7, r4
 80020bc:	4809      	ldr	r0, [pc, #36]	; (80020e4 <read_multiple_icm20948_reg+0x6c>)
 80020be:	2201      	movs	r2, #1
 80020c0:	f003 fabe 	bl	8005640 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 80020c4:	1d7b      	adds	r3, r7, #5
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	23fa      	movs	r3, #250	; 0xfa
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4906      	ldr	r1, [pc, #24]	; (80020e8 <read_multiple_icm20948_reg+0x70>)
 80020d0:	4804      	ldr	r0, [pc, #16]	; (80020e4 <read_multiple_icm20948_reg+0x6c>)
 80020d2:	f003 fc0b 	bl	80058ec <HAL_SPI_Receive>
	cs_high();
 80020d6:	f7ff ff37 	bl	8001f48 <cs_high>

	return reg_val;
 80020da:	4b03      	ldr	r3, [pc, #12]	; (80020e8 <read_multiple_icm20948_reg+0x70>)
}
 80020dc:	0018      	movs	r0, r3
 80020de:	46bd      	mov	sp, r7
 80020e0:	b005      	add	sp, #20
 80020e2:	bd90      	pop	{r4, r7, pc}
 80020e4:	200002f0 	.word	0x200002f0
 80020e8:	200001a8 	.word	0x200001a8

080020ec <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t* val, uint8_t len)
{
 80020ec:	b590      	push	{r4, r7, lr}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	0004      	movs	r4, r0
 80020f4:	0008      	movs	r0, r1
 80020f6:	603a      	str	r2, [r7, #0]
 80020f8:	0019      	movs	r1, r3
 80020fa:	1dfb      	adds	r3, r7, #7
 80020fc:	1c22      	adds	r2, r4, #0
 80020fe:	701a      	strb	r2, [r3, #0]
 8002100:	1dbb      	adds	r3, r7, #6
 8002102:	1c02      	adds	r2, r0, #0
 8002104:	701a      	strb	r2, [r3, #0]
 8002106:	1d7b      	adds	r3, r7, #5
 8002108:	1c0a      	adds	r2, r1, #0
 800210a:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg = WRITE | reg;
 800210c:	240f      	movs	r4, #15
 800210e:	193b      	adds	r3, r7, r4
 8002110:	1dba      	adds	r2, r7, #6
 8002112:	7812      	ldrb	r2, [r2, #0]
 8002114:	701a      	strb	r2, [r3, #0]
	select_user_bank(ub);
 8002116:	1dfb      	adds	r3, r7, #7
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	0018      	movs	r0, r3
 800211c:	f7ff ff2e 	bl	8001f7c <select_user_bank>

	cs_low();
 8002120:	f7ff ff1f 	bl	8001f62 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 8002124:	23fa      	movs	r3, #250	; 0xfa
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	1939      	adds	r1, r7, r4
 800212a:	4809      	ldr	r0, [pc, #36]	; (8002150 <write_multiple_icm20948_reg+0x64>)
 800212c:	2201      	movs	r2, #1
 800212e:	f003 fa87 	bl	8005640 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
 8002132:	1d7b      	adds	r3, r7, #5
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	b29a      	uxth	r2, r3
 8002138:	23fa      	movs	r3, #250	; 0xfa
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	6839      	ldr	r1, [r7, #0]
 800213e:	4804      	ldr	r0, [pc, #16]	; (8002150 <write_multiple_icm20948_reg+0x64>)
 8002140:	f003 fa7e 	bl	8005640 <HAL_SPI_Transmit>
	cs_high();
 8002144:	f7ff ff00 	bl	8001f48 <cs_high>
}
 8002148:	46c0      	nop			; (mov r8, r8)
 800214a:	46bd      	mov	sp, r7
 800214c:	b005      	add	sp, #20
 800214e:	bd90      	pop	{r4, r7, pc}
 8002150:	200002f0 	.word	0x200002f0

08002154 <read_single_ak09916_reg>:

static uint8_t read_single_ak09916_reg(uint8_t reg)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	0002      	movs	r2, r0
 800215c:	1dfb      	adds	r3, r7, #7
 800215e:	701a      	strb	r2, [r3, #0]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, READ | MAG_SLAVE_ADDR);
 8002160:	228c      	movs	r2, #140	; 0x8c
 8002162:	2103      	movs	r1, #3
 8002164:	2030      	movs	r0, #48	; 0x30
 8002166:	f7ff ff59 	bl	800201c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 800216a:	1dfb      	adds	r3, r7, #7
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	001a      	movs	r2, r3
 8002170:	2104      	movs	r1, #4
 8002172:	2030      	movs	r0, #48	; 0x30
 8002174:	f7ff ff52 	bl	800201c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8002178:	2281      	movs	r2, #129	; 0x81
 800217a:	2105      	movs	r1, #5
 800217c:	2030      	movs	r0, #48	; 0x30
 800217e:	f7ff ff4d 	bl	800201c <write_single_icm20948_reg>

	HAL_Delay(1);
 8002182:	2001      	movs	r0, #1
 8002184:	f001 f996 	bl	80034b4 <HAL_Delay>
	return read_single_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00);
 8002188:	213b      	movs	r1, #59	; 0x3b
 800218a:	2000      	movs	r0, #0
 800218c:	f7ff ff14 	bl	8001fb8 <read_single_icm20948_reg>
 8002190:	0003      	movs	r3, r0
}
 8002192:	0018      	movs	r0, r3
 8002194:	46bd      	mov	sp, r7
 8002196:	b002      	add	sp, #8
 8002198:	bd80      	pop	{r7, pc}

0800219a <write_single_ak09916_reg>:

static void write_single_ak09916_reg(uint8_t reg, uint8_t val)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
 80021a0:	0002      	movs	r2, r0
 80021a2:	1dfb      	adds	r3, r7, #7
 80021a4:	701a      	strb	r2, [r3, #0]
 80021a6:	1dbb      	adds	r3, r7, #6
 80021a8:	1c0a      	adds	r2, r1, #0
 80021aa:	701a      	strb	r2, [r3, #0]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, WRITE | MAG_SLAVE_ADDR);
 80021ac:	220c      	movs	r2, #12
 80021ae:	2103      	movs	r1, #3
 80021b0:	2030      	movs	r0, #48	; 0x30
 80021b2:	f7ff ff33 	bl	800201c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 80021b6:	1dfb      	adds	r3, r7, #7
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	001a      	movs	r2, r3
 80021bc:	2104      	movs	r1, #4
 80021be:	2030      	movs	r0, #48	; 0x30
 80021c0:	f7ff ff2c 	bl	800201c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_DO, val);
 80021c4:	1dbb      	adds	r3, r7, #6
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	001a      	movs	r2, r3
 80021ca:	2106      	movs	r1, #6
 80021cc:	2030      	movs	r0, #48	; 0x30
 80021ce:	f7ff ff25 	bl	800201c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 80021d2:	2281      	movs	r2, #129	; 0x81
 80021d4:	2105      	movs	r1, #5
 80021d6:	2030      	movs	r0, #48	; 0x30
 80021d8:	f7ff ff20 	bl	800201c <write_single_icm20948_reg>
}
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b002      	add	sp, #8
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <read_multiple_ak09916_reg>:

uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	0002      	movs	r2, r0
 80021ec:	1dfb      	adds	r3, r7, #7
 80021ee:	701a      	strb	r2, [r3, #0]
 80021f0:	1dbb      	adds	r3, r7, #6
 80021f2:	1c0a      	adds	r2, r1, #0
 80021f4:	701a      	strb	r2, [r3, #0]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, READ | MAG_SLAVE_ADDR);
 80021f6:	228c      	movs	r2, #140	; 0x8c
 80021f8:	2103      	movs	r1, #3
 80021fa:	2030      	movs	r0, #48	; 0x30
 80021fc:	f7ff ff0e 	bl	800201c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8002200:	1dfb      	adds	r3, r7, #7
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	001a      	movs	r2, r3
 8002206:	2104      	movs	r1, #4
 8002208:	2030      	movs	r0, #48	; 0x30
 800220a:	f7ff ff07 	bl	800201c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x80 | len);
 800220e:	1dbb      	adds	r3, r7, #6
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	2280      	movs	r2, #128	; 0x80
 8002214:	4252      	negs	r2, r2
 8002216:	4313      	orrs	r3, r2
 8002218:	b2db      	uxtb	r3, r3
 800221a:	001a      	movs	r2, r3
 800221c:	2105      	movs	r1, #5
 800221e:	2030      	movs	r0, #48	; 0x30
 8002220:	f7ff fefc 	bl	800201c <write_single_icm20948_reg>

	HAL_Delay(1);
 8002224:	2001      	movs	r0, #1
 8002226:	f001 f945 	bl	80034b4 <HAL_Delay>
	return read_multiple_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00, len);
 800222a:	1dbb      	adds	r3, r7, #6
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	001a      	movs	r2, r3
 8002230:	213b      	movs	r1, #59	; 0x3b
 8002232:	2000      	movs	r0, #0
 8002234:	f7ff ff20 	bl	8002078 <read_multiple_icm20948_reg>
 8002238:	0003      	movs	r3, r0
}
 800223a:	0018      	movs	r0, r3
 800223c:	46bd      	mov	sp, r7
 800223e:	b002      	add	sp, #8
 8002240:	bd80      	pop	{r7, pc}

08002242 <icm20948_init>:

static void ak09916_init();
static void icm20948_init();

void icm20948_init()
{
 8002242:	b580      	push	{r7, lr}
 8002244:	af00      	add	r7, sp, #0
	while(!icm20948_who_am_i());
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	f7ff fa1e 	bl	8001688 <icm20948_who_am_i>
 800224c:	0003      	movs	r3, r0
 800224e:	001a      	movs	r2, r3
 8002250:	2301      	movs	r3, #1
 8002252:	4053      	eors	r3, r2
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f6      	bne.n	8002248 <icm20948_init+0x6>

	icm20948_device_reset();
 800225a:	f7ff fa3e 	bl	80016da <icm20948_device_reset>
	icm20948_wakeup();
 800225e:	f7ff fa55 	bl	800170c <icm20948_wakeup>

	icm20948_clock_source(1);
 8002262:	2001      	movs	r0, #1
 8002264:	f7ff fae5 	bl	8001832 <icm20948_clock_source>
	icm20948_odr_align_enable();
 8002268:	f7ff fb04 	bl	8001874 <icm20948_odr_align_enable>

	icm20948_spi_slave_enable();
 800226c:	f7ff fa6c 	bl	8001748 <icm20948_spi_slave_enable>

	icm20948_gyro_low_pass_filter(0);
 8002270:	2000      	movs	r0, #0
 8002272:	f7ff fb09 	bl	8001888 <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 8002276:	2000      	movs	r0, #0
 8002278:	f7ff fb2a 	bl	80018d0 <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 800227c:	2000      	movs	r0, #0
 800227e:	f7ff fb4b 	bl	8001918 <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 8002282:	2000      	movs	r0, #0
 8002284:	f7ff fb59 	bl	800193a <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 8002288:	f7ff fb91 	bl	80019ae <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 800228c:	f7ff fc54 	bl	8001b38 <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 8002290:	2003      	movs	r0, #3
 8002292:	f7ff fda5 	bl	8001de0 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 8002296:	2003      	movs	r0, #3
 8002298:	f7ff fdfe 	bl	8001e98 <icm20948_accel_full_scale_select>
}
 800229c:	46c0      	nop			; (mov r8, r8)
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <ak09916_init>:

void ak09916_init()
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	af00      	add	r7, sp, #0
	icm20948_i2c_master_reset();
 80022a6:	f7ff fa6a 	bl	800177e <icm20948_i2c_master_reset>
	icm20948_i2c_master_enable();
 80022aa:	f7ff fa83 	bl	80017b4 <icm20948_i2c_master_enable>
	icm20948_i2c_master_clk_frq(7);
 80022ae:	2007      	movs	r0, #7
 80022b0:	f7ff fa9e 	bl	80017f0 <icm20948_i2c_master_clk_frq>

	while(!ak09916_who_am_i());
 80022b4:	46c0      	nop			; (mov r8, r8)
 80022b6:	f7ff f9fc 	bl	80016b2 <ak09916_who_am_i>
 80022ba:	0003      	movs	r3, r0
 80022bc:	001a      	movs	r2, r3
 80022be:	2301      	movs	r3, #1
 80022c0:	4053      	eors	r3, r2
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f6      	bne.n	80022b6 <ak09916_init+0x14>

	ak09916_soft_reset();
 80022c8:	f7ff fa14 	bl	80016f4 <ak09916_soft_reset>
	ak09916_operation_mode_setting(continuous_measurement_100hz);
 80022cc:	2008      	movs	r0, #8
 80022ce:	f7ff fb5b 	bl	8001988 <ak09916_operation_mode_setting>
}
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <IMU_Init>:

void IMU_Init()
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
	MX_SPI1_Init();
 80022dc:	f000 fdc6 	bl	8002e6c <MX_SPI1_Init>
	icm20948_init();
 80022e0:	f7ff ffaf 	bl	8002242 <icm20948_init>
	ak09916_init();
 80022e4:	f7ff ffdd 	bl	80022a2 <ak09916_init>
}
 80022e8:	46c0      	nop			; (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <print_imu_raw>:
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer2, m, 100);
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer3, n, 100);
}*/

void print_imu_raw()
{
 80022f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022f2:	b0af      	sub	sp, #188	; 0xbc
 80022f4:	af04      	add	r7, sp, #16
	char buffer1[50] = {0};
 80022f6:	2368      	movs	r3, #104	; 0x68
 80022f8:	18fb      	adds	r3, r7, r3
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	3304      	adds	r3, #4
 8002300:	222e      	movs	r2, #46	; 0x2e
 8002302:	2100      	movs	r1, #0
 8002304:	0018      	movs	r0, r3
 8002306:	f005 f881 	bl	800740c <memset>
	char buffer2[50] = {0};
 800230a:	2234      	movs	r2, #52	; 0x34
 800230c:	18bb      	adds	r3, r7, r2
 800230e:	2200      	movs	r2, #0
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	3304      	adds	r3, #4
 8002314:	222e      	movs	r2, #46	; 0x2e
 8002316:	2100      	movs	r1, #0
 8002318:	0018      	movs	r0, r3
 800231a:	f005 f877 	bl	800740c <memset>
	char buffer3[50] = {0};
 800231e:	003b      	movs	r3, r7
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	3304      	adds	r3, #4
 8002326:	222e      	movs	r2, #46	; 0x2e
 8002328:	2100      	movs	r1, #0
 800232a:	0018      	movs	r0, r3
 800232c:	f005 f86e 	bl	800740c <memset>
	int l = sprintf(buffer1, "%02x%02x%02x%02x%02x%02x", ((gyro.x & 0xff00)>>8), (gyro.x & 0xff), ((gyro.y & 0xff00)>>8), (gyro.y & 0xff), ((gyro.z & 0xff00)>>8), (gyro.z & 0xff));
 8002330:	4b66      	ldr	r3, [pc, #408]	; (80024cc <print_imu_raw+0x1dc>)
 8002332:	2100      	movs	r1, #0
 8002334:	5e5b      	ldrsh	r3, [r3, r1]
 8002336:	121b      	asrs	r3, r3, #8
 8002338:	22ff      	movs	r2, #255	; 0xff
 800233a:	001e      	movs	r6, r3
 800233c:	4016      	ands	r6, r2
 800233e:	4b63      	ldr	r3, [pc, #396]	; (80024cc <print_imu_raw+0x1dc>)
 8002340:	2100      	movs	r1, #0
 8002342:	5e5b      	ldrsh	r3, [r3, r1]
 8002344:	b29b      	uxth	r3, r3
 8002346:	001a      	movs	r2, r3
 8002348:	23ff      	movs	r3, #255	; 0xff
 800234a:	401a      	ands	r2, r3
 800234c:	4694      	mov	ip, r2
 800234e:	4b5f      	ldr	r3, [pc, #380]	; (80024cc <print_imu_raw+0x1dc>)
 8002350:	2102      	movs	r1, #2
 8002352:	5e5b      	ldrsh	r3, [r3, r1]
 8002354:	121b      	asrs	r3, r3, #8
 8002356:	22ff      	movs	r2, #255	; 0xff
 8002358:	4013      	ands	r3, r2
 800235a:	4a5c      	ldr	r2, [pc, #368]	; (80024cc <print_imu_raw+0x1dc>)
 800235c:	2102      	movs	r1, #2
 800235e:	5e52      	ldrsh	r2, [r2, r1]
 8002360:	b292      	uxth	r2, r2
 8002362:	0011      	movs	r1, r2
 8002364:	22ff      	movs	r2, #255	; 0xff
 8002366:	400a      	ands	r2, r1
 8002368:	4958      	ldr	r1, [pc, #352]	; (80024cc <print_imu_raw+0x1dc>)
 800236a:	2004      	movs	r0, #4
 800236c:	5e09      	ldrsh	r1, [r1, r0]
 800236e:	1209      	asrs	r1, r1, #8
 8002370:	20ff      	movs	r0, #255	; 0xff
 8002372:	4001      	ands	r1, r0
 8002374:	4855      	ldr	r0, [pc, #340]	; (80024cc <print_imu_raw+0x1dc>)
 8002376:	2504      	movs	r5, #4
 8002378:	5f40      	ldrsh	r0, [r0, r5]
 800237a:	b280      	uxth	r0, r0
 800237c:	0004      	movs	r4, r0
 800237e:	20ff      	movs	r0, #255	; 0xff
 8002380:	4020      	ands	r0, r4
 8002382:	4d53      	ldr	r5, [pc, #332]	; (80024d0 <print_imu_raw+0x1e0>)
 8002384:	2468      	movs	r4, #104	; 0x68
 8002386:	193c      	adds	r4, r7, r4
 8002388:	9003      	str	r0, [sp, #12]
 800238a:	9102      	str	r1, [sp, #8]
 800238c:	9201      	str	r2, [sp, #4]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	4663      	mov	r3, ip
 8002392:	0032      	movs	r2, r6
 8002394:	0029      	movs	r1, r5
 8002396:	0020      	movs	r0, r4
 8002398:	f005 f840 	bl	800741c <siprintf>
 800239c:	0003      	movs	r3, r0
 800239e:	21a4      	movs	r1, #164	; 0xa4
 80023a0:	1878      	adds	r0, r7, r1
 80023a2:	6003      	str	r3, [r0, #0]
	int m = sprintf(buffer2, "%02x%02x%02x%02x%02x%02x", ((accel.x & 0xff00)>>8), (accel.x & 0xff), ((accel.y & 0xff00)>>8), (accel.y & 0xff), ((accel.z & 0xff00)>>8), (accel.z & 0xff));
 80023a4:	4b4b      	ldr	r3, [pc, #300]	; (80024d4 <print_imu_raw+0x1e4>)
 80023a6:	2000      	movs	r0, #0
 80023a8:	5e1b      	ldrsh	r3, [r3, r0]
 80023aa:	121b      	asrs	r3, r3, #8
 80023ac:	22ff      	movs	r2, #255	; 0xff
 80023ae:	001e      	movs	r6, r3
 80023b0:	4016      	ands	r6, r2
 80023b2:	4b48      	ldr	r3, [pc, #288]	; (80024d4 <print_imu_raw+0x1e4>)
 80023b4:	2000      	movs	r0, #0
 80023b6:	5e1b      	ldrsh	r3, [r3, r0]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	001a      	movs	r2, r3
 80023bc:	23ff      	movs	r3, #255	; 0xff
 80023be:	401a      	ands	r2, r3
 80023c0:	4694      	mov	ip, r2
 80023c2:	4b44      	ldr	r3, [pc, #272]	; (80024d4 <print_imu_raw+0x1e4>)
 80023c4:	2002      	movs	r0, #2
 80023c6:	5e1b      	ldrsh	r3, [r3, r0]
 80023c8:	121b      	asrs	r3, r3, #8
 80023ca:	22ff      	movs	r2, #255	; 0xff
 80023cc:	4013      	ands	r3, r2
 80023ce:	4a41      	ldr	r2, [pc, #260]	; (80024d4 <print_imu_raw+0x1e4>)
 80023d0:	2002      	movs	r0, #2
 80023d2:	5e12      	ldrsh	r2, [r2, r0]
 80023d4:	b292      	uxth	r2, r2
 80023d6:	0011      	movs	r1, r2
 80023d8:	22ff      	movs	r2, #255	; 0xff
 80023da:	400a      	ands	r2, r1
 80023dc:	493d      	ldr	r1, [pc, #244]	; (80024d4 <print_imu_raw+0x1e4>)
 80023de:	2004      	movs	r0, #4
 80023e0:	5e09      	ldrsh	r1, [r1, r0]
 80023e2:	1209      	asrs	r1, r1, #8
 80023e4:	20ff      	movs	r0, #255	; 0xff
 80023e6:	4001      	ands	r1, r0
 80023e8:	483a      	ldr	r0, [pc, #232]	; (80024d4 <print_imu_raw+0x1e4>)
 80023ea:	2504      	movs	r5, #4
 80023ec:	5f40      	ldrsh	r0, [r0, r5]
 80023ee:	b280      	uxth	r0, r0
 80023f0:	0004      	movs	r4, r0
 80023f2:	20ff      	movs	r0, #255	; 0xff
 80023f4:	4020      	ands	r0, r4
 80023f6:	4d36      	ldr	r5, [pc, #216]	; (80024d0 <print_imu_raw+0x1e0>)
 80023f8:	2434      	movs	r4, #52	; 0x34
 80023fa:	193c      	adds	r4, r7, r4
 80023fc:	9003      	str	r0, [sp, #12]
 80023fe:	9102      	str	r1, [sp, #8]
 8002400:	9201      	str	r2, [sp, #4]
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	4663      	mov	r3, ip
 8002406:	0032      	movs	r2, r6
 8002408:	0029      	movs	r1, r5
 800240a:	0020      	movs	r0, r4
 800240c:	f005 f806 	bl	800741c <siprintf>
 8002410:	0003      	movs	r3, r0
 8002412:	20a0      	movs	r0, #160	; 0xa0
 8002414:	183d      	adds	r5, r7, r0
 8002416:	602b      	str	r3, [r5, #0]
	int n = sprintf(buffer3, "%02x%02x%02x%02x%02x%02x\r\n", ((mag.x & 0xff00)>>8), (mag.x & 0xff), ((mag.y & 0xff00)>>8), (mag.y & 0xff), ((mag.z & 0xff00)>>8), (mag.z & 0xff));
 8002418:	4b2f      	ldr	r3, [pc, #188]	; (80024d8 <print_imu_raw+0x1e8>)
 800241a:	2500      	movs	r5, #0
 800241c:	5f5b      	ldrsh	r3, [r3, r5]
 800241e:	121b      	asrs	r3, r3, #8
 8002420:	22ff      	movs	r2, #255	; 0xff
 8002422:	001e      	movs	r6, r3
 8002424:	4016      	ands	r6, r2
 8002426:	4b2c      	ldr	r3, [pc, #176]	; (80024d8 <print_imu_raw+0x1e8>)
 8002428:	2500      	movs	r5, #0
 800242a:	5f5b      	ldrsh	r3, [r3, r5]
 800242c:	b29b      	uxth	r3, r3
 800242e:	001a      	movs	r2, r3
 8002430:	23ff      	movs	r3, #255	; 0xff
 8002432:	401a      	ands	r2, r3
 8002434:	4694      	mov	ip, r2
 8002436:	4b28      	ldr	r3, [pc, #160]	; (80024d8 <print_imu_raw+0x1e8>)
 8002438:	2502      	movs	r5, #2
 800243a:	5f5b      	ldrsh	r3, [r3, r5]
 800243c:	121b      	asrs	r3, r3, #8
 800243e:	22ff      	movs	r2, #255	; 0xff
 8002440:	4013      	ands	r3, r2
 8002442:	4a25      	ldr	r2, [pc, #148]	; (80024d8 <print_imu_raw+0x1e8>)
 8002444:	2502      	movs	r5, #2
 8002446:	5f52      	ldrsh	r2, [r2, r5]
 8002448:	b292      	uxth	r2, r2
 800244a:	0011      	movs	r1, r2
 800244c:	22ff      	movs	r2, #255	; 0xff
 800244e:	400a      	ands	r2, r1
 8002450:	4921      	ldr	r1, [pc, #132]	; (80024d8 <print_imu_raw+0x1e8>)
 8002452:	2504      	movs	r5, #4
 8002454:	5f49      	ldrsh	r1, [r1, r5]
 8002456:	1209      	asrs	r1, r1, #8
 8002458:	20ff      	movs	r0, #255	; 0xff
 800245a:	4001      	ands	r1, r0
 800245c:	481e      	ldr	r0, [pc, #120]	; (80024d8 <print_imu_raw+0x1e8>)
 800245e:	2504      	movs	r5, #4
 8002460:	5f40      	ldrsh	r0, [r0, r5]
 8002462:	b280      	uxth	r0, r0
 8002464:	0004      	movs	r4, r0
 8002466:	20ff      	movs	r0, #255	; 0xff
 8002468:	4020      	ands	r0, r4
 800246a:	4d1c      	ldr	r5, [pc, #112]	; (80024dc <print_imu_raw+0x1ec>)
 800246c:	003c      	movs	r4, r7
 800246e:	9003      	str	r0, [sp, #12]
 8002470:	9102      	str	r1, [sp, #8]
 8002472:	9201      	str	r2, [sp, #4]
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	4663      	mov	r3, ip
 8002478:	0032      	movs	r2, r6
 800247a:	0029      	movs	r1, r5
 800247c:	0020      	movs	r0, r4
 800247e:	f004 ffcd 	bl	800741c <siprintf>
 8002482:	0003      	movs	r3, r0
 8002484:	259c      	movs	r5, #156	; 0x9c
 8002486:	197e      	adds	r6, r7, r5
 8002488:	6033      	str	r3, [r6, #0]
	//int l = sprintf(buffer1, "%04x%04x%04x", gyro.x, gyro.y, gyro.z);
	//int m = sprintf(buffer2, "%04x%04x%04x", accel.x, accel.y, accel.z);
	//int n = sprintf(buffer3, "%04x%04x%04x\r\n", mag.x, mag.y, mag.z);
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer1, l, 100);
 800248a:	21a4      	movs	r1, #164	; 0xa4
 800248c:	1879      	adds	r1, r7, r1
 800248e:	680b      	ldr	r3, [r1, #0]
 8002490:	b29a      	uxth	r2, r3
 8002492:	2468      	movs	r4, #104	; 0x68
 8002494:	1939      	adds	r1, r7, r4
 8002496:	4812      	ldr	r0, [pc, #72]	; (80024e0 <print_imu_raw+0x1f0>)
 8002498:	2364      	movs	r3, #100	; 0x64
 800249a:	f004 fa67 	bl	800696c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer2, m, 100);
 800249e:	20a0      	movs	r0, #160	; 0xa0
 80024a0:	183b      	adds	r3, r7, r0
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	2434      	movs	r4, #52	; 0x34
 80024a8:	1939      	adds	r1, r7, r4
 80024aa:	480d      	ldr	r0, [pc, #52]	; (80024e0 <print_imu_raw+0x1f0>)
 80024ac:	2364      	movs	r3, #100	; 0x64
 80024ae:	f004 fa5d 	bl	800696c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer3, n, 100);
 80024b2:	197b      	adds	r3, r7, r5
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	0039      	movs	r1, r7
 80024ba:	4809      	ldr	r0, [pc, #36]	; (80024e0 <print_imu_raw+0x1f0>)
 80024bc:	2364      	movs	r3, #100	; 0x64
 80024be:	f004 fa55 	bl	800696c <HAL_UART_Transmit>
}
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b02b      	add	sp, #172	; 0xac
 80024c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	200002bc 	.word	0x200002bc
 80024d0:	08007ccc 	.word	0x08007ccc
 80024d4:	200002b4 	.word	0x200002b4
 80024d8:	200002e8 	.word	0x200002e8
 80024dc:	08007ce8 	.word	0x08007ce8
 80024e0:	20000410 	.word	0x20000410

080024e4 <IMU_read_all_raw>:

void IMU_read_all_raw()
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
	while(!ak09916_mag_read_raw(&mag) && attempt < 500)
 80024e8:	e004      	b.n	80024f4 <IMU_read_all_raw+0x10>
	{
		attempt++;
 80024ea:	4b13      	ldr	r3, [pc, #76]	; (8002538 <IMU_read_all_raw+0x54>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	1c5a      	adds	r2, r3, #1
 80024f0:	4b11      	ldr	r3, [pc, #68]	; (8002538 <IMU_read_all_raw+0x54>)
 80024f2:	601a      	str	r2, [r3, #0]
	while(!ak09916_mag_read_raw(&mag) && attempt < 500)
 80024f4:	4b11      	ldr	r3, [pc, #68]	; (800253c <IMU_read_all_raw+0x58>)
 80024f6:	0018      	movs	r0, r3
 80024f8:	f7fe ffe4 	bl	80014c4 <ak09916_mag_read_raw>
 80024fc:	0003      	movs	r3, r0
 80024fe:	001a      	movs	r2, r3
 8002500:	2301      	movs	r3, #1
 8002502:	4053      	eors	r3, r2
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d005      	beq.n	8002516 <IMU_read_all_raw+0x32>
 800250a:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <IMU_read_all_raw+0x54>)
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	23fa      	movs	r3, #250	; 0xfa
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	429a      	cmp	r2, r3
 8002514:	dbe9      	blt.n	80024ea <IMU_read_all_raw+0x6>
	}

	if(attempt < 500)
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <IMU_read_all_raw+0x54>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	23fa      	movs	r3, #250	; 0xfa
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	429a      	cmp	r2, r3
 8002520:	da07      	bge.n	8002532 <IMU_read_all_raw+0x4e>
	{
		icm20948_gyro_read_raw(&gyro);
 8002522:	4b07      	ldr	r3, [pc, #28]	; (8002540 <IMU_read_all_raw+0x5c>)
 8002524:	0018      	movs	r0, r3
 8002526:	f7fe fed9 	bl	80012dc <icm20948_gyro_read_raw>
		icm20948_accel_read_raw(&accel);
 800252a:	4b06      	ldr	r3, [pc, #24]	; (8002544 <IMU_read_all_raw+0x60>)
 800252c:	0018      	movs	r0, r3
 800252e:	f7fe ff4f 	bl	80013d0 <icm20948_accel_read_raw>
	}

}
 8002532:	46c0      	nop			; (mov r8, r8)
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	200001b0 	.word	0x200001b0
 800253c:	200002e8 	.word	0x200002e8
 8002540:	200002bc 	.word	0x200002bc
 8002544:	200002b4 	.word	0x200002b4

08002548 <initialize_gpioa>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void initialize_gpioa(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	RCC->IOPRSTR |= RCC_IOPRSTR_GPIOARST;
 800254c:	4b0a      	ldr	r3, [pc, #40]	; (8002578 <initialize_gpioa+0x30>)
 800254e:	69da      	ldr	r2, [r3, #28]
 8002550:	4b09      	ldr	r3, [pc, #36]	; (8002578 <initialize_gpioa+0x30>)
 8002552:	2101      	movs	r1, #1
 8002554:	430a      	orrs	r2, r1
 8002556:	61da      	str	r2, [r3, #28]
	RCC->IOPRSTR &= ~RCC_IOPRSTR_GPIOARST;
 8002558:	4b07      	ldr	r3, [pc, #28]	; (8002578 <initialize_gpioa+0x30>)
 800255a:	69da      	ldr	r2, [r3, #28]
 800255c:	4b06      	ldr	r3, [pc, #24]	; (8002578 <initialize_gpioa+0x30>)
 800255e:	2101      	movs	r1, #1
 8002560:	438a      	bics	r2, r1
 8002562:	61da      	str	r2, [r3, #28]
	RCC->IOPENR |= RCC_IOPENR_GPIOAEN;
 8002564:	4b04      	ldr	r3, [pc, #16]	; (8002578 <initialize_gpioa+0x30>)
 8002566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002568:	4b03      	ldr	r3, [pc, #12]	; (8002578 <initialize_gpioa+0x30>)
 800256a:	2101      	movs	r1, #1
 800256c:	430a      	orrs	r2, r1
 800256e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002570:	46c0      	nop			; (mov r8, r8)
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	40021000 	.word	0x40021000

0800257c <initialize_gpiob>:

void initialize_gpiob(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
    RCC->IOPRSTR |= RCC_IOPRSTR_GPIOBRST;
 8002580:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <initialize_gpiob+0x30>)
 8002582:	69da      	ldr	r2, [r3, #28]
 8002584:	4b09      	ldr	r3, [pc, #36]	; (80025ac <initialize_gpiob+0x30>)
 8002586:	2102      	movs	r1, #2
 8002588:	430a      	orrs	r2, r1
 800258a:	61da      	str	r2, [r3, #28]
    RCC->IOPRSTR &= ~RCC_IOPRSTR_GPIOBRST;
 800258c:	4b07      	ldr	r3, [pc, #28]	; (80025ac <initialize_gpiob+0x30>)
 800258e:	69da      	ldr	r2, [r3, #28]
 8002590:	4b06      	ldr	r3, [pc, #24]	; (80025ac <initialize_gpiob+0x30>)
 8002592:	2102      	movs	r1, #2
 8002594:	438a      	bics	r2, r1
 8002596:	61da      	str	r2, [r3, #28]
    RCC->IOPENR |= RCC_IOPENR_GPIOBEN;
 8002598:	4b04      	ldr	r3, [pc, #16]	; (80025ac <initialize_gpiob+0x30>)
 800259a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800259c:	4b03      	ldr	r3, [pc, #12]	; (80025ac <initialize_gpiob+0x30>)
 800259e:	2102      	movs	r1, #2
 80025a0:	430a      	orrs	r2, r1
 80025a2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80025a4:	46c0      	nop			; (mov r8, r8)
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	46c0      	nop			; (mov r8, r8)
 80025ac:	40021000 	.word	0x40021000

080025b0 <setup_gpio>:

void setup_gpio(GPIO_TypeDef  *GPIOx, int num, enum mode m, int pupd, int speed)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	603b      	str	r3, [r7, #0]
 80025bc:	1dfb      	adds	r3, r7, #7
 80025be:	701a      	strb	r2, [r3, #0]
    if(num > 15)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	2b0f      	cmp	r3, #15
 80025c4:	dd00      	ble.n	80025c8 <setup_gpio+0x18>
 80025c6:	e197      	b.n	80028f8 <setup_gpio+0x348>
    {
        return;
    }
    //input mode
    if(m == input)
 80025c8:	1dfb      	adds	r3, r7, #7
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d000      	beq.n	80025d2 <setup_gpio+0x22>
 80025d0:	e076      	b.n	80026c0 <setup_gpio+0x110>
    {
    	GPIOx->MODER &= ~(3<<(2*num));
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	0052      	lsls	r2, r2, #1
 80025da:	2103      	movs	r1, #3
 80025dc:	4091      	lsls	r1, r2
 80025de:	000a      	movs	r2, r1
 80025e0:	43d2      	mvns	r2, r2
 80025e2:	401a      	ands	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	601a      	str	r2, [r3, #0]
    	GPIOx->PUPDR &= ~(3<<(2*num));
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	0052      	lsls	r2, r2, #1
 80025f0:	2103      	movs	r1, #3
 80025f2:	4091      	lsls	r1, r2
 80025f4:	000a      	movs	r2, r1
 80025f6:	43d2      	mvns	r2, r2
 80025f8:	401a      	ands	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	60da      	str	r2, [r3, #12]
    	//pull up = 1; pull down = 0
    	if(pupd)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <setup_gpio+0x6a>
    	{
    		GPIOx->PUPDR |= (1<<(2*num));
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	0052      	lsls	r2, r2, #1
 800260c:	2101      	movs	r1, #1
 800260e:	4091      	lsls	r1, r2
 8002610:	000a      	movs	r2, r1
 8002612:	431a      	orrs	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	60da      	str	r2, [r3, #12]
 8002618:	e009      	b.n	800262e <setup_gpio+0x7e>
    	}
    	else
    	{
    		GPIOx->PUPDR |= (2<<(2*num));
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	0052      	lsls	r2, r2, #1
 8002622:	2102      	movs	r1, #2
 8002624:	4091      	lsls	r1, r2
 8002626:	000a      	movs	r2, r1
 8002628:	431a      	orrs	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	60da      	str	r2, [r3, #12]
    	}
    	if(speed == 0)
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10a      	bne.n	800264a <setup_gpio+0x9a>
    	{
    		GPIOx->OSPEEDR &= ~(3<<(2*num));
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	0052      	lsls	r2, r2, #1
 800263c:	2103      	movs	r1, #3
 800263e:	4091      	lsls	r1, r2
 8002640:	000a      	movs	r2, r1
 8002642:	43d2      	mvns	r2, r2
 8002644:	401a      	ands	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	609a      	str	r2, [r3, #8]
    	}
    	if(speed == 1)
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d114      	bne.n	800267a <setup_gpio+0xca>
    	{
    		GPIOx->OSPEEDR &= ~(3<<(2*num));
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	68ba      	ldr	r2, [r7, #8]
 8002656:	0052      	lsls	r2, r2, #1
 8002658:	2103      	movs	r1, #3
 800265a:	4091      	lsls	r1, r2
 800265c:	000a      	movs	r2, r1
 800265e:	43d2      	mvns	r2, r2
 8002660:	401a      	ands	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	609a      	str	r2, [r3, #8]
    		GPIOx->OSPEEDR |= (1<<(2*num));
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	0052      	lsls	r2, r2, #1
 800266e:	2101      	movs	r1, #1
 8002670:	4091      	lsls	r1, r2
 8002672:	000a      	movs	r2, r1
 8002674:	431a      	orrs	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	609a      	str	r2, [r3, #8]
    	}
    	if(speed == 2)
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	2b02      	cmp	r3, #2
 800267e:	d115      	bne.n	80026ac <setup_gpio+0xfc>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	0052      	lsls	r2, r2, #1
 8002688:	2103      	movs	r1, #3
 800268a:	4091      	lsls	r1, r2
 800268c:	000a      	movs	r2, r1
 800268e:	43d2      	mvns	r2, r2
 8002690:	401a      	ands	r2, r3
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	609a      	str	r2, [r3, #8]
			GPIOx->OSPEEDR |= (2<<(2*num));
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	0052      	lsls	r2, r2, #1
 800269e:	2102      	movs	r1, #2
 80026a0:	4091      	lsls	r1, r2
 80026a2:	000a      	movs	r2, r1
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	609a      	str	r2, [r3, #8]
 80026aa:	e009      	b.n	80026c0 <setup_gpio+0x110>
		}
    	else
    	{
    		GPIOx->OSPEEDR |= (3<<(2*num));
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	68ba      	ldr	r2, [r7, #8]
 80026b2:	0052      	lsls	r2, r2, #1
 80026b4:	2103      	movs	r1, #3
 80026b6:	4091      	lsls	r1, r2
 80026b8:	000a      	movs	r2, r1
 80026ba:	431a      	orrs	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	609a      	str	r2, [r3, #8]
    	}
    }
    //output mode
    if(m == output)
 80026c0:	1dfb      	adds	r3, r7, #7
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d15d      	bne.n	8002784 <setup_gpio+0x1d4>
    {
    	GPIOx->MODER &= ~(3<<(2*num));
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68ba      	ldr	r2, [r7, #8]
 80026ce:	0052      	lsls	r2, r2, #1
 80026d0:	2103      	movs	r1, #3
 80026d2:	4091      	lsls	r1, r2
 80026d4:	000a      	movs	r2, r1
 80026d6:	43d2      	mvns	r2, r2
 80026d8:	401a      	ands	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	601a      	str	r2, [r3, #0]
    	GPIOx->MODER |= (1<<(2*num));
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	0052      	lsls	r2, r2, #1
 80026e6:	2101      	movs	r1, #1
 80026e8:	4091      	lsls	r1, r2
 80026ea:	000a      	movs	r2, r1
 80026ec:	431a      	orrs	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	601a      	str	r2, [r3, #0]
    	if(speed == 0)
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10a      	bne.n	800270e <setup_gpio+0x15e>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	0052      	lsls	r2, r2, #1
 8002700:	2103      	movs	r1, #3
 8002702:	4091      	lsls	r1, r2
 8002704:	000a      	movs	r2, r1
 8002706:	43d2      	mvns	r2, r2
 8002708:	401a      	ands	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	609a      	str	r2, [r3, #8]
		}
		if(speed == 1)
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d114      	bne.n	800273e <setup_gpio+0x18e>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	0052      	lsls	r2, r2, #1
 800271c:	2103      	movs	r1, #3
 800271e:	4091      	lsls	r1, r2
 8002720:	000a      	movs	r2, r1
 8002722:	43d2      	mvns	r2, r2
 8002724:	401a      	ands	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	609a      	str	r2, [r3, #8]
			GPIOx->OSPEEDR |= (1<<(2*num));
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	0052      	lsls	r2, r2, #1
 8002732:	2101      	movs	r1, #1
 8002734:	4091      	lsls	r1, r2
 8002736:	000a      	movs	r2, r1
 8002738:	431a      	orrs	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	609a      	str	r2, [r3, #8]
		}
		if(speed == 2)
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	2b02      	cmp	r3, #2
 8002742:	d115      	bne.n	8002770 <setup_gpio+0x1c0>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	68ba      	ldr	r2, [r7, #8]
 800274a:	0052      	lsls	r2, r2, #1
 800274c:	2103      	movs	r1, #3
 800274e:	4091      	lsls	r1, r2
 8002750:	000a      	movs	r2, r1
 8002752:	43d2      	mvns	r2, r2
 8002754:	401a      	ands	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	609a      	str	r2, [r3, #8]
			GPIOx->OSPEEDR |= (2<<(2*num));
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	0052      	lsls	r2, r2, #1
 8002762:	2102      	movs	r1, #2
 8002764:	4091      	lsls	r1, r2
 8002766:	000a      	movs	r2, r1
 8002768:	431a      	orrs	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	609a      	str	r2, [r3, #8]
 800276e:	e009      	b.n	8002784 <setup_gpio+0x1d4>
		}
		else
		{
			GPIOx->OSPEEDR |= (3<<(2*num));
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	68ba      	ldr	r2, [r7, #8]
 8002776:	0052      	lsls	r2, r2, #1
 8002778:	2103      	movs	r1, #3
 800277a:	4091      	lsls	r1, r2
 800277c:	000a      	movs	r2, r1
 800277e:	431a      	orrs	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	609a      	str	r2, [r3, #8]
		}
    }
    //alt mode
    if(m == alternate)
 8002784:	1dfb      	adds	r3, r7, #7
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b02      	cmp	r3, #2
 800278a:	d15d      	bne.n	8002848 <setup_gpio+0x298>
    {
    	GPIOx->MODER &= ~(3<<(2*num));
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68ba      	ldr	r2, [r7, #8]
 8002792:	0052      	lsls	r2, r2, #1
 8002794:	2103      	movs	r1, #3
 8002796:	4091      	lsls	r1, r2
 8002798:	000a      	movs	r2, r1
 800279a:	43d2      	mvns	r2, r2
 800279c:	401a      	ands	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	601a      	str	r2, [r3, #0]
    	GPIOx->MODER |= (2<<(2*num));
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	0052      	lsls	r2, r2, #1
 80027aa:	2102      	movs	r1, #2
 80027ac:	4091      	lsls	r1, r2
 80027ae:	000a      	movs	r2, r1
 80027b0:	431a      	orrs	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	601a      	str	r2, [r3, #0]
    	if(speed == 0)
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10a      	bne.n	80027d2 <setup_gpio+0x222>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	0052      	lsls	r2, r2, #1
 80027c4:	2103      	movs	r1, #3
 80027c6:	4091      	lsls	r1, r2
 80027c8:	000a      	movs	r2, r1
 80027ca:	43d2      	mvns	r2, r2
 80027cc:	401a      	ands	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	609a      	str	r2, [r3, #8]
		}
		if(speed == 1)
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d114      	bne.n	8002802 <setup_gpio+0x252>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	0052      	lsls	r2, r2, #1
 80027e0:	2103      	movs	r1, #3
 80027e2:	4091      	lsls	r1, r2
 80027e4:	000a      	movs	r2, r1
 80027e6:	43d2      	mvns	r2, r2
 80027e8:	401a      	ands	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	609a      	str	r2, [r3, #8]
			GPIOx->OSPEEDR |= (1<<(2*num));
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	68ba      	ldr	r2, [r7, #8]
 80027f4:	0052      	lsls	r2, r2, #1
 80027f6:	2101      	movs	r1, #1
 80027f8:	4091      	lsls	r1, r2
 80027fa:	000a      	movs	r2, r1
 80027fc:	431a      	orrs	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	609a      	str	r2, [r3, #8]
		}
		if(speed == 2)
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	2b02      	cmp	r3, #2
 8002806:	d115      	bne.n	8002834 <setup_gpio+0x284>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	68ba      	ldr	r2, [r7, #8]
 800280e:	0052      	lsls	r2, r2, #1
 8002810:	2103      	movs	r1, #3
 8002812:	4091      	lsls	r1, r2
 8002814:	000a      	movs	r2, r1
 8002816:	43d2      	mvns	r2, r2
 8002818:	401a      	ands	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	609a      	str	r2, [r3, #8]
			GPIOx->OSPEEDR |= (2<<(2*num));
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	68ba      	ldr	r2, [r7, #8]
 8002824:	0052      	lsls	r2, r2, #1
 8002826:	2102      	movs	r1, #2
 8002828:	4091      	lsls	r1, r2
 800282a:	000a      	movs	r2, r1
 800282c:	431a      	orrs	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	609a      	str	r2, [r3, #8]
 8002832:	e009      	b.n	8002848 <setup_gpio+0x298>
		}
		else
		{
			GPIOx->OSPEEDR |= (3<<(2*num));
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	0052      	lsls	r2, r2, #1
 800283c:	2103      	movs	r1, #3
 800283e:	4091      	lsls	r1, r2
 8002840:	000a      	movs	r2, r1
 8002842:	431a      	orrs	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	609a      	str	r2, [r3, #8]
		}
    }
    //analog mode
    if(m == analog)
 8002848:	1dfb      	adds	r3, r7, #7
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b03      	cmp	r3, #3
 800284e:	d154      	bne.n	80028fa <setup_gpio+0x34a>
    {
    	GPIOx->MODER |= (3<<(2*num));
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68ba      	ldr	r2, [r7, #8]
 8002856:	0052      	lsls	r2, r2, #1
 8002858:	2103      	movs	r1, #3
 800285a:	4091      	lsls	r1, r2
 800285c:	000a      	movs	r2, r1
 800285e:	431a      	orrs	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	601a      	str	r2, [r3, #0]
    	if(speed == 0)
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10a      	bne.n	8002880 <setup_gpio+0x2d0>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	0052      	lsls	r2, r2, #1
 8002872:	2103      	movs	r1, #3
 8002874:	4091      	lsls	r1, r2
 8002876:	000a      	movs	r2, r1
 8002878:	43d2      	mvns	r2, r2
 800287a:	401a      	ands	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	609a      	str	r2, [r3, #8]
		}
		if(speed == 1)
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d114      	bne.n	80028b0 <setup_gpio+0x300>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	0052      	lsls	r2, r2, #1
 800288e:	2103      	movs	r1, #3
 8002890:	4091      	lsls	r1, r2
 8002892:	000a      	movs	r2, r1
 8002894:	43d2      	mvns	r2, r2
 8002896:	401a      	ands	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	609a      	str	r2, [r3, #8]
			GPIOx->OSPEEDR |= (1<<(2*num));
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	68ba      	ldr	r2, [r7, #8]
 80028a2:	0052      	lsls	r2, r2, #1
 80028a4:	2101      	movs	r1, #1
 80028a6:	4091      	lsls	r1, r2
 80028a8:	000a      	movs	r2, r1
 80028aa:	431a      	orrs	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	609a      	str	r2, [r3, #8]
		}
		if(speed == 2)
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d115      	bne.n	80028e2 <setup_gpio+0x332>
		{
			GPIOx->OSPEEDR &= ~(3<<(2*num));
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	0052      	lsls	r2, r2, #1
 80028be:	2103      	movs	r1, #3
 80028c0:	4091      	lsls	r1, r2
 80028c2:	000a      	movs	r2, r1
 80028c4:	43d2      	mvns	r2, r2
 80028c6:	401a      	ands	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	609a      	str	r2, [r3, #8]
			GPIOx->OSPEEDR |= (2<<(2*num));
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	68ba      	ldr	r2, [r7, #8]
 80028d2:	0052      	lsls	r2, r2, #1
 80028d4:	2102      	movs	r1, #2
 80028d6:	4091      	lsls	r1, r2
 80028d8:	000a      	movs	r2, r1
 80028da:	431a      	orrs	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	e00b      	b.n	80028fa <setup_gpio+0x34a>
		}
		else
		{
			GPIOx->OSPEEDR |= (3<<(2*num));
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	0052      	lsls	r2, r2, #1
 80028ea:	2103      	movs	r1, #3
 80028ec:	4091      	lsls	r1, r2
 80028ee:	000a      	movs	r2, r1
 80028f0:	431a      	orrs	r2, r3
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	609a      	str	r2, [r3, #8]
 80028f6:	e000      	b.n	80028fa <setup_gpio+0x34a>
        return;
 80028f8:	46c0      	nop			; (mov r8, r8)
    }
    else
    {
    	//error state
    }
}
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b004      	add	sp, #16
 80028fe:	bd80      	pop	{r7, pc}

08002900 <setup_alt>:

void setup_alt(GPIO_TypeDef  *GPIOx, int num, int mode)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
	if(num < 8)
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	2b07      	cmp	r3, #7
 8002910:	dc15      	bgt.n	800293e <setup_alt+0x3e>
	{
		GPIOx->AFR[0] &= ~(0xf<<(4*(num)));
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	0092      	lsls	r2, r2, #2
 800291a:	210f      	movs	r1, #15
 800291c:	4091      	lsls	r1, r2
 800291e:	000a      	movs	r2, r1
 8002920:	43d2      	mvns	r2, r2
 8002922:	401a      	ands	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	621a      	str	r2, [r3, #32]
		GPIOx->AFR[0] |= mode << (4*(num));
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	68ba      	ldr	r2, [r7, #8]
 800292e:	0092      	lsls	r2, r2, #2
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	4091      	lsls	r1, r2
 8002934:	000a      	movs	r2, r1
 8002936:	431a      	orrs	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	621a      	str	r2, [r3, #32]
	else
	{
		GPIOx->AFR[1] &= ~(0xf<<(4*(num-8)));
		GPIOx->AFR[1] |= mode << (4*(num-8));
	}
}
 800293c:	e016      	b.n	800296c <setup_alt+0x6c>
		GPIOx->AFR[1] &= ~(0xf<<(4*(num-8)));
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	3a08      	subs	r2, #8
 8002946:	0092      	lsls	r2, r2, #2
 8002948:	210f      	movs	r1, #15
 800294a:	4091      	lsls	r1, r2
 800294c:	000a      	movs	r2, r1
 800294e:	43d2      	mvns	r2, r2
 8002950:	401a      	ands	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	625a      	str	r2, [r3, #36]	; 0x24
		GPIOx->AFR[1] |= mode << (4*(num-8));
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	3a08      	subs	r2, #8
 800295e:	0092      	lsls	r2, r2, #2
 8002960:	6879      	ldr	r1, [r7, #4]
 8002962:	4091      	lsls	r1, r2
 8002964:	000a      	movs	r2, r1
 8002966:	431a      	orrs	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800296c:	46c0      	nop			; (mov r8, r8)
 800296e:	46bd      	mov	sp, r7
 8002970:	b004      	add	sp, #16
 8002972:	bd80      	pop	{r7, pc}

08002974 <toggle_on>:

void toggle_on(GPIO_TypeDef  *GPIOx, int num)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
    GPIOx->ODR |= (1<<num);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	2101      	movs	r1, #1
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	4091      	lsls	r1, r2
 8002988:	000a      	movs	r2, r1
 800298a:	431a      	orrs	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	615a      	str	r2, [r3, #20]
}
 8002990:	46c0      	nop			; (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	b002      	add	sp, #8
 8002996:	bd80      	pop	{r7, pc}

08002998 <toggle_off>:

void toggle_off(GPIO_TypeDef  *GPIOx, int num)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
    GPIOx->ODR &= ~(1<<num);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	2101      	movs	r1, #1
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	4091      	lsls	r1, r2
 80029ac:	000a      	movs	r2, r1
 80029ae:	43d2      	mvns	r2, r2
 80029b0:	401a      	ands	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	615a      	str	r2, [r3, #20]
}
 80029b6:	46c0      	nop			; (mov r8, r8)
 80029b8:	46bd      	mov	sp, r7
 80029ba:	b002      	add	sp, #8
 80029bc:	bd80      	pop	{r7, pc}

080029be <get_gpio>:

int get_gpio(GPIO_TypeDef  *GPIOx, int num)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b084      	sub	sp, #16
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
 80029c6:	6039      	str	r1, [r7, #0]
    int val = GPIOx->IDR & (1<<num);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	2101      	movs	r1, #1
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	4091      	lsls	r1, r2
 80029d2:	000a      	movs	r2, r1
 80029d4:	4013      	ands	r3, r2
 80029d6:	60fb      	str	r3, [r7, #12]
    if(val == 0)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <get_gpio+0x24>
    {
        return 0;
 80029de:	2300      	movs	r3, #0
 80029e0:	e000      	b.n	80029e4 <get_gpio+0x26>
    }
    return 1;
 80029e2:	2301      	movs	r3, #1
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b004      	add	sp, #16
 80029ea:	bd80      	pop	{r7, pc}

080029ec <setup_tim2>:

void setup_tim2()
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af02      	add	r7, sp, #8
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 80029f2:	4b2d      	ldr	r3, [pc, #180]	; (8002aa8 <setup_tim2+0xbc>)
 80029f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029f6:	4b2c      	ldr	r3, [pc, #176]	; (8002aa8 <setup_tim2+0xbc>)
 80029f8:	2101      	movs	r1, #1
 80029fa:	430a      	orrs	r2, r1
 80029fc:	629a      	str	r2, [r3, #40]	; 0x28
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;
 80029fe:	4b2a      	ldr	r3, [pc, #168]	; (8002aa8 <setup_tim2+0xbc>)
 8002a00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a02:	4b29      	ldr	r3, [pc, #164]	; (8002aa8 <setup_tim2+0xbc>)
 8002a04:	2101      	movs	r1, #1
 8002a06:	438a      	bics	r2, r1
 8002a08:	629a      	str	r2, [r3, #40]	; 0x28
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002a0a:	4b27      	ldr	r3, [pc, #156]	; (8002aa8 <setup_tim2+0xbc>)
 8002a0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a0e:	4b26      	ldr	r3, [pc, #152]	; (8002aa8 <setup_tim2+0xbc>)
 8002a10:	2101      	movs	r1, #1
 8002a12:	430a      	orrs	r2, r1
 8002a14:	639a      	str	r2, [r3, #56]	; 0x38
    setup_gpio(GPIOA, 1, alternate, 0, 1);
 8002a16:	23a0      	movs	r3, #160	; 0xa0
 8002a18:	05d8      	lsls	r0, r3, #23
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	2300      	movs	r3, #0
 8002a20:	2202      	movs	r2, #2
 8002a22:	2101      	movs	r1, #1
 8002a24:	f7ff fdc4 	bl	80025b0 <setup_gpio>
    setup_alt(GPIOA, 1, 2);
 8002a28:	23a0      	movs	r3, #160	; 0xa0
 8002a2a:	05db      	lsls	r3, r3, #23
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	2101      	movs	r1, #1
 8002a30:	0018      	movs	r0, r3
 8002a32:	f7ff ff65 	bl	8002900 <setup_alt>
    //TIM2->DIER |= TIM_DIER_UDE | TIM_DIER_CC2DE;
    TIM2->CR1 |= TIM_CR1_ARPE;
 8002a36:	2380      	movs	r3, #128	; 0x80
 8002a38:	05db      	lsls	r3, r3, #23
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	05db      	lsls	r3, r3, #23
 8002a40:	2180      	movs	r1, #128	; 0x80
 8002a42:	430a      	orrs	r2, r1
 8002a44:	601a      	str	r2, [r3, #0]
    //TIM2->EGR |= TIM_EGR_UG; // TIM_EGR_CC2G;
    TIM2->CCMR1 |= TIM_CCMR1_OC2PE + TIM_CCMR1_OC2M_2 + TIM_CCMR1_OC2M_1;
 8002a46:	2380      	movs	r3, #128	; 0x80
 8002a48:	05db      	lsls	r3, r3, #23
 8002a4a:	699a      	ldr	r2, [r3, #24]
 8002a4c:	2380      	movs	r3, #128	; 0x80
 8002a4e:	05db      	lsls	r3, r3, #23
 8002a50:	21d0      	movs	r1, #208	; 0xd0
 8002a52:	01c9      	lsls	r1, r1, #7
 8002a54:	430a      	orrs	r2, r1
 8002a56:	619a      	str	r2, [r3, #24]
    TIM2->PSC = 16000;
 8002a58:	2380      	movs	r3, #128	; 0x80
 8002a5a:	05db      	lsls	r3, r3, #23
 8002a5c:	22fa      	movs	r2, #250	; 0xfa
 8002a5e:	0192      	lsls	r2, r2, #6
 8002a60:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = 50;
 8002a62:	2380      	movs	r3, #128	; 0x80
 8002a64:	05db      	lsls	r3, r3, #23
 8002a66:	2232      	movs	r2, #50	; 0x32
 8002a68:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->CCR2 = 40;
 8002a6a:	2380      	movs	r3, #128	; 0x80
 8002a6c:	05db      	lsls	r3, r3, #23
 8002a6e:	2228      	movs	r2, #40	; 0x28
 8002a70:	639a      	str	r2, [r3, #56]	; 0x38
    TIM2->CCER |= TIM_CCER_CC2E;
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	05db      	lsls	r3, r3, #23
 8002a76:	6a1a      	ldr	r2, [r3, #32]
 8002a78:	2380      	movs	r3, #128	; 0x80
 8002a7a:	05db      	lsls	r3, r3, #23
 8002a7c:	2110      	movs	r1, #16
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	621a      	str	r2, [r3, #32]
    TIM2->CR1 |= TIM_CR1_CEN;
 8002a82:	2380      	movs	r3, #128	; 0x80
 8002a84:	05db      	lsls	r3, r3, #23
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	05db      	lsls	r3, r3, #23
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	601a      	str	r2, [r3, #0]
    TIM2->EGR |= TIM_EGR_UG;
 8002a92:	2380      	movs	r3, #128	; 0x80
 8002a94:	05db      	lsls	r3, r3, #23
 8002a96:	695a      	ldr	r2, [r3, #20]
 8002a98:	2380      	movs	r3, #128	; 0x80
 8002a9a:	05db      	lsls	r3, r3, #23
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	615a      	str	r2, [r3, #20]
}
 8002aa2:	46c0      	nop			; (mov r8, r8)
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40021000 	.word	0x40021000

08002aac <print_adc>:
		 {}
	}
}

void print_adc(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b088      	sub	sp, #32
 8002ab0:	af00      	add	r7, sp, #0
	char buffer[20];
	uint8_t value = 0;
 8002ab2:	231f      	movs	r3, #31
 8002ab4:	18fb      	adds	r3, r7, r3
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	701a      	strb	r2, [r3, #0]
	if(AD_RES < 420 || AD_RES > 1598)
 8002aba:	4b1b      	ldr	r3, [pc, #108]	; (8002b28 <print_adc+0x7c>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	23d2      	movs	r3, #210	; 0xd2
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d304      	bcc.n	8002ad0 <print_adc+0x24>
 8002ac6:	4b18      	ldr	r3, [pc, #96]	; (8002b28 <print_adc+0x7c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a18      	ldr	r2, [pc, #96]	; (8002b2c <print_adc+0x80>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d904      	bls.n	8002ada <print_adc+0x2e>
	{
		value = 255;
 8002ad0:	231f      	movs	r3, #31
 8002ad2:	18fb      	adds	r3, r7, r3
 8002ad4:	22ff      	movs	r2, #255	; 0xff
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	e012      	b.n	8002b00 <print_adc+0x54>
	}
	else
	{
		value = AD_RES * 10201/100000 - 13;
 8002ada:	4b13      	ldr	r3, [pc, #76]	; (8002b28 <print_adc+0x7c>)
 8002adc:	6819      	ldr	r1, [r3, #0]
 8002ade:	000b      	movs	r3, r1
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	185b      	adds	r3, r3, r1
 8002ae4:	021a      	lsls	r2, r3, #8
 8002ae6:	1ad2      	subs	r2, r2, r3
 8002ae8:	00d2      	lsls	r2, r2, #3
 8002aea:	1853      	adds	r3, r2, r1
 8002aec:	4910      	ldr	r1, [pc, #64]	; (8002b30 <print_adc+0x84>)
 8002aee:	0018      	movs	r0, r3
 8002af0:	f7fd fb14 	bl	800011c <__udivsi3>
 8002af4:	0003      	movs	r3, r0
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	231f      	movs	r3, #31
 8002afa:	18fb      	adds	r3, r7, r3
 8002afc:	3a0d      	subs	r2, #13
 8002afe:	701a      	strb	r2, [r3, #0]
	}
	int l = sprintf(buffer, "SHW,0018,%04x", AD_RES);
 8002b00:	4b09      	ldr	r3, [pc, #36]	; (8002b28 <print_adc+0x7c>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	490b      	ldr	r1, [pc, #44]	; (8002b34 <print_adc+0x88>)
 8002b06:	1d3b      	adds	r3, r7, #4
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f004 fc87 	bl	800741c <siprintf>
 8002b0e:	0003      	movs	r3, r0
 8002b10:	61bb      	str	r3, [r7, #24]
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, l, 100);
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	1d39      	adds	r1, r7, #4
 8002b18:	4807      	ldr	r0, [pc, #28]	; (8002b38 <print_adc+0x8c>)
 8002b1a:	2364      	movs	r3, #100	; 0x64
 8002b1c:	f003 ff26 	bl	800696c <HAL_UART_Transmit>
}
 8002b20:	46c0      	nop			; (mov r8, r8)
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b008      	add	sp, #32
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	200001b4 	.word	0x200001b4
 8002b2c:	0000063e 	.word	0x0000063e
 8002b30:	000186a0 	.word	0x000186a0
 8002b34:	08007d24 	.word	0x08007d24
 8002b38:	20000410 	.word	0x20000410

08002b3c <sample>:

void sample()
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc, &AD_RES, 1);
 8002b40:	4909      	ldr	r1, [pc, #36]	; (8002b68 <sample+0x2c>)
 8002b42:	4b0a      	ldr	r3, [pc, #40]	; (8002b6c <sample+0x30>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	0018      	movs	r0, r3
 8002b48:	f000 fe4c 	bl	80037e4 <HAL_ADC_Start_DMA>
	print_adc();
 8002b4c:	f7ff ffae 	bl	8002aac <print_adc>
	print_imu_raw();
 8002b50:	f7ff fbce 	bl	80022f0 <print_imu_raw>
	if(AD_RES > 2000)
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <sample+0x2c>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	23fa      	movs	r3, #250	; 0xfa
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d900      	bls.n	8002b62 <sample+0x26>
	{
		asm("NOP");
 8002b60:	46c0      	nop			; (mov r8, r8)
	//__asm__("cpsid if");
	//IMU_read_all_raw(&gyro_buffer, &accel_buffer, &mag_buffer);
	//HAL_UART_Transmit(&huart1, (uint8_t*)temp, 7, 100);
	//BLE_transmit(gyro_buffer, accel_buffer, mag_buffer);
	//__asm__("cpsie if");
}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	200001b4 	.word	0x200001b4
 8002b6c:	2000020c 	.word	0x2000020c

08002b70 <go_goDipSwitch>:
		IMU_read_all();
	}
}

uint8_t go_goDipSwitch()
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af02      	add	r7, sp, #8
	setup_gpio(GPIOA, 2, input, 0, 0);
 8002b76:	23a0      	movs	r3, #160	; 0xa0
 8002b78:	05d8      	lsls	r0, r3, #23
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	2200      	movs	r2, #0
 8002b82:	2102      	movs	r1, #2
 8002b84:	f7ff fd14 	bl	80025b0 <setup_gpio>
	setup_gpio(GPIOA, 3, input, 0, 0);
 8002b88:	23a0      	movs	r3, #160	; 0xa0
 8002b8a:	05d8      	lsls	r0, r3, #23
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	2300      	movs	r3, #0
 8002b92:	2200      	movs	r2, #0
 8002b94:	2103      	movs	r1, #3
 8002b96:	f7ff fd0b 	bl	80025b0 <setup_gpio>
	HAL_Delay(50);
 8002b9a:	2032      	movs	r0, #50	; 0x32
 8002b9c:	f000 fc8a 	bl	80034b4 <HAL_Delay>
	uint8_t dip1 = get_gpio(GPIOA, 2);
 8002ba0:	23a0      	movs	r3, #160	; 0xa0
 8002ba2:	05db      	lsls	r3, r3, #23
 8002ba4:	2102      	movs	r1, #2
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f7ff ff09 	bl	80029be <get_gpio>
 8002bac:	0002      	movs	r2, r0
 8002bae:	1dfb      	adds	r3, r7, #7
 8002bb0:	701a      	strb	r2, [r3, #0]
	uint8_t dip2 = get_gpio(GPIOA, 3);
 8002bb2:	23a0      	movs	r3, #160	; 0xa0
 8002bb4:	05db      	lsls	r3, r3, #23
 8002bb6:	2103      	movs	r1, #3
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f7ff ff00 	bl	80029be <get_gpio>
 8002bbe:	0002      	movs	r2, r0
 8002bc0:	1dbb      	adds	r3, r7, #6
 8002bc2:	701a      	strb	r2, [r3, #0]
	if(dip1) HAL_UART_Transmit(&huart1, (uint8_t*)d1, 6, 100);
 8002bc4:	1dfb      	adds	r3, r7, #7
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d005      	beq.n	8002bd8 <go_goDipSwitch+0x68>
 8002bcc:	4910      	ldr	r1, [pc, #64]	; (8002c10 <go_goDipSwitch+0xa0>)
 8002bce:	4811      	ldr	r0, [pc, #68]	; (8002c14 <go_goDipSwitch+0xa4>)
 8002bd0:	2364      	movs	r3, #100	; 0x64
 8002bd2:	2206      	movs	r2, #6
 8002bd4:	f003 feca 	bl	800696c <HAL_UART_Transmit>
	if(dip2) HAL_UART_Transmit(&huart1, (uint8_t*)d2, 6, 100);
 8002bd8:	1dbb      	adds	r3, r7, #6
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <go_goDipSwitch+0x7c>
 8002be0:	490d      	ldr	r1, [pc, #52]	; (8002c18 <go_goDipSwitch+0xa8>)
 8002be2:	480c      	ldr	r0, [pc, #48]	; (8002c14 <go_goDipSwitch+0xa4>)
 8002be4:	2364      	movs	r3, #100	; 0x64
 8002be6:	2206      	movs	r2, #6
 8002be8:	f003 fec0 	bl	800696c <HAL_UART_Transmit>
	uint8_t ret_val = (dip2 << 1) | dip1;
 8002bec:	1dbb      	adds	r3, r7, #6
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	b25a      	sxtb	r2, r3
 8002bf4:	1dfb      	adds	r3, r7, #7
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	b25b      	sxtb	r3, r3
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	b25a      	sxtb	r2, r3
 8002bfe:	1d7b      	adds	r3, r7, #5
 8002c00:	701a      	strb	r2, [r3, #0]
	return ret_val;
 8002c02:	1d7b      	adds	r3, r7, #5
 8002c04:	781b      	ldrb	r3, [r3, #0]
}
 8002c06:	0018      	movs	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	b002      	add	sp, #8
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	46c0      	nop			; (mov r8, r8)
 8002c10:	200000d0 	.word	0x200000d0
 8002c14:	20000410 	.word	0x20000410
 8002c18:	200000d8 	.word	0x200000d8

08002c1c <reset_reg>:

void reset_reg()
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
	RCC->AHBRSTR |= RCC_AHBRSTR_DMA1RST;
 8002c20:	4b28      	ldr	r3, [pc, #160]	; (8002cc4 <reset_reg+0xa8>)
 8002c22:	6a1a      	ldr	r2, [r3, #32]
 8002c24:	4b27      	ldr	r3, [pc, #156]	; (8002cc4 <reset_reg+0xa8>)
 8002c26:	2101      	movs	r1, #1
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	621a      	str	r2, [r3, #32]
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;
 8002c2c:	4b25      	ldr	r3, [pc, #148]	; (8002cc4 <reset_reg+0xa8>)
 8002c2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c30:	4b24      	ldr	r3, [pc, #144]	; (8002cc4 <reset_reg+0xa8>)
 8002c32:	2180      	movs	r1, #128	; 0x80
 8002c34:	0089      	lsls	r1, r1, #2
 8002c36:	430a      	orrs	r2, r1
 8002c38:	625a      	str	r2, [r3, #36]	; 0x24
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 8002c3a:	4b22      	ldr	r3, [pc, #136]	; (8002cc4 <reset_reg+0xa8>)
 8002c3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c3e:	4b21      	ldr	r3, [pc, #132]	; (8002cc4 <reset_reg+0xa8>)
 8002c40:	2101      	movs	r1, #1
 8002c42:	430a      	orrs	r2, r1
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM6RST;
 8002c46:	4b1f      	ldr	r3, [pc, #124]	; (8002cc4 <reset_reg+0xa8>)
 8002c48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c4a:	4b1e      	ldr	r3, [pc, #120]	; (8002cc4 <reset_reg+0xa8>)
 8002c4c:	2110      	movs	r1, #16
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	629a      	str	r2, [r3, #40]	; 0x28
	RCC->IOPRSTR |= RCC_IOPRSTR_GPIOARST;
 8002c52:	4b1c      	ldr	r3, [pc, #112]	; (8002cc4 <reset_reg+0xa8>)
 8002c54:	69da      	ldr	r2, [r3, #28]
 8002c56:	4b1b      	ldr	r3, [pc, #108]	; (8002cc4 <reset_reg+0xa8>)
 8002c58:	2101      	movs	r1, #1
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	61da      	str	r2, [r3, #28]
	RCC->IOPRSTR |= RCC_IOPRSTR_GPIOBRST;
 8002c5e:	4b19      	ldr	r3, [pc, #100]	; (8002cc4 <reset_reg+0xa8>)
 8002c60:	69da      	ldr	r2, [r3, #28]
 8002c62:	4b18      	ldr	r3, [pc, #96]	; (8002cc4 <reset_reg+0xa8>)
 8002c64:	2102      	movs	r1, #2
 8002c66:	430a      	orrs	r2, r1
 8002c68:	61da      	str	r2, [r3, #28]
	RCC->IOPRSTR &= ~RCC_IOPRSTR_GPIOBRST;
 8002c6a:	4b16      	ldr	r3, [pc, #88]	; (8002cc4 <reset_reg+0xa8>)
 8002c6c:	69da      	ldr	r2, [r3, #28]
 8002c6e:	4b15      	ldr	r3, [pc, #84]	; (8002cc4 <reset_reg+0xa8>)
 8002c70:	2102      	movs	r1, #2
 8002c72:	438a      	bics	r2, r1
 8002c74:	61da      	str	r2, [r3, #28]
	RCC->IOPRSTR &= ~RCC_IOPRSTR_GPIOARST;
 8002c76:	4b13      	ldr	r3, [pc, #76]	; (8002cc4 <reset_reg+0xa8>)
 8002c78:	69da      	ldr	r2, [r3, #28]
 8002c7a:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <reset_reg+0xa8>)
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	438a      	bics	r2, r1
 8002c80:	61da      	str	r2, [r3, #28]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM6RST;
 8002c82:	4b10      	ldr	r3, [pc, #64]	; (8002cc4 <reset_reg+0xa8>)
 8002c84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c86:	4b0f      	ldr	r3, [pc, #60]	; (8002cc4 <reset_reg+0xa8>)
 8002c88:	2110      	movs	r1, #16
 8002c8a:	438a      	bics	r2, r1
 8002c8c:	629a      	str	r2, [r3, #40]	; 0x28
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;
 8002c8e:	4b0d      	ldr	r3, [pc, #52]	; (8002cc4 <reset_reg+0xa8>)
 8002c90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c92:	4b0c      	ldr	r3, [pc, #48]	; (8002cc4 <reset_reg+0xa8>)
 8002c94:	2101      	movs	r1, #1
 8002c96:	438a      	bics	r2, r1
 8002c98:	629a      	str	r2, [r3, #40]	; 0x28
	RCC->AHBRSTR &= ~RCC_AHBRSTR_DMA1RST;
 8002c9a:	4b0a      	ldr	r3, [pc, #40]	; (8002cc4 <reset_reg+0xa8>)
 8002c9c:	6a1a      	ldr	r2, [r3, #32]
 8002c9e:	4b09      	ldr	r3, [pc, #36]	; (8002cc4 <reset_reg+0xa8>)
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	438a      	bics	r2, r1
 8002ca4:	621a      	str	r2, [r3, #32]
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;
 8002ca6:	4b07      	ldr	r3, [pc, #28]	; (8002cc4 <reset_reg+0xa8>)
 8002ca8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002caa:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <reset_reg+0xa8>)
 8002cac:	4906      	ldr	r1, [pc, #24]	; (8002cc8 <reset_reg+0xac>)
 8002cae:	400a      	ands	r2, r1
 8002cb0:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002cb2:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <reset_reg+0xb0>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <reset_reg+0xb0>)
 8002cb8:	2104      	movs	r1, #4
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	601a      	str	r2, [r3, #0]
}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	fffffdff 	.word	0xfffffdff
 8002ccc:	40007000 	.word	0x40007000

08002cd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cd0:	b590      	push	{r4, r7, lr}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cd6:	f000 fb7d 	bl	80033d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cda:	f000 f857 	bl	8002d8c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  initialize_gpioa();
 8002cde:	f7ff fc33 	bl	8002548 <initialize_gpioa>
  initialize_gpiob();
 8002ce2:	f7ff fc4b 	bl	800257c <initialize_gpiob>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ce6:	f7fe fa53 	bl	8001190 <MX_GPIO_Init>
  MX_TIM3_Init();
 8002cea:	f000 f9df 	bl	80030ac <MX_TIM3_Init>
  MX_I2C1_Init();
 8002cee:	f7fe fa71 	bl	80011d4 <MX_I2C1_Init>
  //MX_SPI1_Init();
  MX_USART1_UART_Init();
 8002cf2:	f000 faa1 	bl	8003238 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8002cf6:	f7fe fa25 	bl	8001144 <MX_DMA_Init>
  MX_TIM6_Init();
 8002cfa:	f000 fa2d 	bl	8003158 <MX_TIM6_Init>
  MX_ADC_Init();
 8002cfe:	f7fe f88b 	bl	8000e18 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  dips = go_goDipSwitch();
 8002d02:	1dfc      	adds	r4, r7, #7
 8002d04:	f7ff ff34 	bl	8002b70 <go_goDipSwitch>
 8002d08:	0003      	movs	r3, r0
 8002d0a:	7023      	strb	r3, [r4, #0]
  HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002d0c:	2380      	movs	r3, #128	; 0x80
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	0018      	movs	r0, r3
 8002d12:	f001 fcf5 	bl	8004700 <HAL_PWR_EnableWakeUpPin>
  setup_gpio(GPIOA, 1, output, 0, 0);
 8002d16:	23a0      	movs	r3, #160	; 0xa0
 8002d18:	05d8      	lsls	r0, r3, #23
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	2201      	movs	r2, #1
 8002d22:	2101      	movs	r1, #1
 8002d24:	f7ff fc44 	bl	80025b0 <setup_gpio>
  toggle_off(GPIOA, 1);
 8002d28:	23a0      	movs	r3, #160	; 0xa0
 8002d2a:	05db      	lsls	r3, r3, #23
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	0018      	movs	r0, r3
 8002d30:	f7ff fe32 	bl	8002998 <toggle_off>
  if(dips == 3)
 8002d34:	1dfb      	adds	r3, r7, #7
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	2b03      	cmp	r3, #3
 8002d3a:	d103      	bne.n	8002d44 <main+0x74>
  {
	  IMU_Init();
 8002d3c:	f7ff facc 	bl	80022d8 <IMU_Init>
	  BLE_Init();
 8002d40:	f7fe f93a 	bl	8000fb8 <BLE_Init>
  }
  if(dips == 4)
 8002d44:	1dfb      	adds	r3, r7, #7
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	2b04      	cmp	r3, #4
 8002d4a:	d109      	bne.n	8002d60 <main+0x90>
  {
	  HAL_UART_Transmit(&huart1, (uint8_t*)sleep, 16, 100);
 8002d4c:	490b      	ldr	r1, [pc, #44]	; (8002d7c <main+0xac>)
 8002d4e:	480c      	ldr	r0, [pc, #48]	; (8002d80 <main+0xb0>)
 8002d50:	2364      	movs	r3, #100	; 0x64
 8002d52:	2210      	movs	r2, #16
 8002d54:	f003 fe0a 	bl	800696c <HAL_UART_Transmit>
	  reset_reg();
 8002d58:	f7ff ff60 	bl	8002c1c <reset_reg>
	  HAL_PWR_EnterSTANDBYMode();
 8002d5c:	f001 fce0 	bl	8004720 <HAL_PWR_EnterSTANDBYMode>

  }
  //ADC_config();
  HAL_Delay(3000);
 8002d60:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <main+0xb4>)
 8002d62:	0018      	movs	r0, r3
 8002d64:	f000 fba6 	bl	80034b4 <HAL_Delay>
  setup_tim2();
 8002d68:	f7ff fe40 	bl	80029ec <setup_tim2>
  //setup_tim6();
  HAL_TIM_Base_Start_IT(&htim6);
 8002d6c:	4b06      	ldr	r3, [pc, #24]	; (8002d88 <main+0xb8>)
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f003 fa1c 	bl	80061ac <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //debug_imu();
  while (1)
  {
	  IMU_read_all_raw();
 8002d74:	f7ff fbb6 	bl	80024e4 <IMU_read_all_raw>
	  asm("NOP");
 8002d78:	46c0      	nop			; (mov r8, r8)
	  IMU_read_all_raw();
 8002d7a:	e7fb      	b.n	8002d74 <main+0xa4>
 8002d7c:	200000c0 	.word	0x200000c0
 8002d80:	20000410 	.word	0x20000410
 8002d84:	00000bb8 	.word	0x00000bb8
 8002d88:	20000388 	.word	0x20000388

08002d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d8c:	b590      	push	{r4, r7, lr}
 8002d8e:	b09b      	sub	sp, #108	; 0x6c
 8002d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d92:	2434      	movs	r4, #52	; 0x34
 8002d94:	193b      	adds	r3, r7, r4
 8002d96:	0018      	movs	r0, r3
 8002d98:	2334      	movs	r3, #52	; 0x34
 8002d9a:	001a      	movs	r2, r3
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	f004 fb35 	bl	800740c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002da2:	2320      	movs	r3, #32
 8002da4:	18fb      	adds	r3, r7, r3
 8002da6:	0018      	movs	r0, r3
 8002da8:	2314      	movs	r3, #20
 8002daa:	001a      	movs	r2, r3
 8002dac:	2100      	movs	r1, #0
 8002dae:	f004 fb2d 	bl	800740c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002db2:	003b      	movs	r3, r7
 8002db4:	0018      	movs	r0, r3
 8002db6:	2320      	movs	r3, #32
 8002db8:	001a      	movs	r2, r3
 8002dba:	2100      	movs	r1, #0
 8002dbc:	f004 fb26 	bl	800740c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dc0:	4b25      	ldr	r3, [pc, #148]	; (8002e58 <SystemClock_Config+0xcc>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a25      	ldr	r2, [pc, #148]	; (8002e5c <SystemClock_Config+0xd0>)
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	4b23      	ldr	r3, [pc, #140]	; (8002e58 <SystemClock_Config+0xcc>)
 8002dca:	2180      	movs	r1, #128	; 0x80
 8002dcc:	0109      	lsls	r1, r1, #4
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dd2:	0021      	movs	r1, r4
 8002dd4:	187b      	adds	r3, r7, r1
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dda:	187b      	adds	r3, r7, r1
 8002ddc:	2201      	movs	r2, #1
 8002dde:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002de0:	187b      	adds	r3, r7, r1
 8002de2:	2210      	movs	r2, #16
 8002de4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002de6:	187b      	adds	r3, r7, r1
 8002de8:	2200      	movs	r2, #0
 8002dea:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dec:	187b      	adds	r3, r7, r1
 8002dee:	0018      	movs	r0, r3
 8002df0:	f001 fcac 	bl	800474c <HAL_RCC_OscConfig>
 8002df4:	1e03      	subs	r3, r0, #0
 8002df6:	d001      	beq.n	8002dfc <SystemClock_Config+0x70>
  {
    Error_Handler();
 8002df8:	f000 f832 	bl	8002e60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dfc:	2120      	movs	r1, #32
 8002dfe:	187b      	adds	r3, r7, r1
 8002e00:	220f      	movs	r2, #15
 8002e02:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002e04:	187b      	adds	r3, r7, r1
 8002e06:	2201      	movs	r2, #1
 8002e08:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e0a:	187b      	adds	r3, r7, r1
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e10:	187b      	adds	r3, r7, r1
 8002e12:	2200      	movs	r2, #0
 8002e14:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e16:	187b      	adds	r3, r7, r1
 8002e18:	2200      	movs	r2, #0
 8002e1a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002e1c:	187b      	adds	r3, r7, r1
 8002e1e:	2100      	movs	r1, #0
 8002e20:	0018      	movs	r0, r3
 8002e22:	f002 f80f 	bl	8004e44 <HAL_RCC_ClockConfig>
 8002e26:	1e03      	subs	r3, r0, #0
 8002e28:	d001      	beq.n	8002e2e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002e2a:	f000 f819 	bl	8002e60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002e2e:	003b      	movs	r3, r7
 8002e30:	2209      	movs	r2, #9
 8002e32:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002e34:	003b      	movs	r3, r7
 8002e36:	2200      	movs	r2, #0
 8002e38:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002e3a:	003b      	movs	r3, r7
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e40:	003b      	movs	r3, r7
 8002e42:	0018      	movs	r0, r3
 8002e44:	f002 fa22 	bl	800528c <HAL_RCCEx_PeriphCLKConfig>
 8002e48:	1e03      	subs	r3, r0, #0
 8002e4a:	d001      	beq.n	8002e50 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002e4c:	f000 f808 	bl	8002e60 <Error_Handler>
  }
}
 8002e50:	46c0      	nop			; (mov r8, r8)
 8002e52:	46bd      	mov	sp, r7
 8002e54:	b01b      	add	sp, #108	; 0x6c
 8002e56:	bd90      	pop	{r4, r7, pc}
 8002e58:	40007000 	.word	0x40007000
 8002e5c:	ffffe7ff 	.word	0xffffe7ff

08002e60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e64:	b672      	cpsid	i
}
 8002e66:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e68:	e7fe      	b.n	8002e68 <Error_Handler+0x8>
	...

08002e6c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002e70:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002e72:	4a19      	ldr	r2, [pc, #100]	; (8002ed8 <MX_SPI1_Init+0x6c>)
 8002e74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e76:	4b17      	ldr	r3, [pc, #92]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002e78:	2282      	movs	r2, #130	; 0x82
 8002e7a:	0052      	lsls	r2, r2, #1
 8002e7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e7e:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e84:	4b13      	ldr	r3, [pc, #76]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e8a:	4b12      	ldr	r3, [pc, #72]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e90:	4b10      	ldr	r3, [pc, #64]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e96:	4b0f      	ldr	r3, [pc, #60]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002e98:	2280      	movs	r2, #128	; 0x80
 8002e9a:	0092      	lsls	r2, r2, #2
 8002e9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002e9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002ea0:	2218      	movs	r2, #24
 8002ea2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ea4:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002eaa:	4b0a      	ldr	r3, [pc, #40]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eb0:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002eb6:	4b07      	ldr	r3, [pc, #28]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002eb8:	2207      	movs	r2, #7
 8002eba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ebc:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <MX_SPI1_Init+0x68>)
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f002 fb2a 	bl	8005518 <HAL_SPI_Init>
 8002ec4:	1e03      	subs	r3, r0, #0
 8002ec6:	d001      	beq.n	8002ecc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ec8:	f7ff ffca 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ecc:	46c0      	nop			; (mov r8, r8)
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	46c0      	nop			; (mov r8, r8)
 8002ed4:	200002f0 	.word	0x200002f0
 8002ed8:	40013000 	.word	0x40013000

08002edc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002edc:	b590      	push	{r4, r7, lr}
 8002ede:	b08b      	sub	sp, #44	; 0x2c
 8002ee0:	af02      	add	r7, sp, #8
 8002ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	240c      	movs	r4, #12
 8002ee6:	193b      	adds	r3, r7, r4
 8002ee8:	0018      	movs	r0, r3
 8002eea:	2314      	movs	r3, #20
 8002eec:	001a      	movs	r2, r3
 8002eee:	2100      	movs	r1, #0
 8002ef0:	f004 fa8c 	bl	800740c <memset>
  if(spiHandle->Instance==SPI1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a1c      	ldr	r2, [pc, #112]	; (8002f6c <HAL_SPI_MspInit+0x90>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d131      	bne.n	8002f62 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */
	  setup_gpio(GPIOA, 15, output, 0, 3);
 8002efe:	23a0      	movs	r3, #160	; 0xa0
 8002f00:	05d8      	lsls	r0, r3, #23
 8002f02:	2303      	movs	r3, #3
 8002f04:	9300      	str	r3, [sp, #0]
 8002f06:	2300      	movs	r3, #0
 8002f08:	2201      	movs	r2, #1
 8002f0a:	210f      	movs	r1, #15
 8002f0c:	f7ff fb50 	bl	80025b0 <setup_gpio>
  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f10:	4b17      	ldr	r3, [pc, #92]	; (8002f70 <HAL_SPI_MspInit+0x94>)
 8002f12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f14:	4b16      	ldr	r3, [pc, #88]	; (8002f70 <HAL_SPI_MspInit+0x94>)
 8002f16:	2180      	movs	r1, #128	; 0x80
 8002f18:	0149      	lsls	r1, r1, #5
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f1e:	4b14      	ldr	r3, [pc, #80]	; (8002f70 <HAL_SPI_MspInit+0x94>)
 8002f20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f22:	4b13      	ldr	r3, [pc, #76]	; (8002f70 <HAL_SPI_MspInit+0x94>)
 8002f24:	2102      	movs	r1, #2
 8002f26:	430a      	orrs	r2, r1
 8002f28:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f2a:	4b11      	ldr	r3, [pc, #68]	; (8002f70 <HAL_SPI_MspInit+0x94>)
 8002f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2e:	2202      	movs	r2, #2
 8002f30:	4013      	ands	r3, r2
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002f36:	0021      	movs	r1, r4
 8002f38:	187b      	adds	r3, r7, r1
 8002f3a:	2238      	movs	r2, #56	; 0x38
 8002f3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3e:	187b      	adds	r3, r7, r1
 8002f40:	2202      	movs	r2, #2
 8002f42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f44:	187b      	adds	r3, r7, r1
 8002f46:	2200      	movs	r2, #0
 8002f48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f4a:	187b      	adds	r3, r7, r1
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002f50:	187b      	adds	r3, r7, r1
 8002f52:	2200      	movs	r2, #0
 8002f54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f56:	187b      	adds	r3, r7, r1
 8002f58:	4a06      	ldr	r2, [pc, #24]	; (8002f74 <HAL_SPI_MspInit+0x98>)
 8002f5a:	0019      	movs	r1, r3
 8002f5c:	0010      	movs	r0, r2
 8002f5e:	f001 f905 	bl	800416c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	46bd      	mov	sp, r7
 8002f66:	b009      	add	sp, #36	; 0x24
 8002f68:	bd90      	pop	{r4, r7, pc}
 8002f6a:	46c0      	nop			; (mov r8, r8)
 8002f6c:	40013000 	.word	0x40013000
 8002f70:	40021000 	.word	0x40021000
 8002f74:	50000400 	.word	0x50000400

08002f78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f7c:	4b07      	ldr	r3, [pc, #28]	; (8002f9c <HAL_MspInit+0x24>)
 8002f7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <HAL_MspInit+0x24>)
 8002f82:	2101      	movs	r1, #1
 8002f84:	430a      	orrs	r2, r1
 8002f86:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f88:	4b04      	ldr	r3, [pc, #16]	; (8002f9c <HAL_MspInit+0x24>)
 8002f8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f8c:	4b03      	ldr	r3, [pc, #12]	; (8002f9c <HAL_MspInit+0x24>)
 8002f8e:	2180      	movs	r1, #128	; 0x80
 8002f90:	0549      	lsls	r1, r1, #21
 8002f92:	430a      	orrs	r2, r1
 8002f94:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40021000 	.word	0x40021000

08002fa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fa4:	e7fe      	b.n	8002fa4 <NMI_Handler+0x4>

08002fa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002faa:	e7fe      	b.n	8002faa <HardFault_Handler+0x4>

08002fac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002fb0:	46c0      	nop			; (mov r8, r8)
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fba:	46c0      	nop			; (mov r8, r8)
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fc4:	f000 fa5a 	bl	800347c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fc8:	46c0      	nop			; (mov r8, r8)
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//print_ad();
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002fd4:	4b03      	ldr	r3, [pc, #12]	; (8002fe4 <DMA1_Channel1_IRQHandler+0x14>)
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	f000 ffec 	bl	8003fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002fdc:	46c0      	nop			; (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	46c0      	nop			; (mov r8, r8)
 8002fe4:	200001c4 	.word	0x200001c4

08002fe8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002fec:	4b03      	ldr	r3, [pc, #12]	; (8002ffc <DMA1_Channel2_3_IRQHandler+0x14>)
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f000 ffe0 	bl	8003fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002ff4:	46c0      	nop			; (mov r8, r8)
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	200003c8 	.word	0x200003c8

08003000 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003004:	4b03      	ldr	r3, [pc, #12]	; (8003014 <TIM3_IRQHandler+0x14>)
 8003006:	0018      	movs	r0, r3
 8003008:	f003 f922 	bl	8006250 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800300c:	46c0      	nop			; (mov r8, r8)
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	20000348 	.word	0x20000348

08003018 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */
	//TIM6->SR &= ~TIM_SR_UIF;
	sample();
 800301c:	f7ff fd8e 	bl	8002b3c <sample>
  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003020:	4b03      	ldr	r3, [pc, #12]	; (8003030 <TIM6_IRQHandler+0x18>)
 8003022:	0018      	movs	r0, r3
 8003024:	f003 f914 	bl	8006250 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */
	//TIM6->EGR |= TIM_EGR_UG;
  /* USER CODE END TIM6_IRQn 1 */
}
 8003028:	46c0      	nop			; (mov r8, r8)
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	20000388 	.word	0x20000388

08003034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800303c:	4a14      	ldr	r2, [pc, #80]	; (8003090 <_sbrk+0x5c>)
 800303e:	4b15      	ldr	r3, [pc, #84]	; (8003094 <_sbrk+0x60>)
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003048:	4b13      	ldr	r3, [pc, #76]	; (8003098 <_sbrk+0x64>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d102      	bne.n	8003056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003050:	4b11      	ldr	r3, [pc, #68]	; (8003098 <_sbrk+0x64>)
 8003052:	4a12      	ldr	r2, [pc, #72]	; (800309c <_sbrk+0x68>)
 8003054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003056:	4b10      	ldr	r3, [pc, #64]	; (8003098 <_sbrk+0x64>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	18d3      	adds	r3, r2, r3
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	429a      	cmp	r2, r3
 8003062:	d207      	bcs.n	8003074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003064:	f004 f9a8 	bl	80073b8 <__errno>
 8003068:	0003      	movs	r3, r0
 800306a:	220c      	movs	r2, #12
 800306c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800306e:	2301      	movs	r3, #1
 8003070:	425b      	negs	r3, r3
 8003072:	e009      	b.n	8003088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003074:	4b08      	ldr	r3, [pc, #32]	; (8003098 <_sbrk+0x64>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800307a:	4b07      	ldr	r3, [pc, #28]	; (8003098 <_sbrk+0x64>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	18d2      	adds	r2, r2, r3
 8003082:	4b05      	ldr	r3, [pc, #20]	; (8003098 <_sbrk+0x64>)
 8003084:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003086:	68fb      	ldr	r3, [r7, #12]
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b006      	add	sp, #24
 800308e:	bd80      	pop	{r7, pc}
 8003090:	20005000 	.word	0x20005000
 8003094:	00000400 	.word	0x00000400
 8003098:	200001b8 	.word	0x200001b8
 800309c:	200004a8 	.word	0x200004a8

080030a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030a4:	46c0      	nop			; (mov r8, r8)
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
	...

080030ac <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030b2:	2308      	movs	r3, #8
 80030b4:	18fb      	adds	r3, r7, r3
 80030b6:	0018      	movs	r0, r3
 80030b8:	2310      	movs	r3, #16
 80030ba:	001a      	movs	r2, r3
 80030bc:	2100      	movs	r1, #0
 80030be:	f004 f9a5 	bl	800740c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030c2:	003b      	movs	r3, r7
 80030c4:	0018      	movs	r0, r3
 80030c6:	2308      	movs	r3, #8
 80030c8:	001a      	movs	r2, r3
 80030ca:	2100      	movs	r1, #0
 80030cc:	f004 f99e 	bl	800740c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030d0:	4b1e      	ldr	r3, [pc, #120]	; (800314c <MX_TIM3_Init+0xa0>)
 80030d2:	4a1f      	ldr	r2, [pc, #124]	; (8003150 <MX_TIM3_Init+0xa4>)
 80030d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16;
 80030d6:	4b1d      	ldr	r3, [pc, #116]	; (800314c <MX_TIM3_Init+0xa0>)
 80030d8:	2210      	movs	r2, #16
 80030da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030dc:	4b1b      	ldr	r3, [pc, #108]	; (800314c <MX_TIM3_Init+0xa0>)
 80030de:	2200      	movs	r2, #0
 80030e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80030e2:	4b1a      	ldr	r3, [pc, #104]	; (800314c <MX_TIM3_Init+0xa0>)
 80030e4:	4a1b      	ldr	r2, [pc, #108]	; (8003154 <MX_TIM3_Init+0xa8>)
 80030e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030e8:	4b18      	ldr	r3, [pc, #96]	; (800314c <MX_TIM3_Init+0xa0>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ee:	4b17      	ldr	r3, [pc, #92]	; (800314c <MX_TIM3_Init+0xa0>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80030f4:	4b15      	ldr	r3, [pc, #84]	; (800314c <MX_TIM3_Init+0xa0>)
 80030f6:	0018      	movs	r0, r3
 80030f8:	f003 f818 	bl	800612c <HAL_TIM_Base_Init>
 80030fc:	1e03      	subs	r3, r0, #0
 80030fe:	d001      	beq.n	8003104 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003100:	f7ff feae 	bl	8002e60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003104:	2108      	movs	r1, #8
 8003106:	187b      	adds	r3, r7, r1
 8003108:	2280      	movs	r2, #128	; 0x80
 800310a:	0152      	lsls	r2, r2, #5
 800310c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800310e:	187a      	adds	r2, r7, r1
 8003110:	4b0e      	ldr	r3, [pc, #56]	; (800314c <MX_TIM3_Init+0xa0>)
 8003112:	0011      	movs	r1, r2
 8003114:	0018      	movs	r0, r3
 8003116:	f003 f983 	bl	8006420 <HAL_TIM_ConfigClockSource>
 800311a:	1e03      	subs	r3, r0, #0
 800311c:	d001      	beq.n	8003122 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800311e:	f7ff fe9f 	bl	8002e60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003122:	003b      	movs	r3, r7
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003128:	003b      	movs	r3, r7
 800312a:	2200      	movs	r2, #0
 800312c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800312e:	003a      	movs	r2, r7
 8003130:	4b06      	ldr	r3, [pc, #24]	; (800314c <MX_TIM3_Init+0xa0>)
 8003132:	0011      	movs	r1, r2
 8003134:	0018      	movs	r0, r3
 8003136:	f003 fb67 	bl	8006808 <HAL_TIMEx_MasterConfigSynchronization>
 800313a:	1e03      	subs	r3, r0, #0
 800313c:	d001      	beq.n	8003142 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800313e:	f7ff fe8f 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	46bd      	mov	sp, r7
 8003146:	b006      	add	sp, #24
 8003148:	bd80      	pop	{r7, pc}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	20000348 	.word	0x20000348
 8003150:	40000400 	.word	0x40000400
 8003154:	0000ffff 	.word	0x0000ffff

08003158 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800315e:	003b      	movs	r3, r7
 8003160:	0018      	movs	r0, r3
 8003162:	2308      	movs	r3, #8
 8003164:	001a      	movs	r2, r3
 8003166:	2100      	movs	r1, #0
 8003168:	f004 f950 	bl	800740c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800316c:	4b15      	ldr	r3, [pc, #84]	; (80031c4 <MX_TIM6_Init+0x6c>)
 800316e:	4a16      	ldr	r2, [pc, #88]	; (80031c8 <MX_TIM6_Init+0x70>)
 8003170:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000;
 8003172:	4b14      	ldr	r3, [pc, #80]	; (80031c4 <MX_TIM6_Init+0x6c>)
 8003174:	22fa      	movs	r2, #250	; 0xfa
 8003176:	0192      	lsls	r2, r2, #6
 8003178:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800317a:	4b12      	ldr	r3, [pc, #72]	; (80031c4 <MX_TIM6_Init+0x6c>)
 800317c:	2200      	movs	r2, #0
 800317e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 8003180:	4b10      	ldr	r3, [pc, #64]	; (80031c4 <MX_TIM6_Init+0x6c>)
 8003182:	220a      	movs	r2, #10
 8003184:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003186:	4b0f      	ldr	r3, [pc, #60]	; (80031c4 <MX_TIM6_Init+0x6c>)
 8003188:	2200      	movs	r2, #0
 800318a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800318c:	4b0d      	ldr	r3, [pc, #52]	; (80031c4 <MX_TIM6_Init+0x6c>)
 800318e:	0018      	movs	r0, r3
 8003190:	f002 ffcc 	bl	800612c <HAL_TIM_Base_Init>
 8003194:	1e03      	subs	r3, r0, #0
 8003196:	d001      	beq.n	800319c <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 8003198:	f7ff fe62 	bl	8002e60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800319c:	003b      	movs	r3, r7
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031a2:	003b      	movs	r3, r7
 80031a4:	2200      	movs	r2, #0
 80031a6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80031a8:	003a      	movs	r2, r7
 80031aa:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <MX_TIM6_Init+0x6c>)
 80031ac:	0011      	movs	r1, r2
 80031ae:	0018      	movs	r0, r3
 80031b0:	f003 fb2a 	bl	8006808 <HAL_TIMEx_MasterConfigSynchronization>
 80031b4:	1e03      	subs	r3, r0, #0
 80031b6:	d001      	beq.n	80031bc <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 80031b8:	f7ff fe52 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80031bc:	46c0      	nop			; (mov r8, r8)
 80031be:	46bd      	mov	sp, r7
 80031c0:	b002      	add	sp, #8
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	20000388 	.word	0x20000388
 80031c8:	40001000 	.word	0x40001000

080031cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a14      	ldr	r2, [pc, #80]	; (800322c <HAL_TIM_Base_MspInit+0x60>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d10e      	bne.n	80031fc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031de:	4b14      	ldr	r3, [pc, #80]	; (8003230 <HAL_TIM_Base_MspInit+0x64>)
 80031e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031e2:	4b13      	ldr	r3, [pc, #76]	; (8003230 <HAL_TIM_Base_MspInit+0x64>)
 80031e4:	2102      	movs	r1, #2
 80031e6:	430a      	orrs	r2, r1
 80031e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80031ea:	2200      	movs	r2, #0
 80031ec:	2100      	movs	r1, #0
 80031ee:	2010      	movs	r0, #16
 80031f0:	f000 fdd0 	bl	8003d94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80031f4:	2010      	movs	r0, #16
 80031f6:	f000 fde2 	bl	8003dbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80031fa:	e012      	b.n	8003222 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a0c      	ldr	r2, [pc, #48]	; (8003234 <HAL_TIM_Base_MspInit+0x68>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d10d      	bne.n	8003222 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003206:	4b0a      	ldr	r3, [pc, #40]	; (8003230 <HAL_TIM_Base_MspInit+0x64>)
 8003208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800320a:	4b09      	ldr	r3, [pc, #36]	; (8003230 <HAL_TIM_Base_MspInit+0x64>)
 800320c:	2110      	movs	r1, #16
 800320e:	430a      	orrs	r2, r1
 8003210:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003212:	2200      	movs	r2, #0
 8003214:	2100      	movs	r1, #0
 8003216:	2011      	movs	r0, #17
 8003218:	f000 fdbc 	bl	8003d94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800321c:	2011      	movs	r0, #17
 800321e:	f000 fdce 	bl	8003dbe <HAL_NVIC_EnableIRQ>
}
 8003222:	46c0      	nop			; (mov r8, r8)
 8003224:	46bd      	mov	sp, r7
 8003226:	b002      	add	sp, #8
 8003228:	bd80      	pop	{r7, pc}
 800322a:	46c0      	nop			; (mov r8, r8)
 800322c:	40000400 	.word	0x40000400
 8003230:	40021000 	.word	0x40021000
 8003234:	40001000 	.word	0x40001000

08003238 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800323c:	4b15      	ldr	r3, [pc, #84]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 800323e:	4a16      	ldr	r2, [pc, #88]	; (8003298 <MX_USART1_UART_Init+0x60>)
 8003240:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003242:	4b14      	ldr	r3, [pc, #80]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 8003244:	22e1      	movs	r2, #225	; 0xe1
 8003246:	0252      	lsls	r2, r2, #9
 8003248:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800324a:	4b12      	ldr	r3, [pc, #72]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 800324c:	2200      	movs	r2, #0
 800324e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003250:	4b10      	ldr	r3, [pc, #64]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 8003252:	2200      	movs	r2, #0
 8003254:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003256:	4b0f      	ldr	r3, [pc, #60]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 8003258:	2200      	movs	r2, #0
 800325a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800325c:	4b0d      	ldr	r3, [pc, #52]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 800325e:	220c      	movs	r2, #12
 8003260:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8003262:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 8003264:	22c0      	movs	r2, #192	; 0xc0
 8003266:	0092      	lsls	r2, r2, #2
 8003268:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800326a:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 800326c:	2200      	movs	r2, #0
 800326e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003270:	4b08      	ldr	r3, [pc, #32]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 8003272:	2200      	movs	r2, #0
 8003274:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003276:	4b07      	ldr	r3, [pc, #28]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 8003278:	2200      	movs	r2, #0
 800327a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800327c:	4b05      	ldr	r3, [pc, #20]	; (8003294 <MX_USART1_UART_Init+0x5c>)
 800327e:	0018      	movs	r0, r3
 8003280:	f003 fb20 	bl	80068c4 <HAL_UART_Init>
 8003284:	1e03      	subs	r3, r0, #0
 8003286:	d001      	beq.n	800328c <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8003288:	f7ff fdea 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800328c:	46c0      	nop			; (mov r8, r8)
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	46c0      	nop			; (mov r8, r8)
 8003294:	20000410 	.word	0x20000410
 8003298:	40013800 	.word	0x40013800

0800329c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800329c:	b590      	push	{r4, r7, lr}
 800329e:	b089      	sub	sp, #36	; 0x24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a4:	240c      	movs	r4, #12
 80032a6:	193b      	adds	r3, r7, r4
 80032a8:	0018      	movs	r0, r3
 80032aa:	2314      	movs	r3, #20
 80032ac:	001a      	movs	r2, r3
 80032ae:	2100      	movs	r1, #0
 80032b0:	f004 f8ac 	bl	800740c <memset>
  if(uartHandle->Instance==USART1)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a2d      	ldr	r2, [pc, #180]	; (8003370 <HAL_UART_MspInit+0xd4>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d153      	bne.n	8003366 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80032be:	4b2d      	ldr	r3, [pc, #180]	; (8003374 <HAL_UART_MspInit+0xd8>)
 80032c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032c2:	4b2c      	ldr	r3, [pc, #176]	; (8003374 <HAL_UART_MspInit+0xd8>)
 80032c4:	2180      	movs	r1, #128	; 0x80
 80032c6:	01c9      	lsls	r1, r1, #7
 80032c8:	430a      	orrs	r2, r1
 80032ca:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032cc:	4b29      	ldr	r3, [pc, #164]	; (8003374 <HAL_UART_MspInit+0xd8>)
 80032ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032d0:	4b28      	ldr	r3, [pc, #160]	; (8003374 <HAL_UART_MspInit+0xd8>)
 80032d2:	2101      	movs	r1, #1
 80032d4:	430a      	orrs	r2, r1
 80032d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80032d8:	4b26      	ldr	r3, [pc, #152]	; (8003374 <HAL_UART_MspInit+0xd8>)
 80032da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032dc:	2201      	movs	r2, #1
 80032de:	4013      	ands	r3, r2
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	68bb      	ldr	r3, [r7, #8]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    PA12     ------> USART1_RTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80032e4:	193b      	adds	r3, r7, r4
 80032e6:	22f0      	movs	r2, #240	; 0xf0
 80032e8:	0152      	lsls	r2, r2, #5
 80032ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ec:	0021      	movs	r1, r4
 80032ee:	187b      	adds	r3, r7, r1
 80032f0:	2202      	movs	r2, #2
 80032f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f4:	187b      	adds	r3, r7, r1
 80032f6:	2200      	movs	r2, #0
 80032f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fa:	187b      	adds	r3, r7, r1
 80032fc:	2203      	movs	r2, #3
 80032fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003300:	187b      	adds	r3, r7, r1
 8003302:	2204      	movs	r2, #4
 8003304:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003306:	187a      	adds	r2, r7, r1
 8003308:	23a0      	movs	r3, #160	; 0xa0
 800330a:	05db      	lsls	r3, r3, #23
 800330c:	0011      	movs	r1, r2
 800330e:	0018      	movs	r0, r3
 8003310:	f000 ff2c 	bl	800416c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8003314:	4b18      	ldr	r3, [pc, #96]	; (8003378 <HAL_UART_MspInit+0xdc>)
 8003316:	4a19      	ldr	r2, [pc, #100]	; (800337c <HAL_UART_MspInit+0xe0>)
 8003318:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 800331a:	4b17      	ldr	r3, [pc, #92]	; (8003378 <HAL_UART_MspInit+0xdc>)
 800331c:	2203      	movs	r2, #3
 800331e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003320:	4b15      	ldr	r3, [pc, #84]	; (8003378 <HAL_UART_MspInit+0xdc>)
 8003322:	2200      	movs	r2, #0
 8003324:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003326:	4b14      	ldr	r3, [pc, #80]	; (8003378 <HAL_UART_MspInit+0xdc>)
 8003328:	2200      	movs	r2, #0
 800332a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800332c:	4b12      	ldr	r3, [pc, #72]	; (8003378 <HAL_UART_MspInit+0xdc>)
 800332e:	2280      	movs	r2, #128	; 0x80
 8003330:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003332:	4b11      	ldr	r3, [pc, #68]	; (8003378 <HAL_UART_MspInit+0xdc>)
 8003334:	2200      	movs	r2, #0
 8003336:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003338:	4b0f      	ldr	r3, [pc, #60]	; (8003378 <HAL_UART_MspInit+0xdc>)
 800333a:	2200      	movs	r2, #0
 800333c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800333e:	4b0e      	ldr	r3, [pc, #56]	; (8003378 <HAL_UART_MspInit+0xdc>)
 8003340:	2200      	movs	r2, #0
 8003342:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003344:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <HAL_UART_MspInit+0xdc>)
 8003346:	2200      	movs	r2, #0
 8003348:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800334a:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <HAL_UART_MspInit+0xdc>)
 800334c:	0018      	movs	r0, r3
 800334e:	f000 fd53 	bl	8003df8 <HAL_DMA_Init>
 8003352:	1e03      	subs	r3, r0, #0
 8003354:	d001      	beq.n	800335a <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8003356:	f7ff fd83 	bl	8002e60 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a06      	ldr	r2, [pc, #24]	; (8003378 <HAL_UART_MspInit+0xdc>)
 800335e:	671a      	str	r2, [r3, #112]	; 0x70
 8003360:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_UART_MspInit+0xdc>)
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003366:	46c0      	nop			; (mov r8, r8)
 8003368:	46bd      	mov	sp, r7
 800336a:	b009      	add	sp, #36	; 0x24
 800336c:	bd90      	pop	{r4, r7, pc}
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	40013800 	.word	0x40013800
 8003374:	40021000 	.word	0x40021000
 8003378:	200003c8 	.word	0x200003c8
 800337c:	40020030 	.word	0x40020030

08003380 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003380:	480d      	ldr	r0, [pc, #52]	; (80033b8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003382:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003384:	480d      	ldr	r0, [pc, #52]	; (80033bc <LoopForever+0x6>)
  ldr r1, =_edata
 8003386:	490e      	ldr	r1, [pc, #56]	; (80033c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003388:	4a0e      	ldr	r2, [pc, #56]	; (80033c4 <LoopForever+0xe>)
  movs r3, #0
 800338a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800338c:	e002      	b.n	8003394 <LoopCopyDataInit>

0800338e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800338e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003392:	3304      	adds	r3, #4

08003394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003398:	d3f9      	bcc.n	800338e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800339a:	4a0b      	ldr	r2, [pc, #44]	; (80033c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800339c:	4c0b      	ldr	r4, [pc, #44]	; (80033cc <LoopForever+0x16>)
  movs r3, #0
 800339e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033a0:	e001      	b.n	80033a6 <LoopFillZerobss>

080033a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033a4:	3204      	adds	r2, #4

080033a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033a8:	d3fb      	bcc.n	80033a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80033aa:	f7ff fe79 	bl	80030a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033ae:	f004 f809 	bl	80073c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033b2:	f7ff fc8d 	bl	8002cd0 <main>

080033b6 <LoopForever>:

LoopForever:
    b LoopForever
 80033b6:	e7fe      	b.n	80033b6 <LoopForever>
   ldr   r0, =_estack
 80033b8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80033bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033c0:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 80033c4:	08007e28 	.word	0x08007e28
  ldr r2, =_sbss
 80033c8:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 80033cc:	200004a8 	.word	0x200004a8

080033d0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033d0:	e7fe      	b.n	80033d0 <ADC1_COMP_IRQHandler>
	...

080033d4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80033da:	1dfb      	adds	r3, r7, #7
 80033dc:	2200      	movs	r2, #0
 80033de:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80033e0:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <HAL_Init+0x3c>)
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	4b0a      	ldr	r3, [pc, #40]	; (8003410 <HAL_Init+0x3c>)
 80033e6:	2140      	movs	r1, #64	; 0x40
 80033e8:	430a      	orrs	r2, r1
 80033ea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033ec:	2003      	movs	r0, #3
 80033ee:	f000 f811 	bl	8003414 <HAL_InitTick>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d003      	beq.n	80033fe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80033f6:	1dfb      	adds	r3, r7, #7
 80033f8:	2201      	movs	r2, #1
 80033fa:	701a      	strb	r2, [r3, #0]
 80033fc:	e001      	b.n	8003402 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80033fe:	f7ff fdbb 	bl	8002f78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003402:	1dfb      	adds	r3, r7, #7
 8003404:	781b      	ldrb	r3, [r3, #0]
}
 8003406:	0018      	movs	r0, r3
 8003408:	46bd      	mov	sp, r7
 800340a:	b002      	add	sp, #8
 800340c:	bd80      	pop	{r7, pc}
 800340e:	46c0      	nop			; (mov r8, r8)
 8003410:	40022000 	.word	0x40022000

08003414 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003414:	b590      	push	{r4, r7, lr}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800341c:	4b14      	ldr	r3, [pc, #80]	; (8003470 <HAL_InitTick+0x5c>)
 800341e:	681c      	ldr	r4, [r3, #0]
 8003420:	4b14      	ldr	r3, [pc, #80]	; (8003474 <HAL_InitTick+0x60>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	0019      	movs	r1, r3
 8003426:	23fa      	movs	r3, #250	; 0xfa
 8003428:	0098      	lsls	r0, r3, #2
 800342a:	f7fc fe77 	bl	800011c <__udivsi3>
 800342e:	0003      	movs	r3, r0
 8003430:	0019      	movs	r1, r3
 8003432:	0020      	movs	r0, r4
 8003434:	f7fc fe72 	bl	800011c <__udivsi3>
 8003438:	0003      	movs	r3, r0
 800343a:	0018      	movs	r0, r3
 800343c:	f000 fccf 	bl	8003dde <HAL_SYSTICK_Config>
 8003440:	1e03      	subs	r3, r0, #0
 8003442:	d001      	beq.n	8003448 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e00f      	b.n	8003468 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b03      	cmp	r3, #3
 800344c:	d80b      	bhi.n	8003466 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	2301      	movs	r3, #1
 8003452:	425b      	negs	r3, r3
 8003454:	2200      	movs	r2, #0
 8003456:	0018      	movs	r0, r3
 8003458:	f000 fc9c 	bl	8003d94 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800345c:	4b06      	ldr	r3, [pc, #24]	; (8003478 <HAL_InitTick+0x64>)
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003462:	2300      	movs	r3, #0
 8003464:	e000      	b.n	8003468 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
}
 8003468:	0018      	movs	r0, r3
 800346a:	46bd      	mov	sp, r7
 800346c:	b003      	add	sp, #12
 800346e:	bd90      	pop	{r4, r7, pc}
 8003470:	200000e0 	.word	0x200000e0
 8003474:	200000e8 	.word	0x200000e8
 8003478:	200000e4 	.word	0x200000e4

0800347c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003480:	4b05      	ldr	r3, [pc, #20]	; (8003498 <HAL_IncTick+0x1c>)
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	001a      	movs	r2, r3
 8003486:	4b05      	ldr	r3, [pc, #20]	; (800349c <HAL_IncTick+0x20>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	18d2      	adds	r2, r2, r3
 800348c:	4b03      	ldr	r3, [pc, #12]	; (800349c <HAL_IncTick+0x20>)
 800348e:	601a      	str	r2, [r3, #0]
}
 8003490:	46c0      	nop			; (mov r8, r8)
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	200000e8 	.word	0x200000e8
 800349c:	20000494 	.word	0x20000494

080034a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
  return uwTick;
 80034a4:	4b02      	ldr	r3, [pc, #8]	; (80034b0 <HAL_GetTick+0x10>)
 80034a6:	681b      	ldr	r3, [r3, #0]
}
 80034a8:	0018      	movs	r0, r3
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	46c0      	nop			; (mov r8, r8)
 80034b0:	20000494 	.word	0x20000494

080034b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034bc:	f7ff fff0 	bl	80034a0 <HAL_GetTick>
 80034c0:	0003      	movs	r3, r0
 80034c2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	3301      	adds	r3, #1
 80034cc:	d005      	beq.n	80034da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034ce:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <HAL_Delay+0x44>)
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	001a      	movs	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	189b      	adds	r3, r3, r2
 80034d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	f7ff ffe0 	bl	80034a0 <HAL_GetTick>
 80034e0:	0002      	movs	r2, r0
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d8f7      	bhi.n	80034dc <HAL_Delay+0x28>
  {
  }
}
 80034ec:	46c0      	nop			; (mov r8, r8)
 80034ee:	46c0      	nop			; (mov r8, r8)
 80034f0:	46bd      	mov	sp, r7
 80034f2:	b004      	add	sp, #16
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	46c0      	nop			; (mov r8, r8)
 80034f8:	200000e8 	.word	0x200000e8

080034fc <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e159      	b.n	80037c2 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003512:	2b00      	cmp	r3, #0
 8003514:	d10a      	bne.n	800352c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2250      	movs	r2, #80	; 0x50
 8003520:	2100      	movs	r1, #0
 8003522:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	0018      	movs	r0, r3
 8003528:	f7fd fcda 	bl	8000ee0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003530:	2210      	movs	r2, #16
 8003532:	4013      	ands	r3, r2
 8003534:	2b10      	cmp	r3, #16
 8003536:	d005      	beq.n	8003544 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	2204      	movs	r2, #4
 8003540:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003542:	d00b      	beq.n	800355c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003548:	2210      	movs	r2, #16
 800354a:	431a      	orrs	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2250      	movs	r2, #80	; 0x50
 8003554:	2100      	movs	r1, #0
 8003556:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e132      	b.n	80037c2 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003560:	4a9a      	ldr	r2, [pc, #616]	; (80037cc <HAL_ADC_Init+0x2d0>)
 8003562:	4013      	ands	r3, r2
 8003564:	2202      	movs	r2, #2
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	2203      	movs	r2, #3
 8003574:	4013      	ands	r3, r2
 8003576:	2b01      	cmp	r3, #1
 8003578:	d108      	bne.n	800358c <HAL_ADC_Init+0x90>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2201      	movs	r2, #1
 8003582:	4013      	ands	r3, r2
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_ADC_Init+0x90>
 8003588:	2301      	movs	r3, #1
 800358a:	e000      	b.n	800358e <HAL_ADC_Init+0x92>
 800358c:	2300      	movs	r3, #0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d149      	bne.n	8003626 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685a      	ldr	r2, [r3, #4]
 8003596:	23c0      	movs	r3, #192	; 0xc0
 8003598:	061b      	lsls	r3, r3, #24
 800359a:	429a      	cmp	r2, r3
 800359c:	d00b      	beq.n	80035b6 <HAL_ADC_Init+0xba>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	2380      	movs	r3, #128	; 0x80
 80035a4:	05db      	lsls	r3, r3, #23
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d005      	beq.n	80035b6 <HAL_ADC_Init+0xba>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	2380      	movs	r3, #128	; 0x80
 80035b0:	061b      	lsls	r3, r3, #24
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d111      	bne.n	80035da <HAL_ADC_Init+0xde>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	0092      	lsls	r2, r2, #2
 80035c2:	0892      	lsrs	r2, r2, #2
 80035c4:	611a      	str	r2, [r3, #16]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6919      	ldr	r1, [r3, #16]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	430a      	orrs	r2, r1
 80035d6:	611a      	str	r2, [r3, #16]
 80035d8:	e014      	b.n	8003604 <HAL_ADC_Init+0x108>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	0092      	lsls	r2, r2, #2
 80035e6:	0892      	lsrs	r2, r2, #2
 80035e8:	611a      	str	r2, [r3, #16]
 80035ea:	4b79      	ldr	r3, [pc, #484]	; (80037d0 <HAL_ADC_Init+0x2d4>)
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	4b78      	ldr	r3, [pc, #480]	; (80037d0 <HAL_ADC_Init+0x2d4>)
 80035f0:	4978      	ldr	r1, [pc, #480]	; (80037d4 <HAL_ADC_Init+0x2d8>)
 80035f2:	400a      	ands	r2, r1
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	4b76      	ldr	r3, [pc, #472]	; (80037d0 <HAL_ADC_Init+0x2d4>)
 80035f8:	6819      	ldr	r1, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	4b74      	ldr	r3, [pc, #464]	; (80037d0 <HAL_ADC_Init+0x2d4>)
 8003600:	430a      	orrs	r2, r1
 8003602:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68da      	ldr	r2, [r3, #12]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2118      	movs	r1, #24
 8003610:	438a      	bics	r2, r1
 8003612:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68d9      	ldr	r1, [r3, #12]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8003626:	4b6a      	ldr	r3, [pc, #424]	; (80037d0 <HAL_ADC_Init+0x2d4>)
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	4b69      	ldr	r3, [pc, #420]	; (80037d0 <HAL_ADC_Init+0x2d4>)
 800362c:	496a      	ldr	r1, [pc, #424]	; (80037d8 <HAL_ADC_Init+0x2dc>)
 800362e:	400a      	ands	r2, r1
 8003630:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8003632:	4b67      	ldr	r3, [pc, #412]	; (80037d0 <HAL_ADC_Init+0x2d4>)
 8003634:	6819      	ldr	r1, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800363a:	065a      	lsls	r2, r3, #25
 800363c:	4b64      	ldr	r3, [pc, #400]	; (80037d0 <HAL_ADC_Init+0x2d4>)
 800363e:	430a      	orrs	r2, r1
 8003640:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689a      	ldr	r2, [r3, #8]
 8003648:	2380      	movs	r3, #128	; 0x80
 800364a:	055b      	lsls	r3, r3, #21
 800364c:	4013      	ands	r3, r2
 800364e:	d108      	bne.n	8003662 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689a      	ldr	r2, [r3, #8]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2180      	movs	r1, #128	; 0x80
 800365c:	0549      	lsls	r1, r1, #21
 800365e:	430a      	orrs	r2, r1
 8003660:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	495b      	ldr	r1, [pc, #364]	; (80037dc <HAL_ADC_Init+0x2e0>)
 800366e:	400a      	ands	r2, r1
 8003670:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68d9      	ldr	r1, [r3, #12]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	2b02      	cmp	r3, #2
 8003682:	d101      	bne.n	8003688 <HAL_ADC_Init+0x18c>
 8003684:	2304      	movs	r3, #4
 8003686:	e000      	b.n	800368a <HAL_ADC_Init+0x18e>
 8003688:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800368a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2020      	movs	r0, #32
 8003690:	5c1b      	ldrb	r3, [r3, r0]
 8003692:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003694:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	202c      	movs	r0, #44	; 0x2c
 800369a:	5c1b      	ldrb	r3, [r3, r0]
 800369c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800369e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80036a4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80036ac:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80036b4:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036c2:	23c2      	movs	r3, #194	; 0xc2
 80036c4:	33ff      	adds	r3, #255	; 0xff
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d00b      	beq.n	80036e2 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68d9      	ldr	r1, [r3, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80036d8:	431a      	orrs	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2221      	movs	r2, #33	; 0x21
 80036e6:	5c9b      	ldrb	r3, [r3, r2]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d11a      	bne.n	8003722 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	5c9b      	ldrb	r3, [r3, r2]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68da      	ldr	r2, [r3, #12]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2180      	movs	r1, #128	; 0x80
 8003702:	0249      	lsls	r1, r1, #9
 8003704:	430a      	orrs	r2, r1
 8003706:	60da      	str	r2, [r3, #12]
 8003708:	e00b      	b.n	8003722 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800370e:	2220      	movs	r2, #32
 8003710:	431a      	orrs	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800371a:	2201      	movs	r2, #1
 800371c:	431a      	orrs	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003726:	2b01      	cmp	r3, #1
 8003728:	d11f      	bne.n	800376a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	691a      	ldr	r2, [r3, #16]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	492a      	ldr	r1, [pc, #168]	; (80037e0 <HAL_ADC_Init+0x2e4>)
 8003736:	400a      	ands	r2, r1
 8003738:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6919      	ldr	r1, [r3, #16]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003748:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 800374e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2101      	movs	r1, #1
 8003764:	430a      	orrs	r2, r1
 8003766:	611a      	str	r2, [r3, #16]
 8003768:	e00e      	b.n	8003788 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	2201      	movs	r2, #1
 8003772:	4013      	ands	r3, r2
 8003774:	2b01      	cmp	r3, #1
 8003776:	d107      	bne.n	8003788 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	691a      	ldr	r2, [r3, #16]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2101      	movs	r1, #1
 8003784:	438a      	bics	r2, r1
 8003786:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695a      	ldr	r2, [r3, #20]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2107      	movs	r1, #7
 8003794:	438a      	bics	r2, r1
 8003796:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6959      	ldr	r1, [r3, #20]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b4:	2203      	movs	r2, #3
 80037b6:	4393      	bics	r3, r2
 80037b8:	2201      	movs	r2, #1
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	0018      	movs	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	b002      	add	sp, #8
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	46c0      	nop			; (mov r8, r8)
 80037cc:	fffffefd 	.word	0xfffffefd
 80037d0:	40012708 	.word	0x40012708
 80037d4:	ffc3ffff 	.word	0xffc3ffff
 80037d8:	fdffffff 	.word	0xfdffffff
 80037dc:	fffe0219 	.word	0xfffe0219
 80037e0:	fffffc03 	.word	0xfffffc03

080037e4 <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80037e4:	b590      	push	{r4, r7, lr}
 80037e6:	b087      	sub	sp, #28
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037f0:	2317      	movs	r3, #23
 80037f2:	18fb      	adds	r3, r7, r3
 80037f4:	2200      	movs	r2, #0
 80037f6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	2204      	movs	r2, #4
 8003800:	4013      	ands	r3, r2
 8003802:	d15e      	bne.n	80038c2 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2250      	movs	r2, #80	; 0x50
 8003808:	5c9b      	ldrb	r3, [r3, r2]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d101      	bne.n	8003812 <HAL_ADC_Start_DMA+0x2e>
 800380e:	2302      	movs	r3, #2
 8003810:	e05e      	b.n	80038d0 <HAL_ADC_Start_DMA+0xec>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2250      	movs	r2, #80	; 0x50
 8003816:	2101      	movs	r1, #1
 8003818:	5499      	strb	r1, [r3, r2]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68da      	ldr	r2, [r3, #12]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2101      	movs	r1, #1
 8003826:	430a      	orrs	r2, r1
 8003828:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	2b01      	cmp	r3, #1
 8003830:	d007      	beq.n	8003842 <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003832:	2317      	movs	r3, #23
 8003834:	18fc      	adds	r4, r7, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	0018      	movs	r0, r3
 800383a:	f000 f8f3 	bl	8003a24 <ADC_Enable>
 800383e:	0003      	movs	r3, r0
 8003840:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003842:	2317      	movs	r3, #23
 8003844:	18fb      	adds	r3, r7, r3
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d13e      	bne.n	80038ca <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003850:	4a21      	ldr	r2, [pc, #132]	; (80038d8 <HAL_ADC_Start_DMA+0xf4>)
 8003852:	4013      	ands	r3, r2
 8003854:	2280      	movs	r2, #128	; 0x80
 8003856:	0052      	lsls	r2, r2, #1
 8003858:	431a      	orrs	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2250      	movs	r2, #80	; 0x50
 8003868:	2100      	movs	r1, #0
 800386a:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003870:	4a1a      	ldr	r2, [pc, #104]	; (80038dc <HAL_ADC_Start_DMA+0xf8>)
 8003872:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003878:	4a19      	ldr	r2, [pc, #100]	; (80038e0 <HAL_ADC_Start_DMA+0xfc>)
 800387a:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003880:	4a18      	ldr	r2, [pc, #96]	; (80038e4 <HAL_ADC_Start_DMA+0x100>)
 8003882:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	221c      	movs	r2, #28
 800388a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2110      	movs	r1, #16
 8003898:	430a      	orrs	r2, r1
 800389a:	605a      	str	r2, [r3, #4]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	3340      	adds	r3, #64	; 0x40
 80038a6:	0019      	movs	r1, r3
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f000 fb1c 	bl	8003ee8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2104      	movs	r1, #4
 80038bc:	430a      	orrs	r2, r1
 80038be:	609a      	str	r2, [r3, #8]
 80038c0:	e003      	b.n	80038ca <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80038c2:	2317      	movs	r3, #23
 80038c4:	18fb      	adds	r3, r7, r3
 80038c6:	2202      	movs	r2, #2
 80038c8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80038ca:	2317      	movs	r3, #23
 80038cc:	18fb      	adds	r3, r7, r3
 80038ce:	781b      	ldrb	r3, [r3, #0]
}
 80038d0:	0018      	movs	r0, r3
 80038d2:	46bd      	mov	sp, r7
 80038d4:	b007      	add	sp, #28
 80038d6:	bd90      	pop	{r4, r7, pc}
 80038d8:	fffff0fe 	.word	0xfffff0fe
 80038dc:	08003af5 	.word	0x08003af5
 80038e0:	08003ba9 	.word	0x08003ba9
 80038e4:	08003bc7 	.word	0x08003bc7

080038e8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80038f0:	46c0      	nop			; (mov r8, r8)
 80038f2:	46bd      	mov	sp, r7
 80038f4:	b002      	add	sp, #8
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003900:	46c0      	nop			; (mov r8, r8)
 8003902:	46bd      	mov	sp, r7
 8003904:	b002      	add	sp, #8
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003910:	46c0      	nop			; (mov r8, r8)
 8003912:	46bd      	mov	sp, r7
 8003914:	b002      	add	sp, #8
 8003916:	bd80      	pop	{r7, pc}

08003918 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2250      	movs	r2, #80	; 0x50
 8003926:	5c9b      	ldrb	r3, [r3, r2]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d101      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x18>
 800392c:	2302      	movs	r3, #2
 800392e:	e06c      	b.n	8003a0a <HAL_ADC_ConfigChannel+0xf2>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2250      	movs	r2, #80	; 0x50
 8003934:	2101      	movs	r1, #1
 8003936:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	2204      	movs	r2, #4
 8003940:	4013      	ands	r3, r2
 8003942:	d00b      	beq.n	800395c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003948:	2220      	movs	r2, #32
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2250      	movs	r2, #80	; 0x50
 8003954:	2100      	movs	r1, #0
 8003956:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e056      	b.n	8003a0a <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	4a2c      	ldr	r2, [pc, #176]	; (8003a14 <HAL_ADC_ConfigChannel+0xfc>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d028      	beq.n	80039b8 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	035b      	lsls	r3, r3, #13
 8003972:	0b5a      	lsrs	r2, r3, #13
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	2380      	movs	r3, #128	; 0x80
 8003982:	02db      	lsls	r3, r3, #11
 8003984:	4013      	ands	r3, r2
 8003986:	d009      	beq.n	800399c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8003988:	4b23      	ldr	r3, [pc, #140]	; (8003a18 <HAL_ADC_ConfigChannel+0x100>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	4b22      	ldr	r3, [pc, #136]	; (8003a18 <HAL_ADC_ConfigChannel+0x100>)
 800398e:	2180      	movs	r1, #128	; 0x80
 8003990:	0409      	lsls	r1, r1, #16
 8003992:	430a      	orrs	r2, r1
 8003994:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8003996:	200a      	movs	r0, #10
 8003998:	f000 f930 	bl	8003bfc <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	2380      	movs	r3, #128	; 0x80
 80039a2:	029b      	lsls	r3, r3, #10
 80039a4:	4013      	ands	r3, r2
 80039a6:	d02b      	beq.n	8003a00 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80039a8:	4b1b      	ldr	r3, [pc, #108]	; (8003a18 <HAL_ADC_ConfigChannel+0x100>)
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	4b1a      	ldr	r3, [pc, #104]	; (8003a18 <HAL_ADC_ConfigChannel+0x100>)
 80039ae:	2180      	movs	r1, #128	; 0x80
 80039b0:	03c9      	lsls	r1, r1, #15
 80039b2:	430a      	orrs	r2, r1
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	e023      	b.n	8003a00 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	035b      	lsls	r3, r3, #13
 80039c4:	0b5b      	lsrs	r3, r3, #13
 80039c6:	43d9      	mvns	r1, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	400a      	ands	r2, r1
 80039ce:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	2380      	movs	r3, #128	; 0x80
 80039d6:	02db      	lsls	r3, r3, #11
 80039d8:	4013      	ands	r3, r2
 80039da:	d005      	beq.n	80039e8 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80039dc:	4b0e      	ldr	r3, [pc, #56]	; (8003a18 <HAL_ADC_ConfigChannel+0x100>)
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	4b0d      	ldr	r3, [pc, #52]	; (8003a18 <HAL_ADC_ConfigChannel+0x100>)
 80039e2:	490e      	ldr	r1, [pc, #56]	; (8003a1c <HAL_ADC_ConfigChannel+0x104>)
 80039e4:	400a      	ands	r2, r1
 80039e6:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	2380      	movs	r3, #128	; 0x80
 80039ee:	029b      	lsls	r3, r3, #10
 80039f0:	4013      	ands	r3, r2
 80039f2:	d005      	beq.n	8003a00 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80039f4:	4b08      	ldr	r3, [pc, #32]	; (8003a18 <HAL_ADC_ConfigChannel+0x100>)
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <HAL_ADC_ConfigChannel+0x100>)
 80039fa:	4909      	ldr	r1, [pc, #36]	; (8003a20 <HAL_ADC_ConfigChannel+0x108>)
 80039fc:	400a      	ands	r2, r1
 80039fe:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2250      	movs	r2, #80	; 0x50
 8003a04:	2100      	movs	r1, #0
 8003a06:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	b002      	add	sp, #8
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	46c0      	nop			; (mov r8, r8)
 8003a14:	00001001 	.word	0x00001001
 8003a18:	40012708 	.word	0x40012708
 8003a1c:	ff7fffff 	.word	0xff7fffff
 8003a20:	ffbfffff 	.word	0xffbfffff

08003a24 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2203      	movs	r2, #3
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d108      	bne.n	8003a50 <ADC_Enable+0x2c>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2201      	movs	r2, #1
 8003a46:	4013      	ands	r3, r2
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d101      	bne.n	8003a50 <ADC_Enable+0x2c>
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e000      	b.n	8003a52 <ADC_Enable+0x2e>
 8003a50:	2300      	movs	r3, #0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d146      	bne.n	8003ae4 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	4a24      	ldr	r2, [pc, #144]	; (8003af0 <ADC_Enable+0xcc>)
 8003a5e:	4013      	ands	r3, r2
 8003a60:	d00d      	beq.n	8003a7e <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a66:	2210      	movs	r2, #16
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a72:	2201      	movs	r2, #1
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e033      	b.n	8003ae6 <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2101      	movs	r1, #1
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8003a8e:	2001      	movs	r0, #1
 8003a90:	f000 f8b4 	bl	8003bfc <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a94:	f7ff fd04 	bl	80034a0 <HAL_GetTick>
 8003a98:	0003      	movs	r3, r0
 8003a9a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a9c:	e01b      	b.n	8003ad6 <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a9e:	f7ff fcff 	bl	80034a0 <HAL_GetTick>
 8003aa2:	0002      	movs	r2, r0
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b0a      	cmp	r3, #10
 8003aaa:	d914      	bls.n	8003ad6 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d00d      	beq.n	8003ad6 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003abe:	2210      	movs	r2, #16
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aca:	2201      	movs	r2, #1
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e007      	b.n	8003ae6 <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2201      	movs	r2, #1
 8003ade:	4013      	ands	r3, r2
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d1dc      	bne.n	8003a9e <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	b004      	add	sp, #16
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	46c0      	nop			; (mov r8, r8)
 8003af0:	80000017 	.word	0x80000017

08003af4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b00:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b06:	2250      	movs	r2, #80	; 0x50
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d141      	bne.n	8003b90 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b10:	2280      	movs	r2, #128	; 0x80
 8003b12:	0092      	lsls	r2, r2, #2
 8003b14:	431a      	orrs	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68da      	ldr	r2, [r3, #12]
 8003b20:	23c0      	movs	r3, #192	; 0xc0
 8003b22:	011b      	lsls	r3, r3, #4
 8003b24:	4013      	ands	r3, r2
 8003b26:	d12e      	bne.n	8003b86 <ADC_DMAConvCplt+0x92>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d129      	bne.n	8003b86 <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2208      	movs	r2, #8
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	2b08      	cmp	r3, #8
 8003b3e:	d122      	bne.n	8003b86 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2204      	movs	r2, #4
 8003b48:	4013      	ands	r3, r2
 8003b4a:	d110      	bne.n	8003b6e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	210c      	movs	r1, #12
 8003b58:	438a      	bics	r2, r1
 8003b5a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b60:	4a10      	ldr	r2, [pc, #64]	; (8003ba4 <ADC_DMAConvCplt+0xb0>)
 8003b62:	4013      	ands	r3, r2
 8003b64:	2201      	movs	r2, #1
 8003b66:	431a      	orrs	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	655a      	str	r2, [r3, #84]	; 0x54
 8003b6c:	e00b      	b.n	8003b86 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b72:	2220      	movs	r2, #32
 8003b74:	431a      	orrs	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b7e:	2201      	movs	r2, #1
 8003b80:	431a      	orrs	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f7ff fead 	bl	80038e8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003b8e:	e005      	b.n	8003b9c <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	0010      	movs	r0, r2
 8003b9a:	4798      	blx	r3
}
 8003b9c:	46c0      	nop			; (mov r8, r8)
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	b004      	add	sp, #16
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	fffffefe 	.word	0xfffffefe

08003ba8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	0018      	movs	r0, r3
 8003bba:	f7ff fe9d 	bl	80038f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	b004      	add	sp, #16
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b084      	sub	sp, #16
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd8:	2240      	movs	r2, #64	; 0x40
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be4:	2204      	movs	r2, #4
 8003be6:	431a      	orrs	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	0018      	movs	r0, r3
 8003bf0:	f7ff fe8a 	bl	8003908 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bf4:	46c0      	nop			; (mov r8, r8)
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	b004      	add	sp, #16
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8003c04:	4b0b      	ldr	r3, [pc, #44]	; (8003c34 <ADC_DelayMicroSecond+0x38>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	490b      	ldr	r1, [pc, #44]	; (8003c38 <ADC_DelayMicroSecond+0x3c>)
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f7fc fa86 	bl	800011c <__udivsi3>
 8003c10:	0003      	movs	r3, r0
 8003c12:	001a      	movs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4353      	muls	r3, r2
 8003c18:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8003c1a:	e002      	b.n	8003c22 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1f9      	bne.n	8003c1c <ADC_DelayMicroSecond+0x20>
  } 
}
 8003c28:	46c0      	nop			; (mov r8, r8)
 8003c2a:	46c0      	nop			; (mov r8, r8)
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	b004      	add	sp, #16
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	46c0      	nop			; (mov r8, r8)
 8003c34:	200000e0 	.word	0x200000e0
 8003c38:	000f4240 	.word	0x000f4240

08003c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	0002      	movs	r2, r0
 8003c44:	1dfb      	adds	r3, r7, #7
 8003c46:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c48:	1dfb      	adds	r3, r7, #7
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	2b7f      	cmp	r3, #127	; 0x7f
 8003c4e:	d809      	bhi.n	8003c64 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c50:	1dfb      	adds	r3, r7, #7
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	001a      	movs	r2, r3
 8003c56:	231f      	movs	r3, #31
 8003c58:	401a      	ands	r2, r3
 8003c5a:	4b04      	ldr	r3, [pc, #16]	; (8003c6c <__NVIC_EnableIRQ+0x30>)
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	4091      	lsls	r1, r2
 8003c60:	000a      	movs	r2, r1
 8003c62:	601a      	str	r2, [r3, #0]
  }
}
 8003c64:	46c0      	nop			; (mov r8, r8)
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b002      	add	sp, #8
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	e000e100 	.word	0xe000e100

08003c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c70:	b590      	push	{r4, r7, lr}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	0002      	movs	r2, r0
 8003c78:	6039      	str	r1, [r7, #0]
 8003c7a:	1dfb      	adds	r3, r7, #7
 8003c7c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c7e:	1dfb      	adds	r3, r7, #7
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	2b7f      	cmp	r3, #127	; 0x7f
 8003c84:	d828      	bhi.n	8003cd8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c86:	4a2f      	ldr	r2, [pc, #188]	; (8003d44 <__NVIC_SetPriority+0xd4>)
 8003c88:	1dfb      	adds	r3, r7, #7
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	b25b      	sxtb	r3, r3
 8003c8e:	089b      	lsrs	r3, r3, #2
 8003c90:	33c0      	adds	r3, #192	; 0xc0
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	589b      	ldr	r3, [r3, r2]
 8003c96:	1dfa      	adds	r2, r7, #7
 8003c98:	7812      	ldrb	r2, [r2, #0]
 8003c9a:	0011      	movs	r1, r2
 8003c9c:	2203      	movs	r2, #3
 8003c9e:	400a      	ands	r2, r1
 8003ca0:	00d2      	lsls	r2, r2, #3
 8003ca2:	21ff      	movs	r1, #255	; 0xff
 8003ca4:	4091      	lsls	r1, r2
 8003ca6:	000a      	movs	r2, r1
 8003ca8:	43d2      	mvns	r2, r2
 8003caa:	401a      	ands	r2, r3
 8003cac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	019b      	lsls	r3, r3, #6
 8003cb2:	22ff      	movs	r2, #255	; 0xff
 8003cb4:	401a      	ands	r2, r3
 8003cb6:	1dfb      	adds	r3, r7, #7
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	0018      	movs	r0, r3
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	4003      	ands	r3, r0
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003cc4:	481f      	ldr	r0, [pc, #124]	; (8003d44 <__NVIC_SetPriority+0xd4>)
 8003cc6:	1dfb      	adds	r3, r7, #7
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	b25b      	sxtb	r3, r3
 8003ccc:	089b      	lsrs	r3, r3, #2
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	33c0      	adds	r3, #192	; 0xc0
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003cd6:	e031      	b.n	8003d3c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003cd8:	4a1b      	ldr	r2, [pc, #108]	; (8003d48 <__NVIC_SetPriority+0xd8>)
 8003cda:	1dfb      	adds	r3, r7, #7
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	0019      	movs	r1, r3
 8003ce0:	230f      	movs	r3, #15
 8003ce2:	400b      	ands	r3, r1
 8003ce4:	3b08      	subs	r3, #8
 8003ce6:	089b      	lsrs	r3, r3, #2
 8003ce8:	3306      	adds	r3, #6
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	18d3      	adds	r3, r2, r3
 8003cee:	3304      	adds	r3, #4
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	1dfa      	adds	r2, r7, #7
 8003cf4:	7812      	ldrb	r2, [r2, #0]
 8003cf6:	0011      	movs	r1, r2
 8003cf8:	2203      	movs	r2, #3
 8003cfa:	400a      	ands	r2, r1
 8003cfc:	00d2      	lsls	r2, r2, #3
 8003cfe:	21ff      	movs	r1, #255	; 0xff
 8003d00:	4091      	lsls	r1, r2
 8003d02:	000a      	movs	r2, r1
 8003d04:	43d2      	mvns	r2, r2
 8003d06:	401a      	ands	r2, r3
 8003d08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	019b      	lsls	r3, r3, #6
 8003d0e:	22ff      	movs	r2, #255	; 0xff
 8003d10:	401a      	ands	r2, r3
 8003d12:	1dfb      	adds	r3, r7, #7
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	0018      	movs	r0, r3
 8003d18:	2303      	movs	r3, #3
 8003d1a:	4003      	ands	r3, r0
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d20:	4809      	ldr	r0, [pc, #36]	; (8003d48 <__NVIC_SetPriority+0xd8>)
 8003d22:	1dfb      	adds	r3, r7, #7
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	001c      	movs	r4, r3
 8003d28:	230f      	movs	r3, #15
 8003d2a:	4023      	ands	r3, r4
 8003d2c:	3b08      	subs	r3, #8
 8003d2e:	089b      	lsrs	r3, r3, #2
 8003d30:	430a      	orrs	r2, r1
 8003d32:	3306      	adds	r3, #6
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	18c3      	adds	r3, r0, r3
 8003d38:	3304      	adds	r3, #4
 8003d3a:	601a      	str	r2, [r3, #0]
}
 8003d3c:	46c0      	nop			; (mov r8, r8)
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	b003      	add	sp, #12
 8003d42:	bd90      	pop	{r4, r7, pc}
 8003d44:	e000e100 	.word	0xe000e100
 8003d48:	e000ed00 	.word	0xe000ed00

08003d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	1e5a      	subs	r2, r3, #1
 8003d58:	2380      	movs	r3, #128	; 0x80
 8003d5a:	045b      	lsls	r3, r3, #17
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d301      	bcc.n	8003d64 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d60:	2301      	movs	r3, #1
 8003d62:	e010      	b.n	8003d86 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d64:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <SysTick_Config+0x44>)
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	3a01      	subs	r2, #1
 8003d6a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	425b      	negs	r3, r3
 8003d70:	2103      	movs	r1, #3
 8003d72:	0018      	movs	r0, r3
 8003d74:	f7ff ff7c 	bl	8003c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d78:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <SysTick_Config+0x44>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d7e:	4b04      	ldr	r3, [pc, #16]	; (8003d90 <SysTick_Config+0x44>)
 8003d80:	2207      	movs	r2, #7
 8003d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d84:	2300      	movs	r3, #0
}
 8003d86:	0018      	movs	r0, r3
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	b002      	add	sp, #8
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	46c0      	nop			; (mov r8, r8)
 8003d90:	e000e010 	.word	0xe000e010

08003d94 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60b9      	str	r1, [r7, #8]
 8003d9c:	607a      	str	r2, [r7, #4]
 8003d9e:	210f      	movs	r1, #15
 8003da0:	187b      	adds	r3, r7, r1
 8003da2:	1c02      	adds	r2, r0, #0
 8003da4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	187b      	adds	r3, r7, r1
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	b25b      	sxtb	r3, r3
 8003dae:	0011      	movs	r1, r2
 8003db0:	0018      	movs	r0, r3
 8003db2:	f7ff ff5d 	bl	8003c70 <__NVIC_SetPriority>
}
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	46bd      	mov	sp, r7
 8003dba:	b004      	add	sp, #16
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b082      	sub	sp, #8
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	0002      	movs	r2, r0
 8003dc6:	1dfb      	adds	r3, r7, #7
 8003dc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dca:	1dfb      	adds	r3, r7, #7
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	b25b      	sxtb	r3, r3
 8003dd0:	0018      	movs	r0, r3
 8003dd2:	f7ff ff33 	bl	8003c3c <__NVIC_EnableIRQ>
}
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b002      	add	sp, #8
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b082      	sub	sp, #8
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	0018      	movs	r0, r3
 8003dea:	f7ff ffaf 	bl	8003d4c <SysTick_Config>
 8003dee:	0003      	movs	r3, r0
}
 8003df0:	0018      	movs	r0, r3
 8003df2:	46bd      	mov	sp, r7
 8003df4:	b002      	add	sp, #8
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d101      	bne.n	8003e0a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e061      	b.n	8003ece <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a32      	ldr	r2, [pc, #200]	; (8003ed8 <HAL_DMA_Init+0xe0>)
 8003e10:	4694      	mov	ip, r2
 8003e12:	4463      	add	r3, ip
 8003e14:	2114      	movs	r1, #20
 8003e16:	0018      	movs	r0, r3
 8003e18:	f7fc f980 	bl	800011c <__udivsi3>
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	009a      	lsls	r2, r3, #2
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a2d      	ldr	r2, [pc, #180]	; (8003edc <HAL_DMA_Init+0xe4>)
 8003e28:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2225      	movs	r2, #37	; 0x25
 8003e2e:	2102      	movs	r1, #2
 8003e30:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	4a28      	ldr	r2, [pc, #160]	; (8003ee0 <HAL_DMA_Init+0xe8>)
 8003e3e:	4013      	ands	r3, r2
 8003e40:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003e4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	2380      	movs	r3, #128	; 0x80
 8003e7e:	01db      	lsls	r3, r3, #7
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d018      	beq.n	8003eb6 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003e84:	4b17      	ldr	r3, [pc, #92]	; (8003ee4 <HAL_DMA_Init+0xec>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8c:	211c      	movs	r1, #28
 8003e8e:	400b      	ands	r3, r1
 8003e90:	210f      	movs	r1, #15
 8003e92:	4099      	lsls	r1, r3
 8003e94:	000b      	movs	r3, r1
 8003e96:	43d9      	mvns	r1, r3
 8003e98:	4b12      	ldr	r3, [pc, #72]	; (8003ee4 <HAL_DMA_Init+0xec>)
 8003e9a:	400a      	ands	r2, r1
 8003e9c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003e9e:	4b11      	ldr	r3, [pc, #68]	; (8003ee4 <HAL_DMA_Init+0xec>)
 8003ea0:	6819      	ldr	r1, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685a      	ldr	r2, [r3, #4]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eaa:	201c      	movs	r0, #28
 8003eac:	4003      	ands	r3, r0
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	4b0c      	ldr	r3, [pc, #48]	; (8003ee4 <HAL_DMA_Init+0xec>)
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2225      	movs	r2, #37	; 0x25
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2224      	movs	r2, #36	; 0x24
 8003ec8:	2100      	movs	r1, #0
 8003eca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	0018      	movs	r0, r3
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	b004      	add	sp, #16
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	46c0      	nop			; (mov r8, r8)
 8003ed8:	bffdfff8 	.word	0xbffdfff8
 8003edc:	40020000 	.word	0x40020000
 8003ee0:	ffff800f 	.word	0xffff800f
 8003ee4:	400200a8 	.word	0x400200a8

08003ee8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
 8003ef4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ef6:	2317      	movs	r3, #23
 8003ef8:	18fb      	adds	r3, r7, r3
 8003efa:	2200      	movs	r2, #0
 8003efc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2224      	movs	r2, #36	; 0x24
 8003f02:	5c9b      	ldrb	r3, [r3, r2]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_DMA_Start_IT+0x24>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e04f      	b.n	8003fac <HAL_DMA_Start_IT+0xc4>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2224      	movs	r2, #36	; 0x24
 8003f10:	2101      	movs	r1, #1
 8003f12:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2225      	movs	r2, #37	; 0x25
 8003f18:	5c9b      	ldrb	r3, [r3, r2]
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d13a      	bne.n	8003f96 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2225      	movs	r2, #37	; 0x25
 8003f24:	2102      	movs	r1, #2
 8003f26:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2101      	movs	r1, #1
 8003f3a:	438a      	bics	r2, r1
 8003f3c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	68b9      	ldr	r1, [r7, #8]
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f8e3 	bl	8004110 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d008      	beq.n	8003f64 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	210e      	movs	r1, #14
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	e00f      	b.n	8003f84 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2104      	movs	r1, #4
 8003f70:	438a      	bics	r2, r1
 8003f72:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	210a      	movs	r1, #10
 8003f80:	430a      	orrs	r2, r1
 8003f82:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2101      	movs	r1, #1
 8003f90:	430a      	orrs	r2, r1
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	e007      	b.n	8003fa6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2224      	movs	r2, #36	; 0x24
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f9e:	2317      	movs	r3, #23
 8003fa0:	18fb      	adds	r3, r7, r3
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8003fa6:	2317      	movs	r3, #23
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	781b      	ldrb	r3, [r3, #0]
}
 8003fac:	0018      	movs	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	b006      	add	sp, #24
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd0:	221c      	movs	r2, #28
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	2204      	movs	r2, #4
 8003fd6:	409a      	lsls	r2, r3
 8003fd8:	0013      	movs	r3, r2
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	d026      	beq.n	800402e <HAL_DMA_IRQHandler+0x7a>
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2204      	movs	r2, #4
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	d022      	beq.n	800402e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	d107      	bne.n	8004004 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2104      	movs	r1, #4
 8004000:	438a      	bics	r2, r1
 8004002:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004008:	221c      	movs	r2, #28
 800400a:	401a      	ands	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004010:	2104      	movs	r1, #4
 8004012:	4091      	lsls	r1, r2
 8004014:	000a      	movs	r2, r1
 8004016:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401c:	2b00      	cmp	r3, #0
 800401e:	d100      	bne.n	8004022 <HAL_DMA_IRQHandler+0x6e>
 8004020:	e071      	b.n	8004106 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	0010      	movs	r0, r2
 800402a:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 800402c:	e06b      	b.n	8004106 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004032:	221c      	movs	r2, #28
 8004034:	4013      	ands	r3, r2
 8004036:	2202      	movs	r2, #2
 8004038:	409a      	lsls	r2, r3
 800403a:	0013      	movs	r3, r2
 800403c:	68fa      	ldr	r2, [r7, #12]
 800403e:	4013      	ands	r3, r2
 8004040:	d02d      	beq.n	800409e <HAL_DMA_IRQHandler+0xea>
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2202      	movs	r2, #2
 8004046:	4013      	ands	r3, r2
 8004048:	d029      	beq.n	800409e <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2220      	movs	r2, #32
 8004052:	4013      	ands	r3, r2
 8004054:	d10b      	bne.n	800406e <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	210a      	movs	r1, #10
 8004062:	438a      	bics	r2, r1
 8004064:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2225      	movs	r2, #37	; 0x25
 800406a:	2101      	movs	r1, #1
 800406c:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004072:	221c      	movs	r2, #28
 8004074:	401a      	ands	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	2102      	movs	r1, #2
 800407c:	4091      	lsls	r1, r2
 800407e:	000a      	movs	r2, r1
 8004080:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2224      	movs	r2, #36	; 0x24
 8004086:	2100      	movs	r1, #0
 8004088:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800408e:	2b00      	cmp	r3, #0
 8004090:	d039      	beq.n	8004106 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	0010      	movs	r0, r2
 800409a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800409c:	e033      	b.n	8004106 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a2:	221c      	movs	r2, #28
 80040a4:	4013      	ands	r3, r2
 80040a6:	2208      	movs	r2, #8
 80040a8:	409a      	lsls	r2, r3
 80040aa:	0013      	movs	r3, r2
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	4013      	ands	r3, r2
 80040b0:	d02a      	beq.n	8004108 <HAL_DMA_IRQHandler+0x154>
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2208      	movs	r2, #8
 80040b6:	4013      	ands	r3, r2
 80040b8:	d026      	beq.n	8004108 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	210e      	movs	r1, #14
 80040c6:	438a      	bics	r2, r1
 80040c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ce:	221c      	movs	r2, #28
 80040d0:	401a      	ands	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	2101      	movs	r1, #1
 80040d8:	4091      	lsls	r1, r2
 80040da:	000a      	movs	r2, r1
 80040dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2201      	movs	r2, #1
 80040e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2225      	movs	r2, #37	; 0x25
 80040e8:	2101      	movs	r1, #1
 80040ea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2224      	movs	r2, #36	; 0x24
 80040f0:	2100      	movs	r1, #0
 80040f2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	0010      	movs	r0, r2
 8004104:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	46c0      	nop			; (mov r8, r8)
}
 800410a:	46bd      	mov	sp, r7
 800410c:	b004      	add	sp, #16
 800410e:	bd80      	pop	{r7, pc}

08004110 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
 800411c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004122:	221c      	movs	r2, #28
 8004124:	401a      	ands	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	2101      	movs	r1, #1
 800412c:	4091      	lsls	r1, r2
 800412e:	000a      	movs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	2b10      	cmp	r3, #16
 8004140:	d108      	bne.n	8004154 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004152:	e007      	b.n	8004164 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68ba      	ldr	r2, [r7, #8]
 800415a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	60da      	str	r2, [r3, #12]
}
 8004164:	46c0      	nop			; (mov r8, r8)
 8004166:	46bd      	mov	sp, r7
 8004168:	b004      	add	sp, #16
 800416a:	bd80      	pop	{r7, pc}

0800416c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004176:	2300      	movs	r3, #0
 8004178:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800417e:	2300      	movs	r3, #0
 8004180:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004182:	e155      	b.n	8004430 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2101      	movs	r1, #1
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	4091      	lsls	r1, r2
 800418e:	000a      	movs	r2, r1
 8004190:	4013      	ands	r3, r2
 8004192:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d100      	bne.n	800419c <HAL_GPIO_Init+0x30>
 800419a:	e146      	b.n	800442a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	2203      	movs	r2, #3
 80041a2:	4013      	ands	r3, r2
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d005      	beq.n	80041b4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	2203      	movs	r2, #3
 80041ae:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d130      	bne.n	8004216 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	2203      	movs	r2, #3
 80041c0:	409a      	lsls	r2, r3
 80041c2:	0013      	movs	r3, r2
 80041c4:	43da      	mvns	r2, r3
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	4013      	ands	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	68da      	ldr	r2, [r3, #12]
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	409a      	lsls	r2, r3
 80041d6:	0013      	movs	r3, r2
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	4313      	orrs	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041ea:	2201      	movs	r2, #1
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	409a      	lsls	r2, r3
 80041f0:	0013      	movs	r3, r2
 80041f2:	43da      	mvns	r2, r3
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	4013      	ands	r3, r2
 80041f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	091b      	lsrs	r3, r3, #4
 8004200:	2201      	movs	r2, #1
 8004202:	401a      	ands	r2, r3
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	409a      	lsls	r2, r3
 8004208:	0013      	movs	r3, r2
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	4313      	orrs	r3, r2
 800420e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2203      	movs	r2, #3
 800421c:	4013      	ands	r3, r2
 800421e:	2b03      	cmp	r3, #3
 8004220:	d017      	beq.n	8004252 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	005b      	lsls	r3, r3, #1
 800422c:	2203      	movs	r2, #3
 800422e:	409a      	lsls	r2, r3
 8004230:	0013      	movs	r3, r2
 8004232:	43da      	mvns	r2, r3
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	4013      	ands	r3, r2
 8004238:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	689a      	ldr	r2, [r3, #8]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	005b      	lsls	r3, r3, #1
 8004242:	409a      	lsls	r2, r3
 8004244:	0013      	movs	r3, r2
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	4313      	orrs	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	2203      	movs	r2, #3
 8004258:	4013      	ands	r3, r2
 800425a:	2b02      	cmp	r3, #2
 800425c:	d123      	bne.n	80042a6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	08da      	lsrs	r2, r3, #3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	3208      	adds	r2, #8
 8004266:	0092      	lsls	r2, r2, #2
 8004268:	58d3      	ldr	r3, [r2, r3]
 800426a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	2207      	movs	r2, #7
 8004270:	4013      	ands	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	220f      	movs	r2, #15
 8004276:	409a      	lsls	r2, r3
 8004278:	0013      	movs	r3, r2
 800427a:	43da      	mvns	r2, r3
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	4013      	ands	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	691a      	ldr	r2, [r3, #16]
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	2107      	movs	r1, #7
 800428a:	400b      	ands	r3, r1
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	409a      	lsls	r2, r3
 8004290:	0013      	movs	r3, r2
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	08da      	lsrs	r2, r3, #3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3208      	adds	r2, #8
 80042a0:	0092      	lsls	r2, r2, #2
 80042a2:	6939      	ldr	r1, [r7, #16]
 80042a4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	2203      	movs	r2, #3
 80042b2:	409a      	lsls	r2, r3
 80042b4:	0013      	movs	r3, r2
 80042b6:	43da      	mvns	r2, r3
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	4013      	ands	r3, r2
 80042bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	2203      	movs	r2, #3
 80042c4:	401a      	ands	r2, r3
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	409a      	lsls	r2, r3
 80042cc:	0013      	movs	r3, r2
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	23c0      	movs	r3, #192	; 0xc0
 80042e0:	029b      	lsls	r3, r3, #10
 80042e2:	4013      	ands	r3, r2
 80042e4:	d100      	bne.n	80042e8 <HAL_GPIO_Init+0x17c>
 80042e6:	e0a0      	b.n	800442a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042e8:	4b57      	ldr	r3, [pc, #348]	; (8004448 <HAL_GPIO_Init+0x2dc>)
 80042ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042ec:	4b56      	ldr	r3, [pc, #344]	; (8004448 <HAL_GPIO_Init+0x2dc>)
 80042ee:	2101      	movs	r1, #1
 80042f0:	430a      	orrs	r2, r1
 80042f2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80042f4:	4a55      	ldr	r2, [pc, #340]	; (800444c <HAL_GPIO_Init+0x2e0>)
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	089b      	lsrs	r3, r3, #2
 80042fa:	3302      	adds	r3, #2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	589b      	ldr	r3, [r3, r2]
 8004300:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	2203      	movs	r2, #3
 8004306:	4013      	ands	r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	220f      	movs	r2, #15
 800430c:	409a      	lsls	r2, r3
 800430e:	0013      	movs	r3, r2
 8004310:	43da      	mvns	r2, r3
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	4013      	ands	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	23a0      	movs	r3, #160	; 0xa0
 800431c:	05db      	lsls	r3, r3, #23
 800431e:	429a      	cmp	r2, r3
 8004320:	d01f      	beq.n	8004362 <HAL_GPIO_Init+0x1f6>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a4a      	ldr	r2, [pc, #296]	; (8004450 <HAL_GPIO_Init+0x2e4>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d019      	beq.n	800435e <HAL_GPIO_Init+0x1f2>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a49      	ldr	r2, [pc, #292]	; (8004454 <HAL_GPIO_Init+0x2e8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d013      	beq.n	800435a <HAL_GPIO_Init+0x1ee>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a48      	ldr	r2, [pc, #288]	; (8004458 <HAL_GPIO_Init+0x2ec>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00d      	beq.n	8004356 <HAL_GPIO_Init+0x1ea>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a47      	ldr	r2, [pc, #284]	; (800445c <HAL_GPIO_Init+0x2f0>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d007      	beq.n	8004352 <HAL_GPIO_Init+0x1e6>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a46      	ldr	r2, [pc, #280]	; (8004460 <HAL_GPIO_Init+0x2f4>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d101      	bne.n	800434e <HAL_GPIO_Init+0x1e2>
 800434a:	2305      	movs	r3, #5
 800434c:	e00a      	b.n	8004364 <HAL_GPIO_Init+0x1f8>
 800434e:	2306      	movs	r3, #6
 8004350:	e008      	b.n	8004364 <HAL_GPIO_Init+0x1f8>
 8004352:	2304      	movs	r3, #4
 8004354:	e006      	b.n	8004364 <HAL_GPIO_Init+0x1f8>
 8004356:	2303      	movs	r3, #3
 8004358:	e004      	b.n	8004364 <HAL_GPIO_Init+0x1f8>
 800435a:	2302      	movs	r3, #2
 800435c:	e002      	b.n	8004364 <HAL_GPIO_Init+0x1f8>
 800435e:	2301      	movs	r3, #1
 8004360:	e000      	b.n	8004364 <HAL_GPIO_Init+0x1f8>
 8004362:	2300      	movs	r3, #0
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	2103      	movs	r1, #3
 8004368:	400a      	ands	r2, r1
 800436a:	0092      	lsls	r2, r2, #2
 800436c:	4093      	lsls	r3, r2
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	4313      	orrs	r3, r2
 8004372:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004374:	4935      	ldr	r1, [pc, #212]	; (800444c <HAL_GPIO_Init+0x2e0>)
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	089b      	lsrs	r3, r3, #2
 800437a:	3302      	adds	r3, #2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004382:	4b38      	ldr	r3, [pc, #224]	; (8004464 <HAL_GPIO_Init+0x2f8>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	43da      	mvns	r2, r3
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	4013      	ands	r3, r2
 8004390:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	2380      	movs	r3, #128	; 0x80
 8004398:	025b      	lsls	r3, r3, #9
 800439a:	4013      	ands	r3, r2
 800439c:	d003      	beq.n	80043a6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80043a6:	4b2f      	ldr	r3, [pc, #188]	; (8004464 <HAL_GPIO_Init+0x2f8>)
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80043ac:	4b2d      	ldr	r3, [pc, #180]	; (8004464 <HAL_GPIO_Init+0x2f8>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	43da      	mvns	r2, r3
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	4013      	ands	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	2380      	movs	r3, #128	; 0x80
 80043c2:	029b      	lsls	r3, r3, #10
 80043c4:	4013      	ands	r3, r2
 80043c6:	d003      	beq.n	80043d0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80043d0:	4b24      	ldr	r3, [pc, #144]	; (8004464 <HAL_GPIO_Init+0x2f8>)
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043d6:	4b23      	ldr	r3, [pc, #140]	; (8004464 <HAL_GPIO_Init+0x2f8>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	43da      	mvns	r2, r3
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	4013      	ands	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	2380      	movs	r3, #128	; 0x80
 80043ec:	035b      	lsls	r3, r3, #13
 80043ee:	4013      	ands	r3, r2
 80043f0:	d003      	beq.n	80043fa <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80043fa:	4b1a      	ldr	r3, [pc, #104]	; (8004464 <HAL_GPIO_Init+0x2f8>)
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004400:	4b18      	ldr	r3, [pc, #96]	; (8004464 <HAL_GPIO_Init+0x2f8>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	43da      	mvns	r2, r3
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	4013      	ands	r3, r2
 800440e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	2380      	movs	r3, #128	; 0x80
 8004416:	039b      	lsls	r3, r3, #14
 8004418:	4013      	ands	r3, r2
 800441a:	d003      	beq.n	8004424 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	4313      	orrs	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004424:	4b0f      	ldr	r3, [pc, #60]	; (8004464 <HAL_GPIO_Init+0x2f8>)
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	3301      	adds	r3, #1
 800442e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	40da      	lsrs	r2, r3
 8004438:	1e13      	subs	r3, r2, #0
 800443a:	d000      	beq.n	800443e <HAL_GPIO_Init+0x2d2>
 800443c:	e6a2      	b.n	8004184 <HAL_GPIO_Init+0x18>
  }
}
 800443e:	46c0      	nop			; (mov r8, r8)
 8004440:	46c0      	nop			; (mov r8, r8)
 8004442:	46bd      	mov	sp, r7
 8004444:	b006      	add	sp, #24
 8004446:	bd80      	pop	{r7, pc}
 8004448:	40021000 	.word	0x40021000
 800444c:	40010000 	.word	0x40010000
 8004450:	50000400 	.word	0x50000400
 8004454:	50000800 	.word	0x50000800
 8004458:	50000c00 	.word	0x50000c00
 800445c:	50001000 	.word	0x50001000
 8004460:	50001c00 	.word	0x50001c00
 8004464:	40010400 	.word	0x40010400

08004468 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	0008      	movs	r0, r1
 8004472:	0011      	movs	r1, r2
 8004474:	1cbb      	adds	r3, r7, #2
 8004476:	1c02      	adds	r2, r0, #0
 8004478:	801a      	strh	r2, [r3, #0]
 800447a:	1c7b      	adds	r3, r7, #1
 800447c:	1c0a      	adds	r2, r1, #0
 800447e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004480:	1c7b      	adds	r3, r7, #1
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d004      	beq.n	8004492 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004488:	1cbb      	adds	r3, r7, #2
 800448a:	881a      	ldrh	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004490:	e003      	b.n	800449a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004492:	1cbb      	adds	r3, r7, #2
 8004494:	881a      	ldrh	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	629a      	str	r2, [r3, #40]	; 0x28
}
 800449a:	46c0      	nop			; (mov r8, r8)
 800449c:	46bd      	mov	sp, r7
 800449e:	b002      	add	sp, #8
 80044a0:	bd80      	pop	{r7, pc}
	...

080044a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e082      	b.n	80045bc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2241      	movs	r2, #65	; 0x41
 80044ba:	5c9b      	ldrb	r3, [r3, r2]
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d107      	bne.n	80044d2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2240      	movs	r2, #64	; 0x40
 80044c6:	2100      	movs	r1, #0
 80044c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	0018      	movs	r0, r3
 80044ce:	f7fc fec1 	bl	8001254 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2241      	movs	r2, #65	; 0x41
 80044d6:	2124      	movs	r1, #36	; 0x24
 80044d8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2101      	movs	r1, #1
 80044e6:	438a      	bics	r2, r1
 80044e8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4934      	ldr	r1, [pc, #208]	; (80045c4 <HAL_I2C_Init+0x120>)
 80044f4:	400a      	ands	r2, r1
 80044f6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4931      	ldr	r1, [pc, #196]	; (80045c8 <HAL_I2C_Init+0x124>)
 8004504:	400a      	ands	r2, r1
 8004506:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d108      	bne.n	8004522 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2180      	movs	r1, #128	; 0x80
 800451a:	0209      	lsls	r1, r1, #8
 800451c:	430a      	orrs	r2, r1
 800451e:	609a      	str	r2, [r3, #8]
 8004520:	e007      	b.n	8004532 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	689a      	ldr	r2, [r3, #8]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2184      	movs	r1, #132	; 0x84
 800452c:	0209      	lsls	r1, r1, #8
 800452e:	430a      	orrs	r2, r1
 8004530:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	2b02      	cmp	r3, #2
 8004538:	d104      	bne.n	8004544 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2280      	movs	r2, #128	; 0x80
 8004540:	0112      	lsls	r2, r2, #4
 8004542:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	491f      	ldr	r1, [pc, #124]	; (80045cc <HAL_I2C_Init+0x128>)
 8004550:	430a      	orrs	r2, r1
 8004552:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68da      	ldr	r2, [r3, #12]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	491a      	ldr	r1, [pc, #104]	; (80045c8 <HAL_I2C_Init+0x124>)
 8004560:	400a      	ands	r2, r1
 8004562:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	691a      	ldr	r2, [r3, #16]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	431a      	orrs	r2, r3
 800456e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	430a      	orrs	r2, r1
 800457c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69d9      	ldr	r1, [r3, #28]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1a      	ldr	r2, [r3, #32]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	430a      	orrs	r2, r1
 800458c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2101      	movs	r1, #1
 800459a:	430a      	orrs	r2, r1
 800459c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2241      	movs	r2, #65	; 0x41
 80045a8:	2120      	movs	r1, #32
 80045aa:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2242      	movs	r2, #66	; 0x42
 80045b6:	2100      	movs	r1, #0
 80045b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	0018      	movs	r0, r3
 80045be:	46bd      	mov	sp, r7
 80045c0:	b002      	add	sp, #8
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	f0ffffff 	.word	0xf0ffffff
 80045c8:	ffff7fff 	.word	0xffff7fff
 80045cc:	02008000 	.word	0x02008000

080045d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2241      	movs	r2, #65	; 0x41
 80045de:	5c9b      	ldrb	r3, [r3, r2]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b20      	cmp	r3, #32
 80045e4:	d138      	bne.n	8004658 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2240      	movs	r2, #64	; 0x40
 80045ea:	5c9b      	ldrb	r3, [r3, r2]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d101      	bne.n	80045f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80045f0:	2302      	movs	r3, #2
 80045f2:	e032      	b.n	800465a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2240      	movs	r2, #64	; 0x40
 80045f8:	2101      	movs	r1, #1
 80045fa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2241      	movs	r2, #65	; 0x41
 8004600:	2124      	movs	r1, #36	; 0x24
 8004602:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2101      	movs	r1, #1
 8004610:	438a      	bics	r2, r1
 8004612:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4911      	ldr	r1, [pc, #68]	; (8004664 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004620:	400a      	ands	r2, r1
 8004622:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6819      	ldr	r1, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2101      	movs	r1, #1
 8004640:	430a      	orrs	r2, r1
 8004642:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2241      	movs	r2, #65	; 0x41
 8004648:	2120      	movs	r1, #32
 800464a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2240      	movs	r2, #64	; 0x40
 8004650:	2100      	movs	r1, #0
 8004652:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004654:	2300      	movs	r3, #0
 8004656:	e000      	b.n	800465a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004658:	2302      	movs	r3, #2
  }
}
 800465a:	0018      	movs	r0, r3
 800465c:	46bd      	mov	sp, r7
 800465e:	b002      	add	sp, #8
 8004660:	bd80      	pop	{r7, pc}
 8004662:	46c0      	nop			; (mov r8, r8)
 8004664:	ffffefff 	.word	0xffffefff

08004668 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2241      	movs	r2, #65	; 0x41
 8004676:	5c9b      	ldrb	r3, [r3, r2]
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b20      	cmp	r3, #32
 800467c:	d139      	bne.n	80046f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2240      	movs	r2, #64	; 0x40
 8004682:	5c9b      	ldrb	r3, [r3, r2]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d101      	bne.n	800468c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004688:	2302      	movs	r3, #2
 800468a:	e033      	b.n	80046f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2240      	movs	r2, #64	; 0x40
 8004690:	2101      	movs	r1, #1
 8004692:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2241      	movs	r2, #65	; 0x41
 8004698:	2124      	movs	r1, #36	; 0x24
 800469a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2101      	movs	r1, #1
 80046a8:	438a      	bics	r2, r1
 80046aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	4a11      	ldr	r2, [pc, #68]	; (80046fc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	021b      	lsls	r3, r3, #8
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2101      	movs	r1, #1
 80046da:	430a      	orrs	r2, r1
 80046dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2241      	movs	r2, #65	; 0x41
 80046e2:	2120      	movs	r1, #32
 80046e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2240      	movs	r2, #64	; 0x40
 80046ea:	2100      	movs	r1, #0
 80046ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80046ee:	2300      	movs	r3, #0
 80046f0:	e000      	b.n	80046f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80046f2:	2302      	movs	r3, #2
  }
}
 80046f4:	0018      	movs	r0, r3
 80046f6:	46bd      	mov	sp, r7
 80046f8:	b004      	add	sp, #16
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	fffff0ff 	.word	0xfffff0ff

08004700 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2
  *           @arg PWR_WAKEUP_PIN3 for stm32l07xxx and stm32l08xxx devices only.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8004708:	4b04      	ldr	r3, [pc, #16]	; (800471c <HAL_PWR_EnableWakeUpPin+0x1c>)
 800470a:	6859      	ldr	r1, [r3, #4]
 800470c:	4b03      	ldr	r3, [pc, #12]	; (800471c <HAL_PWR_EnableWakeUpPin+0x1c>)
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	430a      	orrs	r2, r1
 8004712:	605a      	str	r2, [r3, #4]
}
 8004714:	46c0      	nop			; (mov r8, r8)
 8004716:	46bd      	mov	sp, r7
 8004718:	b002      	add	sp, #8
 800471a:	bd80      	pop	{r7, pc}
 800471c:	40007000 	.word	0x40007000

08004720 <HAL_PWR_EnterSTANDBYMode>:
  *          - WKUP pin 3 (PE06) if enabled, for stm32l07xxx and stm32l08xxx devices only.
  *          - WKUP pin 3 (PA02) if enabled, for stm32l031xx devices only.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8004724:	4b07      	ldr	r3, [pc, #28]	; (8004744 <HAL_PWR_EnterSTANDBYMode+0x24>)
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	4b06      	ldr	r3, [pc, #24]	; (8004744 <HAL_PWR_EnterSTANDBYMode+0x24>)
 800472a:	2102      	movs	r1, #2
 800472c:	430a      	orrs	r2, r1
 800472e:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8004730:	4b05      	ldr	r3, [pc, #20]	; (8004748 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8004732:	691a      	ldr	r2, [r3, #16]
 8004734:	4b04      	ldr	r3, [pc, #16]	; (8004748 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8004736:	2104      	movs	r1, #4
 8004738:	430a      	orrs	r2, r1
 800473a:	611a      	str	r2, [r3, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800473c:	bf30      	wfi
}
 800473e:	46c0      	nop			; (mov r8, r8)
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	40007000 	.word	0x40007000
 8004748:	e000ed00 	.word	0xe000ed00

0800474c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800474c:	b5b0      	push	{r4, r5, r7, lr}
 800474e:	b08a      	sub	sp, #40	; 0x28
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d102      	bne.n	8004760 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	f000 fb6c 	bl	8004e38 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004760:	4bc8      	ldr	r3, [pc, #800]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	220c      	movs	r2, #12
 8004766:	4013      	ands	r3, r2
 8004768:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800476a:	4bc6      	ldr	r3, [pc, #792]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	2380      	movs	r3, #128	; 0x80
 8004770:	025b      	lsls	r3, r3, #9
 8004772:	4013      	ands	r3, r2
 8004774:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2201      	movs	r2, #1
 800477c:	4013      	ands	r3, r2
 800477e:	d100      	bne.n	8004782 <HAL_RCC_OscConfig+0x36>
 8004780:	e07d      	b.n	800487e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	2b08      	cmp	r3, #8
 8004786:	d007      	beq.n	8004798 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	2b0c      	cmp	r3, #12
 800478c:	d112      	bne.n	80047b4 <HAL_RCC_OscConfig+0x68>
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	2380      	movs	r3, #128	; 0x80
 8004792:	025b      	lsls	r3, r3, #9
 8004794:	429a      	cmp	r2, r3
 8004796:	d10d      	bne.n	80047b4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004798:	4bba      	ldr	r3, [pc, #744]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	2380      	movs	r3, #128	; 0x80
 800479e:	029b      	lsls	r3, r3, #10
 80047a0:	4013      	ands	r3, r2
 80047a2:	d100      	bne.n	80047a6 <HAL_RCC_OscConfig+0x5a>
 80047a4:	e06a      	b.n	800487c <HAL_RCC_OscConfig+0x130>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d166      	bne.n	800487c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	f000 fb42 	bl	8004e38 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685a      	ldr	r2, [r3, #4]
 80047b8:	2380      	movs	r3, #128	; 0x80
 80047ba:	025b      	lsls	r3, r3, #9
 80047bc:	429a      	cmp	r2, r3
 80047be:	d107      	bne.n	80047d0 <HAL_RCC_OscConfig+0x84>
 80047c0:	4bb0      	ldr	r3, [pc, #704]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	4baf      	ldr	r3, [pc, #700]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80047c6:	2180      	movs	r1, #128	; 0x80
 80047c8:	0249      	lsls	r1, r1, #9
 80047ca:	430a      	orrs	r2, r1
 80047cc:	601a      	str	r2, [r3, #0]
 80047ce:	e027      	b.n	8004820 <HAL_RCC_OscConfig+0xd4>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	23a0      	movs	r3, #160	; 0xa0
 80047d6:	02db      	lsls	r3, r3, #11
 80047d8:	429a      	cmp	r2, r3
 80047da:	d10e      	bne.n	80047fa <HAL_RCC_OscConfig+0xae>
 80047dc:	4ba9      	ldr	r3, [pc, #676]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	4ba8      	ldr	r3, [pc, #672]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80047e2:	2180      	movs	r1, #128	; 0x80
 80047e4:	02c9      	lsls	r1, r1, #11
 80047e6:	430a      	orrs	r2, r1
 80047e8:	601a      	str	r2, [r3, #0]
 80047ea:	4ba6      	ldr	r3, [pc, #664]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	4ba5      	ldr	r3, [pc, #660]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80047f0:	2180      	movs	r1, #128	; 0x80
 80047f2:	0249      	lsls	r1, r1, #9
 80047f4:	430a      	orrs	r2, r1
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	e012      	b.n	8004820 <HAL_RCC_OscConfig+0xd4>
 80047fa:	4ba2      	ldr	r3, [pc, #648]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	4ba1      	ldr	r3, [pc, #644]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004800:	49a1      	ldr	r1, [pc, #644]	; (8004a88 <HAL_RCC_OscConfig+0x33c>)
 8004802:	400a      	ands	r2, r1
 8004804:	601a      	str	r2, [r3, #0]
 8004806:	4b9f      	ldr	r3, [pc, #636]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	2380      	movs	r3, #128	; 0x80
 800480c:	025b      	lsls	r3, r3, #9
 800480e:	4013      	ands	r3, r2
 8004810:	60fb      	str	r3, [r7, #12]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	4b9b      	ldr	r3, [pc, #620]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	4b9a      	ldr	r3, [pc, #616]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 800481a:	499c      	ldr	r1, [pc, #624]	; (8004a8c <HAL_RCC_OscConfig+0x340>)
 800481c:	400a      	ands	r2, r1
 800481e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d014      	beq.n	8004852 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004828:	f7fe fe3a 	bl	80034a0 <HAL_GetTick>
 800482c:	0003      	movs	r3, r0
 800482e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004830:	e008      	b.n	8004844 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004832:	f7fe fe35 	bl	80034a0 <HAL_GetTick>
 8004836:	0002      	movs	r2, r0
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	2b64      	cmp	r3, #100	; 0x64
 800483e:	d901      	bls.n	8004844 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e2f9      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004844:	4b8f      	ldr	r3, [pc, #572]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	2380      	movs	r3, #128	; 0x80
 800484a:	029b      	lsls	r3, r3, #10
 800484c:	4013      	ands	r3, r2
 800484e:	d0f0      	beq.n	8004832 <HAL_RCC_OscConfig+0xe6>
 8004850:	e015      	b.n	800487e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004852:	f7fe fe25 	bl	80034a0 <HAL_GetTick>
 8004856:	0003      	movs	r3, r0
 8004858:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800485a:	e008      	b.n	800486e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800485c:	f7fe fe20 	bl	80034a0 <HAL_GetTick>
 8004860:	0002      	movs	r2, r0
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	2b64      	cmp	r3, #100	; 0x64
 8004868:	d901      	bls.n	800486e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e2e4      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800486e:	4b85      	ldr	r3, [pc, #532]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	2380      	movs	r3, #128	; 0x80
 8004874:	029b      	lsls	r3, r3, #10
 8004876:	4013      	ands	r3, r2
 8004878:	d1f0      	bne.n	800485c <HAL_RCC_OscConfig+0x110>
 800487a:	e000      	b.n	800487e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800487c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2202      	movs	r2, #2
 8004884:	4013      	ands	r3, r2
 8004886:	d100      	bne.n	800488a <HAL_RCC_OscConfig+0x13e>
 8004888:	e099      	b.n	80049be <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004892:	2220      	movs	r2, #32
 8004894:	4013      	ands	r3, r2
 8004896:	d009      	beq.n	80048ac <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004898:	4b7a      	ldr	r3, [pc, #488]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	4b79      	ldr	r3, [pc, #484]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 800489e:	2120      	movs	r1, #32
 80048a0:	430a      	orrs	r2, r1
 80048a2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	2220      	movs	r2, #32
 80048a8:	4393      	bics	r3, r2
 80048aa:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	2b04      	cmp	r3, #4
 80048b0:	d005      	beq.n	80048be <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	2b0c      	cmp	r3, #12
 80048b6:	d13e      	bne.n	8004936 <HAL_RCC_OscConfig+0x1ea>
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d13b      	bne.n	8004936 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80048be:	4b71      	ldr	r3, [pc, #452]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2204      	movs	r2, #4
 80048c4:	4013      	ands	r3, r2
 80048c6:	d004      	beq.n	80048d2 <HAL_RCC_OscConfig+0x186>
 80048c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e2b2      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d2:	4b6c      	ldr	r3, [pc, #432]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	4a6e      	ldr	r2, [pc, #440]	; (8004a90 <HAL_RCC_OscConfig+0x344>)
 80048d8:	4013      	ands	r3, r2
 80048da:	0019      	movs	r1, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	021a      	lsls	r2, r3, #8
 80048e2:	4b68      	ldr	r3, [pc, #416]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80048e4:	430a      	orrs	r2, r1
 80048e6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80048e8:	4b66      	ldr	r3, [pc, #408]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2209      	movs	r2, #9
 80048ee:	4393      	bics	r3, r2
 80048f0:	0019      	movs	r1, r3
 80048f2:	4b64      	ldr	r3, [pc, #400]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80048f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048f6:	430a      	orrs	r2, r1
 80048f8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048fa:	f000 fbeb 	bl	80050d4 <HAL_RCC_GetSysClockFreq>
 80048fe:	0001      	movs	r1, r0
 8004900:	4b60      	ldr	r3, [pc, #384]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	091b      	lsrs	r3, r3, #4
 8004906:	220f      	movs	r2, #15
 8004908:	4013      	ands	r3, r2
 800490a:	4a62      	ldr	r2, [pc, #392]	; (8004a94 <HAL_RCC_OscConfig+0x348>)
 800490c:	5cd3      	ldrb	r3, [r2, r3]
 800490e:	000a      	movs	r2, r1
 8004910:	40da      	lsrs	r2, r3
 8004912:	4b61      	ldr	r3, [pc, #388]	; (8004a98 <HAL_RCC_OscConfig+0x34c>)
 8004914:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004916:	4b61      	ldr	r3, [pc, #388]	; (8004a9c <HAL_RCC_OscConfig+0x350>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2513      	movs	r5, #19
 800491c:	197c      	adds	r4, r7, r5
 800491e:	0018      	movs	r0, r3
 8004920:	f7fe fd78 	bl	8003414 <HAL_InitTick>
 8004924:	0003      	movs	r3, r0
 8004926:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004928:	197b      	adds	r3, r7, r5
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d046      	beq.n	80049be <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8004930:	197b      	adds	r3, r7, r5
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	e280      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004938:	2b00      	cmp	r3, #0
 800493a:	d027      	beq.n	800498c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800493c:	4b51      	ldr	r3, [pc, #324]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2209      	movs	r2, #9
 8004942:	4393      	bics	r3, r2
 8004944:	0019      	movs	r1, r3
 8004946:	4b4f      	ldr	r3, [pc, #316]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004948:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800494a:	430a      	orrs	r2, r1
 800494c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494e:	f7fe fda7 	bl	80034a0 <HAL_GetTick>
 8004952:	0003      	movs	r3, r0
 8004954:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004956:	e008      	b.n	800496a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004958:	f7fe fda2 	bl	80034a0 <HAL_GetTick>
 800495c:	0002      	movs	r2, r0
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b02      	cmp	r3, #2
 8004964:	d901      	bls.n	800496a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e266      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800496a:	4b46      	ldr	r3, [pc, #280]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2204      	movs	r2, #4
 8004970:	4013      	ands	r3, r2
 8004972:	d0f1      	beq.n	8004958 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004974:	4b43      	ldr	r3, [pc, #268]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	4a45      	ldr	r2, [pc, #276]	; (8004a90 <HAL_RCC_OscConfig+0x344>)
 800497a:	4013      	ands	r3, r2
 800497c:	0019      	movs	r1, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	021a      	lsls	r2, r3, #8
 8004984:	4b3f      	ldr	r3, [pc, #252]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004986:	430a      	orrs	r2, r1
 8004988:	605a      	str	r2, [r3, #4]
 800498a:	e018      	b.n	80049be <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800498c:	4b3d      	ldr	r3, [pc, #244]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	4b3c      	ldr	r3, [pc, #240]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004992:	2101      	movs	r1, #1
 8004994:	438a      	bics	r2, r1
 8004996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004998:	f7fe fd82 	bl	80034a0 <HAL_GetTick>
 800499c:	0003      	movs	r3, r0
 800499e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049a2:	f7fe fd7d 	bl	80034a0 <HAL_GetTick>
 80049a6:	0002      	movs	r2, r0
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e241      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049b4:	4b33      	ldr	r3, [pc, #204]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2204      	movs	r2, #4
 80049ba:	4013      	ands	r3, r2
 80049bc:	d1f1      	bne.n	80049a2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2210      	movs	r2, #16
 80049c4:	4013      	ands	r3, r2
 80049c6:	d100      	bne.n	80049ca <HAL_RCC_OscConfig+0x27e>
 80049c8:	e0a1      	b.n	8004b0e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d140      	bne.n	8004a52 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049d0:	4b2c      	ldr	r3, [pc, #176]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	2380      	movs	r3, #128	; 0x80
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4013      	ands	r3, r2
 80049da:	d005      	beq.n	80049e8 <HAL_RCC_OscConfig+0x29c>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e227      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049e8:	4b26      	ldr	r3, [pc, #152]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	4a2c      	ldr	r2, [pc, #176]	; (8004aa0 <HAL_RCC_OscConfig+0x354>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	0019      	movs	r1, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a1a      	ldr	r2, [r3, #32]
 80049f6:	4b23      	ldr	r3, [pc, #140]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80049f8:	430a      	orrs	r2, r1
 80049fa:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049fc:	4b21      	ldr	r3, [pc, #132]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	021b      	lsls	r3, r3, #8
 8004a02:	0a19      	lsrs	r1, r3, #8
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	69db      	ldr	r3, [r3, #28]
 8004a08:	061a      	lsls	r2, r3, #24
 8004a0a:	4b1e      	ldr	r3, [pc, #120]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	0b5b      	lsrs	r3, r3, #13
 8004a16:	3301      	adds	r3, #1
 8004a18:	2280      	movs	r2, #128	; 0x80
 8004a1a:	0212      	lsls	r2, r2, #8
 8004a1c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004a1e:	4b19      	ldr	r3, [pc, #100]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	091b      	lsrs	r3, r3, #4
 8004a24:	210f      	movs	r1, #15
 8004a26:	400b      	ands	r3, r1
 8004a28:	491a      	ldr	r1, [pc, #104]	; (8004a94 <HAL_RCC_OscConfig+0x348>)
 8004a2a:	5ccb      	ldrb	r3, [r1, r3]
 8004a2c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004a2e:	4b1a      	ldr	r3, [pc, #104]	; (8004a98 <HAL_RCC_OscConfig+0x34c>)
 8004a30:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004a32:	4b1a      	ldr	r3, [pc, #104]	; (8004a9c <HAL_RCC_OscConfig+0x350>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2513      	movs	r5, #19
 8004a38:	197c      	adds	r4, r7, r5
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	f7fe fcea 	bl	8003414 <HAL_InitTick>
 8004a40:	0003      	movs	r3, r0
 8004a42:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004a44:	197b      	adds	r3, r7, r5
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d060      	beq.n	8004b0e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8004a4c:	197b      	adds	r3, r7, r5
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	e1f2      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d03f      	beq.n	8004ada <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	4b09      	ldr	r3, [pc, #36]	; (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004a60:	2180      	movs	r1, #128	; 0x80
 8004a62:	0049      	lsls	r1, r1, #1
 8004a64:	430a      	orrs	r2, r1
 8004a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a68:	f7fe fd1a 	bl	80034a0 <HAL_GetTick>
 8004a6c:	0003      	movs	r3, r0
 8004a6e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004a70:	e018      	b.n	8004aa4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a72:	f7fe fd15 	bl	80034a0 <HAL_GetTick>
 8004a76:	0002      	movs	r2, r0
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d911      	bls.n	8004aa4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	e1d9      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
 8004a84:	40021000 	.word	0x40021000
 8004a88:	fffeffff 	.word	0xfffeffff
 8004a8c:	fffbffff 	.word	0xfffbffff
 8004a90:	ffffe0ff 	.word	0xffffe0ff
 8004a94:	08007d78 	.word	0x08007d78
 8004a98:	200000e0 	.word	0x200000e0
 8004a9c:	200000e4 	.word	0x200000e4
 8004aa0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004aa4:	4bc9      	ldr	r3, [pc, #804]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	2380      	movs	r3, #128	; 0x80
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4013      	ands	r3, r2
 8004aae:	d0e0      	beq.n	8004a72 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ab0:	4bc6      	ldr	r3, [pc, #792]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	4ac6      	ldr	r2, [pc, #792]	; (8004dd0 <HAL_RCC_OscConfig+0x684>)
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	0019      	movs	r1, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a1a      	ldr	r2, [r3, #32]
 8004abe:	4bc3      	ldr	r3, [pc, #780]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ac4:	4bc1      	ldr	r3, [pc, #772]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	021b      	lsls	r3, r3, #8
 8004aca:	0a19      	lsrs	r1, r3, #8
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	69db      	ldr	r3, [r3, #28]
 8004ad0:	061a      	lsls	r2, r3, #24
 8004ad2:	4bbe      	ldr	r3, [pc, #760]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	605a      	str	r2, [r3, #4]
 8004ad8:	e019      	b.n	8004b0e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004ada:	4bbc      	ldr	r3, [pc, #752]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	4bbb      	ldr	r3, [pc, #748]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004ae0:	49bc      	ldr	r1, [pc, #752]	; (8004dd4 <HAL_RCC_OscConfig+0x688>)
 8004ae2:	400a      	ands	r2, r1
 8004ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae6:	f7fe fcdb 	bl	80034a0 <HAL_GetTick>
 8004aea:	0003      	movs	r3, r0
 8004aec:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004af0:	f7fe fcd6 	bl	80034a0 <HAL_GetTick>
 8004af4:	0002      	movs	r2, r0
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e19a      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004b02:	4bb2      	ldr	r3, [pc, #712]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	2380      	movs	r3, #128	; 0x80
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d1f0      	bne.n	8004af0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2208      	movs	r2, #8
 8004b14:	4013      	ands	r3, r2
 8004b16:	d036      	beq.n	8004b86 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	695b      	ldr	r3, [r3, #20]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d019      	beq.n	8004b54 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b20:	4baa      	ldr	r3, [pc, #680]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004b22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b24:	4ba9      	ldr	r3, [pc, #676]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004b26:	2101      	movs	r1, #1
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b2c:	f7fe fcb8 	bl	80034a0 <HAL_GetTick>
 8004b30:	0003      	movs	r3, r0
 8004b32:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b34:	e008      	b.n	8004b48 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b36:	f7fe fcb3 	bl	80034a0 <HAL_GetTick>
 8004b3a:	0002      	movs	r2, r0
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d901      	bls.n	8004b48 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	e177      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b48:	4ba0      	ldr	r3, [pc, #640]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004b4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b4c:	2202      	movs	r2, #2
 8004b4e:	4013      	ands	r3, r2
 8004b50:	d0f1      	beq.n	8004b36 <HAL_RCC_OscConfig+0x3ea>
 8004b52:	e018      	b.n	8004b86 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b54:	4b9d      	ldr	r3, [pc, #628]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004b56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b58:	4b9c      	ldr	r3, [pc, #624]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004b5a:	2101      	movs	r1, #1
 8004b5c:	438a      	bics	r2, r1
 8004b5e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b60:	f7fe fc9e 	bl	80034a0 <HAL_GetTick>
 8004b64:	0003      	movs	r3, r0
 8004b66:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b68:	e008      	b.n	8004b7c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b6a:	f7fe fc99 	bl	80034a0 <HAL_GetTick>
 8004b6e:	0002      	movs	r2, r0
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d901      	bls.n	8004b7c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8004b78:	2303      	movs	r3, #3
 8004b7a:	e15d      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b7c:	4b93      	ldr	r3, [pc, #588]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004b7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b80:	2202      	movs	r2, #2
 8004b82:	4013      	ands	r3, r2
 8004b84:	d1f1      	bne.n	8004b6a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2204      	movs	r2, #4
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	d100      	bne.n	8004b92 <HAL_RCC_OscConfig+0x446>
 8004b90:	e0ae      	b.n	8004cf0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b92:	2023      	movs	r0, #35	; 0x23
 8004b94:	183b      	adds	r3, r7, r0
 8004b96:	2200      	movs	r2, #0
 8004b98:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b9a:	4b8c      	ldr	r3, [pc, #560]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004b9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b9e:	2380      	movs	r3, #128	; 0x80
 8004ba0:	055b      	lsls	r3, r3, #21
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	d109      	bne.n	8004bba <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ba6:	4b89      	ldr	r3, [pc, #548]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004ba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004baa:	4b88      	ldr	r3, [pc, #544]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004bac:	2180      	movs	r1, #128	; 0x80
 8004bae:	0549      	lsls	r1, r1, #21
 8004bb0:	430a      	orrs	r2, r1
 8004bb2:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004bb4:	183b      	adds	r3, r7, r0
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bba:	4b87      	ldr	r3, [pc, #540]	; (8004dd8 <HAL_RCC_OscConfig+0x68c>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	2380      	movs	r3, #128	; 0x80
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	d11a      	bne.n	8004bfc <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bc6:	4b84      	ldr	r3, [pc, #528]	; (8004dd8 <HAL_RCC_OscConfig+0x68c>)
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	4b83      	ldr	r3, [pc, #524]	; (8004dd8 <HAL_RCC_OscConfig+0x68c>)
 8004bcc:	2180      	movs	r1, #128	; 0x80
 8004bce:	0049      	lsls	r1, r1, #1
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bd4:	f7fe fc64 	bl	80034a0 <HAL_GetTick>
 8004bd8:	0003      	movs	r3, r0
 8004bda:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bde:	f7fe fc5f 	bl	80034a0 <HAL_GetTick>
 8004be2:	0002      	movs	r2, r0
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b64      	cmp	r3, #100	; 0x64
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e123      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf0:	4b79      	ldr	r3, [pc, #484]	; (8004dd8 <HAL_RCC_OscConfig+0x68c>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	2380      	movs	r3, #128	; 0x80
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	d0f0      	beq.n	8004bde <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	2380      	movs	r3, #128	; 0x80
 8004c02:	005b      	lsls	r3, r3, #1
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d107      	bne.n	8004c18 <HAL_RCC_OscConfig+0x4cc>
 8004c08:	4b70      	ldr	r3, [pc, #448]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c0a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c0c:	4b6f      	ldr	r3, [pc, #444]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c0e:	2180      	movs	r1, #128	; 0x80
 8004c10:	0049      	lsls	r1, r1, #1
 8004c12:	430a      	orrs	r2, r1
 8004c14:	651a      	str	r2, [r3, #80]	; 0x50
 8004c16:	e031      	b.n	8004c7c <HAL_RCC_OscConfig+0x530>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d10c      	bne.n	8004c3a <HAL_RCC_OscConfig+0x4ee>
 8004c20:	4b6a      	ldr	r3, [pc, #424]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c24:	4b69      	ldr	r3, [pc, #420]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c26:	496b      	ldr	r1, [pc, #428]	; (8004dd4 <HAL_RCC_OscConfig+0x688>)
 8004c28:	400a      	ands	r2, r1
 8004c2a:	651a      	str	r2, [r3, #80]	; 0x50
 8004c2c:	4b67      	ldr	r3, [pc, #412]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c2e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c30:	4b66      	ldr	r3, [pc, #408]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c32:	496a      	ldr	r1, [pc, #424]	; (8004ddc <HAL_RCC_OscConfig+0x690>)
 8004c34:	400a      	ands	r2, r1
 8004c36:	651a      	str	r2, [r3, #80]	; 0x50
 8004c38:	e020      	b.n	8004c7c <HAL_RCC_OscConfig+0x530>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	23a0      	movs	r3, #160	; 0xa0
 8004c40:	00db      	lsls	r3, r3, #3
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d10e      	bne.n	8004c64 <HAL_RCC_OscConfig+0x518>
 8004c46:	4b61      	ldr	r3, [pc, #388]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c4a:	4b60      	ldr	r3, [pc, #384]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c4c:	2180      	movs	r1, #128	; 0x80
 8004c4e:	00c9      	lsls	r1, r1, #3
 8004c50:	430a      	orrs	r2, r1
 8004c52:	651a      	str	r2, [r3, #80]	; 0x50
 8004c54:	4b5d      	ldr	r3, [pc, #372]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c58:	4b5c      	ldr	r3, [pc, #368]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c5a:	2180      	movs	r1, #128	; 0x80
 8004c5c:	0049      	lsls	r1, r1, #1
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	651a      	str	r2, [r3, #80]	; 0x50
 8004c62:	e00b      	b.n	8004c7c <HAL_RCC_OscConfig+0x530>
 8004c64:	4b59      	ldr	r3, [pc, #356]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c66:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c68:	4b58      	ldr	r3, [pc, #352]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c6a:	495a      	ldr	r1, [pc, #360]	; (8004dd4 <HAL_RCC_OscConfig+0x688>)
 8004c6c:	400a      	ands	r2, r1
 8004c6e:	651a      	str	r2, [r3, #80]	; 0x50
 8004c70:	4b56      	ldr	r3, [pc, #344]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c74:	4b55      	ldr	r3, [pc, #340]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004c76:	4959      	ldr	r1, [pc, #356]	; (8004ddc <HAL_RCC_OscConfig+0x690>)
 8004c78:	400a      	ands	r2, r1
 8004c7a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d015      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c84:	f7fe fc0c 	bl	80034a0 <HAL_GetTick>
 8004c88:	0003      	movs	r3, r0
 8004c8a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c8c:	e009      	b.n	8004ca2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c8e:	f7fe fc07 	bl	80034a0 <HAL_GetTick>
 8004c92:	0002      	movs	r2, r0
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	4a51      	ldr	r2, [pc, #324]	; (8004de0 <HAL_RCC_OscConfig+0x694>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e0ca      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ca2:	4b4a      	ldr	r3, [pc, #296]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004ca4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ca6:	2380      	movs	r3, #128	; 0x80
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4013      	ands	r3, r2
 8004cac:	d0ef      	beq.n	8004c8e <HAL_RCC_OscConfig+0x542>
 8004cae:	e014      	b.n	8004cda <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cb0:	f7fe fbf6 	bl	80034a0 <HAL_GetTick>
 8004cb4:	0003      	movs	r3, r0
 8004cb6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004cb8:	e009      	b.n	8004cce <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cba:	f7fe fbf1 	bl	80034a0 <HAL_GetTick>
 8004cbe:	0002      	movs	r2, r0
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	4a46      	ldr	r2, [pc, #280]	; (8004de0 <HAL_RCC_OscConfig+0x694>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e0b4      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004cce:	4b3f      	ldr	r3, [pc, #252]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004cd0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004cd2:	2380      	movs	r3, #128	; 0x80
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	d1ef      	bne.n	8004cba <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cda:	2323      	movs	r3, #35	; 0x23
 8004cdc:	18fb      	adds	r3, r7, r3
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d105      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ce4:	4b39      	ldr	r3, [pc, #228]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004ce6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ce8:	4b38      	ldr	r3, [pc, #224]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004cea:	493e      	ldr	r1, [pc, #248]	; (8004de4 <HAL_RCC_OscConfig+0x698>)
 8004cec:	400a      	ands	r2, r1
 8004cee:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d100      	bne.n	8004cfa <HAL_RCC_OscConfig+0x5ae>
 8004cf8:	e09d      	b.n	8004e36 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	2b0c      	cmp	r3, #12
 8004cfe:	d100      	bne.n	8004d02 <HAL_RCC_OscConfig+0x5b6>
 8004d00:	e076      	b.n	8004df0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d145      	bne.n	8004d96 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d0a:	4b30      	ldr	r3, [pc, #192]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	4b2f      	ldr	r3, [pc, #188]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d10:	4935      	ldr	r1, [pc, #212]	; (8004de8 <HAL_RCC_OscConfig+0x69c>)
 8004d12:	400a      	ands	r2, r1
 8004d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d16:	f7fe fbc3 	bl	80034a0 <HAL_GetTick>
 8004d1a:	0003      	movs	r3, r0
 8004d1c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004d1e:	e008      	b.n	8004d32 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d20:	f7fe fbbe 	bl	80034a0 <HAL_GetTick>
 8004d24:	0002      	movs	r2, r0
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d901      	bls.n	8004d32 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e082      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004d32:	4b26      	ldr	r3, [pc, #152]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	2380      	movs	r3, #128	; 0x80
 8004d38:	049b      	lsls	r3, r3, #18
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	d1f0      	bne.n	8004d20 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d3e:	4b23      	ldr	r3, [pc, #140]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	4a2a      	ldr	r2, [pc, #168]	; (8004dec <HAL_RCC_OscConfig+0x6a0>)
 8004d44:	4013      	ands	r3, r2
 8004d46:	0019      	movs	r1, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d56:	431a      	orrs	r2, r3
 8004d58:	4b1c      	ldr	r3, [pc, #112]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d5a:	430a      	orrs	r2, r1
 8004d5c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d5e:	4b1b      	ldr	r3, [pc, #108]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	4b1a      	ldr	r3, [pc, #104]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d64:	2180      	movs	r1, #128	; 0x80
 8004d66:	0449      	lsls	r1, r1, #17
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d6c:	f7fe fb98 	bl	80034a0 <HAL_GetTick>
 8004d70:	0003      	movs	r3, r0
 8004d72:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d76:	f7fe fb93 	bl	80034a0 <HAL_GetTick>
 8004d7a:	0002      	movs	r2, r0
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e057      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004d88:	4b10      	ldr	r3, [pc, #64]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	2380      	movs	r3, #128	; 0x80
 8004d8e:	049b      	lsls	r3, r3, #18
 8004d90:	4013      	ands	r3, r2
 8004d92:	d0f0      	beq.n	8004d76 <HAL_RCC_OscConfig+0x62a>
 8004d94:	e04f      	b.n	8004e36 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d96:	4b0d      	ldr	r3, [pc, #52]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	4b0c      	ldr	r3, [pc, #48]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004d9c:	4912      	ldr	r1, [pc, #72]	; (8004de8 <HAL_RCC_OscConfig+0x69c>)
 8004d9e:	400a      	ands	r2, r1
 8004da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da2:	f7fe fb7d 	bl	80034a0 <HAL_GetTick>
 8004da6:	0003      	movs	r3, r0
 8004da8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dac:	f7fe fb78 	bl	80034a0 <HAL_GetTick>
 8004db0:	0002      	movs	r2, r0
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e03c      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004dbe:	4b03      	ldr	r3, [pc, #12]	; (8004dcc <HAL_RCC_OscConfig+0x680>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	2380      	movs	r3, #128	; 0x80
 8004dc4:	049b      	lsls	r3, r3, #18
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	d1f0      	bne.n	8004dac <HAL_RCC_OscConfig+0x660>
 8004dca:	e034      	b.n	8004e36 <HAL_RCC_OscConfig+0x6ea>
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	ffff1fff 	.word	0xffff1fff
 8004dd4:	fffffeff 	.word	0xfffffeff
 8004dd8:	40007000 	.word	0x40007000
 8004ddc:	fffffbff 	.word	0xfffffbff
 8004de0:	00001388 	.word	0x00001388
 8004de4:	efffffff 	.word	0xefffffff
 8004de8:	feffffff 	.word	0xfeffffff
 8004dec:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e01d      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004dfc:	4b10      	ldr	r3, [pc, #64]	; (8004e40 <HAL_RCC_OscConfig+0x6f4>)
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	2380      	movs	r3, #128	; 0x80
 8004e06:	025b      	lsls	r3, r3, #9
 8004e08:	401a      	ands	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d10f      	bne.n	8004e32 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e12:	69ba      	ldr	r2, [r7, #24]
 8004e14:	23f0      	movs	r3, #240	; 0xf0
 8004e16:	039b      	lsls	r3, r3, #14
 8004e18:	401a      	ands	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d107      	bne.n	8004e32 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	23c0      	movs	r3, #192	; 0xc0
 8004e26:	041b      	lsls	r3, r3, #16
 8004e28:	401a      	ands	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d001      	beq.n	8004e36 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e000      	b.n	8004e38 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	0018      	movs	r0, r3
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	b00a      	add	sp, #40	; 0x28
 8004e3e:	bdb0      	pop	{r4, r5, r7, pc}
 8004e40:	40021000 	.word	0x40021000

08004e44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e44:	b5b0      	push	{r4, r5, r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d101      	bne.n	8004e58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e128      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e58:	4b96      	ldr	r3, [pc, #600]	; (80050b4 <HAL_RCC_ClockConfig+0x270>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	4013      	ands	r3, r2
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d91e      	bls.n	8004ea4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e66:	4b93      	ldr	r3, [pc, #588]	; (80050b4 <HAL_RCC_ClockConfig+0x270>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	4393      	bics	r3, r2
 8004e6e:	0019      	movs	r1, r3
 8004e70:	4b90      	ldr	r3, [pc, #576]	; (80050b4 <HAL_RCC_ClockConfig+0x270>)
 8004e72:	683a      	ldr	r2, [r7, #0]
 8004e74:	430a      	orrs	r2, r1
 8004e76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004e78:	f7fe fb12 	bl	80034a0 <HAL_GetTick>
 8004e7c:	0003      	movs	r3, r0
 8004e7e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e80:	e009      	b.n	8004e96 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e82:	f7fe fb0d 	bl	80034a0 <HAL_GetTick>
 8004e86:	0002      	movs	r2, r0
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	4a8a      	ldr	r2, [pc, #552]	; (80050b8 <HAL_RCC_ClockConfig+0x274>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e109      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e96:	4b87      	ldr	r3, [pc, #540]	; (80050b4 <HAL_RCC_ClockConfig+0x270>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	683a      	ldr	r2, [r7, #0]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d1ee      	bne.n	8004e82 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	4013      	ands	r3, r2
 8004eac:	d009      	beq.n	8004ec2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eae:	4b83      	ldr	r3, [pc, #524]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	22f0      	movs	r2, #240	; 0xf0
 8004eb4:	4393      	bics	r3, r2
 8004eb6:	0019      	movs	r1, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	4b7f      	ldr	r3, [pc, #508]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	4013      	ands	r3, r2
 8004eca:	d100      	bne.n	8004ece <HAL_RCC_ClockConfig+0x8a>
 8004ecc:	e089      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d107      	bne.n	8004ee6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ed6:	4b79      	ldr	r3, [pc, #484]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	2380      	movs	r3, #128	; 0x80
 8004edc:	029b      	lsls	r3, r3, #10
 8004ede:	4013      	ands	r3, r2
 8004ee0:	d120      	bne.n	8004f24 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e0e1      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b03      	cmp	r3, #3
 8004eec:	d107      	bne.n	8004efe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004eee:	4b73      	ldr	r3, [pc, #460]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	2380      	movs	r3, #128	; 0x80
 8004ef4:	049b      	lsls	r3, r3, #18
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	d114      	bne.n	8004f24 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e0d5      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d106      	bne.n	8004f14 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f06:	4b6d      	ldr	r3, [pc, #436]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2204      	movs	r2, #4
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	d109      	bne.n	8004f24 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e0ca      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f14:	4b69      	ldr	r3, [pc, #420]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	2380      	movs	r3, #128	; 0x80
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	d101      	bne.n	8004f24 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e0c2      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f24:	4b65      	ldr	r3, [pc, #404]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	2203      	movs	r2, #3
 8004f2a:	4393      	bics	r3, r2
 8004f2c:	0019      	movs	r1, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	4b62      	ldr	r3, [pc, #392]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004f34:	430a      	orrs	r2, r1
 8004f36:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f38:	f7fe fab2 	bl	80034a0 <HAL_GetTick>
 8004f3c:	0003      	movs	r3, r0
 8004f3e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d111      	bne.n	8004f6c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f48:	e009      	b.n	8004f5e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f4a:	f7fe faa9 	bl	80034a0 <HAL_GetTick>
 8004f4e:	0002      	movs	r2, r0
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	4a58      	ldr	r2, [pc, #352]	; (80050b8 <HAL_RCC_ClockConfig+0x274>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d901      	bls.n	8004f5e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e0a5      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f5e:	4b57      	ldr	r3, [pc, #348]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	220c      	movs	r2, #12
 8004f64:	4013      	ands	r3, r2
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d1ef      	bne.n	8004f4a <HAL_RCC_ClockConfig+0x106>
 8004f6a:	e03a      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	2b03      	cmp	r3, #3
 8004f72:	d111      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f74:	e009      	b.n	8004f8a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f76:	f7fe fa93 	bl	80034a0 <HAL_GetTick>
 8004f7a:	0002      	movs	r2, r0
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	4a4d      	ldr	r2, [pc, #308]	; (80050b8 <HAL_RCC_ClockConfig+0x274>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e08f      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f8a:	4b4c      	ldr	r3, [pc, #304]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	220c      	movs	r2, #12
 8004f90:	4013      	ands	r3, r2
 8004f92:	2b0c      	cmp	r3, #12
 8004f94:	d1ef      	bne.n	8004f76 <HAL_RCC_ClockConfig+0x132>
 8004f96:	e024      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d11b      	bne.n	8004fd8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fa0:	e009      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fa2:	f7fe fa7d 	bl	80034a0 <HAL_GetTick>
 8004fa6:	0002      	movs	r2, r0
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	4a42      	ldr	r2, [pc, #264]	; (80050b8 <HAL_RCC_ClockConfig+0x274>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e079      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fb6:	4b41      	ldr	r3, [pc, #260]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	220c      	movs	r2, #12
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	d1ef      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0x15e>
 8004fc2:	e00e      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc4:	f7fe fa6c 	bl	80034a0 <HAL_GetTick>
 8004fc8:	0002      	movs	r2, r0
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	4a3a      	ldr	r2, [pc, #232]	; (80050b8 <HAL_RCC_ClockConfig+0x274>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d901      	bls.n	8004fd8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e068      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004fd8:	4b38      	ldr	r3, [pc, #224]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	220c      	movs	r2, #12
 8004fde:	4013      	ands	r3, r2
 8004fe0:	d1f0      	bne.n	8004fc4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fe2:	4b34      	ldr	r3, [pc, #208]	; (80050b4 <HAL_RCC_ClockConfig+0x270>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	4013      	ands	r3, r2
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d21e      	bcs.n	800502e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ff0:	4b30      	ldr	r3, [pc, #192]	; (80050b4 <HAL_RCC_ClockConfig+0x270>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	4393      	bics	r3, r2
 8004ff8:	0019      	movs	r1, r3
 8004ffa:	4b2e      	ldr	r3, [pc, #184]	; (80050b4 <HAL_RCC_ClockConfig+0x270>)
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005002:	f7fe fa4d 	bl	80034a0 <HAL_GetTick>
 8005006:	0003      	movs	r3, r0
 8005008:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800500a:	e009      	b.n	8005020 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800500c:	f7fe fa48 	bl	80034a0 <HAL_GetTick>
 8005010:	0002      	movs	r2, r0
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	4a28      	ldr	r2, [pc, #160]	; (80050b8 <HAL_RCC_ClockConfig+0x274>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d901      	bls.n	8005020 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e044      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005020:	4b24      	ldr	r3, [pc, #144]	; (80050b4 <HAL_RCC_ClockConfig+0x270>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2201      	movs	r2, #1
 8005026:	4013      	ands	r3, r2
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	429a      	cmp	r2, r3
 800502c:	d1ee      	bne.n	800500c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2204      	movs	r2, #4
 8005034:	4013      	ands	r3, r2
 8005036:	d009      	beq.n	800504c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005038:	4b20      	ldr	r3, [pc, #128]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	4a20      	ldr	r2, [pc, #128]	; (80050c0 <HAL_RCC_ClockConfig+0x27c>)
 800503e:	4013      	ands	r3, r2
 8005040:	0019      	movs	r1, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	68da      	ldr	r2, [r3, #12]
 8005046:	4b1d      	ldr	r3, [pc, #116]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8005048:	430a      	orrs	r2, r1
 800504a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2208      	movs	r2, #8
 8005052:	4013      	ands	r3, r2
 8005054:	d00a      	beq.n	800506c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005056:	4b19      	ldr	r3, [pc, #100]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	4a1a      	ldr	r2, [pc, #104]	; (80050c4 <HAL_RCC_ClockConfig+0x280>)
 800505c:	4013      	ands	r3, r2
 800505e:	0019      	movs	r1, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	00da      	lsls	r2, r3, #3
 8005066:	4b15      	ldr	r3, [pc, #84]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8005068:	430a      	orrs	r2, r1
 800506a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800506c:	f000 f832 	bl	80050d4 <HAL_RCC_GetSysClockFreq>
 8005070:	0001      	movs	r1, r0
 8005072:	4b12      	ldr	r3, [pc, #72]	; (80050bc <HAL_RCC_ClockConfig+0x278>)
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	091b      	lsrs	r3, r3, #4
 8005078:	220f      	movs	r2, #15
 800507a:	4013      	ands	r3, r2
 800507c:	4a12      	ldr	r2, [pc, #72]	; (80050c8 <HAL_RCC_ClockConfig+0x284>)
 800507e:	5cd3      	ldrb	r3, [r2, r3]
 8005080:	000a      	movs	r2, r1
 8005082:	40da      	lsrs	r2, r3
 8005084:	4b11      	ldr	r3, [pc, #68]	; (80050cc <HAL_RCC_ClockConfig+0x288>)
 8005086:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005088:	4b11      	ldr	r3, [pc, #68]	; (80050d0 <HAL_RCC_ClockConfig+0x28c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	250b      	movs	r5, #11
 800508e:	197c      	adds	r4, r7, r5
 8005090:	0018      	movs	r0, r3
 8005092:	f7fe f9bf 	bl	8003414 <HAL_InitTick>
 8005096:	0003      	movs	r3, r0
 8005098:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800509a:	197b      	adds	r3, r7, r5
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80050a2:	197b      	adds	r3, r7, r5
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	e000      	b.n	80050aa <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	0018      	movs	r0, r3
 80050ac:	46bd      	mov	sp, r7
 80050ae:	b004      	add	sp, #16
 80050b0:	bdb0      	pop	{r4, r5, r7, pc}
 80050b2:	46c0      	nop			; (mov r8, r8)
 80050b4:	40022000 	.word	0x40022000
 80050b8:	00001388 	.word	0x00001388
 80050bc:	40021000 	.word	0x40021000
 80050c0:	fffff8ff 	.word	0xfffff8ff
 80050c4:	ffffc7ff 	.word	0xffffc7ff
 80050c8:	08007d78 	.word	0x08007d78
 80050cc:	200000e0 	.word	0x200000e0
 80050d0:	200000e4 	.word	0x200000e4

080050d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d4:	b5b0      	push	{r4, r5, r7, lr}
 80050d6:	b08e      	sub	sp, #56	; 0x38
 80050d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80050da:	4b4c      	ldr	r3, [pc, #304]	; (800520c <HAL_RCC_GetSysClockFreq+0x138>)
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050e2:	230c      	movs	r3, #12
 80050e4:	4013      	ands	r3, r2
 80050e6:	2b0c      	cmp	r3, #12
 80050e8:	d014      	beq.n	8005114 <HAL_RCC_GetSysClockFreq+0x40>
 80050ea:	d900      	bls.n	80050ee <HAL_RCC_GetSysClockFreq+0x1a>
 80050ec:	e07b      	b.n	80051e6 <HAL_RCC_GetSysClockFreq+0x112>
 80050ee:	2b04      	cmp	r3, #4
 80050f0:	d002      	beq.n	80050f8 <HAL_RCC_GetSysClockFreq+0x24>
 80050f2:	2b08      	cmp	r3, #8
 80050f4:	d00b      	beq.n	800510e <HAL_RCC_GetSysClockFreq+0x3a>
 80050f6:	e076      	b.n	80051e6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80050f8:	4b44      	ldr	r3, [pc, #272]	; (800520c <HAL_RCC_GetSysClockFreq+0x138>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2210      	movs	r2, #16
 80050fe:	4013      	ands	r3, r2
 8005100:	d002      	beq.n	8005108 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005102:	4b43      	ldr	r3, [pc, #268]	; (8005210 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005104:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005106:	e07c      	b.n	8005202 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8005108:	4b42      	ldr	r3, [pc, #264]	; (8005214 <HAL_RCC_GetSysClockFreq+0x140>)
 800510a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800510c:	e079      	b.n	8005202 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800510e:	4b42      	ldr	r3, [pc, #264]	; (8005218 <HAL_RCC_GetSysClockFreq+0x144>)
 8005110:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005112:	e076      	b.n	8005202 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005116:	0c9a      	lsrs	r2, r3, #18
 8005118:	230f      	movs	r3, #15
 800511a:	401a      	ands	r2, r3
 800511c:	4b3f      	ldr	r3, [pc, #252]	; (800521c <HAL_RCC_GetSysClockFreq+0x148>)
 800511e:	5c9b      	ldrb	r3, [r3, r2]
 8005120:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005124:	0d9a      	lsrs	r2, r3, #22
 8005126:	2303      	movs	r3, #3
 8005128:	4013      	ands	r3, r2
 800512a:	3301      	adds	r3, #1
 800512c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800512e:	4b37      	ldr	r3, [pc, #220]	; (800520c <HAL_RCC_GetSysClockFreq+0x138>)
 8005130:	68da      	ldr	r2, [r3, #12]
 8005132:	2380      	movs	r3, #128	; 0x80
 8005134:	025b      	lsls	r3, r3, #9
 8005136:	4013      	ands	r3, r2
 8005138:	d01a      	beq.n	8005170 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800513a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800513c:	61bb      	str	r3, [r7, #24]
 800513e:	2300      	movs	r3, #0
 8005140:	61fb      	str	r3, [r7, #28]
 8005142:	4a35      	ldr	r2, [pc, #212]	; (8005218 <HAL_RCC_GetSysClockFreq+0x144>)
 8005144:	2300      	movs	r3, #0
 8005146:	69b8      	ldr	r0, [r7, #24]
 8005148:	69f9      	ldr	r1, [r7, #28]
 800514a:	f7fb f97d 	bl	8000448 <__aeabi_lmul>
 800514e:	0002      	movs	r2, r0
 8005150:	000b      	movs	r3, r1
 8005152:	0010      	movs	r0, r2
 8005154:	0019      	movs	r1, r3
 8005156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005158:	613b      	str	r3, [r7, #16]
 800515a:	2300      	movs	r3, #0
 800515c:	617b      	str	r3, [r7, #20]
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	f7fb f951 	bl	8000408 <__aeabi_uldivmod>
 8005166:	0002      	movs	r2, r0
 8005168:	000b      	movs	r3, r1
 800516a:	0013      	movs	r3, r2
 800516c:	637b      	str	r3, [r7, #52]	; 0x34
 800516e:	e037      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005170:	4b26      	ldr	r3, [pc, #152]	; (800520c <HAL_RCC_GetSysClockFreq+0x138>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2210      	movs	r2, #16
 8005176:	4013      	ands	r3, r2
 8005178:	d01a      	beq.n	80051b0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800517a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800517c:	60bb      	str	r3, [r7, #8]
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	4a23      	ldr	r2, [pc, #140]	; (8005210 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005184:	2300      	movs	r3, #0
 8005186:	68b8      	ldr	r0, [r7, #8]
 8005188:	68f9      	ldr	r1, [r7, #12]
 800518a:	f7fb f95d 	bl	8000448 <__aeabi_lmul>
 800518e:	0002      	movs	r2, r0
 8005190:	000b      	movs	r3, r1
 8005192:	0010      	movs	r0, r2
 8005194:	0019      	movs	r1, r3
 8005196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005198:	603b      	str	r3, [r7, #0]
 800519a:	2300      	movs	r3, #0
 800519c:	607b      	str	r3, [r7, #4]
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f7fb f931 	bl	8000408 <__aeabi_uldivmod>
 80051a6:	0002      	movs	r2, r0
 80051a8:	000b      	movs	r3, r1
 80051aa:	0013      	movs	r3, r2
 80051ac:	637b      	str	r3, [r7, #52]	; 0x34
 80051ae:	e017      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80051b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b2:	0018      	movs	r0, r3
 80051b4:	2300      	movs	r3, #0
 80051b6:	0019      	movs	r1, r3
 80051b8:	4a16      	ldr	r2, [pc, #88]	; (8005214 <HAL_RCC_GetSysClockFreq+0x140>)
 80051ba:	2300      	movs	r3, #0
 80051bc:	f7fb f944 	bl	8000448 <__aeabi_lmul>
 80051c0:	0002      	movs	r2, r0
 80051c2:	000b      	movs	r3, r1
 80051c4:	0010      	movs	r0, r2
 80051c6:	0019      	movs	r1, r3
 80051c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ca:	001c      	movs	r4, r3
 80051cc:	2300      	movs	r3, #0
 80051ce:	001d      	movs	r5, r3
 80051d0:	0022      	movs	r2, r4
 80051d2:	002b      	movs	r3, r5
 80051d4:	f7fb f918 	bl	8000408 <__aeabi_uldivmod>
 80051d8:	0002      	movs	r2, r0
 80051da:	000b      	movs	r3, r1
 80051dc:	0013      	movs	r3, r2
 80051de:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80051e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051e2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80051e4:	e00d      	b.n	8005202 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80051e6:	4b09      	ldr	r3, [pc, #36]	; (800520c <HAL_RCC_GetSysClockFreq+0x138>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	0b5b      	lsrs	r3, r3, #13
 80051ec:	2207      	movs	r2, #7
 80051ee:	4013      	ands	r3, r2
 80051f0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80051f2:	6a3b      	ldr	r3, [r7, #32]
 80051f4:	3301      	adds	r3, #1
 80051f6:	2280      	movs	r2, #128	; 0x80
 80051f8:	0212      	lsls	r2, r2, #8
 80051fa:	409a      	lsls	r2, r3
 80051fc:	0013      	movs	r3, r2
 80051fe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005200:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005204:	0018      	movs	r0, r3
 8005206:	46bd      	mov	sp, r7
 8005208:	b00e      	add	sp, #56	; 0x38
 800520a:	bdb0      	pop	{r4, r5, r7, pc}
 800520c:	40021000 	.word	0x40021000
 8005210:	003d0900 	.word	0x003d0900
 8005214:	00f42400 	.word	0x00f42400
 8005218:	007a1200 	.word	0x007a1200
 800521c:	08007d90 	.word	0x08007d90

08005220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005224:	4b02      	ldr	r3, [pc, #8]	; (8005230 <HAL_RCC_GetHCLKFreq+0x10>)
 8005226:	681b      	ldr	r3, [r3, #0]
}
 8005228:	0018      	movs	r0, r3
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	46c0      	nop			; (mov r8, r8)
 8005230:	200000e0 	.word	0x200000e0

08005234 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005238:	f7ff fff2 	bl	8005220 <HAL_RCC_GetHCLKFreq>
 800523c:	0001      	movs	r1, r0
 800523e:	4b06      	ldr	r3, [pc, #24]	; (8005258 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	0a1b      	lsrs	r3, r3, #8
 8005244:	2207      	movs	r2, #7
 8005246:	4013      	ands	r3, r2
 8005248:	4a04      	ldr	r2, [pc, #16]	; (800525c <HAL_RCC_GetPCLK1Freq+0x28>)
 800524a:	5cd3      	ldrb	r3, [r2, r3]
 800524c:	40d9      	lsrs	r1, r3
 800524e:	000b      	movs	r3, r1
}
 8005250:	0018      	movs	r0, r3
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	40021000 	.word	0x40021000
 800525c:	08007d88 	.word	0x08007d88

08005260 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005264:	f7ff ffdc 	bl	8005220 <HAL_RCC_GetHCLKFreq>
 8005268:	0001      	movs	r1, r0
 800526a:	4b06      	ldr	r3, [pc, #24]	; (8005284 <HAL_RCC_GetPCLK2Freq+0x24>)
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	0adb      	lsrs	r3, r3, #11
 8005270:	2207      	movs	r2, #7
 8005272:	4013      	ands	r3, r2
 8005274:	4a04      	ldr	r2, [pc, #16]	; (8005288 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005276:	5cd3      	ldrb	r3, [r2, r3]
 8005278:	40d9      	lsrs	r1, r3
 800527a:	000b      	movs	r3, r1
}
 800527c:	0018      	movs	r0, r3
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	40021000 	.word	0x40021000
 8005288:	08007d88 	.word	0x08007d88

0800528c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005294:	2017      	movs	r0, #23
 8005296:	183b      	adds	r3, r7, r0
 8005298:	2200      	movs	r2, #0
 800529a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2220      	movs	r2, #32
 80052a2:	4013      	ands	r3, r2
 80052a4:	d100      	bne.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80052a6:	e0c2      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052a8:	4b91      	ldr	r3, [pc, #580]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80052aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052ac:	2380      	movs	r3, #128	; 0x80
 80052ae:	055b      	lsls	r3, r3, #21
 80052b0:	4013      	ands	r3, r2
 80052b2:	d109      	bne.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052b4:	4b8e      	ldr	r3, [pc, #568]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80052b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052b8:	4b8d      	ldr	r3, [pc, #564]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80052ba:	2180      	movs	r1, #128	; 0x80
 80052bc:	0549      	lsls	r1, r1, #21
 80052be:	430a      	orrs	r2, r1
 80052c0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80052c2:	183b      	adds	r3, r7, r0
 80052c4:	2201      	movs	r2, #1
 80052c6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c8:	4b8a      	ldr	r3, [pc, #552]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	2380      	movs	r3, #128	; 0x80
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	4013      	ands	r3, r2
 80052d2:	d11a      	bne.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052d4:	4b87      	ldr	r3, [pc, #540]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	4b86      	ldr	r3, [pc, #536]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052da:	2180      	movs	r1, #128	; 0x80
 80052dc:	0049      	lsls	r1, r1, #1
 80052de:	430a      	orrs	r2, r1
 80052e0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052e2:	f7fe f8dd 	bl	80034a0 <HAL_GetTick>
 80052e6:	0003      	movs	r3, r0
 80052e8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ea:	e008      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ec:	f7fe f8d8 	bl	80034a0 <HAL_GetTick>
 80052f0:	0002      	movs	r2, r0
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	2b64      	cmp	r3, #100	; 0x64
 80052f8:	d901      	bls.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e0f3      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052fe:	4b7d      	ldr	r3, [pc, #500]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	2380      	movs	r3, #128	; 0x80
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	4013      	ands	r3, r2
 8005308:	d0f0      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800530a:	4b79      	ldr	r3, [pc, #484]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	23c0      	movs	r3, #192	; 0xc0
 8005310:	039b      	lsls	r3, r3, #14
 8005312:	4013      	ands	r3, r2
 8005314:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685a      	ldr	r2, [r3, #4]
 800531a:	23c0      	movs	r3, #192	; 0xc0
 800531c:	039b      	lsls	r3, r3, #14
 800531e:	4013      	ands	r3, r2
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	429a      	cmp	r2, r3
 8005324:	d013      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	23c0      	movs	r3, #192	; 0xc0
 800532c:	029b      	lsls	r3, r3, #10
 800532e:	401a      	ands	r2, r3
 8005330:	23c0      	movs	r3, #192	; 0xc0
 8005332:	029b      	lsls	r3, r3, #10
 8005334:	429a      	cmp	r2, r3
 8005336:	d10a      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005338:	4b6d      	ldr	r3, [pc, #436]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	2380      	movs	r3, #128	; 0x80
 800533e:	029b      	lsls	r3, r3, #10
 8005340:	401a      	ands	r2, r3
 8005342:	2380      	movs	r3, #128	; 0x80
 8005344:	029b      	lsls	r3, r3, #10
 8005346:	429a      	cmp	r2, r3
 8005348:	d101      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e0cb      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800534e:	4b68      	ldr	r3, [pc, #416]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005350:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005352:	23c0      	movs	r3, #192	; 0xc0
 8005354:	029b      	lsls	r3, r3, #10
 8005356:	4013      	ands	r3, r2
 8005358:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d03b      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	23c0      	movs	r3, #192	; 0xc0
 8005366:	029b      	lsls	r3, r3, #10
 8005368:	4013      	ands	r3, r2
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	429a      	cmp	r2, r3
 800536e:	d033      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2220      	movs	r2, #32
 8005376:	4013      	ands	r3, r2
 8005378:	d02e      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800537a:	4b5d      	ldr	r3, [pc, #372]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800537c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800537e:	4a5e      	ldr	r2, [pc, #376]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005380:	4013      	ands	r3, r2
 8005382:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005384:	4b5a      	ldr	r3, [pc, #360]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005386:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005388:	4b59      	ldr	r3, [pc, #356]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800538a:	2180      	movs	r1, #128	; 0x80
 800538c:	0309      	lsls	r1, r1, #12
 800538e:	430a      	orrs	r2, r1
 8005390:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005392:	4b57      	ldr	r3, [pc, #348]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005394:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005396:	4b56      	ldr	r3, [pc, #344]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005398:	4958      	ldr	r1, [pc, #352]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800539a:	400a      	ands	r2, r1
 800539c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800539e:	4b54      	ldr	r3, [pc, #336]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80053a4:	68fa      	ldr	r2, [r7, #12]
 80053a6:	2380      	movs	r3, #128	; 0x80
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	4013      	ands	r3, r2
 80053ac:	d014      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ae:	f7fe f877 	bl	80034a0 <HAL_GetTick>
 80053b2:	0003      	movs	r3, r0
 80053b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053b6:	e009      	b.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053b8:	f7fe f872 	bl	80034a0 <HAL_GetTick>
 80053bc:	0002      	movs	r2, r0
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	4a4f      	ldr	r2, [pc, #316]	; (8005500 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d901      	bls.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e08c      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053cc:	4b48      	ldr	r3, [pc, #288]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80053ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053d0:	2380      	movs	r3, #128	; 0x80
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4013      	ands	r3, r2
 80053d6:	d0ef      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685a      	ldr	r2, [r3, #4]
 80053dc:	23c0      	movs	r3, #192	; 0xc0
 80053de:	029b      	lsls	r3, r3, #10
 80053e0:	401a      	ands	r2, r3
 80053e2:	23c0      	movs	r3, #192	; 0xc0
 80053e4:	029b      	lsls	r3, r3, #10
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d10c      	bne.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80053ea:	4b41      	ldr	r3, [pc, #260]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a45      	ldr	r2, [pc, #276]	; (8005504 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	0019      	movs	r1, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	23c0      	movs	r3, #192	; 0xc0
 80053fa:	039b      	lsls	r3, r3, #14
 80053fc:	401a      	ands	r2, r3
 80053fe:	4b3c      	ldr	r3, [pc, #240]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005400:	430a      	orrs	r2, r1
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	4b3a      	ldr	r3, [pc, #232]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005406:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685a      	ldr	r2, [r3, #4]
 800540c:	23c0      	movs	r3, #192	; 0xc0
 800540e:	029b      	lsls	r3, r3, #10
 8005410:	401a      	ands	r2, r3
 8005412:	4b37      	ldr	r3, [pc, #220]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005414:	430a      	orrs	r2, r1
 8005416:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005418:	2317      	movs	r3, #23
 800541a:	18fb      	adds	r3, r7, r3
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d105      	bne.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005422:	4b33      	ldr	r3, [pc, #204]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005424:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005426:	4b32      	ldr	r3, [pc, #200]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005428:	4937      	ldr	r1, [pc, #220]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800542a:	400a      	ands	r2, r1
 800542c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2201      	movs	r2, #1
 8005434:	4013      	ands	r3, r2
 8005436:	d009      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005438:	4b2d      	ldr	r3, [pc, #180]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800543a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800543c:	2203      	movs	r2, #3
 800543e:	4393      	bics	r3, r2
 8005440:	0019      	movs	r1, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	4b2a      	ldr	r3, [pc, #168]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005448:	430a      	orrs	r2, r1
 800544a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2202      	movs	r2, #2
 8005452:	4013      	ands	r3, r2
 8005454:	d009      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005456:	4b26      	ldr	r3, [pc, #152]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800545a:	220c      	movs	r2, #12
 800545c:	4393      	bics	r3, r2
 800545e:	0019      	movs	r1, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	68da      	ldr	r2, [r3, #12]
 8005464:	4b22      	ldr	r3, [pc, #136]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005466:	430a      	orrs	r2, r1
 8005468:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2204      	movs	r2, #4
 8005470:	4013      	ands	r3, r2
 8005472:	d009      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005474:	4b1e      	ldr	r3, [pc, #120]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005478:	4a24      	ldr	r2, [pc, #144]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800547a:	4013      	ands	r3, r2
 800547c:	0019      	movs	r1, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	691a      	ldr	r2, [r3, #16]
 8005482:	4b1b      	ldr	r3, [pc, #108]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005484:	430a      	orrs	r2, r1
 8005486:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2208      	movs	r2, #8
 800548e:	4013      	ands	r3, r2
 8005490:	d009      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005492:	4b17      	ldr	r3, [pc, #92]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005496:	4a1e      	ldr	r2, [pc, #120]	; (8005510 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005498:	4013      	ands	r3, r2
 800549a:	0019      	movs	r1, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	695a      	ldr	r2, [r3, #20]
 80054a0:	4b13      	ldr	r3, [pc, #76]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054a2:	430a      	orrs	r2, r1
 80054a4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	2380      	movs	r3, #128	; 0x80
 80054ac:	005b      	lsls	r3, r3, #1
 80054ae:	4013      	ands	r3, r2
 80054b0:	d009      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054b2:	4b0f      	ldr	r3, [pc, #60]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054b6:	4a10      	ldr	r2, [pc, #64]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80054b8:	4013      	ands	r3, r2
 80054ba:	0019      	movs	r1, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	699a      	ldr	r2, [r3, #24]
 80054c0:	4b0b      	ldr	r3, [pc, #44]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054c2:	430a      	orrs	r2, r1
 80054c4:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2280      	movs	r2, #128	; 0x80
 80054cc:	4013      	ands	r3, r2
 80054ce:	d009      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80054d0:	4b07      	ldr	r3, [pc, #28]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054d4:	4a0f      	ldr	r2, [pc, #60]	; (8005514 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80054d6:	4013      	ands	r3, r2
 80054d8:	0019      	movs	r1, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	69da      	ldr	r2, [r3, #28]
 80054de:	4b04      	ldr	r3, [pc, #16]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054e0:	430a      	orrs	r2, r1
 80054e2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	0018      	movs	r0, r3
 80054e8:	46bd      	mov	sp, r7
 80054ea:	b006      	add	sp, #24
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	46c0      	nop			; (mov r8, r8)
 80054f0:	40021000 	.word	0x40021000
 80054f4:	40007000 	.word	0x40007000
 80054f8:	fffcffff 	.word	0xfffcffff
 80054fc:	fff7ffff 	.word	0xfff7ffff
 8005500:	00001388 	.word	0x00001388
 8005504:	ffcfffff 	.word	0xffcfffff
 8005508:	efffffff 	.word	0xefffffff
 800550c:	fffff3ff 	.word	0xfffff3ff
 8005510:	ffffcfff 	.word	0xffffcfff
 8005514:	fff3ffff 	.word	0xfff3ffff

08005518 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d101      	bne.n	800552a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e083      	b.n	8005632 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552e:	2b00      	cmp	r3, #0
 8005530:	d109      	bne.n	8005546 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	2382      	movs	r3, #130	; 0x82
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	429a      	cmp	r2, r3
 800553c:	d009      	beq.n	8005552 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	61da      	str	r2, [r3, #28]
 8005544:	e005      	b.n	8005552 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2251      	movs	r2, #81	; 0x51
 800555c:	5c9b      	ldrb	r3, [r3, r2]
 800555e:	b2db      	uxtb	r3, r3
 8005560:	2b00      	cmp	r3, #0
 8005562:	d107      	bne.n	8005574 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2250      	movs	r2, #80	; 0x50
 8005568:	2100      	movs	r1, #0
 800556a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	0018      	movs	r0, r3
 8005570:	f7fd fcb4 	bl	8002edc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2251      	movs	r2, #81	; 0x51
 8005578:	2102      	movs	r1, #2
 800557a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2140      	movs	r1, #64	; 0x40
 8005588:	438a      	bics	r2, r1
 800558a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685a      	ldr	r2, [r3, #4]
 8005590:	2382      	movs	r3, #130	; 0x82
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	401a      	ands	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6899      	ldr	r1, [r3, #8]
 800559a:	2384      	movs	r3, #132	; 0x84
 800559c:	021b      	lsls	r3, r3, #8
 800559e:	400b      	ands	r3, r1
 80055a0:	431a      	orrs	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68d9      	ldr	r1, [r3, #12]
 80055a6:	2380      	movs	r3, #128	; 0x80
 80055a8:	011b      	lsls	r3, r3, #4
 80055aa:	400b      	ands	r3, r1
 80055ac:	431a      	orrs	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	2102      	movs	r1, #2
 80055b4:	400b      	ands	r3, r1
 80055b6:	431a      	orrs	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	2101      	movs	r1, #1
 80055be:	400b      	ands	r3, r1
 80055c0:	431a      	orrs	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6999      	ldr	r1, [r3, #24]
 80055c6:	2380      	movs	r3, #128	; 0x80
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	400b      	ands	r3, r1
 80055cc:	431a      	orrs	r2, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	2138      	movs	r1, #56	; 0x38
 80055d4:	400b      	ands	r3, r1
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	2180      	movs	r1, #128	; 0x80
 80055de:	400b      	ands	r3, r1
 80055e0:	431a      	orrs	r2, r3
 80055e2:	0011      	movs	r1, r2
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055e8:	2380      	movs	r3, #128	; 0x80
 80055ea:	019b      	lsls	r3, r3, #6
 80055ec:	401a      	ands	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	430a      	orrs	r2, r1
 80055f4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	0c1b      	lsrs	r3, r3, #16
 80055fc:	2204      	movs	r2, #4
 80055fe:	4013      	ands	r3, r2
 8005600:	0019      	movs	r1, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005606:	2210      	movs	r2, #16
 8005608:	401a      	ands	r2, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4907      	ldr	r1, [pc, #28]	; (800563c <HAL_SPI_Init+0x124>)
 800561e:	400a      	ands	r2, r1
 8005620:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2251      	movs	r2, #81	; 0x51
 800562c:	2101      	movs	r1, #1
 800562e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	0018      	movs	r0, r3
 8005634:	46bd      	mov	sp, r7
 8005636:	b002      	add	sp, #8
 8005638:	bd80      	pop	{r7, pc}
 800563a:	46c0      	nop			; (mov r8, r8)
 800563c:	fffff7ff 	.word	0xfffff7ff

08005640 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	1dbb      	adds	r3, r7, #6
 800564e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005650:	231f      	movs	r3, #31
 8005652:	18fb      	adds	r3, r7, r3
 8005654:	2200      	movs	r2, #0
 8005656:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2250      	movs	r2, #80	; 0x50
 800565c:	5c9b      	ldrb	r3, [r3, r2]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_SPI_Transmit+0x26>
 8005662:	2302      	movs	r3, #2
 8005664:	e13e      	b.n	80058e4 <HAL_SPI_Transmit+0x2a4>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2250      	movs	r2, #80	; 0x50
 800566a:	2101      	movs	r1, #1
 800566c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800566e:	f7fd ff17 	bl	80034a0 <HAL_GetTick>
 8005672:	0003      	movs	r3, r0
 8005674:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005676:	2316      	movs	r3, #22
 8005678:	18fb      	adds	r3, r7, r3
 800567a:	1dba      	adds	r2, r7, #6
 800567c:	8812      	ldrh	r2, [r2, #0]
 800567e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2251      	movs	r2, #81	; 0x51
 8005684:	5c9b      	ldrb	r3, [r3, r2]
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b01      	cmp	r3, #1
 800568a:	d004      	beq.n	8005696 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800568c:	231f      	movs	r3, #31
 800568e:	18fb      	adds	r3, r7, r3
 8005690:	2202      	movs	r2, #2
 8005692:	701a      	strb	r2, [r3, #0]
    goto error;
 8005694:	e11b      	b.n	80058ce <HAL_SPI_Transmit+0x28e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d003      	beq.n	80056a4 <HAL_SPI_Transmit+0x64>
 800569c:	1dbb      	adds	r3, r7, #6
 800569e:	881b      	ldrh	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d104      	bne.n	80056ae <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80056a4:	231f      	movs	r3, #31
 80056a6:	18fb      	adds	r3, r7, r3
 80056a8:	2201      	movs	r2, #1
 80056aa:	701a      	strb	r2, [r3, #0]
    goto error;
 80056ac:	e10f      	b.n	80058ce <HAL_SPI_Transmit+0x28e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2251      	movs	r2, #81	; 0x51
 80056b2:	2103      	movs	r1, #3
 80056b4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	68ba      	ldr	r2, [r7, #8]
 80056c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	1dba      	adds	r2, r7, #6
 80056c6:	8812      	ldrh	r2, [r2, #0]
 80056c8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	1dba      	adds	r2, r7, #6
 80056ce:	8812      	ldrh	r2, [r2, #0]
 80056d0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2200      	movs	r2, #0
 80056dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	689a      	ldr	r2, [r3, #8]
 80056f4:	2380      	movs	r3, #128	; 0x80
 80056f6:	021b      	lsls	r3, r3, #8
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d110      	bne.n	800571e <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2140      	movs	r1, #64	; 0x40
 8005708:	438a      	bics	r2, r1
 800570a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	2180      	movs	r1, #128	; 0x80
 8005718:	01c9      	lsls	r1, r1, #7
 800571a:	430a      	orrs	r2, r1
 800571c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2240      	movs	r2, #64	; 0x40
 8005726:	4013      	ands	r3, r2
 8005728:	2b40      	cmp	r3, #64	; 0x40
 800572a:	d007      	beq.n	800573c <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2140      	movs	r1, #64	; 0x40
 8005738:	430a      	orrs	r2, r1
 800573a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	68da      	ldr	r2, [r3, #12]
 8005740:	2380      	movs	r3, #128	; 0x80
 8005742:	011b      	lsls	r3, r3, #4
 8005744:	429a      	cmp	r2, r3
 8005746:	d14e      	bne.n	80057e6 <HAL_SPI_Transmit+0x1a6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d004      	beq.n	800575a <HAL_SPI_Transmit+0x11a>
 8005750:	2316      	movs	r3, #22
 8005752:	18fb      	adds	r3, r7, r3
 8005754:	881b      	ldrh	r3, [r3, #0]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d13f      	bne.n	80057da <HAL_SPI_Transmit+0x19a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575e:	881a      	ldrh	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576a:	1c9a      	adds	r2, r3, #2
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005774:	b29b      	uxth	r3, r3
 8005776:	3b01      	subs	r3, #1
 8005778:	b29a      	uxth	r2, r3
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800577e:	e02c      	b.n	80057da <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	2202      	movs	r2, #2
 8005788:	4013      	ands	r3, r2
 800578a:	2b02      	cmp	r3, #2
 800578c:	d112      	bne.n	80057b4 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005792:	881a      	ldrh	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800579e:	1c9a      	adds	r2, r3, #2
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	3b01      	subs	r3, #1
 80057ac:	b29a      	uxth	r2, r3
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	86da      	strh	r2, [r3, #54]	; 0x36
 80057b2:	e012      	b.n	80057da <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057b4:	f7fd fe74 	bl	80034a0 <HAL_GetTick>
 80057b8:	0002      	movs	r2, r0
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d802      	bhi.n	80057ca <HAL_SPI_Transmit+0x18a>
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	3301      	adds	r3, #1
 80057c8:	d102      	bne.n	80057d0 <HAL_SPI_Transmit+0x190>
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d104      	bne.n	80057da <HAL_SPI_Transmit+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 80057d0:	231f      	movs	r3, #31
 80057d2:	18fb      	adds	r3, r7, r3
 80057d4:	2203      	movs	r2, #3
 80057d6:	701a      	strb	r2, [r3, #0]
          goto error;
 80057d8:	e079      	b.n	80058ce <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057de:	b29b      	uxth	r3, r3
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1cd      	bne.n	8005780 <HAL_SPI_Transmit+0x140>
 80057e4:	e04f      	b.n	8005886 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d004      	beq.n	80057f8 <HAL_SPI_Transmit+0x1b8>
 80057ee:	2316      	movs	r3, #22
 80057f0:	18fb      	adds	r3, r7, r3
 80057f2:	881b      	ldrh	r3, [r3, #0]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d141      	bne.n	800587c <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	330c      	adds	r3, #12
 8005802:	7812      	ldrb	r2, [r2, #0]
 8005804:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005814:	b29b      	uxth	r3, r3
 8005816:	3b01      	subs	r3, #1
 8005818:	b29a      	uxth	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800581e:	e02d      	b.n	800587c <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	2202      	movs	r2, #2
 8005828:	4013      	ands	r3, r2
 800582a:	2b02      	cmp	r3, #2
 800582c:	d113      	bne.n	8005856 <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	330c      	adds	r3, #12
 8005838:	7812      	ldrb	r2, [r2, #0]
 800583a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005840:	1c5a      	adds	r2, r3, #1
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b01      	subs	r3, #1
 800584e:	b29a      	uxth	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	86da      	strh	r2, [r3, #54]	; 0x36
 8005854:	e012      	b.n	800587c <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005856:	f7fd fe23 	bl	80034a0 <HAL_GetTick>
 800585a:	0002      	movs	r2, r0
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	429a      	cmp	r2, r3
 8005864:	d802      	bhi.n	800586c <HAL_SPI_Transmit+0x22c>
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	3301      	adds	r3, #1
 800586a:	d102      	bne.n	8005872 <HAL_SPI_Transmit+0x232>
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d104      	bne.n	800587c <HAL_SPI_Transmit+0x23c>
        {
          errorcode = HAL_TIMEOUT;
 8005872:	231f      	movs	r3, #31
 8005874:	18fb      	adds	r3, r7, r3
 8005876:	2203      	movs	r2, #3
 8005878:	701a      	strb	r2, [r3, #0]
          goto error;
 800587a:	e028      	b.n	80058ce <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005880:	b29b      	uxth	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1cc      	bne.n	8005820 <HAL_SPI_Transmit+0x1e0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005886:	69ba      	ldr	r2, [r7, #24]
 8005888:	6839      	ldr	r1, [r7, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	0018      	movs	r0, r3
 800588e:	f000 fc07 	bl	80060a0 <SPI_EndRxTxTransaction>
 8005892:	1e03      	subs	r3, r0, #0
 8005894:	d002      	beq.n	800589c <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2220      	movs	r2, #32
 800589a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10a      	bne.n	80058ba <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058a4:	2300      	movs	r3, #0
 80058a6:	613b      	str	r3, [r7, #16]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	613b      	str	r3, [r7, #16]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	613b      	str	r3, [r7, #16]
 80058b8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d004      	beq.n	80058cc <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 80058c2:	231f      	movs	r3, #31
 80058c4:	18fb      	adds	r3, r7, r3
 80058c6:	2201      	movs	r2, #1
 80058c8:	701a      	strb	r2, [r3, #0]
 80058ca:	e000      	b.n	80058ce <HAL_SPI_Transmit+0x28e>
  }

error:
 80058cc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2251      	movs	r2, #81	; 0x51
 80058d2:	2101      	movs	r1, #1
 80058d4:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2250      	movs	r2, #80	; 0x50
 80058da:	2100      	movs	r1, #0
 80058dc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80058de:	231f      	movs	r3, #31
 80058e0:	18fb      	adds	r3, r7, r3
 80058e2:	781b      	ldrb	r3, [r3, #0]
}
 80058e4:	0018      	movs	r0, r3
 80058e6:	46bd      	mov	sp, r7
 80058e8:	b008      	add	sp, #32
 80058ea:	bd80      	pop	{r7, pc}

080058ec <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ec:	b590      	push	{r4, r7, lr}
 80058ee:	b089      	sub	sp, #36	; 0x24
 80058f0:	af02      	add	r7, sp, #8
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	1dbb      	adds	r3, r7, #6
 80058fa:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058fc:	2317      	movs	r3, #23
 80058fe:	18fb      	adds	r3, r7, r3
 8005900:	2200      	movs	r2, #0
 8005902:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	685a      	ldr	r2, [r3, #4]
 8005908:	2382      	movs	r3, #130	; 0x82
 800590a:	005b      	lsls	r3, r3, #1
 800590c:	429a      	cmp	r2, r3
 800590e:	d113      	bne.n	8005938 <HAL_SPI_Receive+0x4c>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d10f      	bne.n	8005938 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2251      	movs	r2, #81	; 0x51
 800591c:	2104      	movs	r1, #4
 800591e:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005920:	1dbb      	adds	r3, r7, #6
 8005922:	881c      	ldrh	r4, [r3, #0]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	68b9      	ldr	r1, [r7, #8]
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	0023      	movs	r3, r4
 8005930:	f000 f902 	bl	8005b38 <HAL_SPI_TransmitReceive>
 8005934:	0003      	movs	r3, r0
 8005936:	e0f9      	b.n	8005b2c <HAL_SPI_Receive+0x240>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2250      	movs	r2, #80	; 0x50
 800593c:	5c9b      	ldrb	r3, [r3, r2]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d101      	bne.n	8005946 <HAL_SPI_Receive+0x5a>
 8005942:	2302      	movs	r3, #2
 8005944:	e0f2      	b.n	8005b2c <HAL_SPI_Receive+0x240>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2250      	movs	r2, #80	; 0x50
 800594a:	2101      	movs	r1, #1
 800594c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800594e:	f7fd fda7 	bl	80034a0 <HAL_GetTick>
 8005952:	0003      	movs	r3, r0
 8005954:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2251      	movs	r2, #81	; 0x51
 800595a:	5c9b      	ldrb	r3, [r3, r2]
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b01      	cmp	r3, #1
 8005960:	d004      	beq.n	800596c <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8005962:	2317      	movs	r3, #23
 8005964:	18fb      	adds	r3, r7, r3
 8005966:	2202      	movs	r2, #2
 8005968:	701a      	strb	r2, [r3, #0]
    goto error;
 800596a:	e0d4      	b.n	8005b16 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <HAL_SPI_Receive+0x8e>
 8005972:	1dbb      	adds	r3, r7, #6
 8005974:	881b      	ldrh	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d104      	bne.n	8005984 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800597a:	2317      	movs	r3, #23
 800597c:	18fb      	adds	r3, r7, r3
 800597e:	2201      	movs	r2, #1
 8005980:	701a      	strb	r2, [r3, #0]
    goto error;
 8005982:	e0c8      	b.n	8005b16 <HAL_SPI_Receive+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2251      	movs	r2, #81	; 0x51
 8005988:	2104      	movs	r1, #4
 800598a:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	68ba      	ldr	r2, [r7, #8]
 8005996:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	1dba      	adds	r2, r7, #6
 800599c:	8812      	ldrh	r2, [r2, #0]
 800599e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	1dba      	adds	r2, r7, #6
 80059a4:	8812      	ldrh	r2, [r2, #0]
 80059a6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	689a      	ldr	r2, [r3, #8]
 80059ca:	2380      	movs	r3, #128	; 0x80
 80059cc:	021b      	lsls	r3, r3, #8
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d10f      	bne.n	80059f2 <HAL_SPI_Receive+0x106>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2140      	movs	r1, #64	; 0x40
 80059de:	438a      	bics	r2, r1
 80059e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4951      	ldr	r1, [pc, #324]	; (8005b34 <HAL_SPI_Receive+0x248>)
 80059ee:	400a      	ands	r2, r1
 80059f0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2240      	movs	r2, #64	; 0x40
 80059fa:	4013      	ands	r3, r2
 80059fc:	2b40      	cmp	r3, #64	; 0x40
 80059fe:	d007      	beq.n	8005a10 <HAL_SPI_Receive+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2140      	movs	r1, #64	; 0x40
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d164      	bne.n	8005ae2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005a18:	e02f      	b.n	8005a7a <HAL_SPI_Receive+0x18e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	2201      	movs	r2, #1
 8005a22:	4013      	ands	r3, r2
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d115      	bne.n	8005a54 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	330c      	adds	r3, #12
 8005a2e:	001a      	movs	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a34:	7812      	ldrb	r2, [r2, #0]
 8005a36:	b2d2      	uxtb	r2, r2
 8005a38:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a3e:	1c5a      	adds	r2, r3, #1
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	3b01      	subs	r3, #1
 8005a4c:	b29a      	uxth	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a52:	e012      	b.n	8005a7a <HAL_SPI_Receive+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a54:	f7fd fd24 	bl	80034a0 <HAL_GetTick>
 8005a58:	0002      	movs	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d802      	bhi.n	8005a6a <HAL_SPI_Receive+0x17e>
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	3301      	adds	r3, #1
 8005a68:	d102      	bne.n	8005a70 <HAL_SPI_Receive+0x184>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d104      	bne.n	8005a7a <HAL_SPI_Receive+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8005a70:	2317      	movs	r3, #23
 8005a72:	18fb      	adds	r3, r7, r3
 8005a74:	2203      	movs	r2, #3
 8005a76:	701a      	strb	r2, [r3, #0]
          goto error;
 8005a78:	e04d      	b.n	8005b16 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1ca      	bne.n	8005a1a <HAL_SPI_Receive+0x12e>
 8005a84:	e032      	b.n	8005aec <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	4013      	ands	r3, r2
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d113      	bne.n	8005abc <HAL_SPI_Receive+0x1d0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68da      	ldr	r2, [r3, #12]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9e:	b292      	uxth	r2, r2
 8005aa0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa6:	1c9a      	adds	r2, r3, #2
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005aba:	e012      	b.n	8005ae2 <HAL_SPI_Receive+0x1f6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005abc:	f7fd fcf0 	bl	80034a0 <HAL_GetTick>
 8005ac0:	0002      	movs	r2, r0
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	683a      	ldr	r2, [r7, #0]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d802      	bhi.n	8005ad2 <HAL_SPI_Receive+0x1e6>
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	d102      	bne.n	8005ad8 <HAL_SPI_Receive+0x1ec>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d104      	bne.n	8005ae2 <HAL_SPI_Receive+0x1f6>
        {
          errorcode = HAL_TIMEOUT;
 8005ad8:	2317      	movs	r3, #23
 8005ada:	18fb      	adds	r3, r7, r3
 8005adc:	2203      	movs	r2, #3
 8005ade:	701a      	strb	r2, [r3, #0]
          goto error;
 8005ae0:	e019      	b.n	8005b16 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1cc      	bne.n	8005a86 <HAL_SPI_Receive+0x19a>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005aec:	693a      	ldr	r2, [r7, #16]
 8005aee:	6839      	ldr	r1, [r7, #0]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	0018      	movs	r0, r3
 8005af4:	f000 fa6a 	bl	8005fcc <SPI_EndRxTransaction>
 8005af8:	1e03      	subs	r3, r0, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_SPI_Receive+0x216>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2220      	movs	r2, #32
 8005b00:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d004      	beq.n	8005b14 <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 8005b0a:	2317      	movs	r3, #23
 8005b0c:	18fb      	adds	r3, r7, r3
 8005b0e:	2201      	movs	r2, #1
 8005b10:	701a      	strb	r2, [r3, #0]
 8005b12:	e000      	b.n	8005b16 <HAL_SPI_Receive+0x22a>
  }

error :
 8005b14:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2251      	movs	r2, #81	; 0x51
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2250      	movs	r2, #80	; 0x50
 8005b22:	2100      	movs	r1, #0
 8005b24:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005b26:	2317      	movs	r3, #23
 8005b28:	18fb      	adds	r3, r7, r3
 8005b2a:	781b      	ldrb	r3, [r3, #0]
}
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	b007      	add	sp, #28
 8005b32:	bd90      	pop	{r4, r7, pc}
 8005b34:	ffffbfff 	.word	0xffffbfff

08005b38 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b08c      	sub	sp, #48	; 0x30
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	607a      	str	r2, [r7, #4]
 8005b44:	001a      	movs	r2, r3
 8005b46:	1cbb      	adds	r3, r7, #2
 8005b48:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b4e:	232b      	movs	r3, #43	; 0x2b
 8005b50:	18fb      	adds	r3, r7, r3
 8005b52:	2200      	movs	r2, #0
 8005b54:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2250      	movs	r2, #80	; 0x50
 8005b5a:	5c9b      	ldrb	r3, [r3, r2]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d101      	bne.n	8005b64 <HAL_SPI_TransmitReceive+0x2c>
 8005b60:	2302      	movs	r3, #2
 8005b62:	e1a0      	b.n	8005ea6 <HAL_SPI_TransmitReceive+0x36e>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2250      	movs	r2, #80	; 0x50
 8005b68:	2101      	movs	r1, #1
 8005b6a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b6c:	f7fd fc98 	bl	80034a0 <HAL_GetTick>
 8005b70:	0003      	movs	r3, r0
 8005b72:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b74:	2023      	movs	r0, #35	; 0x23
 8005b76:	183b      	adds	r3, r7, r0
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	2151      	movs	r1, #81	; 0x51
 8005b7c:	5c52      	ldrb	r2, [r2, r1]
 8005b7e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005b86:	231a      	movs	r3, #26
 8005b88:	18fb      	adds	r3, r7, r3
 8005b8a:	1cba      	adds	r2, r7, #2
 8005b8c:	8812      	ldrh	r2, [r2, #0]
 8005b8e:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b90:	183b      	adds	r3, r7, r0
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d011      	beq.n	8005bbc <HAL_SPI_TransmitReceive+0x84>
 8005b98:	69fa      	ldr	r2, [r7, #28]
 8005b9a:	2382      	movs	r3, #130	; 0x82
 8005b9c:	005b      	lsls	r3, r3, #1
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d107      	bne.n	8005bb2 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d103      	bne.n	8005bb2 <HAL_SPI_TransmitReceive+0x7a>
 8005baa:	183b      	adds	r3, r7, r0
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	2b04      	cmp	r3, #4
 8005bb0:	d004      	beq.n	8005bbc <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8005bb2:	232b      	movs	r3, #43	; 0x2b
 8005bb4:	18fb      	adds	r3, r7, r3
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	701a      	strb	r2, [r3, #0]
    goto error;
 8005bba:	e169      	b.n	8005e90 <HAL_SPI_TransmitReceive+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d006      	beq.n	8005bd0 <HAL_SPI_TransmitReceive+0x98>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <HAL_SPI_TransmitReceive+0x98>
 8005bc8:	1cbb      	adds	r3, r7, #2
 8005bca:	881b      	ldrh	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d104      	bne.n	8005bda <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8005bd0:	232b      	movs	r3, #43	; 0x2b
 8005bd2:	18fb      	adds	r3, r7, r3
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	701a      	strb	r2, [r3, #0]
    goto error;
 8005bd8:	e15a      	b.n	8005e90 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2251      	movs	r2, #81	; 0x51
 8005bde:	5c9b      	ldrb	r3, [r3, r2]
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b04      	cmp	r3, #4
 8005be4:	d003      	beq.n	8005bee <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2251      	movs	r2, #81	; 0x51
 8005bea:	2105      	movs	r1, #5
 8005bec:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	1cba      	adds	r2, r7, #2
 8005bfe:	8812      	ldrh	r2, [r2, #0]
 8005c00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	1cba      	adds	r2, r7, #2
 8005c06:	8812      	ldrh	r2, [r2, #0]
 8005c08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	1cba      	adds	r2, r7, #2
 8005c14:	8812      	ldrh	r2, [r2, #0]
 8005c16:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	1cba      	adds	r2, r7, #2
 8005c1c:	8812      	ldrh	r2, [r2, #0]
 8005c1e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2240      	movs	r2, #64	; 0x40
 8005c34:	4013      	ands	r3, r2
 8005c36:	2b40      	cmp	r3, #64	; 0x40
 8005c38:	d007      	beq.n	8005c4a <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2140      	movs	r1, #64	; 0x40
 8005c46:	430a      	orrs	r2, r1
 8005c48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	68da      	ldr	r2, [r3, #12]
 8005c4e:	2380      	movs	r3, #128	; 0x80
 8005c50:	011b      	lsls	r3, r3, #4
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d000      	beq.n	8005c58 <HAL_SPI_TransmitReceive+0x120>
 8005c56:	e07a      	b.n	8005d4e <HAL_SPI_TransmitReceive+0x216>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d004      	beq.n	8005c6a <HAL_SPI_TransmitReceive+0x132>
 8005c60:	231a      	movs	r3, #26
 8005c62:	18fb      	adds	r3, r7, r3
 8005c64:	881b      	ldrh	r3, [r3, #0]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d166      	bne.n	8005d38 <HAL_SPI_TransmitReceive+0x200>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6e:	881a      	ldrh	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7a:	1c9a      	adds	r2, r3, #2
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	3b01      	subs	r3, #1
 8005c88:	b29a      	uxth	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c8e:	e053      	b.n	8005d38 <HAL_SPI_TransmitReceive+0x200>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	2202      	movs	r2, #2
 8005c98:	4013      	ands	r3, r2
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d11b      	bne.n	8005cd6 <HAL_SPI_TransmitReceive+0x19e>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d016      	beq.n	8005cd6 <HAL_SPI_TransmitReceive+0x19e>
 8005ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d113      	bne.n	8005cd6 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb2:	881a      	ldrh	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cbe:	1c9a      	adds	r2, r3, #2
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	b29a      	uxth	r2, r3
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	4013      	ands	r3, r2
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d119      	bne.n	8005d18 <HAL_SPI_TransmitReceive+0x1e0>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d014      	beq.n	8005d18 <HAL_SPI_TransmitReceive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68da      	ldr	r2, [r3, #12]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf8:	b292      	uxth	r2, r2
 8005cfa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d00:	1c9a      	adds	r2, r3, #2
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	b29a      	uxth	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d14:	2301      	movs	r3, #1
 8005d16:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d18:	f7fd fbc2 	bl	80034a0 <HAL_GetTick>
 8005d1c:	0002      	movs	r2, r0
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d807      	bhi.n	8005d38 <HAL_SPI_TransmitReceive+0x200>
 8005d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2a:	3301      	adds	r3, #1
 8005d2c:	d004      	beq.n	8005d38 <HAL_SPI_TransmitReceive+0x200>
      {
        errorcode = HAL_TIMEOUT;
 8005d2e:	232b      	movs	r3, #43	; 0x2b
 8005d30:	18fb      	adds	r3, r7, r3
 8005d32:	2203      	movs	r2, #3
 8005d34:	701a      	strb	r2, [r3, #0]
        goto error;
 8005d36:	e0ab      	b.n	8005e90 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1a6      	bne.n	8005c90 <HAL_SPI_TransmitReceive+0x158>
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1a1      	bne.n	8005c90 <HAL_SPI_TransmitReceive+0x158>
 8005d4c:	e07f      	b.n	8005e4e <HAL_SPI_TransmitReceive+0x316>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d005      	beq.n	8005d62 <HAL_SPI_TransmitReceive+0x22a>
 8005d56:	231a      	movs	r3, #26
 8005d58:	18fb      	adds	r3, r7, r3
 8005d5a:	881b      	ldrh	r3, [r3, #0]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d000      	beq.n	8005d62 <HAL_SPI_TransmitReceive+0x22a>
 8005d60:	e06b      	b.n	8005e3a <HAL_SPI_TransmitReceive+0x302>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	330c      	adds	r3, #12
 8005d6c:	7812      	ldrb	r2, [r2, #0]
 8005d6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d74:	1c5a      	adds	r2, r3, #1
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d88:	e057      	b.n	8005e3a <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	2202      	movs	r2, #2
 8005d92:	4013      	ands	r3, r2
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d11c      	bne.n	8005dd2 <HAL_SPI_TransmitReceive+0x29a>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d017      	beq.n	8005dd2 <HAL_SPI_TransmitReceive+0x29a>
 8005da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d114      	bne.n	8005dd2 <HAL_SPI_TransmitReceive+0x29a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	330c      	adds	r3, #12
 8005db2:	7812      	ldrb	r2, [r2, #0]
 8005db4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dba:	1c5a      	adds	r2, r3, #1
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	4013      	ands	r3, r2
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d119      	bne.n	8005e14 <HAL_SPI_TransmitReceive+0x2dc>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d014      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x2dc>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	b29a      	uxth	r2, r3
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e10:	2301      	movs	r3, #1
 8005e12:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e14:	f7fd fb44 	bl	80034a0 <HAL_GetTick>
 8005e18:	0002      	movs	r2, r0
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d802      	bhi.n	8005e2a <HAL_SPI_TransmitReceive+0x2f2>
 8005e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e26:	3301      	adds	r3, #1
 8005e28:	d102      	bne.n	8005e30 <HAL_SPI_TransmitReceive+0x2f8>
 8005e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d104      	bne.n	8005e3a <HAL_SPI_TransmitReceive+0x302>
      {
        errorcode = HAL_TIMEOUT;
 8005e30:	232b      	movs	r3, #43	; 0x2b
 8005e32:	18fb      	adds	r3, r7, r3
 8005e34:	2203      	movs	r2, #3
 8005e36:	701a      	strb	r2, [r3, #0]
        goto error;
 8005e38:	e02a      	b.n	8005e90 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1a2      	bne.n	8005d8a <HAL_SPI_TransmitReceive+0x252>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d19d      	bne.n	8005d8a <HAL_SPI_TransmitReceive+0x252>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	0018      	movs	r0, r3
 8005e56:	f000 f923 	bl	80060a0 <SPI_EndRxTxTransaction>
 8005e5a:	1e03      	subs	r3, r0, #0
 8005e5c:	d007      	beq.n	8005e6e <HAL_SPI_TransmitReceive+0x336>
  {
    errorcode = HAL_ERROR;
 8005e5e:	232b      	movs	r3, #43	; 0x2b
 8005e60:	18fb      	adds	r3, r7, r3
 8005e62:	2201      	movs	r2, #1
 8005e64:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2220      	movs	r2, #32
 8005e6a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005e6c:	e010      	b.n	8005e90 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10b      	bne.n	8005e8e <HAL_SPI_TransmitReceive+0x356>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e76:	2300      	movs	r3, #0
 8005e78:	617b      	str	r3, [r7, #20]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	617b      	str	r3, [r7, #20]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	617b      	str	r3, [r7, #20]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	e000      	b.n	8005e90 <HAL_SPI_TransmitReceive+0x358>
  }

error :
 8005e8e:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2251      	movs	r2, #81	; 0x51
 8005e94:	2101      	movs	r1, #1
 8005e96:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2250      	movs	r2, #80	; 0x50
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005ea0:	232b      	movs	r3, #43	; 0x2b
 8005ea2:	18fb      	adds	r3, r7, r3
 8005ea4:	781b      	ldrb	r3, [r3, #0]
}
 8005ea6:	0018      	movs	r0, r3
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	b00c      	add	sp, #48	; 0x30
 8005eac:	bd80      	pop	{r7, pc}
	...

08005eb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b088      	sub	sp, #32
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	603b      	str	r3, [r7, #0]
 8005ebc:	1dfb      	adds	r3, r7, #7
 8005ebe:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ec0:	f7fd faee 	bl	80034a0 <HAL_GetTick>
 8005ec4:	0002      	movs	r2, r0
 8005ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec8:	1a9b      	subs	r3, r3, r2
 8005eca:	683a      	ldr	r2, [r7, #0]
 8005ecc:	18d3      	adds	r3, r2, r3
 8005ece:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ed0:	f7fd fae6 	bl	80034a0 <HAL_GetTick>
 8005ed4:	0003      	movs	r3, r0
 8005ed6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ed8:	4b3a      	ldr	r3, [pc, #232]	; (8005fc4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	015b      	lsls	r3, r3, #5
 8005ede:	0d1b      	lsrs	r3, r3, #20
 8005ee0:	69fa      	ldr	r2, [r7, #28]
 8005ee2:	4353      	muls	r3, r2
 8005ee4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ee6:	e058      	b.n	8005f9a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	3301      	adds	r3, #1
 8005eec:	d055      	beq.n	8005f9a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005eee:	f7fd fad7 	bl	80034a0 <HAL_GetTick>
 8005ef2:	0002      	movs	r2, r0
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	69fa      	ldr	r2, [r7, #28]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d902      	bls.n	8005f04 <SPI_WaitFlagStateUntilTimeout+0x54>
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d142      	bne.n	8005f8a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685a      	ldr	r2, [r3, #4]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	21e0      	movs	r1, #224	; 0xe0
 8005f10:	438a      	bics	r2, r1
 8005f12:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	685a      	ldr	r2, [r3, #4]
 8005f18:	2382      	movs	r3, #130	; 0x82
 8005f1a:	005b      	lsls	r3, r3, #1
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d113      	bne.n	8005f48 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	689a      	ldr	r2, [r3, #8]
 8005f24:	2380      	movs	r3, #128	; 0x80
 8005f26:	021b      	lsls	r3, r3, #8
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d005      	beq.n	8005f38 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	689a      	ldr	r2, [r3, #8]
 8005f30:	2380      	movs	r3, #128	; 0x80
 8005f32:	00db      	lsls	r3, r3, #3
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d107      	bne.n	8005f48 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2140      	movs	r1, #64	; 0x40
 8005f44:	438a      	bics	r2, r1
 8005f46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f4c:	2380      	movs	r3, #128	; 0x80
 8005f4e:	019b      	lsls	r3, r3, #6
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d110      	bne.n	8005f76 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	491a      	ldr	r1, [pc, #104]	; (8005fc8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005f60:	400a      	ands	r2, r1
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2180      	movs	r1, #128	; 0x80
 8005f70:	0189      	lsls	r1, r1, #6
 8005f72:	430a      	orrs	r2, r1
 8005f74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2251      	movs	r2, #81	; 0x51
 8005f7a:	2101      	movs	r1, #1
 8005f7c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2250      	movs	r2, #80	; 0x50
 8005f82:	2100      	movs	r1, #0
 8005f84:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e017      	b.n	8005fba <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d101      	bne.n	8005f94 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005f90:	2300      	movs	r3, #0
 8005f92:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	3b01      	subs	r3, #1
 8005f98:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	425a      	negs	r2, r3
 8005faa:	4153      	adcs	r3, r2
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	001a      	movs	r2, r3
 8005fb0:	1dfb      	adds	r3, r7, #7
 8005fb2:	781b      	ldrb	r3, [r3, #0]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d197      	bne.n	8005ee8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	0018      	movs	r0, r3
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	b008      	add	sp, #32
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	46c0      	nop			; (mov r8, r8)
 8005fc4:	200000e0 	.word	0x200000e0
 8005fc8:	ffffdfff 	.word	0xffffdfff

08005fcc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b086      	sub	sp, #24
 8005fd0:	af02      	add	r7, sp, #8
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	685a      	ldr	r2, [r3, #4]
 8005fdc:	2382      	movs	r3, #130	; 0x82
 8005fde:	005b      	lsls	r3, r3, #1
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d113      	bne.n	800600c <SPI_EndRxTransaction+0x40>
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	2380      	movs	r3, #128	; 0x80
 8005fea:	021b      	lsls	r3, r3, #8
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d005      	beq.n	8005ffc <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	689a      	ldr	r2, [r3, #8]
 8005ff4:	2380      	movs	r3, #128	; 0x80
 8005ff6:	00db      	lsls	r3, r3, #3
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d107      	bne.n	800600c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2140      	movs	r1, #64	; 0x40
 8006008:	438a      	bics	r2, r1
 800600a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	685a      	ldr	r2, [r3, #4]
 8006010:	2382      	movs	r3, #130	; 0x82
 8006012:	005b      	lsls	r3, r3, #1
 8006014:	429a      	cmp	r2, r3
 8006016:	d12b      	bne.n	8006070 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	2380      	movs	r3, #128	; 0x80
 800601e:	00db      	lsls	r3, r3, #3
 8006020:	429a      	cmp	r2, r3
 8006022:	d012      	beq.n	800604a <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006024:	68ba      	ldr	r2, [r7, #8]
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	0013      	movs	r3, r2
 800602e:	2200      	movs	r2, #0
 8006030:	2180      	movs	r1, #128	; 0x80
 8006032:	f7ff ff3d 	bl	8005eb0 <SPI_WaitFlagStateUntilTimeout>
 8006036:	1e03      	subs	r3, r0, #0
 8006038:	d02d      	beq.n	8006096 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800603e:	2220      	movs	r2, #32
 8006040:	431a      	orrs	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	e026      	b.n	8006098 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	68f8      	ldr	r0, [r7, #12]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	0013      	movs	r3, r2
 8006054:	2200      	movs	r2, #0
 8006056:	2101      	movs	r1, #1
 8006058:	f7ff ff2a 	bl	8005eb0 <SPI_WaitFlagStateUntilTimeout>
 800605c:	1e03      	subs	r3, r0, #0
 800605e:	d01a      	beq.n	8006096 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006064:	2220      	movs	r2, #32
 8006066:	431a      	orrs	r2, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e013      	b.n	8006098 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006070:	68ba      	ldr	r2, [r7, #8]
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	9300      	str	r3, [sp, #0]
 8006078:	0013      	movs	r3, r2
 800607a:	2200      	movs	r2, #0
 800607c:	2101      	movs	r1, #1
 800607e:	f7ff ff17 	bl	8005eb0 <SPI_WaitFlagStateUntilTimeout>
 8006082:	1e03      	subs	r3, r0, #0
 8006084:	d007      	beq.n	8006096 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800608a:	2220      	movs	r2, #32
 800608c:	431a      	orrs	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006092:	2303      	movs	r3, #3
 8006094:	e000      	b.n	8006098 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8006096:	2300      	movs	r3, #0
}
 8006098:	0018      	movs	r0, r3
 800609a:	46bd      	mov	sp, r7
 800609c:	b004      	add	sp, #16
 800609e:	bd80      	pop	{r7, pc}

080060a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b088      	sub	sp, #32
 80060a4:	af02      	add	r7, sp, #8
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80060ac:	4b1d      	ldr	r3, [pc, #116]	; (8006124 <SPI_EndRxTxTransaction+0x84>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	491d      	ldr	r1, [pc, #116]	; (8006128 <SPI_EndRxTxTransaction+0x88>)
 80060b2:	0018      	movs	r0, r3
 80060b4:	f7fa f832 	bl	800011c <__udivsi3>
 80060b8:	0003      	movs	r3, r0
 80060ba:	001a      	movs	r2, r3
 80060bc:	0013      	movs	r3, r2
 80060be:	015b      	lsls	r3, r3, #5
 80060c0:	1a9b      	subs	r3, r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	189b      	adds	r3, r3, r2
 80060c6:	00db      	lsls	r3, r3, #3
 80060c8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	685a      	ldr	r2, [r3, #4]
 80060ce:	2382      	movs	r3, #130	; 0x82
 80060d0:	005b      	lsls	r3, r3, #1
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d112      	bne.n	80060fc <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060d6:	68ba      	ldr	r2, [r7, #8]
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	9300      	str	r3, [sp, #0]
 80060de:	0013      	movs	r3, r2
 80060e0:	2200      	movs	r2, #0
 80060e2:	2180      	movs	r1, #128	; 0x80
 80060e4:	f7ff fee4 	bl	8005eb0 <SPI_WaitFlagStateUntilTimeout>
 80060e8:	1e03      	subs	r3, r0, #0
 80060ea:	d016      	beq.n	800611a <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f0:	2220      	movs	r2, #32
 80060f2:	431a      	orrs	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e00f      	b.n	800611c <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d00a      	beq.n	8006118 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	3b01      	subs	r3, #1
 8006106:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2280      	movs	r2, #128	; 0x80
 8006110:	4013      	ands	r3, r2
 8006112:	2b80      	cmp	r3, #128	; 0x80
 8006114:	d0f2      	beq.n	80060fc <SPI_EndRxTxTransaction+0x5c>
 8006116:	e000      	b.n	800611a <SPI_EndRxTxTransaction+0x7a>
        break;
 8006118:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	0018      	movs	r0, r3
 800611e:	46bd      	mov	sp, r7
 8006120:	b006      	add	sp, #24
 8006122:	bd80      	pop	{r7, pc}
 8006124:	200000e0 	.word	0x200000e0
 8006128:	016e3600 	.word	0x016e3600

0800612c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d101      	bne.n	800613e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	e032      	b.n	80061a4 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2239      	movs	r2, #57	; 0x39
 8006142:	5c9b      	ldrb	r3, [r3, r2]
 8006144:	b2db      	uxtb	r3, r3
 8006146:	2b00      	cmp	r3, #0
 8006148:	d107      	bne.n	800615a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2238      	movs	r2, #56	; 0x38
 800614e:	2100      	movs	r1, #0
 8006150:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	0018      	movs	r0, r3
 8006156:	f7fd f839 	bl	80031cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2239      	movs	r2, #57	; 0x39
 800615e:	2102      	movs	r1, #2
 8006160:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	3304      	adds	r3, #4
 800616a:	0019      	movs	r1, r3
 800616c:	0010      	movs	r0, r2
 800616e:	f000 fa53 	bl	8006618 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	223e      	movs	r2, #62	; 0x3e
 8006176:	2101      	movs	r1, #1
 8006178:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	223a      	movs	r2, #58	; 0x3a
 800617e:	2101      	movs	r1, #1
 8006180:	5499      	strb	r1, [r3, r2]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	223b      	movs	r2, #59	; 0x3b
 8006186:	2101      	movs	r1, #1
 8006188:	5499      	strb	r1, [r3, r2]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	223c      	movs	r2, #60	; 0x3c
 800618e:	2101      	movs	r1, #1
 8006190:	5499      	strb	r1, [r3, r2]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	223d      	movs	r2, #61	; 0x3d
 8006196:	2101      	movs	r1, #1
 8006198:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2239      	movs	r2, #57	; 0x39
 800619e:	2101      	movs	r1, #1
 80061a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	0018      	movs	r0, r3
 80061a6:	46bd      	mov	sp, r7
 80061a8:	b002      	add	sp, #8
 80061aa:	bd80      	pop	{r7, pc}

080061ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2239      	movs	r2, #57	; 0x39
 80061b8:	5c9b      	ldrb	r3, [r3, r2]
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d001      	beq.n	80061c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e03b      	b.n	800623c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2239      	movs	r2, #57	; 0x39
 80061c8:	2102      	movs	r1, #2
 80061ca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2101      	movs	r1, #1
 80061d8:	430a      	orrs	r2, r1
 80061da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	2380      	movs	r3, #128	; 0x80
 80061e2:	05db      	lsls	r3, r3, #23
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d00e      	beq.n	8006206 <HAL_TIM_Base_Start_IT+0x5a>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a15      	ldr	r2, [pc, #84]	; (8006244 <HAL_TIM_Base_Start_IT+0x98>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d009      	beq.n	8006206 <HAL_TIM_Base_Start_IT+0x5a>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a14      	ldr	r2, [pc, #80]	; (8006248 <HAL_TIM_Base_Start_IT+0x9c>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d004      	beq.n	8006206 <HAL_TIM_Base_Start_IT+0x5a>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a12      	ldr	r2, [pc, #72]	; (800624c <HAL_TIM_Base_Start_IT+0xa0>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d111      	bne.n	800622a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	2207      	movs	r2, #7
 800620e:	4013      	ands	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2b06      	cmp	r3, #6
 8006216:	d010      	beq.n	800623a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2101      	movs	r1, #1
 8006224:	430a      	orrs	r2, r1
 8006226:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006228:	e007      	b.n	800623a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2101      	movs	r1, #1
 8006236:	430a      	orrs	r2, r1
 8006238:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	0018      	movs	r0, r3
 800623e:	46bd      	mov	sp, r7
 8006240:	b004      	add	sp, #16
 8006242:	bd80      	pop	{r7, pc}
 8006244:	40000400 	.word	0x40000400
 8006248:	40010800 	.word	0x40010800
 800624c:	40011400 	.word	0x40011400

08006250 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	2202      	movs	r2, #2
 8006260:	4013      	ands	r3, r2
 8006262:	2b02      	cmp	r3, #2
 8006264:	d124      	bne.n	80062b0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	2202      	movs	r2, #2
 800626e:	4013      	ands	r3, r2
 8006270:	2b02      	cmp	r3, #2
 8006272:	d11d      	bne.n	80062b0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2203      	movs	r2, #3
 800627a:	4252      	negs	r2, r2
 800627c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2201      	movs	r2, #1
 8006282:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	2203      	movs	r2, #3
 800628c:	4013      	ands	r3, r2
 800628e:	d004      	beq.n	800629a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	0018      	movs	r0, r3
 8006294:	f000 f9a8 	bl	80065e8 <HAL_TIM_IC_CaptureCallback>
 8006298:	e007      	b.n	80062aa <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	0018      	movs	r0, r3
 800629e:	f000 f99b 	bl	80065d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	0018      	movs	r0, r3
 80062a6:	f000 f9a7 	bl	80065f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	2204      	movs	r2, #4
 80062b8:	4013      	ands	r3, r2
 80062ba:	2b04      	cmp	r3, #4
 80062bc:	d125      	bne.n	800630a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	2204      	movs	r2, #4
 80062c6:	4013      	ands	r3, r2
 80062c8:	2b04      	cmp	r3, #4
 80062ca:	d11e      	bne.n	800630a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2205      	movs	r2, #5
 80062d2:	4252      	negs	r2, r2
 80062d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2202      	movs	r2, #2
 80062da:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	699a      	ldr	r2, [r3, #24]
 80062e2:	23c0      	movs	r3, #192	; 0xc0
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	4013      	ands	r3, r2
 80062e8:	d004      	beq.n	80062f4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	0018      	movs	r0, r3
 80062ee:	f000 f97b 	bl	80065e8 <HAL_TIM_IC_CaptureCallback>
 80062f2:	e007      	b.n	8006304 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	0018      	movs	r0, r3
 80062f8:	f000 f96e 	bl	80065d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	0018      	movs	r0, r3
 8006300:	f000 f97a 	bl	80065f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	691b      	ldr	r3, [r3, #16]
 8006310:	2208      	movs	r2, #8
 8006312:	4013      	ands	r3, r2
 8006314:	2b08      	cmp	r3, #8
 8006316:	d124      	bne.n	8006362 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	2208      	movs	r2, #8
 8006320:	4013      	ands	r3, r2
 8006322:	2b08      	cmp	r3, #8
 8006324:	d11d      	bne.n	8006362 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2209      	movs	r2, #9
 800632c:	4252      	negs	r2, r2
 800632e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2204      	movs	r2, #4
 8006334:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	69db      	ldr	r3, [r3, #28]
 800633c:	2203      	movs	r2, #3
 800633e:	4013      	ands	r3, r2
 8006340:	d004      	beq.n	800634c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	0018      	movs	r0, r3
 8006346:	f000 f94f 	bl	80065e8 <HAL_TIM_IC_CaptureCallback>
 800634a:	e007      	b.n	800635c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	0018      	movs	r0, r3
 8006350:	f000 f942 	bl	80065d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	0018      	movs	r0, r3
 8006358:	f000 f94e 	bl	80065f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	2210      	movs	r2, #16
 800636a:	4013      	ands	r3, r2
 800636c:	2b10      	cmp	r3, #16
 800636e:	d125      	bne.n	80063bc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	2210      	movs	r2, #16
 8006378:	4013      	ands	r3, r2
 800637a:	2b10      	cmp	r3, #16
 800637c:	d11e      	bne.n	80063bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2211      	movs	r2, #17
 8006384:	4252      	negs	r2, r2
 8006386:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2208      	movs	r2, #8
 800638c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	69da      	ldr	r2, [r3, #28]
 8006394:	23c0      	movs	r3, #192	; 0xc0
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4013      	ands	r3, r2
 800639a:	d004      	beq.n	80063a6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	0018      	movs	r0, r3
 80063a0:	f000 f922 	bl	80065e8 <HAL_TIM_IC_CaptureCallback>
 80063a4:	e007      	b.n	80063b6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	0018      	movs	r0, r3
 80063aa:	f000 f915 	bl	80065d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	0018      	movs	r0, r3
 80063b2:	f000 f921 	bl	80065f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	691b      	ldr	r3, [r3, #16]
 80063c2:	2201      	movs	r2, #1
 80063c4:	4013      	ands	r3, r2
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d10f      	bne.n	80063ea <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	2201      	movs	r2, #1
 80063d2:	4013      	ands	r3, r2
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d108      	bne.n	80063ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2202      	movs	r2, #2
 80063de:	4252      	negs	r2, r2
 80063e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	0018      	movs	r0, r3
 80063e6:	f000 f8ef 	bl	80065c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	2240      	movs	r2, #64	; 0x40
 80063f2:	4013      	ands	r3, r2
 80063f4:	2b40      	cmp	r3, #64	; 0x40
 80063f6:	d10f      	bne.n	8006418 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	2240      	movs	r2, #64	; 0x40
 8006400:	4013      	ands	r3, r2
 8006402:	2b40      	cmp	r3, #64	; 0x40
 8006404:	d108      	bne.n	8006418 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2241      	movs	r2, #65	; 0x41
 800640c:	4252      	negs	r2, r2
 800640e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	0018      	movs	r0, r3
 8006414:	f000 f8f8 	bl	8006608 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006418:	46c0      	nop			; (mov r8, r8)
 800641a:	46bd      	mov	sp, r7
 800641c:	b002      	add	sp, #8
 800641e:	bd80      	pop	{r7, pc}

08006420 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800642a:	230f      	movs	r3, #15
 800642c:	18fb      	adds	r3, r7, r3
 800642e:	2200      	movs	r2, #0
 8006430:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2238      	movs	r2, #56	; 0x38
 8006436:	5c9b      	ldrb	r3, [r3, r2]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d101      	bne.n	8006440 <HAL_TIM_ConfigClockSource+0x20>
 800643c:	2302      	movs	r3, #2
 800643e:	e0bc      	b.n	80065ba <HAL_TIM_ConfigClockSource+0x19a>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2238      	movs	r2, #56	; 0x38
 8006444:	2101      	movs	r1, #1
 8006446:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2239      	movs	r2, #57	; 0x39
 800644c:	2102      	movs	r1, #2
 800644e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	2277      	movs	r2, #119	; 0x77
 800645c:	4393      	bics	r3, r2
 800645e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	4a58      	ldr	r2, [pc, #352]	; (80065c4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006464:	4013      	ands	r3, r2
 8006466:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68ba      	ldr	r2, [r7, #8]
 800646e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2280      	movs	r2, #128	; 0x80
 8006476:	0192      	lsls	r2, r2, #6
 8006478:	4293      	cmp	r3, r2
 800647a:	d040      	beq.n	80064fe <HAL_TIM_ConfigClockSource+0xde>
 800647c:	2280      	movs	r2, #128	; 0x80
 800647e:	0192      	lsls	r2, r2, #6
 8006480:	4293      	cmp	r3, r2
 8006482:	d900      	bls.n	8006486 <HAL_TIM_ConfigClockSource+0x66>
 8006484:	e088      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
 8006486:	2280      	movs	r2, #128	; 0x80
 8006488:	0152      	lsls	r2, r2, #5
 800648a:	4293      	cmp	r3, r2
 800648c:	d100      	bne.n	8006490 <HAL_TIM_ConfigClockSource+0x70>
 800648e:	e088      	b.n	80065a2 <HAL_TIM_ConfigClockSource+0x182>
 8006490:	2280      	movs	r2, #128	; 0x80
 8006492:	0152      	lsls	r2, r2, #5
 8006494:	4293      	cmp	r3, r2
 8006496:	d900      	bls.n	800649a <HAL_TIM_ConfigClockSource+0x7a>
 8006498:	e07e      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
 800649a:	2b70      	cmp	r3, #112	; 0x70
 800649c:	d018      	beq.n	80064d0 <HAL_TIM_ConfigClockSource+0xb0>
 800649e:	d900      	bls.n	80064a2 <HAL_TIM_ConfigClockSource+0x82>
 80064a0:	e07a      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
 80064a2:	2b60      	cmp	r3, #96	; 0x60
 80064a4:	d04f      	beq.n	8006546 <HAL_TIM_ConfigClockSource+0x126>
 80064a6:	d900      	bls.n	80064aa <HAL_TIM_ConfigClockSource+0x8a>
 80064a8:	e076      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
 80064aa:	2b50      	cmp	r3, #80	; 0x50
 80064ac:	d03b      	beq.n	8006526 <HAL_TIM_ConfigClockSource+0x106>
 80064ae:	d900      	bls.n	80064b2 <HAL_TIM_ConfigClockSource+0x92>
 80064b0:	e072      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
 80064b2:	2b40      	cmp	r3, #64	; 0x40
 80064b4:	d057      	beq.n	8006566 <HAL_TIM_ConfigClockSource+0x146>
 80064b6:	d900      	bls.n	80064ba <HAL_TIM_ConfigClockSource+0x9a>
 80064b8:	e06e      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
 80064ba:	2b30      	cmp	r3, #48	; 0x30
 80064bc:	d063      	beq.n	8006586 <HAL_TIM_ConfigClockSource+0x166>
 80064be:	d86b      	bhi.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
 80064c0:	2b20      	cmp	r3, #32
 80064c2:	d060      	beq.n	8006586 <HAL_TIM_ConfigClockSource+0x166>
 80064c4:	d868      	bhi.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d05d      	beq.n	8006586 <HAL_TIM_ConfigClockSource+0x166>
 80064ca:	2b10      	cmp	r3, #16
 80064cc:	d05b      	beq.n	8006586 <HAL_TIM_ConfigClockSource+0x166>
 80064ce:	e063      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6818      	ldr	r0, [r3, #0]
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	6899      	ldr	r1, [r3, #8]
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	f000 f972 	bl	80067c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	2277      	movs	r2, #119	; 0x77
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68ba      	ldr	r2, [r7, #8]
 80064fa:	609a      	str	r2, [r3, #8]
      break;
 80064fc:	e052      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6818      	ldr	r0, [r3, #0]
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	6899      	ldr	r1, [r3, #8]
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	f000 f95b 	bl	80067c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	689a      	ldr	r2, [r3, #8]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2180      	movs	r1, #128	; 0x80
 800651e:	01c9      	lsls	r1, r1, #7
 8006520:	430a      	orrs	r2, r1
 8006522:	609a      	str	r2, [r3, #8]
      break;
 8006524:	e03e      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6818      	ldr	r0, [r3, #0]
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	6859      	ldr	r1, [r3, #4]
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	001a      	movs	r2, r3
 8006534:	f000 f8ce 	bl	80066d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2150      	movs	r1, #80	; 0x50
 800653e:	0018      	movs	r0, r3
 8006540:	f000 f928 	bl	8006794 <TIM_ITRx_SetConfig>
      break;
 8006544:	e02e      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6818      	ldr	r0, [r3, #0]
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	6859      	ldr	r1, [r3, #4]
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	001a      	movs	r2, r3
 8006554:	f000 f8ec 	bl	8006730 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2160      	movs	r1, #96	; 0x60
 800655e:	0018      	movs	r0, r3
 8006560:	f000 f918 	bl	8006794 <TIM_ITRx_SetConfig>
      break;
 8006564:	e01e      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6818      	ldr	r0, [r3, #0]
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	6859      	ldr	r1, [r3, #4]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	001a      	movs	r2, r3
 8006574:	f000 f8ae 	bl	80066d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2140      	movs	r1, #64	; 0x40
 800657e:	0018      	movs	r0, r3
 8006580:	f000 f908 	bl	8006794 <TIM_ITRx_SetConfig>
      break;
 8006584:	e00e      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	0019      	movs	r1, r3
 8006590:	0010      	movs	r0, r2
 8006592:	f000 f8ff 	bl	8006794 <TIM_ITRx_SetConfig>
      break;
 8006596:	e005      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006598:	230f      	movs	r3, #15
 800659a:	18fb      	adds	r3, r7, r3
 800659c:	2201      	movs	r2, #1
 800659e:	701a      	strb	r2, [r3, #0]
      break;
 80065a0:	e000      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80065a2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2239      	movs	r2, #57	; 0x39
 80065a8:	2101      	movs	r1, #1
 80065aa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2238      	movs	r2, #56	; 0x38
 80065b0:	2100      	movs	r1, #0
 80065b2:	5499      	strb	r1, [r3, r2]

  return status;
 80065b4:	230f      	movs	r3, #15
 80065b6:	18fb      	adds	r3, r7, r3
 80065b8:	781b      	ldrb	r3, [r3, #0]
}
 80065ba:	0018      	movs	r0, r3
 80065bc:	46bd      	mov	sp, r7
 80065be:	b004      	add	sp, #16
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	46c0      	nop			; (mov r8, r8)
 80065c4:	ffff00ff 	.word	0xffff00ff

080065c8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80065d0:	46c0      	nop			; (mov r8, r8)
 80065d2:	46bd      	mov	sp, r7
 80065d4:	b002      	add	sp, #8
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065e0:	46c0      	nop			; (mov r8, r8)
 80065e2:	46bd      	mov	sp, r7
 80065e4:	b002      	add	sp, #8
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b082      	sub	sp, #8
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065f0:	46c0      	nop			; (mov r8, r8)
 80065f2:	46bd      	mov	sp, r7
 80065f4:	b002      	add	sp, #8
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006600:	46c0      	nop			; (mov r8, r8)
 8006602:	46bd      	mov	sp, r7
 8006604:	b002      	add	sp, #8
 8006606:	bd80      	pop	{r7, pc}

08006608 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006610:	46c0      	nop			; (mov r8, r8)
 8006612:	46bd      	mov	sp, r7
 8006614:	b002      	add	sp, #8
 8006616:	bd80      	pop	{r7, pc}

08006618 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	2380      	movs	r3, #128	; 0x80
 800662c:	05db      	lsls	r3, r3, #23
 800662e:	429a      	cmp	r2, r3
 8006630:	d00b      	beq.n	800664a <TIM_Base_SetConfig+0x32>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a23      	ldr	r2, [pc, #140]	; (80066c4 <TIM_Base_SetConfig+0xac>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d007      	beq.n	800664a <TIM_Base_SetConfig+0x32>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a22      	ldr	r2, [pc, #136]	; (80066c8 <TIM_Base_SetConfig+0xb0>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d003      	beq.n	800664a <TIM_Base_SetConfig+0x32>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a21      	ldr	r2, [pc, #132]	; (80066cc <TIM_Base_SetConfig+0xb4>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d108      	bne.n	800665c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2270      	movs	r2, #112	; 0x70
 800664e:	4393      	bics	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	4313      	orrs	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	2380      	movs	r3, #128	; 0x80
 8006660:	05db      	lsls	r3, r3, #23
 8006662:	429a      	cmp	r2, r3
 8006664:	d00b      	beq.n	800667e <TIM_Base_SetConfig+0x66>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a16      	ldr	r2, [pc, #88]	; (80066c4 <TIM_Base_SetConfig+0xac>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d007      	beq.n	800667e <TIM_Base_SetConfig+0x66>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a15      	ldr	r2, [pc, #84]	; (80066c8 <TIM_Base_SetConfig+0xb0>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d003      	beq.n	800667e <TIM_Base_SetConfig+0x66>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a14      	ldr	r2, [pc, #80]	; (80066cc <TIM_Base_SetConfig+0xb4>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d108      	bne.n	8006690 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	4a13      	ldr	r2, [pc, #76]	; (80066d0 <TIM_Base_SetConfig+0xb8>)
 8006682:	4013      	ands	r3, r2
 8006684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	68fa      	ldr	r2, [r7, #12]
 800668c:	4313      	orrs	r3, r2
 800668e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2280      	movs	r2, #128	; 0x80
 8006694:	4393      	bics	r3, r2
 8006696:	001a      	movs	r2, r3
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	4313      	orrs	r3, r2
 800669e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	68fa      	ldr	r2, [r7, #12]
 80066a4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	689a      	ldr	r2, [r3, #8]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	615a      	str	r2, [r3, #20]
}
 80066bc:	46c0      	nop			; (mov r8, r8)
 80066be:	46bd      	mov	sp, r7
 80066c0:	b004      	add	sp, #16
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	40000400 	.word	0x40000400
 80066c8:	40010800 	.word	0x40010800
 80066cc:	40011400 	.word	0x40011400
 80066d0:	fffffcff 	.word	0xfffffcff

080066d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b086      	sub	sp, #24
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6a1b      	ldr	r3, [r3, #32]
 80066e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6a1b      	ldr	r3, [r3, #32]
 80066ea:	2201      	movs	r2, #1
 80066ec:	4393      	bics	r3, r2
 80066ee:	001a      	movs	r2, r3
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	699b      	ldr	r3, [r3, #24]
 80066f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	22f0      	movs	r2, #240	; 0xf0
 80066fe:	4393      	bics	r3, r2
 8006700:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	011b      	lsls	r3, r3, #4
 8006706:	693a      	ldr	r2, [r7, #16]
 8006708:	4313      	orrs	r3, r2
 800670a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	220a      	movs	r2, #10
 8006710:	4393      	bics	r3, r2
 8006712:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006714:	697a      	ldr	r2, [r7, #20]
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	4313      	orrs	r3, r2
 800671a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	697a      	ldr	r2, [r7, #20]
 8006726:	621a      	str	r2, [r3, #32]
}
 8006728:	46c0      	nop			; (mov r8, r8)
 800672a:	46bd      	mov	sp, r7
 800672c:	b006      	add	sp, #24
 800672e:	bd80      	pop	{r7, pc}

08006730 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6a1b      	ldr	r3, [r3, #32]
 8006740:	2210      	movs	r2, #16
 8006742:	4393      	bics	r3, r2
 8006744:	001a      	movs	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	699b      	ldr	r3, [r3, #24]
 800674e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6a1b      	ldr	r3, [r3, #32]
 8006754:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	4a0d      	ldr	r2, [pc, #52]	; (8006790 <TIM_TI2_ConfigInputStage+0x60>)
 800675a:	4013      	ands	r3, r2
 800675c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	031b      	lsls	r3, r3, #12
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	4313      	orrs	r3, r2
 8006766:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	22a0      	movs	r2, #160	; 0xa0
 800676c:	4393      	bics	r3, r2
 800676e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	011b      	lsls	r3, r3, #4
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	4313      	orrs	r3, r2
 8006778:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	697a      	ldr	r2, [r7, #20]
 800677e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	693a      	ldr	r2, [r7, #16]
 8006784:	621a      	str	r2, [r3, #32]
}
 8006786:	46c0      	nop			; (mov r8, r8)
 8006788:	46bd      	mov	sp, r7
 800678a:	b006      	add	sp, #24
 800678c:	bd80      	pop	{r7, pc}
 800678e:	46c0      	nop			; (mov r8, r8)
 8006790:	ffff0fff 	.word	0xffff0fff

08006794 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2270      	movs	r2, #112	; 0x70
 80067a8:	4393      	bics	r3, r2
 80067aa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067ac:	683a      	ldr	r2, [r7, #0]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	2207      	movs	r2, #7
 80067b4:	4313      	orrs	r3, r2
 80067b6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	609a      	str	r2, [r3, #8]
}
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	46bd      	mov	sp, r7
 80067c2:	b004      	add	sp, #16
 80067c4:	bd80      	pop	{r7, pc}
	...

080067c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
 80067d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	4a09      	ldr	r2, [pc, #36]	; (8006804 <TIM_ETR_SetConfig+0x3c>)
 80067e0:	4013      	ands	r3, r2
 80067e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	021a      	lsls	r2, r3, #8
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	431a      	orrs	r2, r3
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	697a      	ldr	r2, [r7, #20]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	609a      	str	r2, [r3, #8]
}
 80067fc:	46c0      	nop			; (mov r8, r8)
 80067fe:	46bd      	mov	sp, r7
 8006800:	b006      	add	sp, #24
 8006802:	bd80      	pop	{r7, pc}
 8006804:	ffff00ff 	.word	0xffff00ff

08006808 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2238      	movs	r2, #56	; 0x38
 8006816:	5c9b      	ldrb	r3, [r3, r2]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d101      	bne.n	8006820 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800681c:	2302      	movs	r3, #2
 800681e:	e047      	b.n	80068b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2238      	movs	r2, #56	; 0x38
 8006824:	2101      	movs	r1, #1
 8006826:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2239      	movs	r2, #57	; 0x39
 800682c:	2102      	movs	r1, #2
 800682e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2270      	movs	r2, #112	; 0x70
 8006844:	4393      	bics	r3, r2
 8006846:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	4313      	orrs	r3, r2
 8006850:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	2380      	movs	r3, #128	; 0x80
 8006860:	05db      	lsls	r3, r3, #23
 8006862:	429a      	cmp	r2, r3
 8006864:	d00e      	beq.n	8006884 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a13      	ldr	r2, [pc, #76]	; (80068b8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d009      	beq.n	8006884 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a11      	ldr	r2, [pc, #68]	; (80068bc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d004      	beq.n	8006884 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a10      	ldr	r2, [pc, #64]	; (80068c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d10c      	bne.n	800689e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	2280      	movs	r2, #128	; 0x80
 8006888:	4393      	bics	r3, r2
 800688a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	4313      	orrs	r3, r2
 8006894:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2239      	movs	r2, #57	; 0x39
 80068a2:	2101      	movs	r1, #1
 80068a4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2238      	movs	r2, #56	; 0x38
 80068aa:	2100      	movs	r1, #0
 80068ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	0018      	movs	r0, r3
 80068b2:	46bd      	mov	sp, r7
 80068b4:	b004      	add	sp, #16
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	40000400 	.word	0x40000400
 80068bc:	40010800 	.word	0x40010800
 80068c0:	40011400 	.word	0x40011400

080068c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d101      	bne.n	80068d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e044      	b.n	8006960 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d107      	bne.n	80068ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2274      	movs	r2, #116	; 0x74
 80068e2:	2100      	movs	r1, #0
 80068e4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	0018      	movs	r0, r3
 80068ea:	f7fc fcd7 	bl	800329c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2224      	movs	r2, #36	; 0x24
 80068f2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2101      	movs	r1, #1
 8006900:	438a      	bics	r2, r1
 8006902:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	0018      	movs	r0, r3
 8006908:	f000 f8d8 	bl	8006abc <UART_SetConfig>
 800690c:	0003      	movs	r3, r0
 800690e:	2b01      	cmp	r3, #1
 8006910:	d101      	bne.n	8006916 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e024      	b.n	8006960 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691a:	2b00      	cmp	r3, #0
 800691c:	d003      	beq.n	8006926 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	0018      	movs	r0, r3
 8006922:	f000 fb89 	bl	8007038 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	490d      	ldr	r1, [pc, #52]	; (8006968 <HAL_UART_Init+0xa4>)
 8006932:	400a      	ands	r2, r1
 8006934:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	689a      	ldr	r2, [r3, #8]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	212a      	movs	r1, #42	; 0x2a
 8006942:	438a      	bics	r2, r1
 8006944:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2101      	movs	r1, #1
 8006952:	430a      	orrs	r2, r1
 8006954:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	0018      	movs	r0, r3
 800695a:	f000 fc21 	bl	80071a0 <UART_CheckIdleState>
 800695e:	0003      	movs	r3, r0
}
 8006960:	0018      	movs	r0, r3
 8006962:	46bd      	mov	sp, r7
 8006964:	b002      	add	sp, #8
 8006966:	bd80      	pop	{r7, pc}
 8006968:	ffffb7ff 	.word	0xffffb7ff

0800696c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b08a      	sub	sp, #40	; 0x28
 8006970:	af02      	add	r7, sp, #8
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	60b9      	str	r1, [r7, #8]
 8006976:	603b      	str	r3, [r7, #0]
 8006978:	1dbb      	adds	r3, r7, #6
 800697a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006980:	2b20      	cmp	r3, #32
 8006982:	d000      	beq.n	8006986 <HAL_UART_Transmit+0x1a>
 8006984:	e095      	b.n	8006ab2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d003      	beq.n	8006994 <HAL_UART_Transmit+0x28>
 800698c:	1dbb      	adds	r3, r7, #6
 800698e:	881b      	ldrh	r3, [r3, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e08d      	b.n	8006ab4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	689a      	ldr	r2, [r3, #8]
 800699c:	2380      	movs	r3, #128	; 0x80
 800699e:	015b      	lsls	r3, r3, #5
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d109      	bne.n	80069b8 <HAL_UART_Transmit+0x4c>
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d105      	bne.n	80069b8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	2201      	movs	r2, #1
 80069b0:	4013      	ands	r3, r2
 80069b2:	d001      	beq.n	80069b8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e07d      	b.n	8006ab4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2274      	movs	r2, #116	; 0x74
 80069bc:	5c9b      	ldrb	r3, [r3, r2]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d101      	bne.n	80069c6 <HAL_UART_Transmit+0x5a>
 80069c2:	2302      	movs	r3, #2
 80069c4:	e076      	b.n	8006ab4 <HAL_UART_Transmit+0x148>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2274      	movs	r2, #116	; 0x74
 80069ca:	2101      	movs	r1, #1
 80069cc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2280      	movs	r2, #128	; 0x80
 80069d2:	2100      	movs	r1, #0
 80069d4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2221      	movs	r2, #33	; 0x21
 80069da:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80069dc:	f7fc fd60 	bl	80034a0 <HAL_GetTick>
 80069e0:	0003      	movs	r3, r0
 80069e2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	1dba      	adds	r2, r7, #6
 80069e8:	2150      	movs	r1, #80	; 0x50
 80069ea:	8812      	ldrh	r2, [r2, #0]
 80069ec:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	1dba      	adds	r2, r7, #6
 80069f2:	2152      	movs	r1, #82	; 0x52
 80069f4:	8812      	ldrh	r2, [r2, #0]
 80069f6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	689a      	ldr	r2, [r3, #8]
 80069fc:	2380      	movs	r3, #128	; 0x80
 80069fe:	015b      	lsls	r3, r3, #5
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d108      	bne.n	8006a16 <HAL_UART_Transmit+0xaa>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d104      	bne.n	8006a16 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	61bb      	str	r3, [r7, #24]
 8006a14:	e003      	b.n	8006a1e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2274      	movs	r2, #116	; 0x74
 8006a22:	2100      	movs	r1, #0
 8006a24:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8006a26:	e02c      	b.n	8006a82 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a28:	697a      	ldr	r2, [r7, #20]
 8006a2a:	68f8      	ldr	r0, [r7, #12]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	0013      	movs	r3, r2
 8006a32:	2200      	movs	r2, #0
 8006a34:	2180      	movs	r1, #128	; 0x80
 8006a36:	f000 fbfb 	bl	8007230 <UART_WaitOnFlagUntilTimeout>
 8006a3a:	1e03      	subs	r3, r0, #0
 8006a3c:	d001      	beq.n	8006a42 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	e038      	b.n	8006ab4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10b      	bne.n	8006a60 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	881b      	ldrh	r3, [r3, #0]
 8006a4c:	001a      	movs	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	05d2      	lsls	r2, r2, #23
 8006a54:	0dd2      	lsrs	r2, r2, #23
 8006a56:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	3302      	adds	r3, #2
 8006a5c:	61bb      	str	r3, [r7, #24]
 8006a5e:	e007      	b.n	8006a70 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	781a      	ldrb	r2, [r3, #0]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2252      	movs	r2, #82	; 0x52
 8006a74:	5a9b      	ldrh	r3, [r3, r2]
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	b299      	uxth	r1, r3
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2252      	movs	r2, #82	; 0x52
 8006a80:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2252      	movs	r2, #82	; 0x52
 8006a86:	5a9b      	ldrh	r3, [r3, r2]
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1cc      	bne.n	8006a28 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	0013      	movs	r3, r2
 8006a98:	2200      	movs	r2, #0
 8006a9a:	2140      	movs	r1, #64	; 0x40
 8006a9c:	f000 fbc8 	bl	8007230 <UART_WaitOnFlagUntilTimeout>
 8006aa0:	1e03      	subs	r3, r0, #0
 8006aa2:	d001      	beq.n	8006aa8 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8006aa4:	2303      	movs	r3, #3
 8006aa6:	e005      	b.n	8006ab4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2220      	movs	r2, #32
 8006aac:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	e000      	b.n	8006ab4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8006ab2:	2302      	movs	r3, #2
  }
}
 8006ab4:	0018      	movs	r0, r3
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	b008      	add	sp, #32
 8006aba:	bd80      	pop	{r7, pc}

08006abc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006abc:	b5b0      	push	{r4, r5, r7, lr}
 8006abe:	b08e      	sub	sp, #56	; 0x38
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ac4:	231a      	movs	r3, #26
 8006ac6:	2218      	movs	r2, #24
 8006ac8:	4694      	mov	ip, r2
 8006aca:	44bc      	add	ip, r7
 8006acc:	4463      	add	r3, ip
 8006ace:	2200      	movs	r2, #0
 8006ad0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	689a      	ldr	r2, [r3, #8]
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	431a      	orrs	r2, r3
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	695b      	ldr	r3, [r3, #20]
 8006ae0:	431a      	orrs	r2, r3
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	69db      	ldr	r3, [r3, #28]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4ab0      	ldr	r2, [pc, #704]	; (8006db4 <UART_SetConfig+0x2f8>)
 8006af2:	4013      	ands	r3, r2
 8006af4:	0019      	movs	r1, r3
 8006af6:	69fb      	ldr	r3, [r7, #28]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006afc:	430a      	orrs	r2, r1
 8006afe:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	4aac      	ldr	r2, [pc, #688]	; (8006db8 <UART_SetConfig+0x2fc>)
 8006b08:	4013      	ands	r3, r2
 8006b0a:	0019      	movs	r1, r3
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	68da      	ldr	r2, [r3, #12]
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	430a      	orrs	r2, r1
 8006b16:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b18:	69fb      	ldr	r3, [r7, #28]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4aa6      	ldr	r2, [pc, #664]	; (8006dbc <UART_SetConfig+0x300>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d004      	beq.n	8006b32 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	4aa1      	ldr	r2, [pc, #644]	; (8006dc0 <UART_SetConfig+0x304>)
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	0019      	movs	r1, r3
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b44:	430a      	orrs	r2, r1
 8006b46:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b48:	69fb      	ldr	r3, [r7, #28]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a9d      	ldr	r2, [pc, #628]	; (8006dc4 <UART_SetConfig+0x308>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d136      	bne.n	8006bc0 <UART_SetConfig+0x104>
 8006b52:	4b9d      	ldr	r3, [pc, #628]	; (8006dc8 <UART_SetConfig+0x30c>)
 8006b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b56:	2203      	movs	r2, #3
 8006b58:	4013      	ands	r3, r2
 8006b5a:	2b03      	cmp	r3, #3
 8006b5c:	d020      	beq.n	8006ba0 <UART_SetConfig+0xe4>
 8006b5e:	d827      	bhi.n	8006bb0 <UART_SetConfig+0xf4>
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d00d      	beq.n	8006b80 <UART_SetConfig+0xc4>
 8006b64:	d824      	bhi.n	8006bb0 <UART_SetConfig+0xf4>
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d002      	beq.n	8006b70 <UART_SetConfig+0xb4>
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d010      	beq.n	8006b90 <UART_SetConfig+0xd4>
 8006b6e:	e01f      	b.n	8006bb0 <UART_SetConfig+0xf4>
 8006b70:	231b      	movs	r3, #27
 8006b72:	2218      	movs	r2, #24
 8006b74:	4694      	mov	ip, r2
 8006b76:	44bc      	add	ip, r7
 8006b78:	4463      	add	r3, ip
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	701a      	strb	r2, [r3, #0]
 8006b7e:	e0c5      	b.n	8006d0c <UART_SetConfig+0x250>
 8006b80:	231b      	movs	r3, #27
 8006b82:	2218      	movs	r2, #24
 8006b84:	4694      	mov	ip, r2
 8006b86:	44bc      	add	ip, r7
 8006b88:	4463      	add	r3, ip
 8006b8a:	2202      	movs	r2, #2
 8006b8c:	701a      	strb	r2, [r3, #0]
 8006b8e:	e0bd      	b.n	8006d0c <UART_SetConfig+0x250>
 8006b90:	231b      	movs	r3, #27
 8006b92:	2218      	movs	r2, #24
 8006b94:	4694      	mov	ip, r2
 8006b96:	44bc      	add	ip, r7
 8006b98:	4463      	add	r3, ip
 8006b9a:	2204      	movs	r2, #4
 8006b9c:	701a      	strb	r2, [r3, #0]
 8006b9e:	e0b5      	b.n	8006d0c <UART_SetConfig+0x250>
 8006ba0:	231b      	movs	r3, #27
 8006ba2:	2218      	movs	r2, #24
 8006ba4:	4694      	mov	ip, r2
 8006ba6:	44bc      	add	ip, r7
 8006ba8:	4463      	add	r3, ip
 8006baa:	2208      	movs	r2, #8
 8006bac:	701a      	strb	r2, [r3, #0]
 8006bae:	e0ad      	b.n	8006d0c <UART_SetConfig+0x250>
 8006bb0:	231b      	movs	r3, #27
 8006bb2:	2218      	movs	r2, #24
 8006bb4:	4694      	mov	ip, r2
 8006bb6:	44bc      	add	ip, r7
 8006bb8:	4463      	add	r3, ip
 8006bba:	2210      	movs	r2, #16
 8006bbc:	701a      	strb	r2, [r3, #0]
 8006bbe:	e0a5      	b.n	8006d0c <UART_SetConfig+0x250>
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a81      	ldr	r2, [pc, #516]	; (8006dcc <UART_SetConfig+0x310>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d136      	bne.n	8006c38 <UART_SetConfig+0x17c>
 8006bca:	4b7f      	ldr	r3, [pc, #508]	; (8006dc8 <UART_SetConfig+0x30c>)
 8006bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bce:	220c      	movs	r2, #12
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	2b0c      	cmp	r3, #12
 8006bd4:	d020      	beq.n	8006c18 <UART_SetConfig+0x15c>
 8006bd6:	d827      	bhi.n	8006c28 <UART_SetConfig+0x16c>
 8006bd8:	2b08      	cmp	r3, #8
 8006bda:	d00d      	beq.n	8006bf8 <UART_SetConfig+0x13c>
 8006bdc:	d824      	bhi.n	8006c28 <UART_SetConfig+0x16c>
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d002      	beq.n	8006be8 <UART_SetConfig+0x12c>
 8006be2:	2b04      	cmp	r3, #4
 8006be4:	d010      	beq.n	8006c08 <UART_SetConfig+0x14c>
 8006be6:	e01f      	b.n	8006c28 <UART_SetConfig+0x16c>
 8006be8:	231b      	movs	r3, #27
 8006bea:	2218      	movs	r2, #24
 8006bec:	4694      	mov	ip, r2
 8006bee:	44bc      	add	ip, r7
 8006bf0:	4463      	add	r3, ip
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	701a      	strb	r2, [r3, #0]
 8006bf6:	e089      	b.n	8006d0c <UART_SetConfig+0x250>
 8006bf8:	231b      	movs	r3, #27
 8006bfa:	2218      	movs	r2, #24
 8006bfc:	4694      	mov	ip, r2
 8006bfe:	44bc      	add	ip, r7
 8006c00:	4463      	add	r3, ip
 8006c02:	2202      	movs	r2, #2
 8006c04:	701a      	strb	r2, [r3, #0]
 8006c06:	e081      	b.n	8006d0c <UART_SetConfig+0x250>
 8006c08:	231b      	movs	r3, #27
 8006c0a:	2218      	movs	r2, #24
 8006c0c:	4694      	mov	ip, r2
 8006c0e:	44bc      	add	ip, r7
 8006c10:	4463      	add	r3, ip
 8006c12:	2204      	movs	r2, #4
 8006c14:	701a      	strb	r2, [r3, #0]
 8006c16:	e079      	b.n	8006d0c <UART_SetConfig+0x250>
 8006c18:	231b      	movs	r3, #27
 8006c1a:	2218      	movs	r2, #24
 8006c1c:	4694      	mov	ip, r2
 8006c1e:	44bc      	add	ip, r7
 8006c20:	4463      	add	r3, ip
 8006c22:	2208      	movs	r2, #8
 8006c24:	701a      	strb	r2, [r3, #0]
 8006c26:	e071      	b.n	8006d0c <UART_SetConfig+0x250>
 8006c28:	231b      	movs	r3, #27
 8006c2a:	2218      	movs	r2, #24
 8006c2c:	4694      	mov	ip, r2
 8006c2e:	44bc      	add	ip, r7
 8006c30:	4463      	add	r3, ip
 8006c32:	2210      	movs	r2, #16
 8006c34:	701a      	strb	r2, [r3, #0]
 8006c36:	e069      	b.n	8006d0c <UART_SetConfig+0x250>
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a64      	ldr	r2, [pc, #400]	; (8006dd0 <UART_SetConfig+0x314>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d107      	bne.n	8006c52 <UART_SetConfig+0x196>
 8006c42:	231b      	movs	r3, #27
 8006c44:	2218      	movs	r2, #24
 8006c46:	4694      	mov	ip, r2
 8006c48:	44bc      	add	ip, r7
 8006c4a:	4463      	add	r3, ip
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	701a      	strb	r2, [r3, #0]
 8006c50:	e05c      	b.n	8006d0c <UART_SetConfig+0x250>
 8006c52:	69fb      	ldr	r3, [r7, #28]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a5f      	ldr	r2, [pc, #380]	; (8006dd4 <UART_SetConfig+0x318>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d107      	bne.n	8006c6c <UART_SetConfig+0x1b0>
 8006c5c:	231b      	movs	r3, #27
 8006c5e:	2218      	movs	r2, #24
 8006c60:	4694      	mov	ip, r2
 8006c62:	44bc      	add	ip, r7
 8006c64:	4463      	add	r3, ip
 8006c66:	2200      	movs	r2, #0
 8006c68:	701a      	strb	r2, [r3, #0]
 8006c6a:	e04f      	b.n	8006d0c <UART_SetConfig+0x250>
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a52      	ldr	r2, [pc, #328]	; (8006dbc <UART_SetConfig+0x300>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d143      	bne.n	8006cfe <UART_SetConfig+0x242>
 8006c76:	4b54      	ldr	r3, [pc, #336]	; (8006dc8 <UART_SetConfig+0x30c>)
 8006c78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c7a:	23c0      	movs	r3, #192	; 0xc0
 8006c7c:	011b      	lsls	r3, r3, #4
 8006c7e:	4013      	ands	r3, r2
 8006c80:	22c0      	movs	r2, #192	; 0xc0
 8006c82:	0112      	lsls	r2, r2, #4
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d02a      	beq.n	8006cde <UART_SetConfig+0x222>
 8006c88:	22c0      	movs	r2, #192	; 0xc0
 8006c8a:	0112      	lsls	r2, r2, #4
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d82e      	bhi.n	8006cee <UART_SetConfig+0x232>
 8006c90:	2280      	movs	r2, #128	; 0x80
 8006c92:	0112      	lsls	r2, r2, #4
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d012      	beq.n	8006cbe <UART_SetConfig+0x202>
 8006c98:	2280      	movs	r2, #128	; 0x80
 8006c9a:	0112      	lsls	r2, r2, #4
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d826      	bhi.n	8006cee <UART_SetConfig+0x232>
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d004      	beq.n	8006cae <UART_SetConfig+0x1f2>
 8006ca4:	2280      	movs	r2, #128	; 0x80
 8006ca6:	00d2      	lsls	r2, r2, #3
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d010      	beq.n	8006cce <UART_SetConfig+0x212>
 8006cac:	e01f      	b.n	8006cee <UART_SetConfig+0x232>
 8006cae:	231b      	movs	r3, #27
 8006cb0:	2218      	movs	r2, #24
 8006cb2:	4694      	mov	ip, r2
 8006cb4:	44bc      	add	ip, r7
 8006cb6:	4463      	add	r3, ip
 8006cb8:	2200      	movs	r2, #0
 8006cba:	701a      	strb	r2, [r3, #0]
 8006cbc:	e026      	b.n	8006d0c <UART_SetConfig+0x250>
 8006cbe:	231b      	movs	r3, #27
 8006cc0:	2218      	movs	r2, #24
 8006cc2:	4694      	mov	ip, r2
 8006cc4:	44bc      	add	ip, r7
 8006cc6:	4463      	add	r3, ip
 8006cc8:	2202      	movs	r2, #2
 8006cca:	701a      	strb	r2, [r3, #0]
 8006ccc:	e01e      	b.n	8006d0c <UART_SetConfig+0x250>
 8006cce:	231b      	movs	r3, #27
 8006cd0:	2218      	movs	r2, #24
 8006cd2:	4694      	mov	ip, r2
 8006cd4:	44bc      	add	ip, r7
 8006cd6:	4463      	add	r3, ip
 8006cd8:	2204      	movs	r2, #4
 8006cda:	701a      	strb	r2, [r3, #0]
 8006cdc:	e016      	b.n	8006d0c <UART_SetConfig+0x250>
 8006cde:	231b      	movs	r3, #27
 8006ce0:	2218      	movs	r2, #24
 8006ce2:	4694      	mov	ip, r2
 8006ce4:	44bc      	add	ip, r7
 8006ce6:	4463      	add	r3, ip
 8006ce8:	2208      	movs	r2, #8
 8006cea:	701a      	strb	r2, [r3, #0]
 8006cec:	e00e      	b.n	8006d0c <UART_SetConfig+0x250>
 8006cee:	231b      	movs	r3, #27
 8006cf0:	2218      	movs	r2, #24
 8006cf2:	4694      	mov	ip, r2
 8006cf4:	44bc      	add	ip, r7
 8006cf6:	4463      	add	r3, ip
 8006cf8:	2210      	movs	r2, #16
 8006cfa:	701a      	strb	r2, [r3, #0]
 8006cfc:	e006      	b.n	8006d0c <UART_SetConfig+0x250>
 8006cfe:	231b      	movs	r3, #27
 8006d00:	2218      	movs	r2, #24
 8006d02:	4694      	mov	ip, r2
 8006d04:	44bc      	add	ip, r7
 8006d06:	4463      	add	r3, ip
 8006d08:	2210      	movs	r2, #16
 8006d0a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a2a      	ldr	r2, [pc, #168]	; (8006dbc <UART_SetConfig+0x300>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d000      	beq.n	8006d18 <UART_SetConfig+0x25c>
 8006d16:	e09e      	b.n	8006e56 <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d18:	231b      	movs	r3, #27
 8006d1a:	2218      	movs	r2, #24
 8006d1c:	4694      	mov	ip, r2
 8006d1e:	44bc      	add	ip, r7
 8006d20:	4463      	add	r3, ip
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	2b08      	cmp	r3, #8
 8006d26:	d01d      	beq.n	8006d64 <UART_SetConfig+0x2a8>
 8006d28:	dc20      	bgt.n	8006d6c <UART_SetConfig+0x2b0>
 8006d2a:	2b04      	cmp	r3, #4
 8006d2c:	d015      	beq.n	8006d5a <UART_SetConfig+0x29e>
 8006d2e:	dc1d      	bgt.n	8006d6c <UART_SetConfig+0x2b0>
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d002      	beq.n	8006d3a <UART_SetConfig+0x27e>
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d005      	beq.n	8006d44 <UART_SetConfig+0x288>
 8006d38:	e018      	b.n	8006d6c <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d3a:	f7fe fa7b 	bl	8005234 <HAL_RCC_GetPCLK1Freq>
 8006d3e:	0003      	movs	r3, r0
 8006d40:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d42:	e01d      	b.n	8006d80 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d44:	4b20      	ldr	r3, [pc, #128]	; (8006dc8 <UART_SetConfig+0x30c>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2210      	movs	r2, #16
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	d002      	beq.n	8006d54 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006d4e:	4b22      	ldr	r3, [pc, #136]	; (8006dd8 <UART_SetConfig+0x31c>)
 8006d50:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006d52:	e015      	b.n	8006d80 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 8006d54:	4b21      	ldr	r3, [pc, #132]	; (8006ddc <UART_SetConfig+0x320>)
 8006d56:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d58:	e012      	b.n	8006d80 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d5a:	f7fe f9bb 	bl	80050d4 <HAL_RCC_GetSysClockFreq>
 8006d5e:	0003      	movs	r3, r0
 8006d60:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d62:	e00d      	b.n	8006d80 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d64:	2380      	movs	r3, #128	; 0x80
 8006d66:	021b      	lsls	r3, r3, #8
 8006d68:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d6a:	e009      	b.n	8006d80 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006d70:	231a      	movs	r3, #26
 8006d72:	2218      	movs	r2, #24
 8006d74:	4694      	mov	ip, r2
 8006d76:	44bc      	add	ip, r7
 8006d78:	4463      	add	r3, ip
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	701a      	strb	r2, [r3, #0]
        break;
 8006d7e:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d100      	bne.n	8006d88 <UART_SetConfig+0x2cc>
 8006d86:	e13c      	b.n	8007002 <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d88:	69fb      	ldr	r3, [r7, #28]
 8006d8a:	685a      	ldr	r2, [r3, #4]
 8006d8c:	0013      	movs	r3, r2
 8006d8e:	005b      	lsls	r3, r3, #1
 8006d90:	189b      	adds	r3, r3, r2
 8006d92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d305      	bcc.n	8006da4 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d91d      	bls.n	8006de0 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8006da4:	231a      	movs	r3, #26
 8006da6:	2218      	movs	r2, #24
 8006da8:	4694      	mov	ip, r2
 8006daa:	44bc      	add	ip, r7
 8006dac:	4463      	add	r3, ip
 8006dae:	2201      	movs	r2, #1
 8006db0:	701a      	strb	r2, [r3, #0]
 8006db2:	e126      	b.n	8007002 <UART_SetConfig+0x546>
 8006db4:	efff69f3 	.word	0xefff69f3
 8006db8:	ffffcfff 	.word	0xffffcfff
 8006dbc:	40004800 	.word	0x40004800
 8006dc0:	fffff4ff 	.word	0xfffff4ff
 8006dc4:	40013800 	.word	0x40013800
 8006dc8:	40021000 	.word	0x40021000
 8006dcc:	40004400 	.word	0x40004400
 8006dd0:	40004c00 	.word	0x40004c00
 8006dd4:	40005000 	.word	0x40005000
 8006dd8:	003d0900 	.word	0x003d0900
 8006ddc:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de2:	613b      	str	r3, [r7, #16]
 8006de4:	2300      	movs	r3, #0
 8006de6:	617b      	str	r3, [r7, #20]
 8006de8:	6939      	ldr	r1, [r7, #16]
 8006dea:	697a      	ldr	r2, [r7, #20]
 8006dec:	000b      	movs	r3, r1
 8006dee:	0e1b      	lsrs	r3, r3, #24
 8006df0:	0010      	movs	r0, r2
 8006df2:	0205      	lsls	r5, r0, #8
 8006df4:	431d      	orrs	r5, r3
 8006df6:	000b      	movs	r3, r1
 8006df8:	021c      	lsls	r4, r3, #8
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	085b      	lsrs	r3, r3, #1
 8006e00:	60bb      	str	r3, [r7, #8]
 8006e02:	2300      	movs	r3, #0
 8006e04:	60fb      	str	r3, [r7, #12]
 8006e06:	68b8      	ldr	r0, [r7, #8]
 8006e08:	68f9      	ldr	r1, [r7, #12]
 8006e0a:	1900      	adds	r0, r0, r4
 8006e0c:	4169      	adcs	r1, r5
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	603b      	str	r3, [r7, #0]
 8006e14:	2300      	movs	r3, #0
 8006e16:	607b      	str	r3, [r7, #4]
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f7f9 faf4 	bl	8000408 <__aeabi_uldivmod>
 8006e20:	0002      	movs	r2, r0
 8006e22:	000b      	movs	r3, r1
 8006e24:	0013      	movs	r3, r2
 8006e26:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e2a:	23c0      	movs	r3, #192	; 0xc0
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d309      	bcc.n	8006e46 <UART_SetConfig+0x38a>
 8006e32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e34:	2380      	movs	r3, #128	; 0x80
 8006e36:	035b      	lsls	r3, r3, #13
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d204      	bcs.n	8006e46 <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e42:	60da      	str	r2, [r3, #12]
 8006e44:	e0dd      	b.n	8007002 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8006e46:	231a      	movs	r3, #26
 8006e48:	2218      	movs	r2, #24
 8006e4a:	4694      	mov	ip, r2
 8006e4c:	44bc      	add	ip, r7
 8006e4e:	4463      	add	r3, ip
 8006e50:	2201      	movs	r2, #1
 8006e52:	701a      	strb	r2, [r3, #0]
 8006e54:	e0d5      	b.n	8007002 <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	69da      	ldr	r2, [r3, #28]
 8006e5a:	2380      	movs	r3, #128	; 0x80
 8006e5c:	021b      	lsls	r3, r3, #8
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d000      	beq.n	8006e64 <UART_SetConfig+0x3a8>
 8006e62:	e074      	b.n	8006f4e <UART_SetConfig+0x492>
  {
    switch (clocksource)
 8006e64:	231b      	movs	r3, #27
 8006e66:	2218      	movs	r2, #24
 8006e68:	4694      	mov	ip, r2
 8006e6a:	44bc      	add	ip, r7
 8006e6c:	4463      	add	r3, ip
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	2b08      	cmp	r3, #8
 8006e72:	d822      	bhi.n	8006eba <UART_SetConfig+0x3fe>
 8006e74:	009a      	lsls	r2, r3, #2
 8006e76:	4b6b      	ldr	r3, [pc, #428]	; (8007024 <UART_SetConfig+0x568>)
 8006e78:	18d3      	adds	r3, r2, r3
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e7e:	f7fe f9d9 	bl	8005234 <HAL_RCC_GetPCLK1Freq>
 8006e82:	0003      	movs	r3, r0
 8006e84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006e86:	e022      	b.n	8006ece <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e88:	f7fe f9ea 	bl	8005260 <HAL_RCC_GetPCLK2Freq>
 8006e8c:	0003      	movs	r3, r0
 8006e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006e90:	e01d      	b.n	8006ece <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e92:	4b65      	ldr	r3, [pc, #404]	; (8007028 <UART_SetConfig+0x56c>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2210      	movs	r2, #16
 8006e98:	4013      	ands	r3, r2
 8006e9a:	d002      	beq.n	8006ea2 <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006e9c:	4b63      	ldr	r3, [pc, #396]	; (800702c <UART_SetConfig+0x570>)
 8006e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006ea0:	e015      	b.n	8006ece <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 8006ea2:	4b63      	ldr	r3, [pc, #396]	; (8007030 <UART_SetConfig+0x574>)
 8006ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006ea6:	e012      	b.n	8006ece <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ea8:	f7fe f914 	bl	80050d4 <HAL_RCC_GetSysClockFreq>
 8006eac:	0003      	movs	r3, r0
 8006eae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006eb0:	e00d      	b.n	8006ece <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006eb2:	2380      	movs	r3, #128	; 0x80
 8006eb4:	021b      	lsls	r3, r3, #8
 8006eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006eb8:	e009      	b.n	8006ece <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006ebe:	231a      	movs	r3, #26
 8006ec0:	2218      	movs	r2, #24
 8006ec2:	4694      	mov	ip, r2
 8006ec4:	44bc      	add	ip, r7
 8006ec6:	4463      	add	r3, ip
 8006ec8:	2201      	movs	r2, #1
 8006eca:	701a      	strb	r2, [r3, #0]
        break;
 8006ecc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d100      	bne.n	8006ed6 <UART_SetConfig+0x41a>
 8006ed4:	e095      	b.n	8007002 <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed8:	005a      	lsls	r2, r3, #1
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	085b      	lsrs	r3, r3, #1
 8006ee0:	18d2      	adds	r2, r2, r3
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	0019      	movs	r1, r3
 8006ee8:	0010      	movs	r0, r2
 8006eea:	f7f9 f917 	bl	800011c <__udivsi3>
 8006eee:	0003      	movs	r3, r0
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ef6:	2b0f      	cmp	r3, #15
 8006ef8:	d921      	bls.n	8006f3e <UART_SetConfig+0x482>
 8006efa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006efc:	2380      	movs	r3, #128	; 0x80
 8006efe:	025b      	lsls	r3, r3, #9
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d21c      	bcs.n	8006f3e <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	200e      	movs	r0, #14
 8006f0a:	2418      	movs	r4, #24
 8006f0c:	193b      	adds	r3, r7, r4
 8006f0e:	181b      	adds	r3, r3, r0
 8006f10:	210f      	movs	r1, #15
 8006f12:	438a      	bics	r2, r1
 8006f14:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f18:	085b      	lsrs	r3, r3, #1
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	2207      	movs	r2, #7
 8006f1e:	4013      	ands	r3, r2
 8006f20:	b299      	uxth	r1, r3
 8006f22:	193b      	adds	r3, r7, r4
 8006f24:	181b      	adds	r3, r3, r0
 8006f26:	193a      	adds	r2, r7, r4
 8006f28:	1812      	adds	r2, r2, r0
 8006f2a:	8812      	ldrh	r2, [r2, #0]
 8006f2c:	430a      	orrs	r2, r1
 8006f2e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	193a      	adds	r2, r7, r4
 8006f36:	1812      	adds	r2, r2, r0
 8006f38:	8812      	ldrh	r2, [r2, #0]
 8006f3a:	60da      	str	r2, [r3, #12]
 8006f3c:	e061      	b.n	8007002 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006f3e:	231a      	movs	r3, #26
 8006f40:	2218      	movs	r2, #24
 8006f42:	4694      	mov	ip, r2
 8006f44:	44bc      	add	ip, r7
 8006f46:	4463      	add	r3, ip
 8006f48:	2201      	movs	r2, #1
 8006f4a:	701a      	strb	r2, [r3, #0]
 8006f4c:	e059      	b.n	8007002 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f4e:	231b      	movs	r3, #27
 8006f50:	2218      	movs	r2, #24
 8006f52:	4694      	mov	ip, r2
 8006f54:	44bc      	add	ip, r7
 8006f56:	4463      	add	r3, ip
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	2b08      	cmp	r3, #8
 8006f5c:	d822      	bhi.n	8006fa4 <UART_SetConfig+0x4e8>
 8006f5e:	009a      	lsls	r2, r3, #2
 8006f60:	4b34      	ldr	r3, [pc, #208]	; (8007034 <UART_SetConfig+0x578>)
 8006f62:	18d3      	adds	r3, r2, r3
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f68:	f7fe f964 	bl	8005234 <HAL_RCC_GetPCLK1Freq>
 8006f6c:	0003      	movs	r3, r0
 8006f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f70:	e022      	b.n	8006fb8 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f72:	f7fe f975 	bl	8005260 <HAL_RCC_GetPCLK2Freq>
 8006f76:	0003      	movs	r3, r0
 8006f78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f7a:	e01d      	b.n	8006fb8 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f7c:	4b2a      	ldr	r3, [pc, #168]	; (8007028 <UART_SetConfig+0x56c>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2210      	movs	r2, #16
 8006f82:	4013      	ands	r3, r2
 8006f84:	d002      	beq.n	8006f8c <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006f86:	4b29      	ldr	r3, [pc, #164]	; (800702c <UART_SetConfig+0x570>)
 8006f88:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006f8a:	e015      	b.n	8006fb8 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8006f8c:	4b28      	ldr	r3, [pc, #160]	; (8007030 <UART_SetConfig+0x574>)
 8006f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f90:	e012      	b.n	8006fb8 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f92:	f7fe f89f 	bl	80050d4 <HAL_RCC_GetSysClockFreq>
 8006f96:	0003      	movs	r3, r0
 8006f98:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f9a:	e00d      	b.n	8006fb8 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f9c:	2380      	movs	r3, #128	; 0x80
 8006f9e:	021b      	lsls	r3, r3, #8
 8006fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fa2:	e009      	b.n	8006fb8 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006fa8:	231a      	movs	r3, #26
 8006faa:	2218      	movs	r2, #24
 8006fac:	4694      	mov	ip, r2
 8006fae:	44bc      	add	ip, r7
 8006fb0:	4463      	add	r3, ip
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	701a      	strb	r2, [r3, #0]
        break;
 8006fb6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d021      	beq.n	8007002 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	085a      	lsrs	r2, r3, #1
 8006fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fc6:	18d2      	adds	r2, r2, r3
 8006fc8:	69fb      	ldr	r3, [r7, #28]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	0019      	movs	r1, r3
 8006fce:	0010      	movs	r0, r2
 8006fd0:	f7f9 f8a4 	bl	800011c <__udivsi3>
 8006fd4:	0003      	movs	r3, r0
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fdc:	2b0f      	cmp	r3, #15
 8006fde:	d909      	bls.n	8006ff4 <UART_SetConfig+0x538>
 8006fe0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fe2:	2380      	movs	r3, #128	; 0x80
 8006fe4:	025b      	lsls	r3, r3, #9
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d204      	bcs.n	8006ff4 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ff0:	60da      	str	r2, [r3, #12]
 8006ff2:	e006      	b.n	8007002 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006ff4:	231a      	movs	r3, #26
 8006ff6:	2218      	movs	r2, #24
 8006ff8:	4694      	mov	ip, r2
 8006ffa:	44bc      	add	ip, r7
 8006ffc:	4463      	add	r3, ip
 8006ffe:	2201      	movs	r2, #1
 8007000:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	2200      	movs	r2, #0
 8007006:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	2200      	movs	r2, #0
 800700c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800700e:	231a      	movs	r3, #26
 8007010:	2218      	movs	r2, #24
 8007012:	4694      	mov	ip, r2
 8007014:	44bc      	add	ip, r7
 8007016:	4463      	add	r3, ip
 8007018:	781b      	ldrb	r3, [r3, #0]
}
 800701a:	0018      	movs	r0, r3
 800701c:	46bd      	mov	sp, r7
 800701e:	b00e      	add	sp, #56	; 0x38
 8007020:	bdb0      	pop	{r4, r5, r7, pc}
 8007022:	46c0      	nop			; (mov r8, r8)
 8007024:	08007d9c 	.word	0x08007d9c
 8007028:	40021000 	.word	0x40021000
 800702c:	003d0900 	.word	0x003d0900
 8007030:	00f42400 	.word	0x00f42400
 8007034:	08007dc0 	.word	0x08007dc0

08007038 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007044:	2201      	movs	r2, #1
 8007046:	4013      	ands	r3, r2
 8007048:	d00b      	beq.n	8007062 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	4a4a      	ldr	r2, [pc, #296]	; (800717c <UART_AdvFeatureConfig+0x144>)
 8007052:	4013      	ands	r3, r2
 8007054:	0019      	movs	r1, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	430a      	orrs	r2, r1
 8007060:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007066:	2202      	movs	r2, #2
 8007068:	4013      	ands	r3, r2
 800706a:	d00b      	beq.n	8007084 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	4a43      	ldr	r2, [pc, #268]	; (8007180 <UART_AdvFeatureConfig+0x148>)
 8007074:	4013      	ands	r3, r2
 8007076:	0019      	movs	r1, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	430a      	orrs	r2, r1
 8007082:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007088:	2204      	movs	r2, #4
 800708a:	4013      	ands	r3, r2
 800708c:	d00b      	beq.n	80070a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	4a3b      	ldr	r2, [pc, #236]	; (8007184 <UART_AdvFeatureConfig+0x14c>)
 8007096:	4013      	ands	r3, r2
 8007098:	0019      	movs	r1, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	430a      	orrs	r2, r1
 80070a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070aa:	2208      	movs	r2, #8
 80070ac:	4013      	ands	r3, r2
 80070ae:	d00b      	beq.n	80070c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	4a34      	ldr	r2, [pc, #208]	; (8007188 <UART_AdvFeatureConfig+0x150>)
 80070b8:	4013      	ands	r3, r2
 80070ba:	0019      	movs	r1, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	430a      	orrs	r2, r1
 80070c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070cc:	2210      	movs	r2, #16
 80070ce:	4013      	ands	r3, r2
 80070d0:	d00b      	beq.n	80070ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	4a2c      	ldr	r2, [pc, #176]	; (800718c <UART_AdvFeatureConfig+0x154>)
 80070da:	4013      	ands	r3, r2
 80070dc:	0019      	movs	r1, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	430a      	orrs	r2, r1
 80070e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ee:	2220      	movs	r2, #32
 80070f0:	4013      	ands	r3, r2
 80070f2:	d00b      	beq.n	800710c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	4a25      	ldr	r2, [pc, #148]	; (8007190 <UART_AdvFeatureConfig+0x158>)
 80070fc:	4013      	ands	r3, r2
 80070fe:	0019      	movs	r1, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	430a      	orrs	r2, r1
 800710a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007110:	2240      	movs	r2, #64	; 0x40
 8007112:	4013      	ands	r3, r2
 8007114:	d01d      	beq.n	8007152 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	4a1d      	ldr	r2, [pc, #116]	; (8007194 <UART_AdvFeatureConfig+0x15c>)
 800711e:	4013      	ands	r3, r2
 8007120:	0019      	movs	r1, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	430a      	orrs	r2, r1
 800712c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007132:	2380      	movs	r3, #128	; 0x80
 8007134:	035b      	lsls	r3, r3, #13
 8007136:	429a      	cmp	r2, r3
 8007138:	d10b      	bne.n	8007152 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	4a15      	ldr	r2, [pc, #84]	; (8007198 <UART_AdvFeatureConfig+0x160>)
 8007142:	4013      	ands	r3, r2
 8007144:	0019      	movs	r1, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	430a      	orrs	r2, r1
 8007150:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007156:	2280      	movs	r2, #128	; 0x80
 8007158:	4013      	ands	r3, r2
 800715a:	d00b      	beq.n	8007174 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	4a0e      	ldr	r2, [pc, #56]	; (800719c <UART_AdvFeatureConfig+0x164>)
 8007164:	4013      	ands	r3, r2
 8007166:	0019      	movs	r1, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	430a      	orrs	r2, r1
 8007172:	605a      	str	r2, [r3, #4]
  }
}
 8007174:	46c0      	nop			; (mov r8, r8)
 8007176:	46bd      	mov	sp, r7
 8007178:	b002      	add	sp, #8
 800717a:	bd80      	pop	{r7, pc}
 800717c:	fffdffff 	.word	0xfffdffff
 8007180:	fffeffff 	.word	0xfffeffff
 8007184:	fffbffff 	.word	0xfffbffff
 8007188:	ffff7fff 	.word	0xffff7fff
 800718c:	ffffefff 	.word	0xffffefff
 8007190:	ffffdfff 	.word	0xffffdfff
 8007194:	ffefffff 	.word	0xffefffff
 8007198:	ff9fffff 	.word	0xff9fffff
 800719c:	fff7ffff 	.word	0xfff7ffff

080071a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b086      	sub	sp, #24
 80071a4:	af02      	add	r7, sp, #8
 80071a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2280      	movs	r2, #128	; 0x80
 80071ac:	2100      	movs	r1, #0
 80071ae:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071b0:	f7fc f976 	bl	80034a0 <HAL_GetTick>
 80071b4:	0003      	movs	r3, r0
 80071b6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	2208      	movs	r2, #8
 80071c0:	4013      	ands	r3, r2
 80071c2:	2b08      	cmp	r3, #8
 80071c4:	d10c      	bne.n	80071e0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2280      	movs	r2, #128	; 0x80
 80071ca:	0391      	lsls	r1, r2, #14
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	4a17      	ldr	r2, [pc, #92]	; (800722c <UART_CheckIdleState+0x8c>)
 80071d0:	9200      	str	r2, [sp, #0]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f000 f82c 	bl	8007230 <UART_WaitOnFlagUntilTimeout>
 80071d8:	1e03      	subs	r3, r0, #0
 80071da:	d001      	beq.n	80071e0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071dc:	2303      	movs	r3, #3
 80071de:	e021      	b.n	8007224 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2204      	movs	r2, #4
 80071e8:	4013      	ands	r3, r2
 80071ea:	2b04      	cmp	r3, #4
 80071ec:	d10c      	bne.n	8007208 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2280      	movs	r2, #128	; 0x80
 80071f2:	03d1      	lsls	r1, r2, #15
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	4a0d      	ldr	r2, [pc, #52]	; (800722c <UART_CheckIdleState+0x8c>)
 80071f8:	9200      	str	r2, [sp, #0]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f000 f818 	bl	8007230 <UART_WaitOnFlagUntilTimeout>
 8007200:	1e03      	subs	r3, r0, #0
 8007202:	d001      	beq.n	8007208 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e00d      	b.n	8007224 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2220      	movs	r2, #32
 800720c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2220      	movs	r2, #32
 8007212:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2274      	movs	r2, #116	; 0x74
 800721e:	2100      	movs	r1, #0
 8007220:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	0018      	movs	r0, r3
 8007226:	46bd      	mov	sp, r7
 8007228:	b004      	add	sp, #16
 800722a:	bd80      	pop	{r7, pc}
 800722c:	01ffffff 	.word	0x01ffffff

08007230 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b094      	sub	sp, #80	; 0x50
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	603b      	str	r3, [r7, #0]
 800723c:	1dfb      	adds	r3, r7, #7
 800723e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007240:	e0a3      	b.n	800738a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007242:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007244:	3301      	adds	r3, #1
 8007246:	d100      	bne.n	800724a <UART_WaitOnFlagUntilTimeout+0x1a>
 8007248:	e09f      	b.n	800738a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800724a:	f7fc f929 	bl	80034a0 <HAL_GetTick>
 800724e:	0002      	movs	r2, r0
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007256:	429a      	cmp	r2, r3
 8007258:	d302      	bcc.n	8007260 <UART_WaitOnFlagUntilTimeout+0x30>
 800725a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800725c:	2b00      	cmp	r3, #0
 800725e:	d13d      	bne.n	80072dc <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007260:	f3ef 8310 	mrs	r3, PRIMASK
 8007264:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007266:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007268:	647b      	str	r3, [r7, #68]	; 0x44
 800726a:	2301      	movs	r3, #1
 800726c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800726e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007270:	f383 8810 	msr	PRIMASK, r3
}
 8007274:	46c0      	nop			; (mov r8, r8)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	494c      	ldr	r1, [pc, #304]	; (80073b4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8007282:	400a      	ands	r2, r1
 8007284:	601a      	str	r2, [r3, #0]
 8007286:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007288:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800728a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800728c:	f383 8810 	msr	PRIMASK, r3
}
 8007290:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007292:	f3ef 8310 	mrs	r3, PRIMASK
 8007296:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8007298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800729a:	643b      	str	r3, [r7, #64]	; 0x40
 800729c:	2301      	movs	r3, #1
 800729e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a2:	f383 8810 	msr	PRIMASK, r3
}
 80072a6:	46c0      	nop			; (mov r8, r8)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	689a      	ldr	r2, [r3, #8]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2101      	movs	r1, #1
 80072b4:	438a      	bics	r2, r1
 80072b6:	609a      	str	r2, [r3, #8]
 80072b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072be:	f383 8810 	msr	PRIMASK, r3
}
 80072c2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2220      	movs	r2, #32
 80072c8:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2220      	movs	r2, #32
 80072ce:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2274      	movs	r2, #116	; 0x74
 80072d4:	2100      	movs	r1, #0
 80072d6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80072d8:	2303      	movs	r3, #3
 80072da:	e067      	b.n	80073ac <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2204      	movs	r2, #4
 80072e4:	4013      	ands	r3, r2
 80072e6:	d050      	beq.n	800738a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	69da      	ldr	r2, [r3, #28]
 80072ee:	2380      	movs	r3, #128	; 0x80
 80072f0:	011b      	lsls	r3, r3, #4
 80072f2:	401a      	ands	r2, r3
 80072f4:	2380      	movs	r3, #128	; 0x80
 80072f6:	011b      	lsls	r3, r3, #4
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d146      	bne.n	800738a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2280      	movs	r2, #128	; 0x80
 8007302:	0112      	lsls	r2, r2, #4
 8007304:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007306:	f3ef 8310 	mrs	r3, PRIMASK
 800730a:	613b      	str	r3, [r7, #16]
  return(result);
 800730c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800730e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007310:	2301      	movs	r3, #1
 8007312:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	f383 8810 	msr	PRIMASK, r3
}
 800731a:	46c0      	nop			; (mov r8, r8)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4923      	ldr	r1, [pc, #140]	; (80073b4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8007328:	400a      	ands	r2, r1
 800732a:	601a      	str	r2, [r3, #0]
 800732c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800732e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	f383 8810 	msr	PRIMASK, r3
}
 8007336:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007338:	f3ef 8310 	mrs	r3, PRIMASK
 800733c:	61fb      	str	r3, [r7, #28]
  return(result);
 800733e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007340:	64bb      	str	r3, [r7, #72]	; 0x48
 8007342:	2301      	movs	r3, #1
 8007344:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007346:	6a3b      	ldr	r3, [r7, #32]
 8007348:	f383 8810 	msr	PRIMASK, r3
}
 800734c:	46c0      	nop			; (mov r8, r8)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689a      	ldr	r2, [r3, #8]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2101      	movs	r1, #1
 800735a:	438a      	bics	r2, r1
 800735c:	609a      	str	r2, [r3, #8]
 800735e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007360:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007364:	f383 8810 	msr	PRIMASK, r3
}
 8007368:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2220      	movs	r2, #32
 800736e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2220      	movs	r2, #32
 8007374:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2280      	movs	r2, #128	; 0x80
 800737a:	2120      	movs	r1, #32
 800737c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2274      	movs	r2, #116	; 0x74
 8007382:	2100      	movs	r1, #0
 8007384:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e010      	b.n	80073ac <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	69db      	ldr	r3, [r3, #28]
 8007390:	68ba      	ldr	r2, [r7, #8]
 8007392:	4013      	ands	r3, r2
 8007394:	68ba      	ldr	r2, [r7, #8]
 8007396:	1ad3      	subs	r3, r2, r3
 8007398:	425a      	negs	r2, r3
 800739a:	4153      	adcs	r3, r2
 800739c:	b2db      	uxtb	r3, r3
 800739e:	001a      	movs	r2, r3
 80073a0:	1dfb      	adds	r3, r7, #7
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d100      	bne.n	80073aa <UART_WaitOnFlagUntilTimeout+0x17a>
 80073a8:	e74b      	b.n	8007242 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	0018      	movs	r0, r3
 80073ae:	46bd      	mov	sp, r7
 80073b0:	b014      	add	sp, #80	; 0x50
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	fffffe5f 	.word	0xfffffe5f

080073b8 <__errno>:
 80073b8:	4b01      	ldr	r3, [pc, #4]	; (80073c0 <__errno+0x8>)
 80073ba:	6818      	ldr	r0, [r3, #0]
 80073bc:	4770      	bx	lr
 80073be:	46c0      	nop			; (mov r8, r8)
 80073c0:	200000ec 	.word	0x200000ec

080073c4 <__libc_init_array>:
 80073c4:	b570      	push	{r4, r5, r6, lr}
 80073c6:	2600      	movs	r6, #0
 80073c8:	4d0c      	ldr	r5, [pc, #48]	; (80073fc <__libc_init_array+0x38>)
 80073ca:	4c0d      	ldr	r4, [pc, #52]	; (8007400 <__libc_init_array+0x3c>)
 80073cc:	1b64      	subs	r4, r4, r5
 80073ce:	10a4      	asrs	r4, r4, #2
 80073d0:	42a6      	cmp	r6, r4
 80073d2:	d109      	bne.n	80073e8 <__libc_init_array+0x24>
 80073d4:	2600      	movs	r6, #0
 80073d6:	f000 fc47 	bl	8007c68 <_init>
 80073da:	4d0a      	ldr	r5, [pc, #40]	; (8007404 <__libc_init_array+0x40>)
 80073dc:	4c0a      	ldr	r4, [pc, #40]	; (8007408 <__libc_init_array+0x44>)
 80073de:	1b64      	subs	r4, r4, r5
 80073e0:	10a4      	asrs	r4, r4, #2
 80073e2:	42a6      	cmp	r6, r4
 80073e4:	d105      	bne.n	80073f2 <__libc_init_array+0x2e>
 80073e6:	bd70      	pop	{r4, r5, r6, pc}
 80073e8:	00b3      	lsls	r3, r6, #2
 80073ea:	58eb      	ldr	r3, [r5, r3]
 80073ec:	4798      	blx	r3
 80073ee:	3601      	adds	r6, #1
 80073f0:	e7ee      	b.n	80073d0 <__libc_init_array+0xc>
 80073f2:	00b3      	lsls	r3, r6, #2
 80073f4:	58eb      	ldr	r3, [r5, r3]
 80073f6:	4798      	blx	r3
 80073f8:	3601      	adds	r6, #1
 80073fa:	e7f2      	b.n	80073e2 <__libc_init_array+0x1e>
 80073fc:	08007e20 	.word	0x08007e20
 8007400:	08007e20 	.word	0x08007e20
 8007404:	08007e20 	.word	0x08007e20
 8007408:	08007e24 	.word	0x08007e24

0800740c <memset>:
 800740c:	0003      	movs	r3, r0
 800740e:	1882      	adds	r2, r0, r2
 8007410:	4293      	cmp	r3, r2
 8007412:	d100      	bne.n	8007416 <memset+0xa>
 8007414:	4770      	bx	lr
 8007416:	7019      	strb	r1, [r3, #0]
 8007418:	3301      	adds	r3, #1
 800741a:	e7f9      	b.n	8007410 <memset+0x4>

0800741c <siprintf>:
 800741c:	b40e      	push	{r1, r2, r3}
 800741e:	b500      	push	{lr}
 8007420:	490b      	ldr	r1, [pc, #44]	; (8007450 <siprintf+0x34>)
 8007422:	b09c      	sub	sp, #112	; 0x70
 8007424:	ab1d      	add	r3, sp, #116	; 0x74
 8007426:	9002      	str	r0, [sp, #8]
 8007428:	9006      	str	r0, [sp, #24]
 800742a:	9107      	str	r1, [sp, #28]
 800742c:	9104      	str	r1, [sp, #16]
 800742e:	4809      	ldr	r0, [pc, #36]	; (8007454 <siprintf+0x38>)
 8007430:	4909      	ldr	r1, [pc, #36]	; (8007458 <siprintf+0x3c>)
 8007432:	cb04      	ldmia	r3!, {r2}
 8007434:	9105      	str	r1, [sp, #20]
 8007436:	6800      	ldr	r0, [r0, #0]
 8007438:	a902      	add	r1, sp, #8
 800743a:	9301      	str	r3, [sp, #4]
 800743c:	f000 f870 	bl	8007520 <_svfiprintf_r>
 8007440:	2300      	movs	r3, #0
 8007442:	9a02      	ldr	r2, [sp, #8]
 8007444:	7013      	strb	r3, [r2, #0]
 8007446:	b01c      	add	sp, #112	; 0x70
 8007448:	bc08      	pop	{r3}
 800744a:	b003      	add	sp, #12
 800744c:	4718      	bx	r3
 800744e:	46c0      	nop			; (mov r8, r8)
 8007450:	7fffffff 	.word	0x7fffffff
 8007454:	200000ec 	.word	0x200000ec
 8007458:	ffff0208 	.word	0xffff0208

0800745c <__ssputs_r>:
 800745c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800745e:	688e      	ldr	r6, [r1, #8]
 8007460:	b085      	sub	sp, #20
 8007462:	0007      	movs	r7, r0
 8007464:	000c      	movs	r4, r1
 8007466:	9203      	str	r2, [sp, #12]
 8007468:	9301      	str	r3, [sp, #4]
 800746a:	429e      	cmp	r6, r3
 800746c:	d83c      	bhi.n	80074e8 <__ssputs_r+0x8c>
 800746e:	2390      	movs	r3, #144	; 0x90
 8007470:	898a      	ldrh	r2, [r1, #12]
 8007472:	00db      	lsls	r3, r3, #3
 8007474:	421a      	tst	r2, r3
 8007476:	d034      	beq.n	80074e2 <__ssputs_r+0x86>
 8007478:	2503      	movs	r5, #3
 800747a:	6909      	ldr	r1, [r1, #16]
 800747c:	6823      	ldr	r3, [r4, #0]
 800747e:	1a5b      	subs	r3, r3, r1
 8007480:	9302      	str	r3, [sp, #8]
 8007482:	6963      	ldr	r3, [r4, #20]
 8007484:	9802      	ldr	r0, [sp, #8]
 8007486:	435d      	muls	r5, r3
 8007488:	0feb      	lsrs	r3, r5, #31
 800748a:	195d      	adds	r5, r3, r5
 800748c:	9b01      	ldr	r3, [sp, #4]
 800748e:	106d      	asrs	r5, r5, #1
 8007490:	3301      	adds	r3, #1
 8007492:	181b      	adds	r3, r3, r0
 8007494:	42ab      	cmp	r3, r5
 8007496:	d900      	bls.n	800749a <__ssputs_r+0x3e>
 8007498:	001d      	movs	r5, r3
 800749a:	0553      	lsls	r3, r2, #21
 800749c:	d532      	bpl.n	8007504 <__ssputs_r+0xa8>
 800749e:	0029      	movs	r1, r5
 80074a0:	0038      	movs	r0, r7
 80074a2:	f000 fb31 	bl	8007b08 <_malloc_r>
 80074a6:	1e06      	subs	r6, r0, #0
 80074a8:	d109      	bne.n	80074be <__ssputs_r+0x62>
 80074aa:	230c      	movs	r3, #12
 80074ac:	603b      	str	r3, [r7, #0]
 80074ae:	2340      	movs	r3, #64	; 0x40
 80074b0:	2001      	movs	r0, #1
 80074b2:	89a2      	ldrh	r2, [r4, #12]
 80074b4:	4240      	negs	r0, r0
 80074b6:	4313      	orrs	r3, r2
 80074b8:	81a3      	strh	r3, [r4, #12]
 80074ba:	b005      	add	sp, #20
 80074bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074be:	9a02      	ldr	r2, [sp, #8]
 80074c0:	6921      	ldr	r1, [r4, #16]
 80074c2:	f000 faba 	bl	8007a3a <memcpy>
 80074c6:	89a3      	ldrh	r3, [r4, #12]
 80074c8:	4a14      	ldr	r2, [pc, #80]	; (800751c <__ssputs_r+0xc0>)
 80074ca:	401a      	ands	r2, r3
 80074cc:	2380      	movs	r3, #128	; 0x80
 80074ce:	4313      	orrs	r3, r2
 80074d0:	81a3      	strh	r3, [r4, #12]
 80074d2:	9b02      	ldr	r3, [sp, #8]
 80074d4:	6126      	str	r6, [r4, #16]
 80074d6:	18f6      	adds	r6, r6, r3
 80074d8:	6026      	str	r6, [r4, #0]
 80074da:	6165      	str	r5, [r4, #20]
 80074dc:	9e01      	ldr	r6, [sp, #4]
 80074de:	1aed      	subs	r5, r5, r3
 80074e0:	60a5      	str	r5, [r4, #8]
 80074e2:	9b01      	ldr	r3, [sp, #4]
 80074e4:	429e      	cmp	r6, r3
 80074e6:	d900      	bls.n	80074ea <__ssputs_r+0x8e>
 80074e8:	9e01      	ldr	r6, [sp, #4]
 80074ea:	0032      	movs	r2, r6
 80074ec:	9903      	ldr	r1, [sp, #12]
 80074ee:	6820      	ldr	r0, [r4, #0]
 80074f0:	f000 faac 	bl	8007a4c <memmove>
 80074f4:	68a3      	ldr	r3, [r4, #8]
 80074f6:	2000      	movs	r0, #0
 80074f8:	1b9b      	subs	r3, r3, r6
 80074fa:	60a3      	str	r3, [r4, #8]
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	199e      	adds	r6, r3, r6
 8007500:	6026      	str	r6, [r4, #0]
 8007502:	e7da      	b.n	80074ba <__ssputs_r+0x5e>
 8007504:	002a      	movs	r2, r5
 8007506:	0038      	movs	r0, r7
 8007508:	f000 fb5c 	bl	8007bc4 <_realloc_r>
 800750c:	1e06      	subs	r6, r0, #0
 800750e:	d1e0      	bne.n	80074d2 <__ssputs_r+0x76>
 8007510:	0038      	movs	r0, r7
 8007512:	6921      	ldr	r1, [r4, #16]
 8007514:	f000 faae 	bl	8007a74 <_free_r>
 8007518:	e7c7      	b.n	80074aa <__ssputs_r+0x4e>
 800751a:	46c0      	nop			; (mov r8, r8)
 800751c:	fffffb7f 	.word	0xfffffb7f

08007520 <_svfiprintf_r>:
 8007520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007522:	b0a1      	sub	sp, #132	; 0x84
 8007524:	9003      	str	r0, [sp, #12]
 8007526:	001d      	movs	r5, r3
 8007528:	898b      	ldrh	r3, [r1, #12]
 800752a:	000f      	movs	r7, r1
 800752c:	0016      	movs	r6, r2
 800752e:	061b      	lsls	r3, r3, #24
 8007530:	d511      	bpl.n	8007556 <_svfiprintf_r+0x36>
 8007532:	690b      	ldr	r3, [r1, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d10e      	bne.n	8007556 <_svfiprintf_r+0x36>
 8007538:	2140      	movs	r1, #64	; 0x40
 800753a:	f000 fae5 	bl	8007b08 <_malloc_r>
 800753e:	6038      	str	r0, [r7, #0]
 8007540:	6138      	str	r0, [r7, #16]
 8007542:	2800      	cmp	r0, #0
 8007544:	d105      	bne.n	8007552 <_svfiprintf_r+0x32>
 8007546:	230c      	movs	r3, #12
 8007548:	9a03      	ldr	r2, [sp, #12]
 800754a:	3801      	subs	r0, #1
 800754c:	6013      	str	r3, [r2, #0]
 800754e:	b021      	add	sp, #132	; 0x84
 8007550:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007552:	2340      	movs	r3, #64	; 0x40
 8007554:	617b      	str	r3, [r7, #20]
 8007556:	2300      	movs	r3, #0
 8007558:	ac08      	add	r4, sp, #32
 800755a:	6163      	str	r3, [r4, #20]
 800755c:	3320      	adds	r3, #32
 800755e:	7663      	strb	r3, [r4, #25]
 8007560:	3310      	adds	r3, #16
 8007562:	76a3      	strb	r3, [r4, #26]
 8007564:	9507      	str	r5, [sp, #28]
 8007566:	0035      	movs	r5, r6
 8007568:	782b      	ldrb	r3, [r5, #0]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <_svfiprintf_r+0x52>
 800756e:	2b25      	cmp	r3, #37	; 0x25
 8007570:	d147      	bne.n	8007602 <_svfiprintf_r+0xe2>
 8007572:	1bab      	subs	r3, r5, r6
 8007574:	9305      	str	r3, [sp, #20]
 8007576:	42b5      	cmp	r5, r6
 8007578:	d00c      	beq.n	8007594 <_svfiprintf_r+0x74>
 800757a:	0032      	movs	r2, r6
 800757c:	0039      	movs	r1, r7
 800757e:	9803      	ldr	r0, [sp, #12]
 8007580:	f7ff ff6c 	bl	800745c <__ssputs_r>
 8007584:	1c43      	adds	r3, r0, #1
 8007586:	d100      	bne.n	800758a <_svfiprintf_r+0x6a>
 8007588:	e0ae      	b.n	80076e8 <_svfiprintf_r+0x1c8>
 800758a:	6962      	ldr	r2, [r4, #20]
 800758c:	9b05      	ldr	r3, [sp, #20]
 800758e:	4694      	mov	ip, r2
 8007590:	4463      	add	r3, ip
 8007592:	6163      	str	r3, [r4, #20]
 8007594:	782b      	ldrb	r3, [r5, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d100      	bne.n	800759c <_svfiprintf_r+0x7c>
 800759a:	e0a5      	b.n	80076e8 <_svfiprintf_r+0x1c8>
 800759c:	2201      	movs	r2, #1
 800759e:	2300      	movs	r3, #0
 80075a0:	4252      	negs	r2, r2
 80075a2:	6062      	str	r2, [r4, #4]
 80075a4:	a904      	add	r1, sp, #16
 80075a6:	3254      	adds	r2, #84	; 0x54
 80075a8:	1852      	adds	r2, r2, r1
 80075aa:	1c6e      	adds	r6, r5, #1
 80075ac:	6023      	str	r3, [r4, #0]
 80075ae:	60e3      	str	r3, [r4, #12]
 80075b0:	60a3      	str	r3, [r4, #8]
 80075b2:	7013      	strb	r3, [r2, #0]
 80075b4:	65a3      	str	r3, [r4, #88]	; 0x58
 80075b6:	2205      	movs	r2, #5
 80075b8:	7831      	ldrb	r1, [r6, #0]
 80075ba:	4854      	ldr	r0, [pc, #336]	; (800770c <_svfiprintf_r+0x1ec>)
 80075bc:	f000 fa32 	bl	8007a24 <memchr>
 80075c0:	1c75      	adds	r5, r6, #1
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d11f      	bne.n	8007606 <_svfiprintf_r+0xe6>
 80075c6:	6822      	ldr	r2, [r4, #0]
 80075c8:	06d3      	lsls	r3, r2, #27
 80075ca:	d504      	bpl.n	80075d6 <_svfiprintf_r+0xb6>
 80075cc:	2353      	movs	r3, #83	; 0x53
 80075ce:	a904      	add	r1, sp, #16
 80075d0:	185b      	adds	r3, r3, r1
 80075d2:	2120      	movs	r1, #32
 80075d4:	7019      	strb	r1, [r3, #0]
 80075d6:	0713      	lsls	r3, r2, #28
 80075d8:	d504      	bpl.n	80075e4 <_svfiprintf_r+0xc4>
 80075da:	2353      	movs	r3, #83	; 0x53
 80075dc:	a904      	add	r1, sp, #16
 80075de:	185b      	adds	r3, r3, r1
 80075e0:	212b      	movs	r1, #43	; 0x2b
 80075e2:	7019      	strb	r1, [r3, #0]
 80075e4:	7833      	ldrb	r3, [r6, #0]
 80075e6:	2b2a      	cmp	r3, #42	; 0x2a
 80075e8:	d016      	beq.n	8007618 <_svfiprintf_r+0xf8>
 80075ea:	0035      	movs	r5, r6
 80075ec:	2100      	movs	r1, #0
 80075ee:	200a      	movs	r0, #10
 80075f0:	68e3      	ldr	r3, [r4, #12]
 80075f2:	782a      	ldrb	r2, [r5, #0]
 80075f4:	1c6e      	adds	r6, r5, #1
 80075f6:	3a30      	subs	r2, #48	; 0x30
 80075f8:	2a09      	cmp	r2, #9
 80075fa:	d94e      	bls.n	800769a <_svfiprintf_r+0x17a>
 80075fc:	2900      	cmp	r1, #0
 80075fe:	d111      	bne.n	8007624 <_svfiprintf_r+0x104>
 8007600:	e017      	b.n	8007632 <_svfiprintf_r+0x112>
 8007602:	3501      	adds	r5, #1
 8007604:	e7b0      	b.n	8007568 <_svfiprintf_r+0x48>
 8007606:	4b41      	ldr	r3, [pc, #260]	; (800770c <_svfiprintf_r+0x1ec>)
 8007608:	6822      	ldr	r2, [r4, #0]
 800760a:	1ac0      	subs	r0, r0, r3
 800760c:	2301      	movs	r3, #1
 800760e:	4083      	lsls	r3, r0
 8007610:	4313      	orrs	r3, r2
 8007612:	002e      	movs	r6, r5
 8007614:	6023      	str	r3, [r4, #0]
 8007616:	e7ce      	b.n	80075b6 <_svfiprintf_r+0x96>
 8007618:	9b07      	ldr	r3, [sp, #28]
 800761a:	1d19      	adds	r1, r3, #4
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	9107      	str	r1, [sp, #28]
 8007620:	2b00      	cmp	r3, #0
 8007622:	db01      	blt.n	8007628 <_svfiprintf_r+0x108>
 8007624:	930b      	str	r3, [sp, #44]	; 0x2c
 8007626:	e004      	b.n	8007632 <_svfiprintf_r+0x112>
 8007628:	425b      	negs	r3, r3
 800762a:	60e3      	str	r3, [r4, #12]
 800762c:	2302      	movs	r3, #2
 800762e:	4313      	orrs	r3, r2
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	782b      	ldrb	r3, [r5, #0]
 8007634:	2b2e      	cmp	r3, #46	; 0x2e
 8007636:	d10a      	bne.n	800764e <_svfiprintf_r+0x12e>
 8007638:	786b      	ldrb	r3, [r5, #1]
 800763a:	2b2a      	cmp	r3, #42	; 0x2a
 800763c:	d135      	bne.n	80076aa <_svfiprintf_r+0x18a>
 800763e:	9b07      	ldr	r3, [sp, #28]
 8007640:	3502      	adds	r5, #2
 8007642:	1d1a      	adds	r2, r3, #4
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	9207      	str	r2, [sp, #28]
 8007648:	2b00      	cmp	r3, #0
 800764a:	db2b      	blt.n	80076a4 <_svfiprintf_r+0x184>
 800764c:	9309      	str	r3, [sp, #36]	; 0x24
 800764e:	4e30      	ldr	r6, [pc, #192]	; (8007710 <_svfiprintf_r+0x1f0>)
 8007650:	2203      	movs	r2, #3
 8007652:	0030      	movs	r0, r6
 8007654:	7829      	ldrb	r1, [r5, #0]
 8007656:	f000 f9e5 	bl	8007a24 <memchr>
 800765a:	2800      	cmp	r0, #0
 800765c:	d006      	beq.n	800766c <_svfiprintf_r+0x14c>
 800765e:	2340      	movs	r3, #64	; 0x40
 8007660:	1b80      	subs	r0, r0, r6
 8007662:	4083      	lsls	r3, r0
 8007664:	6822      	ldr	r2, [r4, #0]
 8007666:	3501      	adds	r5, #1
 8007668:	4313      	orrs	r3, r2
 800766a:	6023      	str	r3, [r4, #0]
 800766c:	7829      	ldrb	r1, [r5, #0]
 800766e:	2206      	movs	r2, #6
 8007670:	4828      	ldr	r0, [pc, #160]	; (8007714 <_svfiprintf_r+0x1f4>)
 8007672:	1c6e      	adds	r6, r5, #1
 8007674:	7621      	strb	r1, [r4, #24]
 8007676:	f000 f9d5 	bl	8007a24 <memchr>
 800767a:	2800      	cmp	r0, #0
 800767c:	d03c      	beq.n	80076f8 <_svfiprintf_r+0x1d8>
 800767e:	4b26      	ldr	r3, [pc, #152]	; (8007718 <_svfiprintf_r+0x1f8>)
 8007680:	2b00      	cmp	r3, #0
 8007682:	d125      	bne.n	80076d0 <_svfiprintf_r+0x1b0>
 8007684:	2207      	movs	r2, #7
 8007686:	9b07      	ldr	r3, [sp, #28]
 8007688:	3307      	adds	r3, #7
 800768a:	4393      	bics	r3, r2
 800768c:	3308      	adds	r3, #8
 800768e:	9307      	str	r3, [sp, #28]
 8007690:	6963      	ldr	r3, [r4, #20]
 8007692:	9a04      	ldr	r2, [sp, #16]
 8007694:	189b      	adds	r3, r3, r2
 8007696:	6163      	str	r3, [r4, #20]
 8007698:	e765      	b.n	8007566 <_svfiprintf_r+0x46>
 800769a:	4343      	muls	r3, r0
 800769c:	0035      	movs	r5, r6
 800769e:	2101      	movs	r1, #1
 80076a0:	189b      	adds	r3, r3, r2
 80076a2:	e7a6      	b.n	80075f2 <_svfiprintf_r+0xd2>
 80076a4:	2301      	movs	r3, #1
 80076a6:	425b      	negs	r3, r3
 80076a8:	e7d0      	b.n	800764c <_svfiprintf_r+0x12c>
 80076aa:	2300      	movs	r3, #0
 80076ac:	200a      	movs	r0, #10
 80076ae:	001a      	movs	r2, r3
 80076b0:	3501      	adds	r5, #1
 80076b2:	6063      	str	r3, [r4, #4]
 80076b4:	7829      	ldrb	r1, [r5, #0]
 80076b6:	1c6e      	adds	r6, r5, #1
 80076b8:	3930      	subs	r1, #48	; 0x30
 80076ba:	2909      	cmp	r1, #9
 80076bc:	d903      	bls.n	80076c6 <_svfiprintf_r+0x1a6>
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0c5      	beq.n	800764e <_svfiprintf_r+0x12e>
 80076c2:	9209      	str	r2, [sp, #36]	; 0x24
 80076c4:	e7c3      	b.n	800764e <_svfiprintf_r+0x12e>
 80076c6:	4342      	muls	r2, r0
 80076c8:	0035      	movs	r5, r6
 80076ca:	2301      	movs	r3, #1
 80076cc:	1852      	adds	r2, r2, r1
 80076ce:	e7f1      	b.n	80076b4 <_svfiprintf_r+0x194>
 80076d0:	ab07      	add	r3, sp, #28
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	003a      	movs	r2, r7
 80076d6:	0021      	movs	r1, r4
 80076d8:	4b10      	ldr	r3, [pc, #64]	; (800771c <_svfiprintf_r+0x1fc>)
 80076da:	9803      	ldr	r0, [sp, #12]
 80076dc:	e000      	b.n	80076e0 <_svfiprintf_r+0x1c0>
 80076de:	bf00      	nop
 80076e0:	9004      	str	r0, [sp, #16]
 80076e2:	9b04      	ldr	r3, [sp, #16]
 80076e4:	3301      	adds	r3, #1
 80076e6:	d1d3      	bne.n	8007690 <_svfiprintf_r+0x170>
 80076e8:	89bb      	ldrh	r3, [r7, #12]
 80076ea:	980d      	ldr	r0, [sp, #52]	; 0x34
 80076ec:	065b      	lsls	r3, r3, #25
 80076ee:	d400      	bmi.n	80076f2 <_svfiprintf_r+0x1d2>
 80076f0:	e72d      	b.n	800754e <_svfiprintf_r+0x2e>
 80076f2:	2001      	movs	r0, #1
 80076f4:	4240      	negs	r0, r0
 80076f6:	e72a      	b.n	800754e <_svfiprintf_r+0x2e>
 80076f8:	ab07      	add	r3, sp, #28
 80076fa:	9300      	str	r3, [sp, #0]
 80076fc:	003a      	movs	r2, r7
 80076fe:	0021      	movs	r1, r4
 8007700:	4b06      	ldr	r3, [pc, #24]	; (800771c <_svfiprintf_r+0x1fc>)
 8007702:	9803      	ldr	r0, [sp, #12]
 8007704:	f000 f87c 	bl	8007800 <_printf_i>
 8007708:	e7ea      	b.n	80076e0 <_svfiprintf_r+0x1c0>
 800770a:	46c0      	nop			; (mov r8, r8)
 800770c:	08007de4 	.word	0x08007de4
 8007710:	08007dea 	.word	0x08007dea
 8007714:	08007dee 	.word	0x08007dee
 8007718:	00000000 	.word	0x00000000
 800771c:	0800745d 	.word	0x0800745d

08007720 <_printf_common>:
 8007720:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007722:	0015      	movs	r5, r2
 8007724:	9301      	str	r3, [sp, #4]
 8007726:	688a      	ldr	r2, [r1, #8]
 8007728:	690b      	ldr	r3, [r1, #16]
 800772a:	000c      	movs	r4, r1
 800772c:	9000      	str	r0, [sp, #0]
 800772e:	4293      	cmp	r3, r2
 8007730:	da00      	bge.n	8007734 <_printf_common+0x14>
 8007732:	0013      	movs	r3, r2
 8007734:	0022      	movs	r2, r4
 8007736:	602b      	str	r3, [r5, #0]
 8007738:	3243      	adds	r2, #67	; 0x43
 800773a:	7812      	ldrb	r2, [r2, #0]
 800773c:	2a00      	cmp	r2, #0
 800773e:	d001      	beq.n	8007744 <_printf_common+0x24>
 8007740:	3301      	adds	r3, #1
 8007742:	602b      	str	r3, [r5, #0]
 8007744:	6823      	ldr	r3, [r4, #0]
 8007746:	069b      	lsls	r3, r3, #26
 8007748:	d502      	bpl.n	8007750 <_printf_common+0x30>
 800774a:	682b      	ldr	r3, [r5, #0]
 800774c:	3302      	adds	r3, #2
 800774e:	602b      	str	r3, [r5, #0]
 8007750:	6822      	ldr	r2, [r4, #0]
 8007752:	2306      	movs	r3, #6
 8007754:	0017      	movs	r7, r2
 8007756:	401f      	ands	r7, r3
 8007758:	421a      	tst	r2, r3
 800775a:	d027      	beq.n	80077ac <_printf_common+0x8c>
 800775c:	0023      	movs	r3, r4
 800775e:	3343      	adds	r3, #67	; 0x43
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	1e5a      	subs	r2, r3, #1
 8007764:	4193      	sbcs	r3, r2
 8007766:	6822      	ldr	r2, [r4, #0]
 8007768:	0692      	lsls	r2, r2, #26
 800776a:	d430      	bmi.n	80077ce <_printf_common+0xae>
 800776c:	0022      	movs	r2, r4
 800776e:	9901      	ldr	r1, [sp, #4]
 8007770:	9800      	ldr	r0, [sp, #0]
 8007772:	9e08      	ldr	r6, [sp, #32]
 8007774:	3243      	adds	r2, #67	; 0x43
 8007776:	47b0      	blx	r6
 8007778:	1c43      	adds	r3, r0, #1
 800777a:	d025      	beq.n	80077c8 <_printf_common+0xa8>
 800777c:	2306      	movs	r3, #6
 800777e:	6820      	ldr	r0, [r4, #0]
 8007780:	682a      	ldr	r2, [r5, #0]
 8007782:	68e1      	ldr	r1, [r4, #12]
 8007784:	2500      	movs	r5, #0
 8007786:	4003      	ands	r3, r0
 8007788:	2b04      	cmp	r3, #4
 800778a:	d103      	bne.n	8007794 <_printf_common+0x74>
 800778c:	1a8d      	subs	r5, r1, r2
 800778e:	43eb      	mvns	r3, r5
 8007790:	17db      	asrs	r3, r3, #31
 8007792:	401d      	ands	r5, r3
 8007794:	68a3      	ldr	r3, [r4, #8]
 8007796:	6922      	ldr	r2, [r4, #16]
 8007798:	4293      	cmp	r3, r2
 800779a:	dd01      	ble.n	80077a0 <_printf_common+0x80>
 800779c:	1a9b      	subs	r3, r3, r2
 800779e:	18ed      	adds	r5, r5, r3
 80077a0:	2700      	movs	r7, #0
 80077a2:	42bd      	cmp	r5, r7
 80077a4:	d120      	bne.n	80077e8 <_printf_common+0xc8>
 80077a6:	2000      	movs	r0, #0
 80077a8:	e010      	b.n	80077cc <_printf_common+0xac>
 80077aa:	3701      	adds	r7, #1
 80077ac:	68e3      	ldr	r3, [r4, #12]
 80077ae:	682a      	ldr	r2, [r5, #0]
 80077b0:	1a9b      	subs	r3, r3, r2
 80077b2:	42bb      	cmp	r3, r7
 80077b4:	ddd2      	ble.n	800775c <_printf_common+0x3c>
 80077b6:	0022      	movs	r2, r4
 80077b8:	2301      	movs	r3, #1
 80077ba:	9901      	ldr	r1, [sp, #4]
 80077bc:	9800      	ldr	r0, [sp, #0]
 80077be:	9e08      	ldr	r6, [sp, #32]
 80077c0:	3219      	adds	r2, #25
 80077c2:	47b0      	blx	r6
 80077c4:	1c43      	adds	r3, r0, #1
 80077c6:	d1f0      	bne.n	80077aa <_printf_common+0x8a>
 80077c8:	2001      	movs	r0, #1
 80077ca:	4240      	negs	r0, r0
 80077cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80077ce:	2030      	movs	r0, #48	; 0x30
 80077d0:	18e1      	adds	r1, r4, r3
 80077d2:	3143      	adds	r1, #67	; 0x43
 80077d4:	7008      	strb	r0, [r1, #0]
 80077d6:	0021      	movs	r1, r4
 80077d8:	1c5a      	adds	r2, r3, #1
 80077da:	3145      	adds	r1, #69	; 0x45
 80077dc:	7809      	ldrb	r1, [r1, #0]
 80077de:	18a2      	adds	r2, r4, r2
 80077e0:	3243      	adds	r2, #67	; 0x43
 80077e2:	3302      	adds	r3, #2
 80077e4:	7011      	strb	r1, [r2, #0]
 80077e6:	e7c1      	b.n	800776c <_printf_common+0x4c>
 80077e8:	0022      	movs	r2, r4
 80077ea:	2301      	movs	r3, #1
 80077ec:	9901      	ldr	r1, [sp, #4]
 80077ee:	9800      	ldr	r0, [sp, #0]
 80077f0:	9e08      	ldr	r6, [sp, #32]
 80077f2:	321a      	adds	r2, #26
 80077f4:	47b0      	blx	r6
 80077f6:	1c43      	adds	r3, r0, #1
 80077f8:	d0e6      	beq.n	80077c8 <_printf_common+0xa8>
 80077fa:	3701      	adds	r7, #1
 80077fc:	e7d1      	b.n	80077a2 <_printf_common+0x82>
	...

08007800 <_printf_i>:
 8007800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007802:	b08b      	sub	sp, #44	; 0x2c
 8007804:	9206      	str	r2, [sp, #24]
 8007806:	000a      	movs	r2, r1
 8007808:	3243      	adds	r2, #67	; 0x43
 800780a:	9307      	str	r3, [sp, #28]
 800780c:	9005      	str	r0, [sp, #20]
 800780e:	9204      	str	r2, [sp, #16]
 8007810:	7e0a      	ldrb	r2, [r1, #24]
 8007812:	000c      	movs	r4, r1
 8007814:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007816:	2a78      	cmp	r2, #120	; 0x78
 8007818:	d806      	bhi.n	8007828 <_printf_i+0x28>
 800781a:	2a62      	cmp	r2, #98	; 0x62
 800781c:	d808      	bhi.n	8007830 <_printf_i+0x30>
 800781e:	2a00      	cmp	r2, #0
 8007820:	d100      	bne.n	8007824 <_printf_i+0x24>
 8007822:	e0c0      	b.n	80079a6 <_printf_i+0x1a6>
 8007824:	2a58      	cmp	r2, #88	; 0x58
 8007826:	d052      	beq.n	80078ce <_printf_i+0xce>
 8007828:	0026      	movs	r6, r4
 800782a:	3642      	adds	r6, #66	; 0x42
 800782c:	7032      	strb	r2, [r6, #0]
 800782e:	e022      	b.n	8007876 <_printf_i+0x76>
 8007830:	0010      	movs	r0, r2
 8007832:	3863      	subs	r0, #99	; 0x63
 8007834:	2815      	cmp	r0, #21
 8007836:	d8f7      	bhi.n	8007828 <_printf_i+0x28>
 8007838:	f7f8 fc66 	bl	8000108 <__gnu_thumb1_case_shi>
 800783c:	001f0016 	.word	0x001f0016
 8007840:	fff6fff6 	.word	0xfff6fff6
 8007844:	fff6fff6 	.word	0xfff6fff6
 8007848:	fff6001f 	.word	0xfff6001f
 800784c:	fff6fff6 	.word	0xfff6fff6
 8007850:	00a8fff6 	.word	0x00a8fff6
 8007854:	009a0036 	.word	0x009a0036
 8007858:	fff6fff6 	.word	0xfff6fff6
 800785c:	fff600b9 	.word	0xfff600b9
 8007860:	fff60036 	.word	0xfff60036
 8007864:	009efff6 	.word	0x009efff6
 8007868:	0026      	movs	r6, r4
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	3642      	adds	r6, #66	; 0x42
 800786e:	1d11      	adds	r1, r2, #4
 8007870:	6019      	str	r1, [r3, #0]
 8007872:	6813      	ldr	r3, [r2, #0]
 8007874:	7033      	strb	r3, [r6, #0]
 8007876:	2301      	movs	r3, #1
 8007878:	e0a7      	b.n	80079ca <_printf_i+0x1ca>
 800787a:	6808      	ldr	r0, [r1, #0]
 800787c:	6819      	ldr	r1, [r3, #0]
 800787e:	1d0a      	adds	r2, r1, #4
 8007880:	0605      	lsls	r5, r0, #24
 8007882:	d50b      	bpl.n	800789c <_printf_i+0x9c>
 8007884:	680d      	ldr	r5, [r1, #0]
 8007886:	601a      	str	r2, [r3, #0]
 8007888:	2d00      	cmp	r5, #0
 800788a:	da03      	bge.n	8007894 <_printf_i+0x94>
 800788c:	232d      	movs	r3, #45	; 0x2d
 800788e:	9a04      	ldr	r2, [sp, #16]
 8007890:	426d      	negs	r5, r5
 8007892:	7013      	strb	r3, [r2, #0]
 8007894:	4b61      	ldr	r3, [pc, #388]	; (8007a1c <_printf_i+0x21c>)
 8007896:	270a      	movs	r7, #10
 8007898:	9303      	str	r3, [sp, #12]
 800789a:	e032      	b.n	8007902 <_printf_i+0x102>
 800789c:	680d      	ldr	r5, [r1, #0]
 800789e:	601a      	str	r2, [r3, #0]
 80078a0:	0641      	lsls	r1, r0, #25
 80078a2:	d5f1      	bpl.n	8007888 <_printf_i+0x88>
 80078a4:	b22d      	sxth	r5, r5
 80078a6:	e7ef      	b.n	8007888 <_printf_i+0x88>
 80078a8:	680d      	ldr	r5, [r1, #0]
 80078aa:	6819      	ldr	r1, [r3, #0]
 80078ac:	1d08      	adds	r0, r1, #4
 80078ae:	6018      	str	r0, [r3, #0]
 80078b0:	062e      	lsls	r6, r5, #24
 80078b2:	d501      	bpl.n	80078b8 <_printf_i+0xb8>
 80078b4:	680d      	ldr	r5, [r1, #0]
 80078b6:	e003      	b.n	80078c0 <_printf_i+0xc0>
 80078b8:	066d      	lsls	r5, r5, #25
 80078ba:	d5fb      	bpl.n	80078b4 <_printf_i+0xb4>
 80078bc:	680d      	ldr	r5, [r1, #0]
 80078be:	b2ad      	uxth	r5, r5
 80078c0:	4b56      	ldr	r3, [pc, #344]	; (8007a1c <_printf_i+0x21c>)
 80078c2:	270a      	movs	r7, #10
 80078c4:	9303      	str	r3, [sp, #12]
 80078c6:	2a6f      	cmp	r2, #111	; 0x6f
 80078c8:	d117      	bne.n	80078fa <_printf_i+0xfa>
 80078ca:	2708      	movs	r7, #8
 80078cc:	e015      	b.n	80078fa <_printf_i+0xfa>
 80078ce:	3145      	adds	r1, #69	; 0x45
 80078d0:	700a      	strb	r2, [r1, #0]
 80078d2:	4a52      	ldr	r2, [pc, #328]	; (8007a1c <_printf_i+0x21c>)
 80078d4:	9203      	str	r2, [sp, #12]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	6821      	ldr	r1, [r4, #0]
 80078da:	ca20      	ldmia	r2!, {r5}
 80078dc:	601a      	str	r2, [r3, #0]
 80078de:	0608      	lsls	r0, r1, #24
 80078e0:	d550      	bpl.n	8007984 <_printf_i+0x184>
 80078e2:	07cb      	lsls	r3, r1, #31
 80078e4:	d502      	bpl.n	80078ec <_printf_i+0xec>
 80078e6:	2320      	movs	r3, #32
 80078e8:	4319      	orrs	r1, r3
 80078ea:	6021      	str	r1, [r4, #0]
 80078ec:	2710      	movs	r7, #16
 80078ee:	2d00      	cmp	r5, #0
 80078f0:	d103      	bne.n	80078fa <_printf_i+0xfa>
 80078f2:	2320      	movs	r3, #32
 80078f4:	6822      	ldr	r2, [r4, #0]
 80078f6:	439a      	bics	r2, r3
 80078f8:	6022      	str	r2, [r4, #0]
 80078fa:	0023      	movs	r3, r4
 80078fc:	2200      	movs	r2, #0
 80078fe:	3343      	adds	r3, #67	; 0x43
 8007900:	701a      	strb	r2, [r3, #0]
 8007902:	6863      	ldr	r3, [r4, #4]
 8007904:	60a3      	str	r3, [r4, #8]
 8007906:	2b00      	cmp	r3, #0
 8007908:	db03      	blt.n	8007912 <_printf_i+0x112>
 800790a:	2204      	movs	r2, #4
 800790c:	6821      	ldr	r1, [r4, #0]
 800790e:	4391      	bics	r1, r2
 8007910:	6021      	str	r1, [r4, #0]
 8007912:	2d00      	cmp	r5, #0
 8007914:	d102      	bne.n	800791c <_printf_i+0x11c>
 8007916:	9e04      	ldr	r6, [sp, #16]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00c      	beq.n	8007936 <_printf_i+0x136>
 800791c:	9e04      	ldr	r6, [sp, #16]
 800791e:	0028      	movs	r0, r5
 8007920:	0039      	movs	r1, r7
 8007922:	f7f8 fc81 	bl	8000228 <__aeabi_uidivmod>
 8007926:	9b03      	ldr	r3, [sp, #12]
 8007928:	3e01      	subs	r6, #1
 800792a:	5c5b      	ldrb	r3, [r3, r1]
 800792c:	7033      	strb	r3, [r6, #0]
 800792e:	002b      	movs	r3, r5
 8007930:	0005      	movs	r5, r0
 8007932:	429f      	cmp	r7, r3
 8007934:	d9f3      	bls.n	800791e <_printf_i+0x11e>
 8007936:	2f08      	cmp	r7, #8
 8007938:	d109      	bne.n	800794e <_printf_i+0x14e>
 800793a:	6823      	ldr	r3, [r4, #0]
 800793c:	07db      	lsls	r3, r3, #31
 800793e:	d506      	bpl.n	800794e <_printf_i+0x14e>
 8007940:	6863      	ldr	r3, [r4, #4]
 8007942:	6922      	ldr	r2, [r4, #16]
 8007944:	4293      	cmp	r3, r2
 8007946:	dc02      	bgt.n	800794e <_printf_i+0x14e>
 8007948:	2330      	movs	r3, #48	; 0x30
 800794a:	3e01      	subs	r6, #1
 800794c:	7033      	strb	r3, [r6, #0]
 800794e:	9b04      	ldr	r3, [sp, #16]
 8007950:	1b9b      	subs	r3, r3, r6
 8007952:	6123      	str	r3, [r4, #16]
 8007954:	9b07      	ldr	r3, [sp, #28]
 8007956:	0021      	movs	r1, r4
 8007958:	9300      	str	r3, [sp, #0]
 800795a:	9805      	ldr	r0, [sp, #20]
 800795c:	9b06      	ldr	r3, [sp, #24]
 800795e:	aa09      	add	r2, sp, #36	; 0x24
 8007960:	f7ff fede 	bl	8007720 <_printf_common>
 8007964:	1c43      	adds	r3, r0, #1
 8007966:	d135      	bne.n	80079d4 <_printf_i+0x1d4>
 8007968:	2001      	movs	r0, #1
 800796a:	4240      	negs	r0, r0
 800796c:	b00b      	add	sp, #44	; 0x2c
 800796e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007970:	2220      	movs	r2, #32
 8007972:	6809      	ldr	r1, [r1, #0]
 8007974:	430a      	orrs	r2, r1
 8007976:	6022      	str	r2, [r4, #0]
 8007978:	0022      	movs	r2, r4
 800797a:	2178      	movs	r1, #120	; 0x78
 800797c:	3245      	adds	r2, #69	; 0x45
 800797e:	7011      	strb	r1, [r2, #0]
 8007980:	4a27      	ldr	r2, [pc, #156]	; (8007a20 <_printf_i+0x220>)
 8007982:	e7a7      	b.n	80078d4 <_printf_i+0xd4>
 8007984:	0648      	lsls	r0, r1, #25
 8007986:	d5ac      	bpl.n	80078e2 <_printf_i+0xe2>
 8007988:	b2ad      	uxth	r5, r5
 800798a:	e7aa      	b.n	80078e2 <_printf_i+0xe2>
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	680d      	ldr	r5, [r1, #0]
 8007990:	1d10      	adds	r0, r2, #4
 8007992:	6949      	ldr	r1, [r1, #20]
 8007994:	6018      	str	r0, [r3, #0]
 8007996:	6813      	ldr	r3, [r2, #0]
 8007998:	062e      	lsls	r6, r5, #24
 800799a:	d501      	bpl.n	80079a0 <_printf_i+0x1a0>
 800799c:	6019      	str	r1, [r3, #0]
 800799e:	e002      	b.n	80079a6 <_printf_i+0x1a6>
 80079a0:	066d      	lsls	r5, r5, #25
 80079a2:	d5fb      	bpl.n	800799c <_printf_i+0x19c>
 80079a4:	8019      	strh	r1, [r3, #0]
 80079a6:	2300      	movs	r3, #0
 80079a8:	9e04      	ldr	r6, [sp, #16]
 80079aa:	6123      	str	r3, [r4, #16]
 80079ac:	e7d2      	b.n	8007954 <_printf_i+0x154>
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	1d11      	adds	r1, r2, #4
 80079b2:	6019      	str	r1, [r3, #0]
 80079b4:	6816      	ldr	r6, [r2, #0]
 80079b6:	2100      	movs	r1, #0
 80079b8:	0030      	movs	r0, r6
 80079ba:	6862      	ldr	r2, [r4, #4]
 80079bc:	f000 f832 	bl	8007a24 <memchr>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	d001      	beq.n	80079c8 <_printf_i+0x1c8>
 80079c4:	1b80      	subs	r0, r0, r6
 80079c6:	6060      	str	r0, [r4, #4]
 80079c8:	6863      	ldr	r3, [r4, #4]
 80079ca:	6123      	str	r3, [r4, #16]
 80079cc:	2300      	movs	r3, #0
 80079ce:	9a04      	ldr	r2, [sp, #16]
 80079d0:	7013      	strb	r3, [r2, #0]
 80079d2:	e7bf      	b.n	8007954 <_printf_i+0x154>
 80079d4:	6923      	ldr	r3, [r4, #16]
 80079d6:	0032      	movs	r2, r6
 80079d8:	9906      	ldr	r1, [sp, #24]
 80079da:	9805      	ldr	r0, [sp, #20]
 80079dc:	9d07      	ldr	r5, [sp, #28]
 80079de:	47a8      	blx	r5
 80079e0:	1c43      	adds	r3, r0, #1
 80079e2:	d0c1      	beq.n	8007968 <_printf_i+0x168>
 80079e4:	6823      	ldr	r3, [r4, #0]
 80079e6:	079b      	lsls	r3, r3, #30
 80079e8:	d415      	bmi.n	8007a16 <_printf_i+0x216>
 80079ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ec:	68e0      	ldr	r0, [r4, #12]
 80079ee:	4298      	cmp	r0, r3
 80079f0:	dabc      	bge.n	800796c <_printf_i+0x16c>
 80079f2:	0018      	movs	r0, r3
 80079f4:	e7ba      	b.n	800796c <_printf_i+0x16c>
 80079f6:	0022      	movs	r2, r4
 80079f8:	2301      	movs	r3, #1
 80079fa:	9906      	ldr	r1, [sp, #24]
 80079fc:	9805      	ldr	r0, [sp, #20]
 80079fe:	9e07      	ldr	r6, [sp, #28]
 8007a00:	3219      	adds	r2, #25
 8007a02:	47b0      	blx	r6
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d0af      	beq.n	8007968 <_printf_i+0x168>
 8007a08:	3501      	adds	r5, #1
 8007a0a:	68e3      	ldr	r3, [r4, #12]
 8007a0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a0e:	1a9b      	subs	r3, r3, r2
 8007a10:	42ab      	cmp	r3, r5
 8007a12:	dcf0      	bgt.n	80079f6 <_printf_i+0x1f6>
 8007a14:	e7e9      	b.n	80079ea <_printf_i+0x1ea>
 8007a16:	2500      	movs	r5, #0
 8007a18:	e7f7      	b.n	8007a0a <_printf_i+0x20a>
 8007a1a:	46c0      	nop			; (mov r8, r8)
 8007a1c:	08007df5 	.word	0x08007df5
 8007a20:	08007e06 	.word	0x08007e06

08007a24 <memchr>:
 8007a24:	b2c9      	uxtb	r1, r1
 8007a26:	1882      	adds	r2, r0, r2
 8007a28:	4290      	cmp	r0, r2
 8007a2a:	d101      	bne.n	8007a30 <memchr+0xc>
 8007a2c:	2000      	movs	r0, #0
 8007a2e:	4770      	bx	lr
 8007a30:	7803      	ldrb	r3, [r0, #0]
 8007a32:	428b      	cmp	r3, r1
 8007a34:	d0fb      	beq.n	8007a2e <memchr+0xa>
 8007a36:	3001      	adds	r0, #1
 8007a38:	e7f6      	b.n	8007a28 <memchr+0x4>

08007a3a <memcpy>:
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d100      	bne.n	8007a44 <memcpy+0xa>
 8007a42:	bd10      	pop	{r4, pc}
 8007a44:	5ccc      	ldrb	r4, [r1, r3]
 8007a46:	54c4      	strb	r4, [r0, r3]
 8007a48:	3301      	adds	r3, #1
 8007a4a:	e7f8      	b.n	8007a3e <memcpy+0x4>

08007a4c <memmove>:
 8007a4c:	b510      	push	{r4, lr}
 8007a4e:	4288      	cmp	r0, r1
 8007a50:	d902      	bls.n	8007a58 <memmove+0xc>
 8007a52:	188b      	adds	r3, r1, r2
 8007a54:	4298      	cmp	r0, r3
 8007a56:	d303      	bcc.n	8007a60 <memmove+0x14>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	e007      	b.n	8007a6c <memmove+0x20>
 8007a5c:	5c8b      	ldrb	r3, [r1, r2]
 8007a5e:	5483      	strb	r3, [r0, r2]
 8007a60:	3a01      	subs	r2, #1
 8007a62:	d2fb      	bcs.n	8007a5c <memmove+0x10>
 8007a64:	bd10      	pop	{r4, pc}
 8007a66:	5ccc      	ldrb	r4, [r1, r3]
 8007a68:	54c4      	strb	r4, [r0, r3]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d1fa      	bne.n	8007a66 <memmove+0x1a>
 8007a70:	e7f8      	b.n	8007a64 <memmove+0x18>
	...

08007a74 <_free_r>:
 8007a74:	b570      	push	{r4, r5, r6, lr}
 8007a76:	0005      	movs	r5, r0
 8007a78:	2900      	cmp	r1, #0
 8007a7a:	d010      	beq.n	8007a9e <_free_r+0x2a>
 8007a7c:	1f0c      	subs	r4, r1, #4
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	da00      	bge.n	8007a86 <_free_r+0x12>
 8007a84:	18e4      	adds	r4, r4, r3
 8007a86:	0028      	movs	r0, r5
 8007a88:	f000 f8d4 	bl	8007c34 <__malloc_lock>
 8007a8c:	4a1d      	ldr	r2, [pc, #116]	; (8007b04 <_free_r+0x90>)
 8007a8e:	6813      	ldr	r3, [r2, #0]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d105      	bne.n	8007aa0 <_free_r+0x2c>
 8007a94:	6063      	str	r3, [r4, #4]
 8007a96:	6014      	str	r4, [r2, #0]
 8007a98:	0028      	movs	r0, r5
 8007a9a:	f000 f8d3 	bl	8007c44 <__malloc_unlock>
 8007a9e:	bd70      	pop	{r4, r5, r6, pc}
 8007aa0:	42a3      	cmp	r3, r4
 8007aa2:	d908      	bls.n	8007ab6 <_free_r+0x42>
 8007aa4:	6821      	ldr	r1, [r4, #0]
 8007aa6:	1860      	adds	r0, r4, r1
 8007aa8:	4283      	cmp	r3, r0
 8007aaa:	d1f3      	bne.n	8007a94 <_free_r+0x20>
 8007aac:	6818      	ldr	r0, [r3, #0]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	1841      	adds	r1, r0, r1
 8007ab2:	6021      	str	r1, [r4, #0]
 8007ab4:	e7ee      	b.n	8007a94 <_free_r+0x20>
 8007ab6:	001a      	movs	r2, r3
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d001      	beq.n	8007ac2 <_free_r+0x4e>
 8007abe:	42a3      	cmp	r3, r4
 8007ac0:	d9f9      	bls.n	8007ab6 <_free_r+0x42>
 8007ac2:	6811      	ldr	r1, [r2, #0]
 8007ac4:	1850      	adds	r0, r2, r1
 8007ac6:	42a0      	cmp	r0, r4
 8007ac8:	d10b      	bne.n	8007ae2 <_free_r+0x6e>
 8007aca:	6820      	ldr	r0, [r4, #0]
 8007acc:	1809      	adds	r1, r1, r0
 8007ace:	1850      	adds	r0, r2, r1
 8007ad0:	6011      	str	r1, [r2, #0]
 8007ad2:	4283      	cmp	r3, r0
 8007ad4:	d1e0      	bne.n	8007a98 <_free_r+0x24>
 8007ad6:	6818      	ldr	r0, [r3, #0]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	1841      	adds	r1, r0, r1
 8007adc:	6011      	str	r1, [r2, #0]
 8007ade:	6053      	str	r3, [r2, #4]
 8007ae0:	e7da      	b.n	8007a98 <_free_r+0x24>
 8007ae2:	42a0      	cmp	r0, r4
 8007ae4:	d902      	bls.n	8007aec <_free_r+0x78>
 8007ae6:	230c      	movs	r3, #12
 8007ae8:	602b      	str	r3, [r5, #0]
 8007aea:	e7d5      	b.n	8007a98 <_free_r+0x24>
 8007aec:	6821      	ldr	r1, [r4, #0]
 8007aee:	1860      	adds	r0, r4, r1
 8007af0:	4283      	cmp	r3, r0
 8007af2:	d103      	bne.n	8007afc <_free_r+0x88>
 8007af4:	6818      	ldr	r0, [r3, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	1841      	adds	r1, r0, r1
 8007afa:	6021      	str	r1, [r4, #0]
 8007afc:	6063      	str	r3, [r4, #4]
 8007afe:	6054      	str	r4, [r2, #4]
 8007b00:	e7ca      	b.n	8007a98 <_free_r+0x24>
 8007b02:	46c0      	nop			; (mov r8, r8)
 8007b04:	200001bc 	.word	0x200001bc

08007b08 <_malloc_r>:
 8007b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	1ccd      	adds	r5, r1, #3
 8007b0e:	439d      	bics	r5, r3
 8007b10:	3508      	adds	r5, #8
 8007b12:	0006      	movs	r6, r0
 8007b14:	2d0c      	cmp	r5, #12
 8007b16:	d21f      	bcs.n	8007b58 <_malloc_r+0x50>
 8007b18:	250c      	movs	r5, #12
 8007b1a:	42a9      	cmp	r1, r5
 8007b1c:	d81e      	bhi.n	8007b5c <_malloc_r+0x54>
 8007b1e:	0030      	movs	r0, r6
 8007b20:	f000 f888 	bl	8007c34 <__malloc_lock>
 8007b24:	4925      	ldr	r1, [pc, #148]	; (8007bbc <_malloc_r+0xb4>)
 8007b26:	680a      	ldr	r2, [r1, #0]
 8007b28:	0014      	movs	r4, r2
 8007b2a:	2c00      	cmp	r4, #0
 8007b2c:	d11a      	bne.n	8007b64 <_malloc_r+0x5c>
 8007b2e:	4f24      	ldr	r7, [pc, #144]	; (8007bc0 <_malloc_r+0xb8>)
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d104      	bne.n	8007b40 <_malloc_r+0x38>
 8007b36:	0021      	movs	r1, r4
 8007b38:	0030      	movs	r0, r6
 8007b3a:	f000 f869 	bl	8007c10 <_sbrk_r>
 8007b3e:	6038      	str	r0, [r7, #0]
 8007b40:	0029      	movs	r1, r5
 8007b42:	0030      	movs	r0, r6
 8007b44:	f000 f864 	bl	8007c10 <_sbrk_r>
 8007b48:	1c43      	adds	r3, r0, #1
 8007b4a:	d12b      	bne.n	8007ba4 <_malloc_r+0x9c>
 8007b4c:	230c      	movs	r3, #12
 8007b4e:	0030      	movs	r0, r6
 8007b50:	6033      	str	r3, [r6, #0]
 8007b52:	f000 f877 	bl	8007c44 <__malloc_unlock>
 8007b56:	e003      	b.n	8007b60 <_malloc_r+0x58>
 8007b58:	2d00      	cmp	r5, #0
 8007b5a:	dade      	bge.n	8007b1a <_malloc_r+0x12>
 8007b5c:	230c      	movs	r3, #12
 8007b5e:	6033      	str	r3, [r6, #0]
 8007b60:	2000      	movs	r0, #0
 8007b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	1b5b      	subs	r3, r3, r5
 8007b68:	d419      	bmi.n	8007b9e <_malloc_r+0x96>
 8007b6a:	2b0b      	cmp	r3, #11
 8007b6c:	d903      	bls.n	8007b76 <_malloc_r+0x6e>
 8007b6e:	6023      	str	r3, [r4, #0]
 8007b70:	18e4      	adds	r4, r4, r3
 8007b72:	6025      	str	r5, [r4, #0]
 8007b74:	e003      	b.n	8007b7e <_malloc_r+0x76>
 8007b76:	6863      	ldr	r3, [r4, #4]
 8007b78:	42a2      	cmp	r2, r4
 8007b7a:	d10e      	bne.n	8007b9a <_malloc_r+0x92>
 8007b7c:	600b      	str	r3, [r1, #0]
 8007b7e:	0030      	movs	r0, r6
 8007b80:	f000 f860 	bl	8007c44 <__malloc_unlock>
 8007b84:	0020      	movs	r0, r4
 8007b86:	2207      	movs	r2, #7
 8007b88:	300b      	adds	r0, #11
 8007b8a:	1d23      	adds	r3, r4, #4
 8007b8c:	4390      	bics	r0, r2
 8007b8e:	1ac2      	subs	r2, r0, r3
 8007b90:	4298      	cmp	r0, r3
 8007b92:	d0e6      	beq.n	8007b62 <_malloc_r+0x5a>
 8007b94:	1a1b      	subs	r3, r3, r0
 8007b96:	50a3      	str	r3, [r4, r2]
 8007b98:	e7e3      	b.n	8007b62 <_malloc_r+0x5a>
 8007b9a:	6053      	str	r3, [r2, #4]
 8007b9c:	e7ef      	b.n	8007b7e <_malloc_r+0x76>
 8007b9e:	0022      	movs	r2, r4
 8007ba0:	6864      	ldr	r4, [r4, #4]
 8007ba2:	e7c2      	b.n	8007b2a <_malloc_r+0x22>
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	1cc4      	adds	r4, r0, #3
 8007ba8:	439c      	bics	r4, r3
 8007baa:	42a0      	cmp	r0, r4
 8007bac:	d0e1      	beq.n	8007b72 <_malloc_r+0x6a>
 8007bae:	1a21      	subs	r1, r4, r0
 8007bb0:	0030      	movs	r0, r6
 8007bb2:	f000 f82d 	bl	8007c10 <_sbrk_r>
 8007bb6:	1c43      	adds	r3, r0, #1
 8007bb8:	d1db      	bne.n	8007b72 <_malloc_r+0x6a>
 8007bba:	e7c7      	b.n	8007b4c <_malloc_r+0x44>
 8007bbc:	200001bc 	.word	0x200001bc
 8007bc0:	200001c0 	.word	0x200001c0

08007bc4 <_realloc_r>:
 8007bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bc6:	0007      	movs	r7, r0
 8007bc8:	000d      	movs	r5, r1
 8007bca:	0016      	movs	r6, r2
 8007bcc:	2900      	cmp	r1, #0
 8007bce:	d105      	bne.n	8007bdc <_realloc_r+0x18>
 8007bd0:	0011      	movs	r1, r2
 8007bd2:	f7ff ff99 	bl	8007b08 <_malloc_r>
 8007bd6:	0004      	movs	r4, r0
 8007bd8:	0020      	movs	r0, r4
 8007bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bdc:	2a00      	cmp	r2, #0
 8007bde:	d103      	bne.n	8007be8 <_realloc_r+0x24>
 8007be0:	f7ff ff48 	bl	8007a74 <_free_r>
 8007be4:	0034      	movs	r4, r6
 8007be6:	e7f7      	b.n	8007bd8 <_realloc_r+0x14>
 8007be8:	f000 f834 	bl	8007c54 <_malloc_usable_size_r>
 8007bec:	002c      	movs	r4, r5
 8007bee:	42b0      	cmp	r0, r6
 8007bf0:	d2f2      	bcs.n	8007bd8 <_realloc_r+0x14>
 8007bf2:	0031      	movs	r1, r6
 8007bf4:	0038      	movs	r0, r7
 8007bf6:	f7ff ff87 	bl	8007b08 <_malloc_r>
 8007bfa:	1e04      	subs	r4, r0, #0
 8007bfc:	d0ec      	beq.n	8007bd8 <_realloc_r+0x14>
 8007bfe:	0029      	movs	r1, r5
 8007c00:	0032      	movs	r2, r6
 8007c02:	f7ff ff1a 	bl	8007a3a <memcpy>
 8007c06:	0029      	movs	r1, r5
 8007c08:	0038      	movs	r0, r7
 8007c0a:	f7ff ff33 	bl	8007a74 <_free_r>
 8007c0e:	e7e3      	b.n	8007bd8 <_realloc_r+0x14>

08007c10 <_sbrk_r>:
 8007c10:	2300      	movs	r3, #0
 8007c12:	b570      	push	{r4, r5, r6, lr}
 8007c14:	4d06      	ldr	r5, [pc, #24]	; (8007c30 <_sbrk_r+0x20>)
 8007c16:	0004      	movs	r4, r0
 8007c18:	0008      	movs	r0, r1
 8007c1a:	602b      	str	r3, [r5, #0]
 8007c1c:	f7fb fa0a 	bl	8003034 <_sbrk>
 8007c20:	1c43      	adds	r3, r0, #1
 8007c22:	d103      	bne.n	8007c2c <_sbrk_r+0x1c>
 8007c24:	682b      	ldr	r3, [r5, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d000      	beq.n	8007c2c <_sbrk_r+0x1c>
 8007c2a:	6023      	str	r3, [r4, #0]
 8007c2c:	bd70      	pop	{r4, r5, r6, pc}
 8007c2e:	46c0      	nop			; (mov r8, r8)
 8007c30:	20000498 	.word	0x20000498

08007c34 <__malloc_lock>:
 8007c34:	b510      	push	{r4, lr}
 8007c36:	4802      	ldr	r0, [pc, #8]	; (8007c40 <__malloc_lock+0xc>)
 8007c38:	f000 f814 	bl	8007c64 <__retarget_lock_acquire_recursive>
 8007c3c:	bd10      	pop	{r4, pc}
 8007c3e:	46c0      	nop			; (mov r8, r8)
 8007c40:	200004a0 	.word	0x200004a0

08007c44 <__malloc_unlock>:
 8007c44:	b510      	push	{r4, lr}
 8007c46:	4802      	ldr	r0, [pc, #8]	; (8007c50 <__malloc_unlock+0xc>)
 8007c48:	f000 f80d 	bl	8007c66 <__retarget_lock_release_recursive>
 8007c4c:	bd10      	pop	{r4, pc}
 8007c4e:	46c0      	nop			; (mov r8, r8)
 8007c50:	200004a0 	.word	0x200004a0

08007c54 <_malloc_usable_size_r>:
 8007c54:	1f0b      	subs	r3, r1, #4
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	1f18      	subs	r0, r3, #4
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	da01      	bge.n	8007c62 <_malloc_usable_size_r+0xe>
 8007c5e:	580b      	ldr	r3, [r1, r0]
 8007c60:	18c0      	adds	r0, r0, r3
 8007c62:	4770      	bx	lr

08007c64 <__retarget_lock_acquire_recursive>:
 8007c64:	4770      	bx	lr

08007c66 <__retarget_lock_release_recursive>:
 8007c66:	4770      	bx	lr

08007c68 <_init>:
 8007c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c6e:	bc08      	pop	{r3}
 8007c70:	469e      	mov	lr, r3
 8007c72:	4770      	bx	lr

08007c74 <_fini>:
 8007c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c76:	46c0      	nop			; (mov r8, r8)
 8007c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c7a:	bc08      	pop	{r3}
 8007c7c:	469e      	mov	lr, r3
 8007c7e:	4770      	bx	lr
