First project from the subject Digital Systems Design at FIT VUT written in VHDL.
