# 
# Copyright 1995-2018 Mentor Graphics Corporation.
# All Rights Reserved.
# 
# THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION 
# WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# 
# THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION
# 552.  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE
# UNDER THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# 
# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019
# 
# log created Mon Nov 27 21:52:24 2023 by yl5334 on cadpc01
# 
# 
# Command: netlist elaborate
# Command arguments:
#     -zdb
#       /homes/user/stud/fall23/yl5334/tutorials_6863/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
#     -tool propcheck
#     -d fifo
#     -cuname fifo
# 
# 
## Elaborating Design...
# Reading MTI mapping for library mapping
# Writing all MTI mappings to vmap output ...
# 
# Top level modules:
# 	fifo
# 
# Analyzing design...
# -- Loading module z0in_work.fifo
# Optimizing 1 design-unit (inlining 0/1 module instances):
# -- Optimizing module z0in_work.fifo(fast)
# Optimized design name is zi_opt_csl_661151700_1
# Identified prefix 'fifo'.
# End of log Mon Nov 27 21:52:28 2023
# 
# 
# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019
# 
# log created Mon Nov 27 21:52:28 2023 by yl5334 on cadpc01
# 
# 
# Command: netlist create
# Command arguments:
#     -zdb
#       /homes/user/stud/fall23/yl5334/tutorials_6863/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
#     -tool propcheck
#     -d fifo
#     -cuname fifo
# 
# 
## Synthesizing netlist...
# Processing module 'fifo'
# Elaborating module 'fifo'.
# 
##Time Taken (Synthesis) = 550000.000000 ticks = 0.550000 secs
# 
# End of log Mon Nov 27 21:52:30 2023
# 
# 
# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019
# 
# log created Mon Nov 27 21:52:30 2023 by yl5334 on cadpc01
# 
# 
# Command: formal compile
# Command arguments:
#     -zdb
#       /homes/user/stud/fall23/yl5334/tutorials_6863/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
#     -d fifo
#     -cuname fifo
# 
# 
## Processing Formal Logic...
# Processing module 'fifo'
# Restoring module 'fifo'.
# Flattening design 'fifo'.
# Info    : Detected reset.  Reset: rst, polarity: synchronous, active: high.  [netlist-12]
# Info    : Detected clock.  Clock: clk, polarity: posedge.  [netlist-11]
# Design is processed for formal verification.  Design 'fifo'.
# 
# Clocks
# ------------------------------------------------------------------------------
# Port                                   Period         Waveform    Edges
# ------------------------------------------------------------------------------
# clk                                        10              0 5    PE   
# ------------------------------------------------------------------------------
# 
# Blackboxes
# ------------------------------------------------------------------------------
# Module name                                                Reason
# ------------------------------------------------------------------------------
# <no blackboxed modules>
# ------------------------------------------------------------------------------
# 
# Inferred directives
# ------------------------------------------------------------------------------
# <no inferred directives>
# ------------------------------------------------------------------------------
# 
# Design is linked for formal analysis.  Design 'fifo'.
# Formal model has been created.
# 
# Property Summary
# -------------------------------------------------------------------------------
# Total  Directives :9
# Assert Directives :2
# Assume Directives :0
# Cover  Directives :7
# 
# SVA Summary
# -------------------------------------------------------------------------------
# SVA Directive Type        Directives           Checkers
# -------------------------------------------------------------------------------
# Assert                         2                   2
# Assume                         0                   0
# Cover                          7                   7
# -------------------------------------------------------------------------------
# 
# To see results in the GUI run:
# qverify /homes/user/stud/fall23/yl5334/tutorials_6863/quickstart_propcheck/Output_Results/formal_compile.db
# 
# 
# Message Summary
# ---------------------------------------------------------------------------
# Count  Type     Message ID         Summary
# ---------------------------------------------------------------------------
#     1  Info     netlist-11         Detected clock.
#     1  Info     netlist-12         Detected reset.
# 
# Final Process Statistics: Max memory 631MB, CPU time 2s, Total time 9s
# End of log Mon Nov 27 21:52:33 2023
# 
# 
# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019
# 
# 
# Command-line arguments:
# 	-jobs 4 \ 
# 	-init qs_files/wb_arbiter.init \ 
# 	-timeout 5m 
# 
# Warning : Deprecated option to '* verify' command.  Option '-init'. Use 'formal init' directive instead.  [formal-303]
# Info    : Using initialization sequence file to initialize design state.  File '/homes/user/stud/fall23/yl5334/tutorials_6863/quickstart_propcheck/qs_files/wb_arbiter.init'.  [formal-205]
# Applying synthesis semantics to design: fifo
# [00:00:00] Status: Done 0/9, Update 0/9, Proof radius min=0, avg=0.0, Mem=0GB
# [00:00:00] Established connection with process, Hostname=cadpc01, pid=23102.
# [00:00:00] Established connection with process, Hostname=cadpc01, pid=23106.
# [00:00:00] Established connection with process, Hostname=cadpc01, pid=23112.
# [00:00:00] Established connection with process, Hostname=cadpc01, pid=23118.
# [00:00:00] Covered @1: fifo_cover_ent_0
# [00:00:00] Covered @2: fifo_cover_ent_1
# [00:00:00] Covered @5: fifo_cover_ent_4
# [00:00:00] Covered @3: fifo_cover_ent_2
# [00:00:00] Covered @4: fifo_cover_ent_3
# [00:00:00] Uncoverable: fifo_cover_ent_5
# [00:00:00] Fired @5: fifo_out_is_full
# [00:00:00] Fired @1: fifo_out_is_empty
# [00:00:00] Uncoverable: fifo_cover_ent_6
# [00:00:00] Status: Done 9/9, Update 9/9, Proof radius min=N/A, avg=N/A, Mem=1GB
# 
# ---------------------------------------
# Property Summary                  Count
# ---------------------------------------
# Assumed                               0
# Proven                                0
# Covered                               5
# Inconclusive                          0
# Fired                                 2
# Uncoverable                           2
# ---------------------------------------
# Total                                 9
# ---------------------------------------
# 
# 
# --------- Process Statistics ----------
# Elapsed Time                       0 s 
# -------- Orchestration Process --------
# ------------ cadpc01:23094 ------------
# CPU Time                           0 s 
# Peak Memory                      0.4 GB
# ---------- Engine Processes -----------
# ------------ cadpc01:23102 ------------
# CPU Time                           0 s 
# Peak Memory                      0.1 GB
# CPU Utilization                    0 % 
# ------------ cadpc01:23106 ------------
# CPU Time                           0 s 
# Peak Memory                      0.3 GB
# CPU Utilization                    0 % 
# ------------ cadpc01:23112 ------------
# CPU Time                           0 s 
# Peak Memory                      0.1 GB
# CPU Utilization                    0 % 
# ------------ cadpc01:23118 ------------
# CPU Time                           0 s 
# Peak Memory                      0.1 GB
# CPU Utilization                    0 % 
# ---------------------------------------
# 
# 
# Message Summary
# ---------------------------------------------------------------------------
# Count  Type     Message ID         Summary
# ---------------------------------------------------------------------------
#     1  Warning  formal-303         Deprecated option to '* verify' command.
#     1  Info     formal-205         Using initialization sequence file to initialize design state.
# 
# Final Process Statistics: Peak Memory 0.35GB, Cumulative CPU Time 0s, Elapsed Time 0s
# 
# To see results in the GUI run:
# qverify /homes/user/stud/fall23/yl5334/tutorials_6863/quickstart_propcheck/Output_Results/formal_verify.db
# 
