	component top is
		port (
			clk_clk                        : in  std_logic := 'X'; -- clk
			reset_reset_n                  : in  std_logic := 'X'; -- reset_n
			refclk_clk                     : in  std_logic := 'X'; -- clk
			reconfclk_lock_fixedclk_locked : out std_logic;        -- fixedclk_locked
			nrst_status_reset_n            : out std_logic         -- reset_n
		);
	end component top;

