                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
              Version K-2015.06-SP5-1 for linux64 - Feb 26, 2016 
                                        
                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#
# set the inf.clk to be your interface name <name>.clk
# set the inf.rst to be your interface name <name>.rst
#
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
set link_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db  /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db  /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
set target_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db}
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
################################################################################################
################################AXI_master######################################################
################################################################################################
set active_design AXI_master
AXI_master
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:76: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:77: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:54: Redeclaration of port 'pcfifo_pop_0'. (VER-331)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:55: Redeclaration of port 'pcfifo_pop_1'. (VER-331)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:56: Redeclaration of port 'pcfifo_pop_2'. (VER-331)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:208: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:209: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:211: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:212: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:274: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:275: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:276: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:277: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:278: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:279: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:280: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:281: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:282: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:283: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:284: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:287: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:291: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:292: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:293: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:294: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:295: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:296: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:297: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:298: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:428: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:429: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:432: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:433: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:510: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:511: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:512: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:513: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:514: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:515: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:516: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:518: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:519: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:520: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:521: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:522: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:523: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:524: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:572: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:573: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:574: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:575: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:577: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:578: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:579: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:580: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
1
##################################################################################################
#############eth_core.sv #################################################################
##################################################################################################
elaborate $active_design 
Loading db file '/apps/synopsys/K-2015.06-SP5-1_power_compiler/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/K-2015.06-SP5-1_power_compiler/libraries/syn/standard.sldb'
  Loading link library 'osu018_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 117 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           136            |     no/auto      |
===============================================

Statistics for case statements in always block at line 216 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           255            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 302 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           334            |     no/auto      |
|           362            |     no/auto      |
|           387            |    auto/auto     |
|           398            |    auto/auto     |
|           409            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 437 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           443            |     no/auto      |
|           445            |     no/auto      |
|           447            |    auto/auto     |
|           455            |    auto/auto     |
|           463            |    auto/auto     |
|           471            |    auto/auto     |
|           482            |    auto/auto     |
|           490            |    auto/auto     |
|           498            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 528 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           545            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 584 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           590            |    auto/auto     |
|           613            |    auto/auto     |
|           635            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_master line 103 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    arburst_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    arvalid_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master line 206 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dch_cur_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master line 272 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| pfifo_datain_ctrl2_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_0_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_1_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_2_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_0_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_1_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_2_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_0_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_1_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_2_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| pfifo_datain_ctrl0_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| pfifo_datain_ctrl1_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine AXI_master line 425 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     arid_d_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ch_gnt_2d_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master line 508 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_hdr2_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr0_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr1_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr2_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ctrl_hdr0_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ctrl_hdr1_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master line 570 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ch_gnt_d_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_0_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_1_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_2_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'AXI_master'.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_master' with
	the parameters "32,1|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_pktd' instantiated from design 'AXI_master' with
	the parameters "64,6|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_PKTD%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_pktd_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTD_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_pktc' instantiated from design 'AXI_master' with
	the parameters "16,6|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_PKTC%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_pktc_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTC_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
current_design $active_design
Current design is 'AXI_master'.
{AXI_master}
link

  Linking design 'AXI_master'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library) /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

1
uniquify
Information: Uniquified 3 instances of design 'dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_pktd_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTD_from_fifo_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_pktc_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTC_from_fifo_'. (OPT-1056)
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{raddr_ch.ARREADY rdata_ch.RID[3] rdata_ch.RID[2] rdata_ch.RID[1] rdata_ch.RID[0] rdata_ch.RDATA[63] rdata_ch.RDATA[62] rdata_ch.RDATA[61] rdata_ch.RDATA[60] rdata_ch.RDATA[59] rdata_ch.RDATA[58] rdata_ch.RDATA[57] rdata_ch.RDATA[56] rdata_ch.RDATA[55] rdata_ch.RDATA[54] rdata_ch.RDATA[53] rdata_ch.RDATA[52] rdata_ch.RDATA[51] rdata_ch.RDATA[50] rdata_ch.RDATA[49] rdata_ch.RDATA[48] rdata_ch.RDATA[47] rdata_ch.RDATA[46] rdata_ch.RDATA[45] rdata_ch.RDATA[44] rdata_ch.RDATA[43] rdata_ch.RDATA[42] rdata_ch.RDATA[41] rdata_ch.RDATA[40] rdata_ch.RDATA[39] rdata_ch.RDATA[38] rdata_ch.RDATA[37] rdata_ch.RDATA[36] rdata_ch.RDATA[35] rdata_ch.RDATA[34] rdata_ch.RDATA[33] rdata_ch.RDATA[32] rdata_ch.RDATA[31] rdata_ch.RDATA[30] rdata_ch.RDATA[29] rdata_ch.RDATA[28] rdata_ch.RDATA[27] rdata_ch.RDATA[26] rdata_ch.RDATA[25] rdata_ch.RDATA[24] rdata_ch.RDATA[23] rdata_ch.RDATA[22] rdata_ch.RDATA[21] rdata_ch.RDATA[20] rdata_ch.RDATA[19] rdata_ch.RDATA[18] rdata_ch.RDATA[17] rdata_ch.RDATA[16] rdata_ch.RDATA[15] rdata_ch.RDATA[14] rdata_ch.RDATA[13] rdata_ch.RDATA[12] rdata_ch.RDATA[11] rdata_ch.RDATA[10] rdata_ch.RDATA[9] rdata_ch.RDATA[8] rdata_ch.RDATA[7] rdata_ch.RDATA[6] rdata_ch.RDATA[5] rdata_ch.RDATA[4] rdata_ch.RDATA[3] rdata_ch.RDATA[2] rdata_ch.RDATA[1] rdata_ch.RDATA[0] rdata_ch.RRESP[1] rdata_ch.RRESP[0] rdata_ch.RLAST rdata_ch.RUSER rdata_ch.RVALID haddr[63] haddr[62] haddr[61] haddr[60] haddr[59] haddr[58] haddr[57] haddr[56] haddr[55] haddr[54] haddr[53] haddr[52] haddr[51] haddr[50] haddr[49] haddr[48] haddr[47] haddr[46] haddr[45] haddr[44] haddr[43] haddr[42] haddr[41] haddr[40] haddr[39] haddr[38] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.1 |   *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 500 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'AXI_master'

Loaded alib file './alib-52/osu018_stdcells.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy link_addr_0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pkt0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pktctrl0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy link_addr_2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy link_addr_1_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pkt2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pkt1_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pktctrl2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pktctrl1_fifo before Pass 1 (OPT-776)
Information: Ungrouping 9 of 10 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'AXI_master'
Information: Added key list 'DesignWare' to design 'AXI_master'. (DDB-72)
Information: The register 'dch_cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'arid_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'arid_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'AXI_master'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:12  217412.0      0.09       2.7       0.0                            384.0857      0.00  
    0:00:12  217740.0      0.00       0.0       0.0                            384.9809      0.00  
    0:00:12  217740.0      0.00       0.0       0.0                            384.9809      0.00  
    0:00:12  217740.0      0.00       0.0       0.0                            384.9809      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:13  216604.0      0.00       0.0       0.0                            380.7000      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:13  216604.0      0.00       0.0       0.0                            378.3604      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:14  216572.0      0.00       0.0       0.0                            371.9718      0.00  
    0:00:14  216532.0      0.00       0.0       0.0                            371.9274      0.00  
    0:00:14  216532.0      0.00       0.0       0.0                            371.9274      0.00  
    0:00:14  216532.0      0.00       0.0       0.0                            371.9274      0.00  
    0:00:14  216532.0      0.00       0.0       0.0                            371.9274      0.00  
    0:00:14  216468.0      0.00       0.0       0.0                            371.7582      0.00  
    0:00:14  216468.0      0.00       0.0       0.0                            371.7582      0.00  
    0:00:14  216468.0      0.00       0.0       0.0                            371.7582      0.00  
    0:00:14  216468.0      0.00       0.0       0.0                            371.7582      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.00
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : AXI_master
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:39:49 2016
****************************************

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: raddr_ch.ARREADY
              (input port clocked by clk)
  Endpoint: link_addr_1_fifo/data_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 r
  raddr_ch.ARREADY (in)                                   0.00       0.60 r
  U3660/Y (NAND2X1)                                       0.05       0.65 f
  U3662/Y (AOI21X1)                                       0.12       0.78 r
  U3663/Y (NOR2X1)                                        0.09       0.86 f
  U3669/Y (NAND2X1)                                       0.14       1.01 r
  U4610/Y (NOR2X1)                                        0.10       1.10 f
  U4611/Y (NAND2X1)                                       0.10       1.20 r
  U2979/Y (OR2X1)                                         0.15       1.35 r
  U4807/Y (OAI21X1)                                       0.12       1.47 f
  U4831/Y (NOR2X1)                                        0.09       1.56 r
  U3317/Y (INVX2)                                         0.09       1.66 f
  U4832/Y (INVX4)                                         0.18       1.84 r
  U4833/Y (MUX2X1)                                        0.13       1.97 r
  link_addr_1_fifo/data_mem_reg[0][0]/D (DFFPOSX1)        0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  link_addr_1_fifo/data_mem_reg[0][0]/CLK (DFFPOSX1)      0.00       2.75 r
  library setup time                                     -0.18       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: raddr_ch.ARREADY
              (input port clocked by clk)
  Endpoint: link_addr_1_fifo/data_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 r
  raddr_ch.ARREADY (in)                                   0.00       0.60 r
  U3660/Y (NAND2X1)                                       0.05       0.65 f
  U3662/Y (AOI21X1)                                       0.12       0.78 r
  U3663/Y (NOR2X1)                                        0.09       0.86 f
  U3669/Y (NAND2X1)                                       0.14       1.01 r
  U4610/Y (NOR2X1)                                        0.10       1.10 f
  U4611/Y (NAND2X1)                                       0.10       1.20 r
  U2979/Y (OR2X1)                                         0.15       1.35 r
  U4807/Y (OAI21X1)                                       0.12       1.47 f
  U4831/Y (NOR2X1)                                        0.09       1.56 r
  U3317/Y (INVX2)                                         0.09       1.66 f
  U4832/Y (INVX4)                                         0.18       1.84 r
  U4867/Y (MUX2X1)                                        0.13       1.97 r
  link_addr_1_fifo/data_mem_reg[0][1]/D (DFFPOSX1)        0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  link_addr_1_fifo/data_mem_reg[0][1]/CLK (DFFPOSX1)      0.00       2.75 r
  library setup time                                     -0.18       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: raddr_ch.ARREADY
              (input port clocked by clk)
  Endpoint: link_addr_1_fifo/data_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 r
  raddr_ch.ARREADY (in)                                   0.00       0.60 r
  U3660/Y (NAND2X1)                                       0.05       0.65 f
  U3662/Y (AOI21X1)                                       0.12       0.78 r
  U3663/Y (NOR2X1)                                        0.09       0.86 f
  U3669/Y (NAND2X1)                                       0.14       1.01 r
  U4610/Y (NOR2X1)                                        0.10       1.10 f
  U4611/Y (NAND2X1)                                       0.10       1.20 r
  U2979/Y (OR2X1)                                         0.15       1.35 r
  U4807/Y (OAI21X1)                                       0.12       1.47 f
  U4831/Y (NOR2X1)                                        0.09       1.56 r
  U3317/Y (INVX2)                                         0.09       1.66 f
  U4832/Y (INVX4)                                         0.18       1.84 r
  U4872/Y (MUX2X1)                                        0.13       1.97 r
  link_addr_1_fifo/data_mem_reg[0][2]/D (DFFPOSX1)        0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  link_addr_1_fifo/data_mem_reg[0][2]/CLK (DFFPOSX1)      0.00       2.75 r
  library setup time                                     -0.18       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


1
report_area
 
****************************************
Report : area
Design : AXI_master
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:39:49 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                         1275
Number of nets:                          4282
Number of cells:                         3921
Number of combinational cells:           3126
Number of sequential cells:               795
Number of macros/black boxes:               0
Number of buf/inv:                       1040
Number of references:                      23

Combinational area:              92260.000000
Buf/Inv area:                    17136.000000
Noncombinational area:          124208.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                216468.000000
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : AXI_master
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:39:50 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  40.6383 mW   (98%)
  Net Switching Power  = 986.7037 uW    (2%)
                         ---------
Total Dynamic Power    =  41.6250 mW  (100%)

Cell Leakage Power     = 371.7582 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          39.6897            0.1001          197.4985           39.7900  (  95.59%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.9486            0.8866          174.2598            1.8354  (   4.41%)
--------------------------------------------------------------------------------------------------
Total             40.6383 mW         0.9867 mW       371.7582 nW        41.6254 mW
1
remove_unconnected_ports [find -hierarchy cell {"*"}]
1
set_dont_touch AXI_master
1
write -hierarchy -output $active_design.db
Writing ddc file 'AXI_master.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/AXI_master.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
##################################################################################################
################################################################################################
################################AXI_slave######################################################
################################################################################################
set active_design AXI_slave
AXI_slave
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:184: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:186: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
##################################################################################################
#############eth_core.sv #################################################################
##################################################################################################
elaborate $active_design 
Running PRESTO HDLC
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:206: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 67 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 131 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           147            |     no/auto      |
===============================================

Statistics for case statements in always block at line 190 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_slave line 56 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    awready_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_ach_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave line 116 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wready_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_dch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  burst_addr_d_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave line 182 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| w_rspch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'AXI_slave'.
Information: Building the design 'dma_fifo_exmem_swchrsp' instantiated from design 'AXI_slave' with
	the parameters "DWIDTH=6,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchrsp_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHRSP_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchaddr' instantiated from design 'AXI_slave' with
	the parameters "DWIDTH=36,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHADDR%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchaddr_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHADDR_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchdata' instantiated from design 'AXI_slave' with
	the parameters "DWIDTH=32,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHDATA%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchdata_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHDATA_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
current_design $active_design
Current design is 'AXI_slave'.
{AXI_slave}
link

  Linking design 'AXI_slave'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library)
                              /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

1
uniquify
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{w_ach.AWID[3] w_ach.AWID[2] w_ach.AWID[1] w_ach.AWID[0] w_ach.AWADDR[31] w_ach.AWADDR[30] w_ach.AWADDR[29] w_ach.AWADDR[28] w_ach.AWADDR[27] w_ach.AWADDR[26] w_ach.AWADDR[25] w_ach.AWADDR[24] w_ach.AWADDR[23] w_ach.AWADDR[22] w_ach.AWADDR[21] w_ach.AWADDR[20] w_ach.AWADDR[19] w_ach.AWADDR[18] w_ach.AWADDR[17] w_ach.AWADDR[16] w_ach.AWADDR[15] w_ach.AWADDR[14] w_ach.AWADDR[13] w_ach.AWADDR[12] w_ach.AWADDR[11] w_ach.AWADDR[10] w_ach.AWADDR[9] w_ach.AWADDR[8] w_ach.AWADDR[7] w_ach.AWADDR[6] w_ach.AWADDR[5] w_ach.AWADDR[4] w_ach.AWADDR[3] w_ach.AWADDR[2] w_ach.AWADDR[1] w_ach.AWADDR[0] w_ach.AWLEN[3] w_ach.AWLEN[2] w_ach.AWLEN[1] w_ach.AWLEN[0] w_ach.AWSIZE[2] w_ach.AWSIZE[1] w_ach.AWSIZE[0] w_ach.AWBURST[1] w_ach.AWBURST[0] w_ach.AWLOCK[1] w_ach.AWLOCK[0] w_ach.AWCACHE[1] w_ach.AWCACHE[0] w_ach.AWPROT[2] w_ach.AWPROT[1] w_ach.AWPROT[0] w_ach.AWVALID w_dch.WID[3] w_dch.WID[2] w_dch.WID[1] w_dch.WID[0] w_dch.WDATA[63] w_dch.WDATA[62] w_dch.WDATA[61] w_dch.WDATA[60] w_dch.WDATA[59] w_dch.WDATA[58] w_dch.WDATA[57] w_dch.WDATA[56] w_dch.WDATA[55] w_dch.WDATA[54] w_dch.WDATA[53] w_dch.WDATA[52] w_dch.WDATA[51] w_dch.WDATA[50] w_dch.WDATA[49] w_dch.WDATA[48] w_dch.WDATA[47] w_dch.WDATA[46] w_dch.WDATA[45] w_dch.WDATA[44] w_dch.WDATA[43] w_dch.WDATA[42] w_dch.WDATA[41] w_dch.WDATA[40] w_dch.WDATA[39] w_dch.WDATA[38] w_dch.WDATA[37] w_dch.WDATA[36] w_dch.WDATA[35] w_dch.WDATA[34] w_dch.WDATA[33] w_dch.WDATA[32] w_dch.WDATA[31] w_dch.WDATA[30] w_dch.WDATA[29] w_dch.WDATA[28] w_dch.WDATA[27] w_dch.WDATA[26] w_dch.WDATA[25] w_dch.WDATA[24] w_dch.WDATA[23] w_dch.WDATA[22] w_dch.WDATA[21] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 237 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'AXI_slave'
Information: The register 'wchdata_fifo/depth_left_reg[5]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[4]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[3]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[2]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[1]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[0]' will be removed. (OPT-1207)

Loaded alib file './alib-52/osu018_stdcells.db.alib'
Information: Ungrouping hierarchy wchrsp_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy wchaddr_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy wchdata_fifo before Pass 1 (OPT-776)
Information: Ungrouping 3 of 4 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'AXI_slave'
Information: The register 'wchdata_fifo/w_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/w_ptr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/w_ptr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/w_ptr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/w_ptr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'w_rspch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'w_ach_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'AXI_slave'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: The register 'burst_addr_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'burst_addr_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'burst_addr_d_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'burst_addr_d_reg[0]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'AXI_slave'. (DDB-72)
Information: Added key list 'DesignWare' to design 'AXI_slave_RSOP_67'. (DDB-72)
Information: Added key list 'DesignWare' to design 'AXI_slave_RSOP_68'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03   22663.0      0.00       0.0       0.0                             40.9315      0.00  
    0:00:03   22663.0      0.00       0.0       0.0                             40.9315      0.00  
    0:00:03   22663.0      0.00       0.0       0.0                             40.9315      0.00  
    0:00:03   22663.0      0.00       0.0       0.0                             40.9315      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04   22617.0      0.00       0.0       0.0                             40.6067      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04   22617.0      0.00       0.0       0.0                             40.4538      0.00  
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
    0:00:04   22617.0      0.00       0.0       0.0                             39.7794      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.00
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : AXI_slave
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:39:55 2016
****************************************

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: w_dch.WVALID
              (input port clocked by clk)
  Endpoint: reg_write_addr[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  w_dch.WVALID (in)                        0.00       0.60 r
  U377/Y (NAND2X1)                         0.06       0.66 f
  U378/Y (OR2X2)                           0.20       0.86 f
  U379/Y (INVX4)                           0.15       1.01 r
  U264/Y (OR2X1)                           0.13       1.14 r
  U308/Y (INVX2)                           0.47       1.61 f
  U641/Y (NAND2X1)                         0.19       1.80 r
  U642/Y (OAI21X1)                         0.03       1.83 f
  reg_write_addr[4] (out)                  0.00       1.83 f
  data arrival time                                   1.83

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  output external delay                   -0.30       2.45
  data required time                                  2.45
  -----------------------------------------------------------
  data required time                                  2.45
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: w_dch.WVALID
              (input port clocked by clk)
  Endpoint: reg_write_addr[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  w_dch.WVALID (in)                        0.00       0.60 r
  U377/Y (NAND2X1)                         0.06       0.66 f
  U378/Y (OR2X2)                           0.20       0.86 f
  U379/Y (INVX4)                           0.15       1.01 r
  U264/Y (OR2X1)                           0.13       1.14 r
  U308/Y (INVX2)                           0.47       1.61 f
  U515/Y (AOI22X1)                         0.15       1.76 r
  U516/Y (INVX1)                           0.02       1.78 f
  reg_write_addr[8] (out)                  0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  output external delay                   -0.30       2.45
  data required time                                  2.45
  -----------------------------------------------------------
  data required time                                  2.45
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: w_dch.WVALID
              (input port clocked by clk)
  Endpoint: reg_write_addr[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  w_dch.WVALID (in)                        0.00       0.60 r
  U377/Y (NAND2X1)                         0.06       0.66 f
  U378/Y (OR2X2)                           0.20       0.86 f
  U379/Y (INVX4)                           0.15       1.01 r
  U264/Y (OR2X1)                           0.13       1.14 r
  U308/Y (INVX2)                           0.47       1.61 f
  U511/Y (AOI22X1)                         0.15       1.76 r
  U512/Y (INVX1)                           0.02       1.78 f
  reg_write_addr[6] (out)                  0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  output external delay                   -0.30       2.45
  data required time                                  2.45
  -----------------------------------------------------------
  data required time                                  2.45
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.67


1
report_area
 
****************************************
Report : area
Design : AXI_slave
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:39:55 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                          414
Number of nets:                           614
Number of cells:                          461
Number of combinational cells:            393
Number of sequential cells:                68
Number of macros/black boxes:               0
Number of buf/inv:                        109
Number of references:                      17

Combinational area:              11001.000000
Buf/Inv area:                     1752.000000
Noncombinational area:           11616.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 22617.000000
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : AXI_slave
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:39:55 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   3.9658 mW   (93%)
  Net Switching Power  = 313.6126 uW    (7%)
                         ---------
Total Dynamic Power    =   4.2794 mW  (100%)

Cell Leakage Power     =  39.7794 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           3.7267        4.0752e-02           18.2998            3.7675  (  88.04%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.2390            0.2729           21.4796            0.5119  (  11.96%)
--------------------------------------------------------------------------------------------------
Total              3.9658 mW         0.3136 mW        39.7794 nW         4.2794 mW
1
remove_unconnected_ports [find -hierarchy cell {"*"}]
1
set_dont_touch $active_design 
1
write -hierarchy -output $active_design.db
Writing ddc file 'AXI_slave.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/AXI_slave.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
##################################################################################################
##################################################################################################
################################################################################################
################################AXI_slave######################################################
################################################################################################
set active_design dma_controller_tx
dma_controller_tx
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:109: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
elaborate $active_design 
Running PRESTO HDLC

Statistics for case statements in always block at line 40 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |     no/auto      |
===============================================

Statistics for case statements in always block at line 73 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine dma_controller_tx line 40 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rd_data_d_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      baddr_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    clink_ptr_reg    | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dma_controller_tx line 95 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| dma_controller_tx/120 |   16   |   64    |      4       |
===========================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dma_controller_tx'.
1
current_design $active_design
Current design is 'dma_controller_tx'.
{dma_controller_tx}
link

  Linking design 'dma_controller_tx'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library)
                              /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

1
uniquify
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{slave_addr[31] slave_addr[30] slave_addr[29] slave_addr[28] slave_addr[27] slave_addr[26] slave_addr[25] slave_addr[24] slave_addr[23] slave_addr[22] slave_addr[21] slave_addr[20] slave_addr[19] slave_addr[18] slave_addr[17] slave_addr[16] slave_addr[15] slave_addr[14] slave_addr[13] slave_addr[12] slave_addr[11] slave_addr[10] slave_addr[9] slave_addr[8] slave_addr[7] slave_addr[6] slave_addr[5] slave_addr[4] slave_addr[3] slave_addr[2] slave_addr[1] slave_addr[0] slave_data[63] slave_data[62] slave_data[61] slave_data[60] slave_data[59] slave_data[58] slave_data[57] slave_data[56] slave_data[55] slave_data[54] slave_data[53] slave_data[52] slave_data[51] slave_data[50] slave_data[49] slave_data[48] slave_data[47] slave_data[46] slave_data[45] slave_data[44] slave_data[43] slave_data[42] slave_data[41] slave_data[40] slave_data[39] slave_data[38] slave_data[37] slave_data[36] slave_data[35] slave_data[34] slave_data[33] slave_data[32] slave_data[31] slave_data[30] slave_data[29] slave_data[28] slave_data[27] slave_data[26] slave_data[25] slave_data[24] slave_data[23] slave_data[22] slave_data[21] slave_data[20] slave_data[19] slave_data[18] slave_data[17] slave_data[16] slave_data[15] slave_data[14] slave_data[13] slave_data[12] slave_data[11] slave_data[10] slave_data[9] slave_data[8] slave_data[7] slave_data[6] slave_data[5] slave_data[4] slave_data[3] slave_data[2] slave_data[1] slave_data[0] wr_en rd_en rd_addr[31] rd_addr[30] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1027 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'dma_controller_tx'

Loaded alib file './alib-52/osu018_stdcells.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dma_controller_tx'
Information: Added key list 'DesignWare' to design 'dma_controller_tx'. (DDB-72)
 Implement Synthetic for 'dma_controller_tx'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:16  346020.0      0.17       6.5       0.0                            569.1434      0.00  
    0:00:18  346785.0      0.00       0.1       0.0                            571.3271      0.00  
    0:00:18  346785.0      0.00       0.1       0.0                            571.3271      0.00  
    0:00:18  346785.0      0.00       0.1       0.0                            571.3271      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:19  345633.0      0.00       0.1       0.0                            566.4193      0.00  
    0:00:20  345625.0      0.00       0.1       0.0                            566.0027      0.00  
    0:00:20  345625.0      0.00       0.1       0.0                            566.0027      0.00  
    0:00:22  346173.0      0.00       0.0       0.0                            567.2610      0.00  
    0:00:22  346173.0      0.00       0.0       0.0                            567.2610      0.00  
    0:00:22  346173.0      0.00       0.0       0.0                            567.2610      0.00  
    0:00:22  346173.0      0.00       0.0       0.0                            567.2610      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:25  346337.0      0.00       0.0       0.0                            567.6737      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:26  346097.0      0.00       0.0       0.0                            565.3847      0.00  
    0:00:27  345969.0      0.00       0.0       0.0                            565.2983      0.00  
    0:00:27  345969.0      0.00       0.0       0.0                            565.2983      0.00  
    0:00:27  345969.0      0.00       0.0       0.0                            565.2983      0.00  
    0:00:27  345969.0      0.00       0.0       0.0                            565.2983      0.00  
    0:00:27  345817.0      0.00       0.0       0.0                            564.9819      0.00  
    0:00:27  345817.0      0.00       0.0       0.0                            564.9819      0.00  
    0:00:27  345817.0      0.00       0.0       0.0                            564.9819      0.00  
    0:00:27  345817.0      0.00       0.0       0.0                            564.9819      0.00  
    0:00:27  345809.0      0.00       0.0       0.0                            564.9451      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'dma_controller_tx' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clks.clk': 1161 load(s), 1 driver(s)
     Net 'clks.rst': 1161 load(s), 1 driver(s)
     Net 'n3072': 1161 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.00
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'dma_controller_tx' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : dma_controller_tx
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:40:26 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: rd_addr[29]
              (input port clocked by clk)
  Endpoint: rd_data[40]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  rd_addr[29] (in)                         0.00       0.60 f
  U4903/Y (NAND2X1)                        0.05       0.65 r
  U4905/Y (NOR2X1)                         0.07       0.72 f
  U4906/Y (NAND3X1)                        0.07       0.78 r
  U4913/Y (NOR2X1)                         0.09       0.87 f
  U4925/Y (AND2X2)                         0.12       0.99 f
  U4962/Y (NAND2X1)                        0.10       1.09 r
  U4978/Y (BUFX2)                          0.11       1.21 r
  U4979/Y (NOR2X1)                         0.09       1.30 f
  U5055/Y (INVX1)                          0.14       1.44 r
  U4349/Y (INVX1)                          0.16       1.60 f
  U5472/Y (AOI22X1)                        0.10       1.70 r
  U5480/Y (NAND3X1)                        0.05       1.75 f
  U4896/Y (INVX1)                          0.05       1.81 r
  U5484/Y (NAND3X1)                        0.04       1.85 f
  rd_data[40] (out)                        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  output external delay                   -0.30       2.45
  data required time                                  2.45
  -----------------------------------------------------------
  data required time                                  2.45
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: rd_addr[29]
              (input port clocked by clk)
  Endpoint: rd_data[44]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  rd_addr[29] (in)                         0.00       0.60 f
  U4903/Y (NAND2X1)                        0.05       0.65 r
  U4905/Y (NOR2X1)                         0.07       0.72 f
  U4906/Y (NAND3X1)                        0.07       0.78 r
  U4913/Y (NOR2X1)                         0.09       0.87 f
  U4925/Y (AND2X2)                         0.12       0.99 f
  U4962/Y (NAND2X1)                        0.10       1.09 r
  U4978/Y (BUFX2)                          0.11       1.21 r
  U4979/Y (NOR2X1)                         0.09       1.30 f
  U5055/Y (INVX1)                          0.14       1.44 r
  U4349/Y (INVX1)                          0.16       1.60 f
  U8263/Y (AOI22X1)                        0.10       1.70 r
  U8264/Y (NAND2X1)                        0.05       1.75 f
  U8268/Y (NOR2X1)                         0.06       1.81 r
  U8277/Y (NAND2X1)                        0.04       1.85 f
  rd_data[44] (out)                        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  output external delay                   -0.30       2.45
  data required time                                  2.45
  -----------------------------------------------------------
  data required time                                  2.45
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: rd_addr[29]
              (input port clocked by clk)
  Endpoint: rd_data[42]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  rd_addr[29] (in)                         0.00       0.60 f
  U4903/Y (NAND2X1)                        0.05       0.65 r
  U4905/Y (NOR2X1)                         0.07       0.72 f
  U4906/Y (NAND3X1)                        0.07       0.78 r
  U4913/Y (NOR2X1)                         0.09       0.87 f
  U4925/Y (AND2X2)                         0.12       0.99 f
  U4962/Y (NAND2X1)                        0.10       1.09 r
  U4978/Y (BUFX2)                          0.11       1.21 r
  U4987/Y (NOR2X1)                         0.09       1.30 f
  U5135/Y (INVX1)                          0.10       1.39 r
  U5142/Y (INVX1)                          0.19       1.59 f
  U4518/Y (NAND2X1)                        0.10       1.69 r
  U4514/Y (NAND2X1)                        0.05       1.74 f
  U4512/Y (NOR2X1)                         0.07       1.80 r
  U4507/Y (NAND3X1)                        0.05       1.85 f
  rd_data[42] (out)                        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  output external delay                   -0.30       2.45
  data required time                                  2.45
  -----------------------------------------------------------
  data required time                                  2.45
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.60


1
report_area
 
****************************************
Report : area
Design : dma_controller_tx
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:40:26 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                         1286
Number of nets:                          6210
Number of cells:                         6078
Number of combinational cells:           4916
Number of sequential cells:              1162
Number of macros/black boxes:               0
Number of buf/inv:                       1407
Number of references:                      20

Combinational area:             141473.000000
Buf/Inv area:                    24200.000000
Noncombinational area:          204336.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                345809.000000
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : dma_controller_tx
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:40:27 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  62.5005 mW   (97%)
  Net Switching Power  =   1.6176 mW    (3%)
                         ---------
Total Dynamic Power    =  64.1181 mW  (100%)

Cell Leakage Power     = 564.9451 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          62.2833        3.7859e-02          321.9105           62.3215  (  97.20%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.2181            1.5797          243.0347            1.7981  (   2.80%)
--------------------------------------------------------------------------------------------------
Total             62.5015 mW         1.6176 mW       564.9451 nW        64.1197 mW
1
remove_unconnected_ports [find -hierarchy cell {"*"}]
1
set_dont_touch $active_design 
1
write -hierarchy -output $active_design.db
Writing ddc file 'dma_controller_tx.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/dma_controller_tx.v'.
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
##################################################################################################
##################################################################################################
################################################################################################
################################CRC_block######################################################
################################################################################################
set active_design CRC_block
CRC_block
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D8.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D16.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D24.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D32.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D40.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D48.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D56.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D64.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D8.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D16.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D24.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D32.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D40.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D48.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D56.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D64.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:135: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:136: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:137: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:138: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:139: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:140: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:141: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:142: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:143: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:144: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:145: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:146: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:148: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:149: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:150: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:151: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:152: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
elaborate $active_design 
Running PRESTO HDLC

Statistics for case statements in always block at line 251 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |     no/auto      |
|           279            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CRC_block line 65 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    crcin8_d_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    crc_vld_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   crc_vld_2d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     dataout_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       crc_reg       | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
|     data8_d_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data16_d_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data32_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data64_d_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data48_d_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data40_d_reg     | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data56_d_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin16_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin24_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin32_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin40_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin48_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin56_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin64_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     load8_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load16_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load24_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load32_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load40_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load48_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load56_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load64_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data24_d_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:240: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'CRC_block'.
Information: Building the design 'CRC32_D8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D24'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D40'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D48'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D56'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D64'. (HDL-193)
Presto compilation completed successfully.
1
current_design $active_design
Current design is 'CRC_block'.
{CRC_block}
link

  Linking design 'CRC_block'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library)
                              /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

1
uniquify
Information: Uniquified 4 instances of design 'CRC32_D8'. (OPT-1056)
Information: Uniquified 4 instances of design 'CRC32_D16'. (OPT-1056)
Information: Uniquified 4 instances of design 'CRC32_D32'. (OPT-1056)
Information: Uniquified 2 instances of design 'CRC32_D48'. (OPT-1056)
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{dready datain[63] datain[62] datain[61] datain[60] datain[59] datain[58] datain[57] datain[56] datain[55] datain[54] datain[53] datain[52] datain[51] datain[50] datain[49] datain[48] datain[47] datain[46] datain[45] datain[44] datain[43] datain[42] datain[41] datain[40] datain[39] datain[38] datain[37] datain[36] datain[35] datain[34] datain[33] datain[32] datain[31] datain[30] datain[29] datain[28] datain[27] datain[26] datain[25] datain[24] datain[23] datain[22] datain[21] datain[20] datain[19] datain[18] datain[17] datain[16] datain[15] datain[14] datain[13] datain[12] datain[11] datain[10] datain[9] datain[8] datain[7] datain[6] datain[5] datain[4] datain[3] datain[2] datain[1] datain[0] ctrl_wd[7] ctrl_wd[6] ctrl_wd[5] ctrl_wd[4] ctrl_wd[3] ctrl_wd[2] ctrl_wd[1] ctrl_wd[0] bvalid[7] bvalid[6] bvalid[5] bvalid[4] bvalid[3] bvalid[2] bvalid[1] bvalid[0]}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'CRC_block'

Loaded alib file './alib-52/osu018_stdcells.db.alib'
Information: Ungrouping hierarchy crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping 18 of 19 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CRC_block'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:23  289391.0      0.28      17.8       0.0                            636.8451      0.00  
    0:00:24  293557.0      0.00       0.0       0.0                            650.5688      0.00  
    0:00:24  293557.0      0.00       0.0       0.0                            650.5688      0.00  
    0:00:24  293557.0      0.00       0.0       0.0                            650.5688      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:26  290889.0      0.03       0.2       0.0                            640.1493      0.00  
    0:00:26  290713.0      0.03       0.1       0.0                            638.6363      0.00  
    0:00:26  290713.0      0.03       0.1       0.0                            638.6363      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:26  291030.0      0.00       0.0       0.0                            639.5429      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:27  290671.0      0.00       0.0       0.0                            636.2784      0.00  
    0:00:27  290671.0      0.00       0.0       0.0                            636.2784      0.00  
    0:00:27  290671.0      0.00       0.0       0.0                            636.2784      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:27  290615.0      0.00       0.0       0.0                            636.0066      0.00  
    0:00:27  290535.0      0.00       0.0       0.0                            635.9933      0.00  
    0:00:27  290559.0      0.00       0.0       0.0                            636.0594      0.00  
    0:00:27  290559.0      0.00       0.0       0.0                            636.0594      0.00  
    0:00:27  290559.0      0.00       0.0       0.0                            636.0594      0.00  
    0:00:27  290263.0      0.00       0.0       0.0                            635.3354      0.00  
    0:00:27  290263.0      0.00       0.0       0.0                            635.3354      0.00  
    0:00:27  290263.0      0.00       0.0       0.0                            635.3354      0.00  
    0:00:27  290263.0      0.00       0.0       0.0                            635.3354      0.00  
    0:00:27  290231.0      0.00       0.0       0.0                            635.1884      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.00
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : CRC_block
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:40:58 2016
****************************************

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: crcin64_d_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcin8_d_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  crcin64_d_reg[15]/CLK (DFFSR)            0.00       0.00 r
  crcin64_d_reg[15]/Q (DFFSR)              0.29       0.29 f
  U5405/Y (XOR2X1)                         0.42       0.70 r
  U6082/Y (XNOR2X1)                        0.18       0.88 f
  U4875/Y (INVX2)                          0.14       1.02 r
  U6803/Y (XNOR2X1)                        0.20       1.21 r
  U6804/Y (XOR2X1)                         0.15       1.37 r
  U6807/Y (XNOR2X1)                        0.13       1.50 r
  U6810/Y (XNOR2X1)                        0.11       1.61 f
  U6834/Y (OAI21X1)                        0.08       1.69 r
  U4916/Y (OR2X2)                          0.12       1.81 r
  U4951/Y (INVX2)                          0.10       1.90 f
  U9170/Y (OAI22X1)                        0.07       1.98 r
  crcin8_d_reg[12]/D (DFFPOSX1)            0.00       1.98 r
  data arrival time                                   1.98

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  crcin8_d_reg[12]/CLK (DFFPOSX1)          0.00       2.75 r
  library setup time                      -0.17       2.58
  data required time                                  2.58
  -----------------------------------------------------------
  data required time                                  2.58
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: crcin64_d_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcin8_d_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  crcin64_d_reg[23]/CLK (DFFSR)            0.00       0.00 r
  crcin64_d_reg[23]/Q (DFFSR)              0.29       0.29 f
  U5565/Y (XOR2X1)                         0.11       0.40 r
  U4938/Y (BUFX2)                          0.22       0.62 r
  U5870/Y (XOR2X1)                         0.30       0.91 r
  U7026/Y (XOR2X1)                         0.21       1.12 r
  U7028/Y (XOR2X1)                         0.15       1.27 r
  U7029/Y (XNOR2X1)                        0.15       1.42 r
  U7036/Y (XNOR2X1)                        0.11       1.53 r
  U7037/Y (AOI22X1)                        0.06       1.59 f
  U7072/Y (NAND2X1)                        0.22       1.81 r
  U5141/Y (INVX4)                          0.09       1.90 f
  U9191/Y (OAI22X1)                        0.07       1.97 r
  crcin8_d_reg[20]/D (DFFPOSX1)            0.00       1.97 r
  data arrival time                                   1.97

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  crcin8_d_reg[20]/CLK (DFFPOSX1)          0.00       2.75 r
  library setup time                      -0.18       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: data40_d_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcin8_d_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  data40_d_reg[30]/CLK (DFFSR)             0.00       0.00 r
  data40_d_reg[30]/Q (DFFSR)               0.29       0.29 f
  U5589/Y (XOR2X1)                         0.37       0.66 r
  U5130/Y (XOR2X1)                         0.20       0.86 f
  U5124/Y (BUFX2)                          0.17       1.03 f
  U7341/Y (XOR2X1)                         0.14       1.17 r
  U7342/Y (XNOR2X1)                        0.16       1.32 r
  U7343/Y (XNOR2X1)                        0.15       1.47 r
  U7344/Y (XNOR2X1)                        0.11       1.59 r
  U7345/Y (AOI22X1)                        0.06       1.65 f
  U7346/Y (NAND3X1)                        0.12       1.77 r
  U8096/Y (INVX2)                          0.13       1.90 f
  U8097/Y (OAI22X1)                        0.08       1.98 r
  crcin8_d_reg[31]/D (DFFPOSX1)            0.00       1.98 r
  data arrival time                                   1.98

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  crcin8_d_reg[31]/CLK (DFFPOSX1)          0.00       2.75 r
  library setup time                      -0.17       2.58
  data required time                                  2.58
  -----------------------------------------------------------
  data required time                                  2.58
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.60


1
report_area
 
****************************************
Report : area
Design : CRC_block
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:40:58 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                          181
Number of nets:                          5062
Number of cells:                         4979
Number of combinational cells:           4327
Number of sequential cells:               652
Number of macros/black boxes:               0
Number of buf/inv:                        815
Number of references:                      23

Combinational area:             180135.000000
Buf/Inv area:                    14656.000000
Noncombinational area:          110096.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                290231.000000
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : CRC_block
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:40:59 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  34.5884 mW   (99%)
  Net Switching Power  = 298.5280 uW    (1%)
                         ---------
Total Dynamic Power    =  34.8870 mW  (100%)

Cell Leakage Power     = 635.1884 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          34.4849        6.1285e-03          173.9762           34.4912  (  98.86%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1035            0.2924          461.2122            0.3963  (   1.14%)
--------------------------------------------------------------------------------------------------
Total             34.5884 mW         0.2985 mW       635.1884 nW        34.8875 mW
1
remove_unconnected_ports [find -hierarchy cell {"*"}]
1
set_dont_touch $active_design 
1
write -hierarchy -output $active_design.db
Writing ddc file 'CRC_block.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/CRC_block.v'.
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
##################################################################################################
##################################################################################################
################################################################################################
################################queue_selection######################################################
################################################################################################
set active_design queue_selection
queue_selection
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/prienc.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/queue_selection.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/prienc.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/queue_selection.sv
Presto compilation completed successfully.
1
elaborate $active_design 
Running PRESTO HDLC

Statistics for case statements in always block at line 55 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/queue_selection.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |     no/auto      |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'queue_selection'.
Information: Building the design 'QOS_arb' instantiated from design 'queue_selection' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%req%)(N%arb_nxt%)(N%gnt%))". (HDL-193)

Statistics for case statements in always block at line 69 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            77            |      no/no       |
===============================================

Inferred memory devices in process
	in routine QOS_arb_I_clks_AXI_clks_to_rtl_ line 35 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   queue_gnt_d_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt0_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt1_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt2_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'prienc' instantiated from design 'QOS_arb_I_clks_AXI_clks_to_rtl_' with
	the parameters "N=3". (HDL-193)
Presto compilation completed successfully.
1
current_design $active_design
Current design is 'queue_selection'.
{queue_selection}
link

  Linking design 'queue_selection'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library)
                              /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

1
uniquify
Information: Uniquified 3 instances of design 'prienc_N3'. (OPT-1056)
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{arb_nxt pfifo_datain0[63] pfifo_datain0[62] pfifo_datain0[61] pfifo_datain0[60] pfifo_datain0[59] pfifo_datain0[58] pfifo_datain0[57] pfifo_datain0[56] pfifo_datain0[55] pfifo_datain0[54] pfifo_datain0[53] pfifo_datain0[52] pfifo_datain0[51] pfifo_datain0[50] pfifo_datain0[49] pfifo_datain0[48] pfifo_datain0[47] pfifo_datain0[46] pfifo_datain0[45] pfifo_datain0[44] pfifo_datain0[43] pfifo_datain0[42] pfifo_datain0[41] pfifo_datain0[40] pfifo_datain0[39] pfifo_datain0[38] pfifo_datain0[37] pfifo_datain0[36] pfifo_datain0[35] pfifo_datain0[34] pfifo_datain0[33] pfifo_datain0[32] pfifo_datain0[31] pfifo_datain0[30] pfifo_datain0[29] pfifo_datain0[28] pfifo_datain0[27] pfifo_datain0[26] pfifo_datain0[25] pfifo_datain0[24] pfifo_datain0[23] pfifo_datain0[22] pfifo_datain0[21] pfifo_datain0[20] pfifo_datain0[19] pfifo_datain0[18] pfifo_datain0[17] pfifo_datain0[16] pfifo_datain0[15] pfifo_datain0[14] pfifo_datain0[13] pfifo_datain0[12] pfifo_datain0[11] pfifo_datain0[10] pfifo_datain0[9] pfifo_datain0[8] pfifo_datain0[7] pfifo_datain0[6] pfifo_datain0[5] pfifo_datain0[4] pfifo_datain0[3] pfifo_datain0[2] pfifo_datain0[1] pfifo_datain0[0] pfifo_datain1[63] pfifo_datain1[62] pfifo_datain1[61] pfifo_datain1[60] pfifo_datain1[59] pfifo_datain1[58] pfifo_datain1[57] pfifo_datain1[56] pfifo_datain1[55] pfifo_datain1[54] pfifo_datain1[53] pfifo_datain1[52] pfifo_datain1[51] pfifo_datain1[50] pfifo_datain1[49] pfifo_datain1[48] pfifo_datain1[47] pfifo_datain1[46] pfifo_datain1[45] pfifo_datain1[44] pfifo_datain1[43] pfifo_datain1[42] pfifo_datain1[41] pfifo_datain1[40] pfifo_datain1[39] pfifo_datain1[38] pfifo_datain1[37] pfifo_datain1[36] pfifo_datain1[35] pfifo_datain1[34] pfifo_datain1[33] pfifo_datain1[32] pfifo_datain1[31] pfifo_datain1[30] pfifo_datain1[29] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 15 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'queue_selection'

Loaded alib file './alib-52/osu018_stdcells.db.alib'
Information: Ungrouping hierarchy qos before Pass 1 (OPT-776)
Information: Ungrouping hierarchy qos/pr0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy qos/pr2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy qos/pr1 before Pass 1 (OPT-776)
Information: Ungrouping 4 of 5 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'queue_selection'
Information: Added key list 'DesignWare' to design 'queue_selection'. (DDB-72)
 Implement Synthetic for 'queue_selection'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'queue_selection_DP_OP_30J5_122_3836_5'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03   22715.0      0.71      17.0       0.0                             43.6581      0.00  
    0:00:04   24189.0      0.42       9.9       0.0                             48.1206      0.00  
    0:00:04   24189.0      0.42       9.9       0.0                             48.1206      0.00  
    0:00:04   24189.0      0.42       9.9       0.0                             48.1206      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:05   23258.0      0.37       8.7       0.0                             45.0465      0.00  
    0:00:05   23218.0      0.37       8.6       0.0                             43.2818      0.00  
    0:00:05   23218.0      0.37       8.6       0.0                             43.2818      0.00  
    0:00:07   23498.0      0.24       5.8       0.0                             43.9254      0.00  
    0:00:07   23498.0      0.24       5.8       0.0                             43.9254      0.00  
    0:00:07   23498.0      0.24       5.8       0.0                             43.9254      0.00  
    0:00:07   23498.0      0.24       5.8       0.0                             43.9254      0.00  
    0:00:07   23498.0      0.24       5.8       0.0                             43.9254      0.00  
    0:00:07   23498.0      0.24       5.8       0.0                             43.9254      0.00  
    0:00:07   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:07   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:08   23719.0      0.22       5.2       0.0                             44.4785      0.00  
    0:00:09   24015.0      0.19       4.4       0.0 qos/srv_cnt1_d_reg[1]/D     44.8703      0.00  
    0:00:09   24087.0      0.18       4.4       0.0                             45.0323      0.00  
    0:00:09   24087.0      0.18       4.4       0.0                             45.0323      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09   24087.0      0.18       4.4       0.0                             45.0323      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09   23847.0      0.18       4.3       0.0                             44.0470      0.00  
    0:00:10   23847.0      0.18       4.3       0.0                             44.0470      0.00  
    0:00:10   23847.0      0.18       4.3       0.0                             44.0470      0.00  
    0:00:10   23871.0      0.18       4.3       0.0                             44.1573      0.00  
    0:00:10   23871.0      0.18       4.3       0.0                             44.1573      0.00  
    0:00:10   23871.0      0.18       4.3       0.0                             44.1573      0.00  
    0:00:10   23871.0      0.18       4.3       0.0                             44.1573      0.00  
    0:00:10   23879.0      0.18       4.3       0.0                             44.2041      0.00  
    0:00:10   23879.0      0.18       4.3       0.0                             44.2041      0.00  
    0:00:11   23855.0      0.18       4.3       0.0                             44.1380      0.00  
    0:00:11   23855.0      0.18       4.3       0.0                             44.1380      0.00  
    0:00:11   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:11   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:11   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:11   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:12   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:12   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:12   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:12   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:12   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:12   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:12   23959.0      0.18       4.3       0.0                             44.4402      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:12   23959.0      0.18       4.3       0.0                             44.4402      0.00  
    0:00:12   23895.0      0.18       4.3       0.0                             44.2537      0.00  
    0:00:12   23895.0      0.18       4.3       0.0                             44.2537      0.00  
    0:00:12   23895.0      0.18       4.3       0.0                             44.2537      0.00  
    0:00:13   23911.0      0.18       4.3       0.0                             44.3272      0.00  
    0:00:13   23823.0      0.18       4.3       0.0                             44.0922      0.00  
    0:00:13   23831.0      0.18       4.3       0.0                             44.1290      0.00  
    0:00:13   23831.0      0.18       4.3       0.0                             44.1290      0.00  
    0:00:13   23831.0      0.18       4.3       0.0                             44.1290      0.00  
    0:00:13   23807.0      0.18       4.3       0.0                             44.0087      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.00
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : queue_selection
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:41:13 2016
****************************************

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: crcfifo0_empty
              (input port clocked by clk)
  Endpoint: qos/srv_cnt1_d_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  crcfifo0_empty (in)                      0.00       0.60 f
  U540/Y (INVX8)                           0.02       0.62 r
  U600/Y (NAND2X1)                         0.04       0.67 f
  U680/Y (NAND3X1)                         0.09       0.76 r
  U546/Y (NOR2X1)                          0.06       0.82 f
  U545/Y (AOI21X1)                         0.09       0.92 r
  U543/Y (BUFX2)                           0.13       1.05 r
  U544/Y (NAND2X1)                         0.05       1.09 f
  U770/Y (OAI21X1)                         0.10       1.19 r
  U550/Y (XNOR2X1)                         0.13       1.33 r
  U549/Y (XOR2X1)                          0.13       1.46 r
  U601/Y (XNOR2X1)                         0.13       1.59 r
  U659/Y (XOR2X1)                          0.10       1.69 f
  U686/Y (NAND2X1)                         0.06       1.76 r
  U685/Y (NOR2X1)                          0.05       1.81 f
  U654/Y (NAND2X1)                         0.06       1.87 r
  U620/Y (NOR2X1)                          0.08       1.95 f
  U619/Y (NAND2X1)                         0.09       2.04 r
  U856/Y (BUFX4)                           0.13       2.17 r
  U857/Y (AND2X1)                          0.07       2.24 r
  qos/srv_cnt1_d_reg[5]/D (DFFSR)          0.00       2.24 r
  data arrival time                                   2.24

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  qos/srv_cnt1_d_reg[5]/CLK (DFFSR)        0.00       2.75 r
  library setup time                      -0.09       2.66
  data required time                                  2.66
  -----------------------------------------------------------
  data required time                                  2.66
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: crcfifo0_empty
              (input port clocked by clk)
  Endpoint: qos/srv_cnt0_d_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  crcfifo0_empty (in)                      0.00       0.60 f
  U540/Y (INVX8)                           0.02       0.62 r
  U600/Y (NAND2X1)                         0.04       0.67 f
  U680/Y (NAND3X1)                         0.09       0.76 r
  U546/Y (NOR2X1)                          0.06       0.82 f
  U545/Y (AOI21X1)                         0.09       0.92 r
  U543/Y (BUFX2)                           0.13       1.05 r
  U544/Y (NAND2X1)                         0.05       1.09 f
  U770/Y (OAI21X1)                         0.10       1.19 r
  U550/Y (XNOR2X1)                         0.13       1.33 r
  U549/Y (XOR2X1)                          0.13       1.46 r
  U601/Y (XNOR2X1)                         0.13       1.59 r
  U659/Y (XOR2X1)                          0.10       1.69 f
  U686/Y (NAND2X1)                         0.06       1.76 r
  U685/Y (NOR2X1)                          0.05       1.81 f
  U654/Y (NAND2X1)                         0.06       1.87 r
  U620/Y (NOR2X1)                          0.08       1.95 f
  U619/Y (NAND2X1)                         0.09       2.04 r
  U868/Y (BUFX4)                           0.13       2.17 r
  U870/Y (AND2X1)                          0.07       2.24 r
  qos/srv_cnt0_d_reg[2]/D (DFFSR)          0.00       2.24 r
  data arrival time                                   2.24

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  qos/srv_cnt0_d_reg[2]/CLK (DFFSR)        0.00       2.75 r
  library setup time                      -0.09       2.66
  data required time                                  2.66
  -----------------------------------------------------------
  data required time                                  2.66
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: crcfifo0_empty
              (input port clocked by clk)
  Endpoint: qos/srv_cnt2_d_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  crcfifo0_empty (in)                      0.00       0.60 f
  U540/Y (INVX8)                           0.02       0.62 r
  U600/Y (NAND2X1)                         0.04       0.67 f
  U680/Y (NAND3X1)                         0.09       0.76 r
  U546/Y (NOR2X1)                          0.06       0.82 f
  U545/Y (AOI21X1)                         0.09       0.92 r
  U543/Y (BUFX2)                           0.13       1.05 r
  U544/Y (NAND2X1)                         0.05       1.09 f
  U770/Y (OAI21X1)                         0.10       1.19 r
  U550/Y (XNOR2X1)                         0.13       1.33 r
  U549/Y (XOR2X1)                          0.13       1.46 r
  U601/Y (XNOR2X1)                         0.13       1.59 r
  U659/Y (XOR2X1)                          0.10       1.69 f
  U686/Y (NAND2X1)                         0.06       1.76 r
  U685/Y (NOR2X1)                          0.05       1.81 f
  U654/Y (NAND2X1)                         0.06       1.87 r
  U620/Y (NOR2X1)                          0.08       1.95 f
  U619/Y (NAND2X1)                         0.09       2.04 r
  U856/Y (BUFX4)                           0.13       2.17 r
  U873/Y (AND2X1)                          0.07       2.24 r
  qos/srv_cnt2_d_reg[6]/D (DFFSR)          0.00       2.24 r
  data arrival time                                   2.24

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  qos/srv_cnt2_d_reg[6]/CLK (DFFSR)        0.00       2.75 r
  library setup time                      -0.09       2.66
  data required time                                  2.66
  -----------------------------------------------------------
  data required time                                  2.66
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.42


1
report_area
 
****************************************
Report : area
Design : queue_selection
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:41:13 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                          466
Number of nets:                          1066
Number of cells:                          721
Number of combinational cells:            693
Number of sequential cells:                28
Number of macros/black boxes:               0
Number of buf/inv:                        237
Number of references:                      22

Combinational area:              19055.000000
Buf/Inv area:                     4280.000000
Noncombinational area:            4752.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 23807.000000
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : queue_selection
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:41:14 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   2.0488 mW   (80%)
  Net Switching Power  = 507.1883 uW   (20%)
                         ---------
Total Dynamic Power    =   2.5560 mW  (100%)

Cell Leakage Power     =  44.0087 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.5013        1.4527e-02            7.4863            1.5158  (  59.30%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.5475            0.4927           36.5224            1.0402  (  40.70%)
--------------------------------------------------------------------------------------------------
Total              2.0488 mW         0.5072 mW        44.0087 nW         2.5561 mW
1
remove_unconnected_ports [find -hierarchy cell {"*"}]
1
set_dont_touch $active_design 
1
write -hierarchy -output $active_design.db
Writing ddc file 'queue_selection.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/queue_selection.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
##################################################################################################
################################################################################################
################################AXI_master######################################################
################################################################################################
set active_design rs_layer
rs_layer
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:109: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:122: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
elaborate $active_design 
Running PRESTO HDLC
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:343: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 139 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |     no/auto      |
|           209            |     no/auto      |
|           313            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           399            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rs_layer line 87 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xgmii_txc_d_reg   | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cnt2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    IDC_cnt_d_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pkt_ctrl_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crc_tx_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  xgmii_tx_hold_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   crc_left_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  crc_bvalid_d_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt128_d_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_state_clk_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  wakeuptimer_d_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     div2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    gclk_en_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     bvalid_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'rs_layer'.
1
current_design $active_design
Current design is 'rs_layer'.
{rs_layer}
link

  Linking design 'rs_layer'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library)
                              /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

1
uniquify
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{start_transmit lpi pkt_data[63] pkt_data[62] pkt_data[61] pkt_data[60] pkt_data[59] pkt_data[58] pkt_data[57] pkt_data[56] pkt_data[55] pkt_data[54] pkt_data[53] pkt_data[52] pkt_data[51] pkt_data[50] pkt_data[49] pkt_data[48] pkt_data[47] pkt_data[46] pkt_data[45] pkt_data[44] pkt_data[43] pkt_data[42] pkt_data[41] pkt_data[40] pkt_data[39] pkt_data[38] pkt_data[37] pkt_data[36] pkt_data[35] pkt_data[34] pkt_data[33] pkt_data[32] pkt_data[31] pkt_data[30] pkt_data[29] pkt_data[28] pkt_data[27] pkt_data[26] pkt_data[25] pkt_data[24] pkt_data[23] pkt_data[22] pkt_data[21] pkt_data[20] pkt_data[19] pkt_data[18] pkt_data[17] pkt_data[16] pkt_data[15] pkt_data[14] pkt_data[13] pkt_data[12] pkt_data[11] pkt_data[10] pkt_data[9] pkt_data[8] pkt_data[7] pkt_data[6] pkt_data[5] pkt_data[4] pkt_data[3] pkt_data[2] pkt_data[1] pkt_data[0] pkt_empty pkt_ctrl[7] pkt_ctrl[6] pkt_ctrl[5] pkt_ctrl[4] pkt_ctrl[3] pkt_ctrl[2] pkt_ctrl[1] pkt_ctrl[0] pkt_crc[31] pkt_crc[30] pkt_crc[29] pkt_crc[28] pkt_crc[27] pkt_crc[26] pkt_crc[25] pkt_crc[24] pkt_crc[23] pkt_crc[22] pkt_crc[21] pkt_crc[20] pkt_crc[19] pkt_crc[18] pkt_crc[17] pkt_crc[16] pkt_crc[15] pkt_crc[14] pkt_crc[13] pkt_crc[12] pkt_crc[11] pkt_crc[10] pkt_crc[9] pkt_crc[8] pkt_crc[7] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'rs_layer'

Loaded alib file './alib-52/osu018_stdcells.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rs_layer'
Information: Added key list 'DesignWare' to design 'rs_layer'. (DDB-72)
 Implement Synthetic for 'rs_layer'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04   70041.0      0.03       0.1       0.0                            118.5150      0.00  
    0:00:04   70306.0      0.00       0.0       0.0                            119.3318      0.00  
    0:00:04   70306.0      0.00       0.0       0.0                            119.3318      0.00  
    0:00:04   70306.0      0.00       0.0       0.0                            119.3318      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04   70098.0      0.00       0.0       0.0                            118.3038      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04   70098.0      0.00       0.0       0.0                            118.2163      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04   70106.0      0.00       0.0       0.0                            117.5824      0.00  
    0:00:04   70090.0      0.00       0.0       0.0                            117.5379      0.00  
    0:00:04   70090.0      0.00       0.0       0.0                            117.5379      0.00  
    0:00:04   70090.0      0.00       0.0       0.0                            117.5379      0.00  
    0:00:05   70090.0      0.00       0.0       0.0                            117.5379      0.00  
    0:00:05   69994.0      0.00       0.0       0.0                            117.2221      0.00  
    0:00:05   69994.0      0.00       0.0       0.0                            117.2221      0.00  
    0:00:05   69994.0      0.00       0.0       0.0                            117.2221      0.00  
    0:00:05   69994.0      0.00       0.0       0.0                            117.2221      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.00
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : rs_layer
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:41:19 2016
****************************************

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: cur_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: xgmii_tx_hold_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cur_state_reg[0]/CLK (DFFSR)             0.00       0.00 r
  cur_state_reg[0]/Q (DFFSR)               0.26       0.26 f
  U1100/Y (INVX1)                          0.12       0.37 r
  U1052/Y (INVX1)                          0.16       0.54 f
  U1106/Y (NAND2X1)                        0.27       0.81 r
  U1061/Y (OR2X1)                          0.22       1.03 r
  U1268/Y (OAI21X1)                        0.40       1.43 f
  U1676/Y (BUFX4)                          0.45       1.88 f
  U1969/Y (NAND2X1)                        0.12       2.00 r
  U1970/Y (OAI21X1)                        0.05       2.04 f
  xgmii_tx_hold_reg[12]/D (DFFSR)          0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  xgmii_tx_hold_reg[12]/CLK (DFFSR)        0.00       2.75 r
  library setup time                      -0.11       2.64
  data required time                                  2.64
  -----------------------------------------------------------
  data required time                                  2.64
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: cur_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: xgmii_tx_hold_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cur_state_reg[0]/CLK (DFFSR)             0.00       0.00 r
  cur_state_reg[0]/Q (DFFSR)               0.26       0.26 f
  U1100/Y (INVX1)                          0.12       0.37 r
  U1052/Y (INVX1)                          0.16       0.54 f
  U1106/Y (NAND2X1)                        0.27       0.81 r
  U1061/Y (OR2X1)                          0.22       1.03 r
  U1268/Y (OAI21X1)                        0.40       1.43 f
  U1676/Y (BUFX4)                          0.45       1.88 f
  U1975/Y (NAND2X1)                        0.12       2.00 r
  U1976/Y (OAI21X1)                        0.05       2.04 f
  xgmii_tx_hold_reg[14]/D (DFFSR)          0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  xgmii_tx_hold_reg[14]/CLK (DFFSR)        0.00       2.75 r
  library setup time                      -0.11       2.64
  data required time                                  2.64
  -----------------------------------------------------------
  data required time                                  2.64
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: cur_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: xgmii_tx_hold_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cur_state_reg[0]/CLK (DFFSR)             0.00       0.00 r
  cur_state_reg[0]/Q (DFFSR)               0.26       0.26 f
  U1100/Y (INVX1)                          0.12       0.37 r
  U1052/Y (INVX1)                          0.16       0.54 f
  U1106/Y (NAND2X1)                        0.27       0.81 r
  U1061/Y (OR2X1)                          0.22       1.03 r
  U1268/Y (OAI21X1)                        0.40       1.43 f
  U1676/Y (BUFX4)                          0.45       1.88 f
  U1978/Y (NAND2X1)                        0.12       2.00 r
  U1979/Y (OAI21X1)                        0.05       2.04 f
  xgmii_tx_hold_reg[15]/D (DFFSR)          0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.25       2.75
  xgmii_tx_hold_reg[15]/CLK (DFFSR)        0.00       2.75 r
  library setup time                      -0.11       2.64
  data required time                                  2.64
  -----------------------------------------------------------
  data required time                                  2.64
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.60


1
report_area
 
****************************************
Report : area
Design : rs_layer
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:41:19 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                          157
Number of nets:                          1517
Number of cells:                         1396
Number of combinational cells:           1161
Number of sequential cells:               235
Number of macros/black boxes:               0
Number of buf/inv:                        282
Number of references:                      21

Combinational area:              28810.000000
Buf/Inv area:                     4752.000000
Noncombinational area:           41184.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 69994.000000
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : rs_layer
Version: K-2015.06-SP5-1
Date   : Sun Nov  6 01:41:19 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  13.7622 mW   (94%)
  Net Switching Power  = 907.8401 uW    (6%)
                         ---------
Total Dynamic Power    =  14.6700 mW  (100%)

Cell Leakage Power     = 117.2221 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          13.2534            0.1109           64.8812           13.3643  (  91.10%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.5088            0.7970           52.3410            1.3058  (   8.90%)
--------------------------------------------------------------------------------------------------
Total             13.7622 mW         0.9078 mW       117.2221 nW        14.6701 mW
1
remove_unconnected_ports [find -hierarchy cell {"*"}]
1
set_dont_touch $active_design 
1
write -hierarchy -output $active_design.db
Writing ddc file 'rs_layer.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/rs_layer.v'.
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
quit

Thank you...
