[submodule "src/OV7670-Verilog"]
	path = src/OV7670-Verilog
	url = https://github.com/westonb/OV7670-Verilog
