;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	SUB @127, 106
	MOV -507, <-27
	ADD 210, 30
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	SUB @-127, 100
	JMN <-30, 9
	ADD 210, 60
	SUB -207, <-120
	ADD 100, 90
	SPL 300, -72
	SUB @127, 106
	SUB @0, @2
	SUB @-127, 100
	ADD 210, 60
	ADD <100, -39
	SUB @127, 106
	SPL 300, -72
	SUB @127, 106
	SUB @127, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	ADD <100, -39
	MOV -7, <-20
	SUB #0, @0
	MOV -7, <-20
	MOV -7, <-20
	SPL 300, -72
	ADD <100, -39
	SPL 300, -72
	SUB 20, @62
	SUB -207, <-120
	MOV -801, <-20
	SPL 300, 90
	SLT #270, <1
	SLT #270, <1
	SLT #270, <1
	MOV -507, <-27
	MOV -507, <-27
	MOV -1, <-20
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	SUB @127, 106
	MOV -507, <-27
	ADD 210, 30
