// Seed: 3651273338
module module_0 ();
  logic id_1 = ~1'h0;
  logic id_2 = id_1;
  logic id_3;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    output wand id_3,
    input supply0 id_4,
    input wor id_5
    , id_11,
    input tri1 id_6,
    input uwire id_7,
    input tri id_8,
    input wand id_9
);
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    input supply0 id_4
);
  parameter id_6 = -1;
  logic id_7;
  always begin : LABEL_0
    @(posedge {-1{id_1 * 1}});
  end
  wire id_8;
  module_0 modCall_1 ();
endmodule
