{
  "module_name": "aic94xx_reg_def.h",
  "hash_id": "55bbd2fde071a5cdca29ab7e3104c0b3c84286665f6c5a5fbda94487e35f53d0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/aic94xx/aic94xx_reg_def.h",
  "human_readable_source": " \n \n\n#ifndef _ADP94XX_REG_DEF_H_\n#define _ADP94XX_REG_DEF_H_\n\n \n#define CSEQ_MODE_PAGE_SIZE\t0x200\t\t \n#define LmSEQ_MODE_PAGE_SIZE\t0x200\t\t \n#define LmSEQ_HOST_REG_SIZE   \t0x4000\t\t \n\n \n\n \n\n \n#define COMBIST\t\t(REG_BASE_ADDR + 0x00)\n\n \n#define\t\tL7BLKRST\t\t0x80000000\n#define\t\tL6BLKRST\t\t0x40000000\n#define\t\tL5BLKRST\t\t0x20000000\n#define\t\tL4BLKRST\t\t0x10000000\n#define\t\tL3BLKRST\t\t0x08000000\n#define\t\tL2BLKRST\t\t0x04000000\n#define\t\tL1BLKRST\t\t0x02000000\n#define\t\tL0BLKRST\t\t0x01000000\n#define\t\tLmBLKRST\t\t0xFF000000\n#define LmBLKRST_COMBIST(phyid)\t\t(1 << (24 + phyid))\n\n#define\t\tOCMBLKRST\t\t0x00400000\n#define\t\tCTXMEMBLKRST\t\t0x00200000\n#define\t\tCSEQBLKRST\t\t0x00100000\n#define\t\tEXSIBLKRST\t\t0x00040000\n#define\t\tDPIBLKRST\t\t0x00020000\n#define\t\tDFIFBLKRST\t\t0x00010000\n#define\t\tHARDRST\t\t\t0x00000200\n#define\t\tCOMBLKRST\t\t0x00000100\n#define\t\tFRCDFPERR\t\t0x00000080\n#define\t\tFRCCIOPERR\t\t0x00000020\n#define\t\tFRCBISTERR\t\t0x00000010\n#define\t\tCOMBISTEN\t\t0x00000004\n#define\t\tCOMBISTDONE\t\t0x00000002\t \n#define \tCOMBISTFAIL\t\t0x00000001\t \n\n#define COMSTAT\t\t(REG_BASE_ADDR + 0x04)\n\n#define\t\tREQMBXREAD\t\t0x00000040\n#define \tRSPMBXAVAIL\t\t0x00000020\n#define \tCSBUFPERR\t\t0x00000008\n#define\t\tOVLYERR\t\t\t0x00000004\n#define \tCSERR\t\t\t0x00000002\n#define\t\tOVLYDMADONE\t\t0x00000001\n\n#define\t\tCOMSTAT_MASK\t\t(REQMBXREAD | RSPMBXAVAIL | \\\n\t\t\t\t\t CSBUFPERR | OVLYERR | CSERR |\\\n\t\t\t\t\t OVLYDMADONE)\n\n#define COMSTATEN\t(REG_BASE_ADDR + 0x08)\n\n#define\t\tEN_REQMBXREAD\t\t0x00000040\n#define\t\tEN_RSPMBXAVAIL\t\t0x00000020\n#define\t\tEN_CSBUFPERR\t\t0x00000008\n#define\t\tEN_OVLYERR\t\t0x00000004\n#define\t\tEN_CSERR\t\t0x00000002\n#define\t\tEN_OVLYDONE\t\t0x00000001\n\n#define SCBPRO\t\t(REG_BASE_ADDR + 0x0C)\n\n#define\t\tSCBCONS_MASK\t\t0xFFFF0000\n#define\t\tSCBPRO_MASK\t\t0x0000FFFF\n\n#define CHIMREQMBX\t(REG_BASE_ADDR + 0x10)\n\n#define CHIMRSPMBX\t(REG_BASE_ADDR + 0x14)\n\n#define CHIMINT\t\t(REG_BASE_ADDR + 0x18)\n\n#define\t\tEXT_INT0\t\t0x00000800\n#define\t\tEXT_INT1\t\t0x00000400\n#define\t\tPORRSTDET\t\t0x00000200\n#define\t\tHARDRSTDET\t\t0x00000100\n#define\t\tDLAVAILQ\t\t0x00000080\t \n#define\t\tHOSTERR\t\t\t0x00000040\n#define\t\tINITERR\t\t\t0x00000020\n#define\t\tDEVINT\t\t\t0x00000010\n#define\t\tCOMINT\t\t\t0x00000008\n#define\t\tDEVTIMER2\t\t0x00000004\n#define\t\tDEVTIMER1\t\t0x00000002\n#define\t\tDLAVAIL\t\t\t0x00000001\n\n#define\t\tCHIMINT_MASK\t\t(HOSTERR | INITERR | DEVINT | COMINT |\\\n\t\t\t\t\t DEVTIMER2 | DEVTIMER1 | DLAVAIL)\n\n#define \tDEVEXCEPT_MASK\t\t(HOSTERR | INITERR | DEVINT | COMINT)\n\n#define CHIMINTEN\t(REG_BASE_ADDR + 0x1C)\n\n#define\t\tRST_EN_EXT_INT1\t\t0x01000000\n#define\t\tRST_EN_EXT_INT0\t\t0x00800000\n#define\t\tRST_EN_HOSTERR\t\t0x00400000\n#define\t\tRST_EN_INITERR\t\t0x00200000\n#define\t\tRST_EN_DEVINT\t\t0x00100000\n#define\t\tRST_EN_COMINT\t\t0x00080000\n#define\t\tRST_EN_DEVTIMER2\t0x00040000\n#define\t\tRST_EN_DEVTIMER1\t0x00020000\n#define\t\tRST_EN_DLAVAIL\t\t0x00010000\n#define\t\tSET_EN_EXT_INT1\t\t0x00000100\n#define\t\tSET_EN_EXT_INT0\t\t0x00000080\n#define\t\tSET_EN_HOSTERR\t\t0x00000040\n#define\t\tSET_EN_INITERR\t\t0x00000020\n#define\t\tSET_EN_DEVINT\t\t0x00000010\n#define\t\tSET_EN_COMINT\t\t0x00000008\n#define\t\tSET_EN_DEVTIMER2\t0x00000004\n#define\t\tSET_EN_DEVTIMER1\t0x00000002\n#define\t\tSET_EN_DLAVAIL\t\t0x00000001\n\n#define\t\tRST_CHIMINTEN\t\t(RST_EN_HOSTERR | RST_EN_INITERR | \\\n\t\t\t\t\t RST_EN_DEVINT | RST_EN_COMINT | \\\n\t\t\t\t\t RST_EN_DEVTIMER2 | RST_EN_DEVTIMER1 |\\\n\t\t\t\t\t RST_EN_DLAVAIL)\n\n#define\t\tSET_CHIMINTEN\t\t(SET_EN_HOSTERR | SET_EN_INITERR |\\\n\t\t\t\t\t SET_EN_DEVINT | SET_EN_COMINT |\\\n\t\t\t\t\t SET_EN_DLAVAIL)\n\n#define OVLYDMACTL\t(REG_BASE_ADDR + 0x20)\n\n#define\t\tOVLYADR_MASK\t\t0x07FF0000\n#define\t\tOVLYLSEQ_MASK\t\t0x0000FF00\n#define\t\tOVLYCSEQ\t\t0x00000080\n#define\t\tOVLYHALTERR\t\t0x00000040\n#define\t\tPIOCMODE\t\t0x00000020\n#define\t\tRESETOVLYDMA\t\t0x00000008\t \n#define\t\tSTARTOVLYDMA\t\t0x00000004\n#define\t\tSTOPOVLYDMA\t\t0x00000002\t \n#define\t\tOVLYDMAACT\t\t0x00000001\t \n\n#define OVLYDMACNT\t(REG_BASE_ADDR + 0x24)\n\n#define\t\tOVLYDOMAIN1\t\t0x20000000\t \n#define\t\tOVLYDOMAIN0\t\t0x10000000\n#define\t\tOVLYBUFADR_MASK\t\t0x007F0000\n#define\t\tOVLYDMACNT_MASK\t\t0x00003FFF\n\n#define OVLYDMAADR\t(REG_BASE_ADDR + 0x28)\n\n#define DMAERR\t\t(REG_BASE_ADDR + 0x30)\n\n#define\t\tOVLYERRSTAT_MASK\t0x0000FF00\t \n#define\t\tCSERRSTAT_MASK\t\t0x000000FF\t \n\n#define SPIODATA\t(REG_BASE_ADDR + 0x34)\n\n \n\n#define T1CNTRLR\t(REG_BASE_ADDR + 0x40)\n\n#define\t\tT1DONE\t\t\t0x00010000\t \n#define\t\tTIMER64\t\t\t0x00000400\n#define\t\tT1ENABLE\t\t0x00000200\n#define\t\tT1RELOAD\t\t0x00000100\n#define\t\tT1PRESCALER_MASK\t0x00000003\n\n#define\tT1CMPR\t\t(REG_BASE_ADDR + 0x44)\n\n#define T1CNTR\t\t(REG_BASE_ADDR + 0x48)\n\n#define T2CNTRLR\t(REG_BASE_ADDR + 0x4C)\n\n#define\t\tT2DONE\t\t\t0x00010000\t \n#define\t\tT2ENABLE\t\t0x00000200\n#define\t\tT2RELOAD\t\t0x00000100\n#define\t\tT2PRESCALER_MASK\t0x00000003\n\n#define\tT2CMPR\t\t(REG_BASE_ADDR + 0x50)\n\n#define T2CNTR\t\t(REG_BASE_ADDR + 0x54)\n\n \n\n \n#define CMDCTXBASE\t(REG_BASE_ADDR + 0x800)\n\n#define DEVCTXBASE\t(REG_BASE_ADDR + 0x808)\n\n#define CTXDOMAIN\t(REG_BASE_ADDR + 0x810)\n\n#define\t\tDEVCTXDOMAIN1\t\t0x00000008\t \n#define\t\tDEVCTXDOMAIN0\t\t0x00000004\n#define\t\tCMDCTXDOMAIN1\t\t0x00000002\t \n#define\t\tCMDCTXDOMAIN0\t\t0x00000001\n\n#define DCHCTL\t\t(REG_BASE_ADDR + 0x814)\n\n#define\t\tOCMBISTREPAIR\t\t0x00080000\n#define\t\tOCMBISTEN\t\t0x00040000\n#define\t\tOCMBISTDN\t\t0x00020000\t \n#define\t\tOCMBISTFAIL\t\t0x00010000\t \n#define\t\tDDBBISTEN\t\t0x00004000\n#define\t\tDDBBISTDN\t\t0x00002000\t \n#define\t\tDDBBISTFAIL\t\t0x00001000\t \n#define\t\tSCBBISTEN\t\t0x00000400\n#define\t\tSCBBISTDN\t\t0x00000200\t \n#define\t\tSCBBISTFAIL\t\t0x00000100\t \n\n#define\t\tMEMSEL_MASK\t\t0x000000E0\n#define\t\tMEMSEL_CCM_LSEQ\t\t0x00000000\n#define\t\tMEMSEL_CCM_IOP\t\t0x00000020\n#define\t\tMEMSEL_CCM_SASCTL\t0x00000040\n#define\t\tMEMSEL_DCM_LSEQ\t\t0x00000060\n#define\t\tMEMSEL_DCM_IOP\t\t0x00000080\n#define\t\tMEMSEL_OCM\t\t0x000000A0\n\n#define\t\tFRCERR\t\t\t0x00000010\n#define\t\tAUTORLS\t\t\t0x00000001\n\n#define DCHREVISION\t(REG_BASE_ADDR + 0x818)\n\n#define\t\tDCHREVISION_MASK\t0x000000FF\n\n#define DCHSTATUS\t(REG_BASE_ADDR + 0x81C)\n\n#define\t\tEN_CFIFTOERR\t\t0x00020000\n#define\t\tCFIFTOERR\t\t0x00000200\n#define\t\tCSEQINT\t\t\t0x00000100\t \n#define\t\tLSEQ7INT\t\t0x00000080\t \n#define\t\tLSEQ6INT\t\t0x00000040\t \n#define\t\tLSEQ5INT\t\t0x00000020\t \n#define\t\tLSEQ4INT\t\t0x00000010\t \n#define\t\tLSEQ3INT\t\t0x00000008\t \n#define\t\tLSEQ2INT\t\t0x00000004\t \n#define\t\tLSEQ1INT\t\t0x00000002\t \n#define\t\tLSEQ0INT\t\t0x00000001\t \n\n#define\t\tLSEQINT_MASK\t\t(LSEQ7INT | LSEQ6INT | LSEQ5INT |\\\n\t\t\t\t\t LSEQ4INT | LSEQ3INT | LSEQ2INT\t|\\\n\t\t\t\t\t LSEQ1INT | LSEQ0INT)\n\n#define DCHDFIFDEBUG\t(REG_BASE_ADDR + 0x820)\n#define\t\tENFAIRMST\t\t0x00FF0000\n#define\t\tDISWRMST9\t\t0x00000200\n#define\t\tDISWRMST8\t\t0x00000100\n#define\t\tDISRDMST\t\t0x000000FF\n\n#define ATOMICSTATCTL\t(REG_BASE_ADDR + 0x824)\n \n#define\t\tAUTOINC\t\t\t0x80\n#define\t\tATOMICERR\t\t0x04\n#define\t\tATOMICWIN\t\t0x02\n#define\t\tATOMICDONE\t\t0x01\n\n\n#define ALTCIOADR\t(REG_BASE_ADDR + 0x828)\n \n\n#define ASCBPTR\t\t(REG_BASE_ADDR + 0x82C)\n \n\n#define ADDBPTR\t\t(REG_BASE_ADDR + 0x82E)\n \n\n#define ANEWDATA\t(REG_BASE_ADDR + 0x830)\n \n\n#define AOLDDATA\t(REG_BASE_ADDR + 0x834)\n \n\n#define CTXACCESS\t(REG_BASE_ADDR + 0x838)\n \n\n \n\n \n#define ARP2CTL\t\t0x00\n\n#define\t\tFRCSCRPERR\t\t0x00040000\n#define\t\tFRCARP2PERR\t\t0x00020000\n#define\t\tFRCARP2ILLOPC\t\t0x00010000\n#define\t\tENWAITTO\t\t0x00008000\n#define\t\tPERRORDIS\t\t0x00004000\n#define\t\tFAILDIS\t\t\t0x00002000\n#define\t\tCIOPERRDIS\t\t0x00001000\n#define\t\tBREAKEN3\t\t0x00000800\n#define\t\tBREAKEN2\t\t0x00000400\n#define\t\tBREAKEN1\t\t0x00000200\n#define\t\tBREAKEN0\t\t0x00000100\n#define\t\tEPAUSE\t\t\t0x00000008\n#define\t\tPAUSED\t\t\t0x00000004\t \n#define\t\tSTEP\t\t\t0x00000002\n#define\t\tARP2RESET\t\t0x00000001\t \n\n#define ARP2INT\t\t0x04\n\n#define\t\tHALTCODE_MASK\t\t0x00FF0000\t \n#define\t\tARP2WAITTO\t\t0x00000100\n#define\t\tARP2HALTC\t\t0x00000080\n#define\t\tARP2ILLOPC\t\t0x00000040\n#define\t\tARP2PERR\t\t0x00000020\n#define\t\tARP2CIOPERR\t\t0x00000010\n#define\t\tARP2BREAK3\t\t0x00000008\n#define\t\tARP2BREAK2\t\t0x00000004\n#define\t\tARP2BREAK1\t\t0x00000002\n#define\t\tARP2BREAK0\t\t0x00000001\n\n#define ARP2INTEN\t0x08\n\n#define\t\tEN_ARP2WAITTO\t\t0x00000100\n#define\t\tEN_ARP2HALTC\t\t0x00000080\n#define\t\tEN_ARP2ILLOPC\t\t0x00000040\n#define\t\tEN_ARP2PERR\t\t0x00000020\n#define\t\tEN_ARP2CIOPERR\t\t0x00000010\n#define\t\tEN_ARP2BREAK3\t\t0x00000008\n#define\t\tEN_ARP2BREAK2\t\t0x00000004\n#define\t\tEN_ARP2BREAK1\t\t0x00000002\n#define\t\tEN_ARP2BREAK0\t\t0x00000001\n\n#define ARP2BREAKADR01\t0x0C\n\n#define\t\tBREAKADR1_MASK\t\t0x0FFF0000\n#define\t\tBREAKADR0_MASK\t\t0x00000FFF\n\n#define\tARP2BREAKADR23\t0x10\n\n#define\t\tBREAKADR3_MASK\t\t0x0FFF0000\n#define\t\tBREAKADR2_MASK\t\t0x00000FFF\n\n \n\n \n#define MODEPTR\t\t0x00\n\n#define\t\tDSTMODE\t\t\t0xF0\n#define\t\tSRCMODE\t\t\t0x0F\n\n#define ALTMODE\t\t0x01\n\n#define\t\tALTDMODE\t\t0xF0\n#define\t\tALTSMODE\t\t0x0F\n\n#define ATOMICXCHG\t0x02\n\n#define FLAG\t\t0x04\n\n#define\t\tINTCODE_MASK\t\t0xF0\n#define\t\tALTMODEV2\t\t0x04\n#define\t\tCARRY_INT\t\t0x02\n#define\t\tCARRY\t\t\t0x01\n\n#define ARP2INTCTL\t0x05\n\n#define \tPAUSEDIS\t\t0x80\n#define\t\tRSTINTCTL\t\t0x40\n#define\t\tPOPALTMODE\t\t0x08\n#define\t\tALTMODEV\t\t0x04\n#define\t\tINTMASK\t\t\t0x02\n#define\t\tIRET\t\t\t0x01\n\n#define STACK\t\t0x06\n\n#define FUNCTION1\t0x07\n\n#define PRGMCNT\t\t0x08\n\n#define ACCUM\t\t0x0A\n\n#define SINDEX\t\t0x0C\n\n#define DINDEX\t\t0x0E\n\n#define ALLONES\t\t0x10\n\n#define ALLZEROS\t0x11\n\n#define SINDIR\t\t0x12\n\n#define DINDIR\t\t0x13\n\n#define JUMLDIR\t\t0x14\n\n#define ARP2HALTCODE\t0x15\n\n#define CURRADDR\t0x16\n\n#define LASTADDR\t0x18\n\n#define NXTLADDR\t0x1A\n\n#define DBGPORTPTR\t0x1C\n\n#define DBGPORT\t\t0x1D\n\n \n#define MnSCBPTR      \t0x20\n\n#define MnDDBPTR      \t0x22\n\n#define SCRATCHPAGE\t0x24\n\n#define MnSCRATCHPAGE\t0x25\n\n#define SCRATCHPAGESV\t0x26\n\n#define MnSCRATCHPAGESV\t0x27\n\n#define MnDMAERRS\t0x46\n\n#define MnSGDMAERRS\t0x47\n\n#define MnSGBUF\t\t0x53\n\n#define MnSGDMASTAT\t0x5b\n\n#define MnDDMACTL\t0x5c\t \n\n#define MnDDMASTAT\t0x5d\t \n\n#define MnDDMAMODE\t0x5e\t \n\n#define MnDMAENG\t0x60\n\n#define MnPIPECTL\t0x61\n\n#define MnSGBADR\t0x65\n\n#define MnSCB_SITE\t0x100\n\n#define MnDDB_SITE\t0x180\n\n \n#define BISTCTL0\t0x4C\n\n#define BISTCTL1\t0x50\n\n#define MAPPEDSCR\t0x800\n\n \n#define CSEQ_HOST_REG_BASE_ADR\t\t0xB8001000\n\n#define CARP2CTL\t\t\t(CSEQ_HOST_REG_BASE_ADR\t+ ARP2CTL)\n\n#define CARP2INT\t\t\t(CSEQ_HOST_REG_BASE_ADR\t+ ARP2INT)\n\n#define CARP2INTEN\t\t\t(CSEQ_HOST_REG_BASE_ADR\t+ ARP2INTEN)\n\n#define CARP2BREAKADR01\t\t\t(CSEQ_HOST_REG_BASE_ADR+ARP2BREAKADR01)\n\n#define CARP2BREAKADR23\t\t\t(CSEQ_HOST_REG_BASE_ADR+ARP2BREAKADR23)\n\n#define CBISTCTL\t\t\t(CSEQ_HOST_REG_BASE_ADR\t+ BISTCTL1)\n\n#define\t\tCSEQRAMBISTEN\t\t0x00000040\n#define\t\tCSEQRAMBISTDN\t\t0x00000020\t \n#define\t\tCSEQRAMBISTFAIL\t\t0x00000010\t \n#define\t\tCSEQSCRBISTEN\t\t0x00000004\n#define\t\tCSEQSCRBISTDN\t\t0x00000002\t \n#define\t\tCSEQSCRBISTFAIL\t\t0x00000001\t \n\n#define CMAPPEDSCR\t\t\t(CSEQ_HOST_REG_BASE_ADR\t+ MAPPEDSCR)\n\n \n#define CSEQ_CIO_REG_BASE_ADR\t\tREG_BASE_ADDR_CSEQCIO\n\n#define CSEQm_CIO_REG(Mode, Reg) \\\n\t\t(CSEQ_CIO_REG_BASE_ADR  + \\\n\t\t((u32) (Mode) * CSEQ_MODE_PAGE_SIZE) + (u32) (Reg))\n\n#define CMODEPTR\t(CSEQ_CIO_REG_BASE_ADR + MODEPTR)\n\n#define CALTMODE\t(CSEQ_CIO_REG_BASE_ADR + ALTMODE)\n\n#define CATOMICXCHG\t(CSEQ_CIO_REG_BASE_ADR + ATOMICXCHG)\n\n#define CFLAG\t\t(CSEQ_CIO_REG_BASE_ADR + FLAG)\n\n#define CARP2INTCTL\t(CSEQ_CIO_REG_BASE_ADR + ARP2INTCTL)\n\n#define CSTACK\t\t(CSEQ_CIO_REG_BASE_ADR + STACK)\n\n#define CFUNCTION1\t(CSEQ_CIO_REG_BASE_ADR + FUNCTION1)\n\n#define CPRGMCNT\t(CSEQ_CIO_REG_BASE_ADR + PRGMCNT)\n\n#define CACCUM\t\t(CSEQ_CIO_REG_BASE_ADR + ACCUM)\n\n#define CSINDEX\t\t(CSEQ_CIO_REG_BASE_ADR + SINDEX)\n\n#define CDINDEX\t\t(CSEQ_CIO_REG_BASE_ADR + DINDEX)\n\n#define CALLONES\t(CSEQ_CIO_REG_BASE_ADR + ALLONES)\n\n#define CALLZEROS\t(CSEQ_CIO_REG_BASE_ADR + ALLZEROS)\n\n#define CSINDIR\t\t(CSEQ_CIO_REG_BASE_ADR + SINDIR)\n\n#define CDINDIR\t\t(CSEQ_CIO_REG_BASE_ADR + DINDIR)\n\n#define CJUMLDIR\t(CSEQ_CIO_REG_BASE_ADR + JUMLDIR)\n\n#define CARP2HALTCODE\t(CSEQ_CIO_REG_BASE_ADR + ARP2HALTCODE)\n\n#define CCURRADDR\t(CSEQ_CIO_REG_BASE_ADR + CURRADDR)\n\n#define CLASTADDR\t(CSEQ_CIO_REG_BASE_ADR + LASTADDR)\n\n#define CNXTLADDR\t(CSEQ_CIO_REG_BASE_ADR + NXTLADDR)\n\n#define CDBGPORTPTR\t(CSEQ_CIO_REG_BASE_ADR + DBGPORTPTR)\n\n#define CDBGPORT\t(CSEQ_CIO_REG_BASE_ADR + DBGPORT)\n\n#define CSCRATCHPAGE\t(CSEQ_CIO_REG_BASE_ADR + SCRATCHPAGE)\n\n#define CMnSCBPTR(Mode)       CSEQm_CIO_REG(Mode, MnSCBPTR)\n\n#define CMnDDBPTR(Mode)       CSEQm_CIO_REG(Mode, MnDDBPTR)\n\n#define CMnSCRATCHPAGE(Mode)\t\tCSEQm_CIO_REG(Mode, MnSCRATCHPAGE)\n\n#define CLINKCON\t(CSEQ_CIO_REG_BASE_ADR + 0x28)\n\n#define\tCCIOAACESS\t(CSEQ_CIO_REG_BASE_ADR + 0x2C)\n\n \n#define MnREQMBX 0x30\n#define CMnREQMBX(Mode)\t\t\tCSEQm_CIO_REG(Mode, 0x30)\n\n \n#define CSEQCON\t\t\t\tCSEQm_CIO_REG(8, 0x30)\n\n \n#define MnRSPMBX 0x34\n#define CMnRSPMBX(Mode)\t\t\tCSEQm_CIO_REG(Mode, 0x34)\n\n \n#define CSEQCOMCTL\t\t\tCSEQm_CIO_REG(8, 0x34)\n\n \n#define CSEQCOMSTAT\t\t\tCSEQm_CIO_REG(8, 0x35)\n\n \n#define CSEQCOMINTEN\t\t\tCSEQm_CIO_REG(8, 0x36)\n\n \n#define CSEQCOMDMACTL\t\t\tCSEQm_CIO_REG(8, 0x37)\n\n#define\t\tCSHALTERR\t\t0x10\n#define\t\tRESETCSDMA\t\t0x08\t\t \n#define\t\tSTARTCSDMA\t\t0x04\n#define\t\tSTOPCSDMA\t\t0x02\t\t \n#define\t\tCSDMAACT\t\t0x01\t\t \n\n \n#define MnINT 0x38\n#define CMnINT(Mode)\t\t\tCSEQm_CIO_REG(Mode, 0x38)\n\n#define\t\tCMnREQMBXE\t\t0x02\n#define\t\tCMnRSPMBXF\t\t0x01\n#define\t\tCMnINT_MASK\t\t0x00000003\n\n \n#define CSEQREQMBX\t\t\tCSEQm_CIO_REG(8, 0x38)\n\n \n#define MnINTEN 0x3C\n#define CMnINTEN(Mode)\t\t\tCSEQm_CIO_REG(Mode, 0x3C)\n\n#define\t\tEN_CMnRSPMBXF\t\t0x01\n\n \n#define CSEQRSPMBX\t\t\tCSEQm_CIO_REG(8, 0x3C)\n\n \n#define CSDMAADR\t\t\tCSEQm_CIO_REG(8, 0x40)\n\n \n#define CSDMACNT\t\t\tCSEQm_CIO_REG(8, 0x48)\n\n \n#define CSEQDLCTL\t\t\tCSEQm_CIO_REG(8, 0x4D)\n\n#define\t\tDONELISTEND\t\t0x10\n#define \tDONELISTSIZE_MASK\t0x0F\n#define\t\tDONELISTSIZE_8ELEM\t0x01\n#define\t\tDONELISTSIZE_16ELEM\t0x02\n#define\t\tDONELISTSIZE_32ELEM\t0x03\n#define\t\tDONELISTSIZE_64ELEM\t0x04\n#define\t\tDONELISTSIZE_128ELEM\t0x05\n#define\t\tDONELISTSIZE_256ELEM\t0x06\n#define\t\tDONELISTSIZE_512ELEM\t0x07\n#define\t\tDONELISTSIZE_1024ELEM\t0x08\n#define\t\tDONELISTSIZE_2048ELEM\t0x09\n#define\t\tDONELISTSIZE_4096ELEM\t0x0A\n#define\t\tDONELISTSIZE_8192ELEM\t0x0B\n#define\t\tDONELISTSIZE_16384ELEM\t0x0C\n\n \n#define CSEQDLOFFS\t\t\tCSEQm_CIO_REG(8, 0x4E)\n\n \n#define CM11INTVEC0\t\t\tCSEQm_CIO_REG(11, 0x50)\n\n \n#define CM11INTVEC1\t\t\tCSEQm_CIO_REG(11, 0x52)\n\n \n#define CM11INTVEC2\t\t\tCSEQm_CIO_REG(11, 0x54)\n\n#define\tCCONMSK\t  \t\t\t(CSEQ_CIO_REG_BASE_ADR + 0x60)\n\n#define\tCCONEXIST\t\t\t(CSEQ_CIO_REG_BASE_ADR + 0x61)\n\n#define\tCCONMODE\t\t\t(CSEQ_CIO_REG_BASE_ADR + 0x62)\n\n#define CTIMERCALC\t\t\t(CSEQ_CIO_REG_BASE_ADR + 0x64)\n\n#define CINTDIS\t\t\t\t(CSEQ_CIO_REG_BASE_ADR + 0x68)\n\n \n#define CSBUFFER\t\t\tCSEQm_CIO_REG(8, 0x80)\n\n#define\tCSCRATCH\t\t\t(CSEQ_CIO_REG_BASE_ADR + 0x1C0)\n\n \n#define CMnSCRATCH(Mode)\t\tCSEQm_CIO_REG(Mode, 0x1E0)\n\n \n#define CSEQ_RAM_REG_BASE_ADR\t\t0xB8004000\n\n \n#define MODECTL\t\t0x40\n\n#define DBGMODE\t\t0x44\n\n#define CONTROL\t\t0x48\n#define LEDTIMER\t\t0x00010000\n#define LEDTIMERS_10us\t\t0x00000000\n#define LEDTIMERS_1ms\t\t0x00000800\n#define LEDTIMERS_100ms\t\t0x00001000\n#define LEDMODE_TXRX\t\t0x00000000\n#define LEDMODE_CONNECTED\t0x00000200\n#define LEDPOL\t\t\t0x00000100\n\n#define LSEQRAM\t\t0x1000\n\n \n#define LSEQ0_HOST_REG_BASE_ADR\t\t0xB8020000\n#define LSEQ1_HOST_REG_BASE_ADR\t\t0xB8024000\n#define LSEQ2_HOST_REG_BASE_ADR\t\t0xB8028000\n#define LSEQ3_HOST_REG_BASE_ADR\t\t0xB802C000\n#define LSEQ4_HOST_REG_BASE_ADR\t\t0xB8030000\n#define LSEQ5_HOST_REG_BASE_ADR\t\t0xB8034000\n#define LSEQ6_HOST_REG_BASE_ADR\t\t0xB8038000\n#define LSEQ7_HOST_REG_BASE_ADR\t\t0xB803C000\n\n#define LmARP2CTL(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tARP2CTL)\n\n#define LmARP2INT(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tARP2INT)\n\n#define LmARP2INTEN(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tARP2INTEN)\n\n#define LmDBGMODE(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tDBGMODE)\n\n#define LmCONTROL(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tCONTROL)\n\n#define LmARP2BREAKADR01(LinkNum)\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tARP2BREAKADR01)\n\n#define LmARP2BREAKADR23(LinkNum)\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tARP2BREAKADR23)\n\n#define LmMODECTL(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tMODECTL)\n\n#define\t\tLmAUTODISCI\t\t0x08000000\n#define\t\tLmDSBLBITLT\t\t0x04000000\n#define\t\tLmDSBLANTT\t\t0x02000000\n#define\t\tLmDSBLCRTT\t\t0x01000000\n#define\t\tLmDSBLCONT\t\t0x00000100\n#define\t\tLmPRIMODE\t\t0x00000080\n#define\t\tLmDSBLHOLD\t\t0x00000040\n#define\t\tLmDISACK\t\t0x00000020\n#define\t\tLmBLIND48\t\t0x00000010\n#define\t\tLmRCVMODE_MASK\t\t0x0000000C\n#define\t\tLmRCVMODE_PLD\t\t0x00000000\n#define\t\tLmRCVMODE_HPC\t\t0x00000004\n\n#define LmDBGMODE(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tDBGMODE)\n\n#define\t\tLmFRCPERR\t\t0x80000000\n#define\t\tLmMEMSEL_MASK\t\t0x30000000\n#define\t\tLmFRCRBPERR\t\t0x00000000\n#define\t\tLmFRCTBPERR\t\t0x10000000\n#define\t\tLmFRCSGBPERR\t\t0x20000000\n#define\t\tLmFRCARBPERR\t\t0x30000000\n#define\t\tLmRCVIDW\t\t0x00080000\n#define\t\tLmINVDWERR\t\t0x00040000\n#define\t\tLmRCVDISP\t\t0x00004000\n#define\t\tLmDISPERR\t\t0x00002000\n#define\t\tLmDSBLDSCR\t\t0x00000800\n#define\t\tLmDSBLSCR\t\t0x00000400\n#define\t\tLmFRCNAK\t\t0x00000200\n#define\t\tLmFRCROFS\t\t0x00000100\n#define\t\tLmFRCCRC\t\t0x00000080\n#define\t\tLmFRMTYPE_MASK\t\t0x00000070\n#define\t\tLmSG_DATA\t\t0x00000000\n#define\t\tLmSG_COMMAND\t\t0x00000010\n#define\t\tLmSG_TASK\t\t0x00000020\n#define\t\tLmSG_TGTXFER\t\t0x00000030\n#define\t\tLmSG_RESPONSE\t\t0x00000040\n#define\t\tLmSG_IDENADDR\t\t0x00000050\n#define\t\tLmSG_OPENADDR\t\t0x00000060\n#define\t\tLmDISCRCGEN\t\t0x00000008\n#define\t\tLmDISCRCCHK\t\t0x00000004\n#define\t\tLmSSXMTFRM\t\t0x00000002\n#define\t\tLmSSRCVFRM\t\t0x00000001\n\n#define LmCONTROL(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tCONTROL)\n\n#define\t\tLmSTEPXMTFRM\t\t0x00000002\n#define\t\tLmSTEPRCVFRM\t\t0x00000001\n\n#define LmBISTCTL0(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t  \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) + \\\n\t\t\t\t\tBISTCTL0)\n\n#define\t\tARBBISTEN\t\t0x40000000\n#define\t\tARBBISTDN\t\t0x20000000\t \n#define\t\tARBBISTFAIL\t\t0x10000000\t \n#define\t\tTBBISTEN\t\t0x00000400\n#define\t\tTBBISTDN\t\t0x00000200\t \n#define\t\tTBBISTFAIL\t\t0x00000100\t \n#define\t\tRBBISTEN\t\t0x00000040\n#define\t\tRBBISTDN\t\t0x00000020\t \n#define\t\tRBBISTFAIL\t\t0x00000010\t \n#define\t\tSGBISTEN\t\t0x00000004\n#define\t\tSGBISTDN\t\t0x00000002\t \n#define\t\tSGBISTFAIL\t\t0x00000001\t \n\n#define LmBISTCTL1(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t \\\n\t\t\t\t\t((LinkNum)*LmSEQ_HOST_REG_SIZE) +\\\n\t\t\t\t\tBISTCTL1)\n\n#define\t\tLmRAMPAGE1\t\t0x00000200\n#define\t\tLmRAMPAGE0\t\t0x00000100\n#define\t\tLmIMEMBISTEN\t\t0x00000040\n#define\t\tLmIMEMBISTDN\t\t0x00000020\t \n#define\t\tLmIMEMBISTFAIL\t\t0x00000010\t \n#define\t\tLmSCRBISTEN\t\t0x00000004\n#define\t\tLmSCRBISTDN\t\t0x00000002\t \n#define\t\tLmSCRBISTFAIL\t\t0x00000001\t \n#define\t\tLmRAMPAGE\t\t(LmRAMPAGE1 + LmRAMPAGE0)\n#define\t\tLmRAMPAGE_LSHIFT\t0x8\n\n#define LmSCRATCH(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t   \\\n\t\t\t\t\t((LinkNum) * LmSEQ_HOST_REG_SIZE) +\\\n\t\t\t\t\tMAPPEDSCR)\n\n#define LmSEQRAM(LinkNum)\t\t(LSEQ0_HOST_REG_BASE_ADR +\t   \\\n\t\t\t\t\t((LinkNum) * LmSEQ_HOST_REG_SIZE) +\\\n\t\t\t\t\tLSEQRAM)\n\n \n#define LmSEQ_CIOBUS_REG_BASE\t\t0x2000\n\n#define  LmSEQ_PHY_BASE(Mode, LinkNum) \\\n\t\t(LSEQ0_HOST_REG_BASE_ADR + \\\n\t\t(LmSEQ_HOST_REG_SIZE * (u32) (LinkNum)) + \\\n\t\tLmSEQ_CIOBUS_REG_BASE + \\\n\t\t((u32) (Mode) * LmSEQ_MODE_PAGE_SIZE))\n\n#define  LmSEQ_PHY_REG(Mode, LinkNum, Reg) \\\n                 (LmSEQ_PHY_BASE(Mode, LinkNum) + (u32) (Reg))\n\n#define LmMODEPTR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, MODEPTR)\n\n#define LmALTMODE(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, ALTMODE)\n\n#define LmATOMICXCHG(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, ATOMICXCHG)\n\n#define LmFLAG(LinkNum)\t\t\tLmSEQ_PHY_REG(0, LinkNum, FLAG)\n\n#define LmARP2INTCTL(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, ARP2INTCTL)\n\n#define LmSTACK(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, STACK)\n\n#define LmFUNCTION1(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, FUNCTION1)\n\n#define LmPRGMCNT(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, PRGMCNT)\n\n#define LmACCUM(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, ACCUM)\n\n#define LmSINDEX(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, SINDEX)\n\n#define LmDINDEX(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, DINDEX)\n\n#define LmALLONES(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, ALLONES)\n\n#define LmALLZEROS(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, ALLZEROS)\n\n#define LmSINDIR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, SINDIR)\n\n#define LmDINDIR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, DINDIR)\n\n#define LmJUMLDIR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, JUMLDIR)\n\n#define LmARP2HALTCODE(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, ARP2HALTCODE)\n\n#define LmCURRADDR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, CURRADDR)\n\n#define LmLASTADDR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, LASTADDR)\n\n#define LmNXTLADDR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, NXTLADDR)\n\n#define LmDBGPORTPTR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, DBGPORTPTR)\n\n#define LmDBGPORT(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, DBGPORT)\n\n#define LmSCRATCHPAGE(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, SCRATCHPAGE)\n\n#define LmMnSCRATCHPAGE(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, \t\\\n\t\t\t\t\t\t      MnSCRATCHPAGE)\n\n#define LmTIMERCALC(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x28)\n\n#define LmREQMBX(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x30)\n\n#define LmRSPMBX(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x34)\n\n#define LmMnINT(LinkNum, Mode)\t\tLmSEQ_PHY_REG(Mode, LinkNum, 0x38)\n\n#define\t\tCTXMEMSIZE\t\t0x80000000\t \n#define\t\tLmACKREQ\t\t0x08000000\n#define\t\tLmNAKREQ\t\t0x04000000\n#define\t\tLmMnXMTERR\t\t0x02000000\n#define\t\tLmM5OOBSVC\t\t0x01000000\n#define\t\tLmHWTINT\t\t0x00800000\n#define\t\tLmMnCTXDONE\t\t0x00100000\n#define\t\tLmM2REQMBXF\t\t0x00080000\n#define\t\tLmM2RSPMBXE\t\t0x00040000\n#define\t\tLmMnDMAERR\t\t0x00020000\n#define\t\tLmRCVPRIM\t\t0x00010000\n#define\t\tLmRCVERR\t\t0x00008000\n#define\t\tLmADDRRCV\t\t0x00004000\n#define\t\tLmMnHDRMISS\t\t0x00002000\n#define\t\tLmMnWAITSCB\t\t0x00001000\n#define\t\tLmMnRLSSCB\t\t0x00000800\n#define\t\tLmMnSAVECTX\t\t0x00000400\n#define\t\tLmMnFETCHSG\t\t0x00000200\n#define\t\tLmMnLOADCTX\t\t0x00000100\n#define\t\tLmMnCFGICL\t\t0x00000080\n#define\t\tLmMnCFGSATA\t\t0x00000040\n#define\t\tLmMnCFGEXPSATA\t\t0x00000020\n#define\t\tLmMnCFGCMPLT\t\t0x00000010\n#define\t\tLmMnCFGRBUF\t\t0x00000008\n#define\t\tLmMnSAVETTR\t\t0x00000004\n#define\t\tLmMnCFGRDAT\t\t0x00000002\n#define\t\tLmMnCFGHDR\t\t0x00000001\n\n#define LmMnINTEN(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x3C)\n\n#define\t\tEN_LmACKREQ\t\t0x08000000\n#define\t\tEN_LmNAKREQ\t\t0x04000000\n#define\t\tEN_LmMnXMTERR\t\t0x02000000\n#define\t\tEN_LmM5OOBSVC\t\t0x01000000\n#define\t\tEN_LmHWTINT\t\t0x00800000\n#define\t\tEN_LmMnCTXDONE\t\t0x00100000\n#define\t\tEN_LmM2REQMBXF\t\t0x00080000\n#define\t\tEN_LmM2RSPMBXE\t\t0x00040000\n#define\t\tEN_LmMnDMAERR\t\t0x00020000\n#define\t\tEN_LmRCVPRIM\t\t0x00010000\n#define\t\tEN_LmRCVERR\t\t0x00008000\n#define\t\tEN_LmADDRRCV\t\t0x00004000\n#define\t\tEN_LmMnHDRMISS\t\t0x00002000\n#define\t\tEN_LmMnWAITSCB\t\t0x00001000\n#define\t\tEN_LmMnRLSSCB\t\t0x00000800\n#define\t\tEN_LmMnSAVECTX\t\t0x00000400\n#define\t\tEN_LmMnFETCHSG\t\t0x00000200\n#define\t\tEN_LmMnLOADCTX\t\t0x00000100\n#define\t\tEN_LmMnCFGICL\t\t0x00000080\n#define\t\tEN_LmMnCFGSATA\t\t0x00000040\n#define\t\tEN_LmMnCFGEXPSATA\t0x00000020\n#define\t\tEN_LmMnCFGCMPLT\t\t0x00000010\n#define\t\tEN_LmMnCFGRBUF\t\t0x00000008\n#define\t\tEN_LmMnSAVETTR\t\t0x00000004\n#define\t\tEN_LmMnCFGRDAT\t\t0x00000002\n#define\t\tEN_LmMnCFGHDR\t\t0x00000001\n\n#define\t\tLmM0INTEN_MASK\t\t(EN_LmMnCFGCMPLT | EN_LmMnCFGRBUF | \\\n\t\t\t\t\t EN_LmMnSAVETTR | EN_LmMnCFGRDAT | \\\n\t\t\t\t\t EN_LmMnCFGHDR | EN_LmRCVERR | \\\n\t\t\t\t\t EN_LmADDRRCV | EN_LmMnHDRMISS | \\\n\t\t\t\t\t EN_LmMnRLSSCB | EN_LmMnSAVECTX | \\\n\t\t\t\t\t EN_LmMnFETCHSG | EN_LmMnLOADCTX | \\\n\t\t\t\t\t EN_LmHWTINT | EN_LmMnCTXDONE | \\\n\t\t\t\t\t EN_LmRCVPRIM | EN_LmMnCFGSATA | \\\n\t\t\t\t\t EN_LmMnCFGEXPSATA | EN_LmMnDMAERR)\n\n#define\t\tLmM1INTEN_MASK\t\t(EN_LmMnCFGCMPLT | EN_LmADDRRCV | \\\n\t\t\t\t\t EN_LmMnRLSSCB | EN_LmMnSAVECTX | \\\n\t\t\t\t\t EN_LmMnFETCHSG | EN_LmMnLOADCTX | \\\n\t\t\t\t\t EN_LmMnXMTERR | EN_LmHWTINT | \\\n\t\t\t\t\t EN_LmMnCTXDONE | EN_LmRCVPRIM | \\\n\t\t\t\t\t EN_LmRCVERR | EN_LmMnDMAERR)\n\n#define\t\tLmM2INTEN_MASK\t\t(EN_LmADDRRCV | EN_LmHWTINT | \\\n\t\t\t\t\t EN_LmM2REQMBXF | EN_LmRCVPRIM | \\\n\t\t\t\t\t EN_LmRCVERR)\n\n#define\t\tLmM5INTEN_MASK\t\t(EN_LmADDRRCV | EN_LmM5OOBSVC | \\\n\t\t\t\t\t EN_LmHWTINT | EN_LmRCVPRIM | \\\n\t\t\t\t\t EN_LmRCVERR)\n\n#define LmXMTPRIMD(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x40)\n\n#define LmXMTPRIMCS(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x44)\n\n#define LmCONSTAT(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x45)\n\n#define LmMnDMAERRS(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x46)\n\n#define LmMnSGDMAERRS(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x47)\n\n#define LmM0EXPHDRP(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x48)\n\n#define LmM1SASALIGN(LinkNum)\t\tLmSEQ_PHY_REG(1, LinkNum, 0x48)\n#define SAS_ALIGN_DEFAULT\t\t0xFF\n\n#define LmM0MSKHDRP(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x49)\n\n#define LmM1STPALIGN(LinkNum)\t\tLmSEQ_PHY_REG(1, LinkNum, 0x49)\n#define STP_ALIGN_DEFAULT\t\t0x1F\n\n#define LmM0RCVHDRP(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x4A)\n\n#define LmM1XMTHDRP(LinkNum)\t\tLmSEQ_PHY_REG(1, LinkNum, 0x4A)\n\n#define LmM0ICLADR(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x4B)\n\n#define LmM1ALIGNMODE(LinkNum)\t\tLmSEQ_PHY_REG(1, LinkNum, 0x4B)\n\n#define\t\tLmDISALIGN\t\t0x20\n#define\t\tLmROTSTPALIGN\t\t0x10\n#define\t\tLmSTPALIGN\t\t0x08\n#define\t\tLmROTNOTIFY\t\t0x04\n#define\t\tLmDUALALIGN\t\t0x02\n#define\t\tLmROTALIGN\t\t0x01\n\n#define LmM0EXPRCVNT(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x4C)\n\n#define LmM1XMTCNT(LinkNum)\t\tLmSEQ_PHY_REG(1, LinkNum, 0x4C)\n\n#define LmMnBUFSTAT(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x4E)\n\n#define\t\tLmMnBUFPERR\t\t0x01\n\n \n#define LmMnXFRLVL(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x59)\n\n#define\t\tLmMnXFRLVL_128\t\t0x05\n#define\t\tLmMnXFRLVL_256\t\t0x04\n#define\t\tLmMnXFRLVL_512\t\t0x03\n#define\t\tLmMnXFRLVL_1024\t\t0x02\n#define\t\tLmMnXFRLVL_1536\t\t0x01\n#define\t\tLmMnXFRLVL_2048\t\t0x00\n\n  \n#define LmMnSGDMACTL(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x5A)\n\n#define \tLmMnRESETSG\t\t0x04\n#define \tLmMnSTOPSG\t\t0x02\n#define \tLmMnSTARTSG\t\t0x01\n\n \n#define LmMnSGDMASTAT(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x5B)\n\n \n#define LmMnDDMACTL(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x5C)\n\n#define \tLmMnFLUSH\t\t0x40\t\t \n#define \tLmMnRLSRTRY\t\t0x20\t\t \n#define \tLmMnDISCARD\t\t0x10\t\t \n#define \tLmMnRESETDAT\t\t0x08\t\t \n#define \tLmMnSUSDAT\t\t0x04\t\t \n#define \tLmMnSTOPDAT\t\t0x02\t\t \n#define \tLmMnSTARTDAT\t\t0x01\t\t \n\n \n#define LmMnDDMASTAT(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x5D)\n\n#define\t\tLmMnDPEMPTY\t\t0x80\n#define\t\tLmMnFLUSHING\t\t0x40\n#define\t\tLmMnDDMAREQ\t\t0x20\n#define\t\tLmMnHDMAREQ\t\t0x10\n#define\t\tLmMnDATFREE\t\t0x08\n#define\t\tLmMnDATSUS\t\t0x04\n#define\t\tLmMnDATACT\t\t0x02\n#define\t\tLmMnDATEN\t\t0x01\n\n \n#define LmMnDDMAMODE(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x5E)\n\n#define \tLmMnDMATYPE_NORMAL\t\t0x0000\n#define \tLmMnDMATYPE_HOST_ONLY_TX\t0x0001\n#define \tLmMnDMATYPE_DEVICE_ONLY_TX\t0x0002\n#define \tLmMnDMATYPE_INVALID\t\t0x0003\n#define \tLmMnDMATYPE_MASK\t0x0003\n\n#define \tLmMnDMAWRAP\t\t0x0004\n#define \tLmMnBITBUCKET\t\t0x0008\n#define \tLmMnDISHDR\t\t0x0010\n#define \tLmMnSTPCRC\t\t0x0020\n#define \tLmXTEST\t\t\t0x0040\n#define \tLmMnDISCRC\t\t0x0080\n#define \tLmMnENINTLK\t\t0x0100\n#define \tLmMnADDRFRM\t\t0x0400\n#define \tLmMnENXMTCRC\t\t0x0800\n\n \n#define LmMnXFRCNT(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x70)\n\n \n#define LmMnDPSEL(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x7B)\n#define \tLmMnDPSEL_MASK\t\t0x07\n#define \tLmMnEOLPRE\t\t0x40\n#define \tLmMnEOSPRE\t\t0x80\n\n \n \n#define LmMnHRADDR\t\t\t0x00\n#define LmMnHBYTECNT\t\t\t0x01\n#define LmMnHREWIND\t\t\t0x02\n#define LmMnDWADDR\t\t\t0x03\n#define LmMnDSPACECNT\t\t\t0x04\n#define LmMnDFRMSIZE\t\t\t0x05\n\n \n \n#define LmMnHWADDR\t\t\t0x00\n#define LmMnHSPACECNT\t\t\t0x01\n \n#define LmMnDRADDR\t\t\t0x03\n#define LmMnDBYTECNT\t\t\t0x04\n \n\n \n#define LmMnDPACC(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x78)\n#define \tLmMnDPACC_MASK\t\t0x00FFFFFF\n\n \n#define LmMnHOLDLVL(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x7D)\n\n#define LmPRMSTAT0(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x80)\n#define LmPRMSTAT0BYTE0\t\t\t0x80\n#define LmPRMSTAT0BYTE1\t\t\t0x81\n#define LmPRMSTAT0BYTE2\t\t\t0x82\n#define LmPRMSTAT0BYTE3\t\t\t0x83\n\n#define\t\tLmFRAMERCVD\t\t0x80000000\n#define\t\tLmXFRRDYRCVD\t\t0x40000000\n#define\t\tLmUNKNOWNP\t\t0x20000000\n#define\t\tLmBREAK\t\t\t0x10000000\n#define\t\tLmDONE\t\t\t0x08000000\n#define\t\tLmOPENACPT\t\t0x04000000\n#define\t\tLmOPENRJCT\t\t0x02000000\n#define\t\tLmOPENRTRY\t\t0x01000000\n#define\t\tLmCLOSERV1\t\t0x00800000\n#define\t\tLmCLOSERV0\t\t0x00400000\n#define\t\tLmCLOSENORM\t\t0x00200000\n#define\t\tLmCLOSECLAF\t\t0x00100000\n#define\t\tLmNOTIFYRV2\t\t0x00080000\n#define\t\tLmNOTIFYRV1\t\t0x00040000\n#define\t\tLmNOTIFYRV0\t\t0x00020000\n#define\t\tLmNOTIFYSPIN\t\t0x00010000\n#define\t\tLmBROADRV4\t\t0x00008000\n#define\t\tLmBROADRV3\t\t0x00004000\n#define\t\tLmBROADRV2\t\t0x00002000\n#define\t\tLmBROADRV1\t\t0x00001000\n#define\t\tLmBROADSES\t\t0x00000800\n#define\t\tLmBROADRVCH1\t\t0x00000400\n#define\t\tLmBROADRVCH0\t\t0x00000200\n#define\t\tLmBROADCH\t\t0x00000100\n#define\t\tLmAIPRVWP\t\t0x00000080\n#define\t\tLmAIPWP\t\t\t0x00000040\n#define\t\tLmAIPWD\t\t\t0x00000020\n#define\t\tLmAIPWC\t\t\t0x00000010\n#define\t\tLmAIPRV2\t\t0x00000008\n#define\t\tLmAIPRV1\t\t0x00000004\n#define\t\tLmAIPRV0\t\t0x00000002\n#define\t\tLmAIPNRML\t\t0x00000001\n\n#define\t\tLmBROADCAST_MASK\t(LmBROADCH | LmBROADRVCH0 | \\\n\t\t\t\t\t LmBROADRVCH1)\n\n#define LmPRMSTAT1(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0x84)\n#define LmPRMSTAT1BYTE0\t\t\t0x84\n#define LmPRMSTAT1BYTE1\t\t\t0x85\n#define LmPRMSTAT1BYTE2\t\t\t0x86\n#define LmPRMSTAT1BYTE3\t\t\t0x87\n\n#define\t\tLmFRMRCVDSTAT\t\t0x80000000\n#define\t\tLmBREAK_DET\t\t0x04000000\n#define\t\tLmCLOSE_DET\t\t0x02000000\n#define\t\tLmDONE_DET\t\t0x01000000\n#define\t\tLmXRDY\t\t\t0x00040000\n#define \tLmSYNCSRST\t\t0x00020000\n#define \tLmSYNC\t\t\t0x00010000\n#define \tLmXHOLD\t\t\t0x00008000\n#define \tLmRRDY\t\t\t0x00004000\n#define \tLmHOLD\t\t\t0x00002000\n#define \tLmROK\t\t\t0x00001000\n#define \tLmRIP\t\t\t0x00000800\n#define \tLmCRBLK\t\t\t0x00000400\n#define \tLmACK\t\t\t0x00000200\n#define \tLmNAK\t\t\t0x00000100\n#define \tLmHARDRST\t\t0x00000080\n#define \tLmERROR\t\t\t0x00000040\n#define \tLmRERR\t\t\t0x00000020\n#define \tLmPMREQP\t\t0x00000010\n#define \tLmPMREQS\t\t0x00000008\n#define \tLmPMACK\t\t\t0x00000004\n#define \tLmPMNAK\t\t\t0x00000002\n#define \tLmDMAT\t\t\t0x00000001\n\n \n#define\tLmMnSATAFS(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x7E)\n#define\tLmMnXMTSIZE(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0x93)\n\n \n#define LmMnFRMERR(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0xB0)\n\n#define\t\tLmACRCERR\t\t0x00000800\n#define\t\tLmPHYOVRN\t\t0x00000400\n#define\t\tLmOBOVRN\t\t0x00000200\n#define \tLmMnZERODATA\t\t0x00000100\n#define\t\tLmSATAINTLK\t\t0x00000080\n#define\t\tLmMnCRCERR\t\t0x00000020\n#define\t\tLmRRDYOVRN\t\t0x00000010\n#define\t\tLmMISSSOAF\t\t0x00000008\n#define\t\tLmMISSSOF\t\t0x00000004\n#define\t\tLmMISSEOAF\t\t0x00000002\n#define\t\tLmMISSEOF\t\t0x00000001\n\n#define LmFRMERREN(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0xB4)\n\n#define \tEN_LmACRCERR\t\t0x00000800\n#define \tEN_LmPHYOVRN\t\t0x00000400\n#define \tEN_LmOBOVRN\t\t0x00000200\n#define \tEN_LmMnZERODATA\t\t0x00000100\n#define \tEN_LmSATAINTLK\t\t0x00000080\n#define \tEN_LmFRMBAD\t\t0x00000040\n#define \tEN_LmMnCRCERR\t\t0x00000020\n#define \tEN_LmRRDYOVRN\t\t0x00000010\n#define \tEN_LmMISSSOAF\t\t0x00000008\n#define \tEN_LmMISSSOF\t\t0x00000004\n#define \tEN_LmMISSEOAF\t\t0x00000002\n#define \tEN_LmMISSEOF\t\t0x00000001\n\n#define \tLmFRMERREN_MASK  \t(EN_LmSATAINTLK | EN_LmMnCRCERR | \\\n\t\t\t\t\t EN_LmRRDYOVRN | EN_LmMISSSOF | \\\n\t\t\t\t\t EN_LmMISSEOAF | EN_LmMISSEOF | \\\n\t\t\t\t\t EN_LmACRCERR | LmPHYOVRN | \\\n\t\t\t\t\t EN_LmOBOVRN | EN_LmMnZERODATA)\n\n#define LmHWTSTATEN(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0xC5)\n\n#define\t\tEN_LmDONETO\t\t0x80\n#define\t\tEN_LmINVDISP\t\t0x40\n#define\t\tEN_LmINVDW\t\t0x20\n#define\t\tEN_LmDWSEVENT\t\t0x08\n#define\t\tEN_LmCRTTTO\t\t0x04\n#define\t\tEN_LmANTTTO\t\t0x02\n#define\t\tEN_LmBITLTTO\t\t0x01\n\n#define\t\tLmHWTSTATEN_MASK\t(EN_LmINVDISP | EN_LmINVDW | \\\n\t\t\t\t\t EN_LmDWSEVENT | EN_LmCRTTTO | \\\n\t\t\t\t\t EN_LmANTTTO | EN_LmDONETO | \\\n\t\t\t\t\t EN_LmBITLTTO)\n\n#define LmHWTSTAT(LinkNum) \t\tLmSEQ_PHY_REG(0, LinkNum, 0xC7)\n\n#define\t\tLmDONETO\t\t0x80\n#define\t\tLmINVDISP\t\t0x40\n#define\t\tLmINVDW\t\t\t0x20\n#define\t\tLmDWSEVENT\t\t0x08\n#define\t\tLmCRTTTO\t\t0x04\n#define\t\tLmANTTTO\t\t0x02\n#define\t\tLmBITLTTO\t\t0x01\n\n#define LmMnDATABUFADR(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0xC8)\n#define\t\tLmDATABUFADR_MASK\t0x0FFF\n\n#define LmMnDATABUF(LinkNum, Mode)\tLmSEQ_PHY_REG(Mode, LinkNum, 0xCA)\n\n#define\tLmPRIMSTAT0EN(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0xE0)\n\n#define \tEN_LmUNKNOWNP \t\t0x20000000\n#define \tEN_LmBREAK\t\t0x10000000\n#define \tEN_LmDONE\t\t0x08000000\n#define \tEN_LmOPENACPT\t\t0x04000000\n#define \tEN_LmOPENRJCT\t\t0x02000000\n#define \tEN_LmOPENRTRY\t\t0x01000000\n#define \tEN_LmCLOSERV1\t\t0x00800000\n#define \tEN_LmCLOSERV0\t\t0x00400000\n#define \tEN_LmCLOSENORM\t\t0x00200000\n#define \tEN_LmCLOSECLAF\t\t0x00100000\n#define \tEN_LmNOTIFYRV2\t\t0x00080000\n#define \tEN_LmNOTIFYRV1\t\t0x00040000\n#define \tEN_LmNOTIFYRV0\t\t0x00020000\n#define \tEN_LmNOTIFYSPIN\t\t0x00010000\n#define \tEN_LmBROADRV4\t\t0x00008000\n#define \tEN_LmBROADRV3\t\t0x00004000\n#define \tEN_LmBROADRV2\t\t0x00002000\n#define \tEN_LmBROADRV1\t\t0x00001000\n#define \tEN_LmBROADRV0\t\t0x00000800\n#define \tEN_LmBROADRVCH1\t\t0x00000400\n#define \tEN_LmBROADRVCH0\t\t0x00000200\n#define \tEN_LmBROADCH\t\t0x00000100\n#define \tEN_LmAIPRVWP\t\t0x00000080\n#define \tEN_LmAIPWP\t\t0x00000040\n#define \tEN_LmAIPWD\t\t0x00000020\n#define \tEN_LmAIPWC\t\t0x00000010\n#define \tEN_LmAIPRV2\t\t0x00000008\n#define \tEN_LmAIPRV1\t\t0x00000004\n#define \tEN_LmAIPRV0\t\t0x00000002\n#define \tEN_LmAIPNRML\t\t0x00000001\n\n#define\t\tLmPRIMSTAT0EN_MASK\t(EN_LmBREAK | \\\n\t\t\t\t\t EN_LmDONE | EN_LmOPENACPT | \\\n\t\t\t\t\t EN_LmOPENRJCT | EN_LmOPENRTRY | \\\n\t\t\t\t\t EN_LmCLOSERV1 | EN_LmCLOSERV0 | \\\n\t\t\t\t\t EN_LmCLOSENORM | EN_LmCLOSECLAF | \\\n\t\t\t\t\t EN_LmBROADRV4 | EN_LmBROADRV3 | \\\n\t\t\t\t\t EN_LmBROADRV2 | EN_LmBROADRV1 | \\\n\t\t\t\t\t EN_LmBROADRV0 | EN_LmBROADRVCH1 | \\\n\t\t\t\t\t EN_LmBROADRVCH0 | EN_LmBROADCH | \\\n\t\t\t\t\t EN_LmAIPRVWP | EN_LmAIPWP | \\\n\t\t\t\t\t EN_LmAIPWD | EN_LmAIPWC | \\\n\t\t\t\t\t EN_LmAIPRV2 | EN_LmAIPRV1 | \\\n\t\t\t\t\t EN_LmAIPRV0 | EN_LmAIPNRML)\n\n#define LmPRIMSTAT1EN(LinkNum)\t\tLmSEQ_PHY_REG(0, LinkNum, 0xE4)\n\n#define\t\tEN_LmXRDY\t\t0x00040000\n#define\t\tEN_LmSYNCSRST\t\t0x00020000\n#define\t\tEN_LmSYNC\t\t0x00010000\n#define \tEN_LmXHOLD\t\t0x00008000\n#define \tEN_LmRRDY\t\t0x00004000\n#define \tEN_LmHOLD\t\t0x00002000\n#define \tEN_LmROK\t\t0x00001000\n#define \tEN_LmRIP\t\t0x00000800\n#define \tEN_LmCRBLK\t\t0x00000400\n#define \tEN_LmACK\t\t0x00000200\n#define \tEN_LmNAK\t\t0x00000100\n#define \tEN_LmHARDRST\t\t0x00000080\n#define \tEN_LmERROR\t\t0x00000040\n#define \tEN_LmRERR\t\t0x00000020\n#define \tEN_LmPMREQP\t\t0x00000010\n#define \tEN_LmPMREQS\t\t0x00000008\n#define \tEN_LmPMACK\t\t0x00000004\n#define \tEN_LmPMNAK\t\t0x00000002\n#define \tEN_LmDMAT\t\t0x00000001\n\n#define LmPRIMSTAT1EN_MASK\t\t(EN_LmHARDRST | \\\n\t\t\t\t\t EN_LmSYNCSRST | \\\n\t\t\t\t\t EN_LmPMREQP | EN_LmPMREQS | \\\n\t\t\t\t\t EN_LmPMACK | EN_LmPMNAK)\n\n#define LmSMSTATE(LinkNum) \t\tLmSEQ_PHY_REG(0, LinkNum, 0xE8)\n\n#define LmSMSTATEBRK(LinkNum) \t\tLmSEQ_PHY_REG(0, LinkNum, 0xEC)\n\n#define LmSMDBGCTL(LinkNum) \t\tLmSEQ_PHY_REG(0, LinkNum, 0xF0)\n\n\n \n#define LmM3SATATIMER(LinkNum) \t\tLmSEQ_PHY_REG(3, LinkNum, 0x48)\n\n#define LmM3INTVEC0(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0x90)\n\n#define LmM3INTVEC1(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0x92)\n\n#define LmM3INTVEC2(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0x94)\n\n#define LmM3INTVEC3(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0x96)\n\n#define LmM3INTVEC4(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0x98)\n\n#define LmM3INTVEC5(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0x9A)\n\n#define LmM3INTVEC6(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0x9C)\n\n#define LmM3INTVEC7(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0x9E)\n\n#define LmM3INTVEC8(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0xA4)\n\n#define LmM3INTVEC9(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0xA6)\n\n#define LmM3INTVEC10(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0xB0)\n\n#define LmM3FRMGAP(LinkNum)\t\tLmSEQ_PHY_REG(3, LinkNum, 0xB4)\n\n#define LmBITL_TIMER(LinkNum) \t\tLmSEQ_PHY_REG(0, LinkNum, 0xA2)\n\n#define LmWWN(LinkNum) \t\t\tLmSEQ_PHY_REG(0, LinkNum, 0xA8)\n\n\n \n#define LmSEQ_OOB_REG(phy_id, reg)\tLmSEQ_PHY_REG(5, (phy_id), (reg))\n\n#define OOB_BFLTR\t0x100\n\n#define\t\tBFLTR_THR_MASK\t\t0xF0\n#define\t\tBFLTR_TC_MASK\t\t0x0F\n\n#define OOB_INIT_MIN\t0x102\n\n#define OOB_INIT_MAX\t0x104\n\n#define OOB_INIT_NEG\t0x106\n\n#define\tOOB_SAS_MIN\t0x108\n\n#define OOB_SAS_MAX\t0x10A\n\n#define OOB_SAS_NEG\t0x10C\n\n#define OOB_WAKE_MIN\t0x10E\n\n#define OOB_WAKE_MAX\t0x110\n\n#define OOB_WAKE_NEG\t0x112\n\n#define OOB_IDLE_MAX\t0x114\n\n#define OOB_BURST_MAX\t0x116\n\n#define OOB_DATA_KBITS\t0x126\n\n#define OOB_ALIGN_0_DATA\t0x12C\n\n#define OOB_ALIGN_1_DATA\t0x130\n\n#define D10_2_DATA_k\t\t0x00\n#define SYNC_DATA_k\t\t0x02\n#define ALIGN_1_DATA_k\t\t0x04\n#define ALIGN_0_DATA_k\t\t0x08\n#define BURST_DATA_k\t\t0x10\n\n#define OOB_PHY_RESET_COUNT\t0x13C\n\n#define OOB_SIG_GEN\t0x140\n\n#define\t\tSTART_OOB\t\t0x80\n#define\t\tSTART_DWS\t\t0x40\n#define\t\tALIGN_CNT3\t\t0x30\n#define \tALIGN_CNT2\t\t0x20\n#define \tALIGN_CNT1\t\t0x10\n#define \tALIGN_CNT4\t\t0x00\n#define\t\tSTOP_DWS\t\t0x08\n#define\t\tSEND_COMSAS\t\t0x04\n#define\t\tSEND_COMINIT\t\t0x02\n#define\t\tSEND_COMWAKE\t\t0x01\n\n#define OOB_XMIT\t0x141\n\n#define\t\tTX_ENABLE\t\t0x80\n#define\t\tXMIT_OOB_BURST\t\t0x10\n#define\t\tXMIT_D10_2\t\t0x08\n#define\t\tXMIT_SYNC\t\t0x04\n#define\t\tXMIT_ALIGN_1\t\t0x02\n#define\t\tXMIT_ALIGN_0\t\t0x01\n\n#define FUNCTION_MASK\t0x142\n\n#define\t\tSAS_MODE_DIS\t\t0x80\n#define\t\tSATA_MODE_DIS\t\t0x40\n#define\t\tSPINUP_HOLD_DIS\t\t0x20\n#define\t\tHOT_PLUG_DIS\t\t0x10\n#define\t\tSATA_PS_DIS\t\t0x08\n#define\t\tFUNCTION_MASK_DEFAULT\t(SPINUP_HOLD_DIS | SATA_PS_DIS)\n\n#define OOB_MODE\t0x143\n\n#define\t\tSAS_MODE\t\t0x80\n#define\t\tSATA_MODE\t\t0x40\n#define\t\tSLOW_CLK\t\t0x20\n#define\t\tFORCE_XMIT_15\t\t0x08\n#define\t\tPHY_SPEED_60\t\t0x04\n#define\t\tPHY_SPEED_30\t\t0x02\n#define\t\tPHY_SPEED_15\t\t0x01\n\n#define\tCURRENT_STATUS\t0x144\n\n#define\t\tCURRENT_OOB_DONE\t0x80\n#define\t\tCURRENT_LOSS_OF_SIGNAL\t0x40\n#define\t\tCURRENT_SPINUP_HOLD\t0x20\n#define\t\tCURRENT_HOT_PLUG_CNCT\t0x10\n#define\t\tCURRENT_GTO_TIMEOUT\t0x08\n#define\t\tCURRENT_OOB_TIMEOUT\t0x04\n#define\t\tCURRENT_DEVICE_PRESENT\t0x02\n#define\t\tCURRENT_OOB_ERROR\t0x01\n\n#define \tCURRENT_OOB1_ERROR\t(CURRENT_HOT_PLUG_CNCT | \\\n\t\t\t\t\t CURRENT_GTO_TIMEOUT)\n\n#define \tCURRENT_OOB2_ERROR\t(CURRENT_HOT_PLUG_CNCT | \\\n\t\t\t\t\t CURRENT_OOB_ERROR)\n\n#define\t\tDEVICE_ADDED_W_CNT\t(CURRENT_OOB_DONE | \\\n\t\t\t\t\t CURRENT_HOT_PLUG_CNCT | \\\n\t\t\t\t\t CURRENT_DEVICE_PRESENT)\n\n#define\t\tDEVICE_ADDED_WO_CNT\t(CURRENT_OOB_DONE | \\\n\t\t\t\t\t CURRENT_DEVICE_PRESENT)\n\n#define \tDEVICE_REMOVED\t\tCURRENT_LOSS_OF_SIGNAL\n\n#define\t\tCURRENT_PHY_MASK\t(CURRENT_OOB_DONE | \\\n\t\t\t\t\t CURRENT_LOSS_OF_SIGNAL | \\\n\t\t\t\t\t CURRENT_SPINUP_HOLD | \\\n\t\t\t\t\t CURRENT_HOT_PLUG_CNCT | \\\n\t\t\t\t\t CURRENT_GTO_TIMEOUT | \\\n\t\t\t\t\t CURRENT_DEVICE_PRESENT | \\\n\t\t\t\t\t CURRENT_OOB_ERROR )\n\n#define\t\tCURRENT_ERR_MASK\t(CURRENT_LOSS_OF_SIGNAL | \\\n\t\t\t\t\t CURRENT_GTO_TIMEOUT | \\\n\t\t\t\t\t CURRENT_OOB_TIMEOUT | \\\n\t\t\t\t\t CURRENT_OOB_ERROR )\n\n#define SPEED_MASK\t0x145\n\n#define\t\tSATA_SPEED_30_DIS\t0x10\n#define\t\tSATA_SPEED_15_DIS\t0x08\n#define\t\tSAS_SPEED_60_DIS\t0x04\n#define\t\tSAS_SPEED_30_DIS\t0x02\n#define\t\tSAS_SPEED_15_DIS\t0x01\n#define\t\tSAS_SPEED_MASK_DEFAULT\t0x00\n\n#define OOB_TIMER_ENABLE\t0x14D\n\n#define\t\tHOT_PLUG_EN\t\t0x80\n#define\t\tRCD_EN\t\t\t0x40\n#define \tCOMTIMER_EN\t\t0x20\n#define\t\tSNTT_EN\t\t\t0x10\n#define\t\tSNLT_EN\t\t\t0x04\n#define\t\tSNWT_EN\t\t\t0x02\n#define\t\tALIGN_EN\t\t0x01\n\n#define OOB_STATUS\t\t0x14E\n\n#define\t\tOOB_DONE\t\t0x80\n#define\t\tLOSS_OF_SIGNAL\t\t0x40\t\t \n#define\t\tSPINUP_HOLD\t\t0x20\n#define\t\tHOT_PLUG_CNCT\t\t0x10\t\t \n#define\t\tGTO_TIMEOUT\t\t0x08\t\t \n#define\t\tOOB_TIMEOUT\t\t0x04\t\t \n#define\t\tDEVICE_PRESENT\t\t0x02\t\t \n#define\t\tOOB_ERROR\t\t0x01\t\t \n\n#define\t\tOOB_STATUS_ERROR_MASK\t(LOSS_OF_SIGNAL | GTO_TIMEOUT | \\\n\t\t\t\t\t OOB_TIMEOUT | OOB_ERROR)\n\n#define OOB_STATUS_CLEAR\t0x14F\n\n#define\t\tOOB_DONE_CLR\t\t0x80\n#define\t\tLOSS_OF_SIGNAL_CLR \t0x40\n#define\t\tSPINUP_HOLD_CLR\t\t0x20\n#define\t\tHOT_PLUG_CNCT_CLR     \t0x10\n#define\t\tGTO_TIMEOUT_CLR\t\t0x08\n#define\t\tOOB_TIMEOUT_CLR\t\t0x04\n#define\t\tOOB_ERROR_CLR\t\t0x01\n\n#define HOT_PLUG_DELAY\t\t0x150\n \n#define\tHOTPLUG_DELAY_TIMEOUT\t\t20\n\n\n#define INT_ENABLE_2\t\t0x15A\n\n#define\t\tOOB_DONE_EN\t\t0x80\n#define\t\tLOSS_OF_SIGNAL_EN\t0x40\n#define\t\tSPINUP_HOLD_EN\t\t0x20\n#define\t\tHOT_PLUG_CNCT_EN\t0x10\n#define\t\tGTO_TIMEOUT_EN\t\t0x08\n#define\t\tOOB_TIMEOUT_EN\t\t0x04\n#define\t\tDEVICE_PRESENT_EN\t0x02\n#define\t\tOOB_ERROR_EN\t\t0x01\n\n#define PHY_CONTROL_0\t\t0x160\n\n#define\t\tPHY_LOWPWREN_TX\t\t0x80\n#define\t\tPHY_LOWPWREN_RX\t\t0x40\n#define\t\tSPARE_REG_160_B5\t0x20\n#define\t\tOFFSET_CANCEL_RX\t0x10\n\n \n#define\t\tPHY_RXCOMCENTER_60V\t0x00\n#define\t\tPHY_RXCOMCENTER_70V\t0x04\n#define\t\tPHY_RXCOMCENTER_80V\t0x08\n#define\t\tPHY_RXCOMCENTER_90V\t0x0C\n#define \tPHY_RXCOMCENTER_MASK\t0x0C\n\n#define\t\tPHY_RESET\t\t0x02\n#define\t\tSAS_DEFAULT_SEL\t\t0x01\n\n#define PHY_CONTROL_1\t\t0x161\n\n \n#define\t\tSATA_PHY_DETLEVEL_50mv\t0x00\n#define\t\tSATA_PHY_DETLEVEL_75mv\t0x01\n#define\t\tSATA_PHY_DETLEVEL_100mv\t0x02\n#define\t\tSATA_PHY_DETLEVEL_125mv\t0x03\n#define\t\tSATA_PHY_DETLEVEL_150mv\t0x04\n#define\t\tSATA_PHY_DETLEVEL_175mv\t0x05\n#define\t\tSATA_PHY_DETLEVEL_200mv\t0x06\n#define\t\tSATA_PHY_DETLEVEL_225mv\t0x07\n#define\t\tSATA_PHY_DETLEVEL_MASK\t0x07\n\n \n#define\t\tSAS_PHY_DETLEVEL_50mv\t0x00\n#define\t\tSAS_PHY_DETLEVEL_75mv\t0x08\n#define\t\tSAS_PHY_DETLEVEL_100mv\t0x10\n#define\t\tSAS_PHY_DETLEVEL_125mv\t0x11\n#define\t\tSAS_PHY_DETLEVEL_150mv\t0x20\n#define\t\tSAS_PHY_DETLEVEL_175mv\t0x21\n#define\t\tSAS_PHY_DETLEVEL_200mv\t0x30\n#define\t\tSAS_PHY_DETLEVEL_225mv\t0x31\n#define\t\tSAS_PHY_DETLEVEL_MASK\t0x38\n\n#define PHY_CONTROL_2\t\t0x162\n\n \n#define \tSATA_PHY_DRV_400mv\t0x00\n#define \tSATA_PHY_DRV_450mv\t0x20\n#define \tSATA_PHY_DRV_500mv\t0x40\n#define \tSATA_PHY_DRV_550mv\t0x60\n#define \tSATA_PHY_DRV_600mv\t0x80\n#define \tSATA_PHY_DRV_650mv\t0xA0\n#define \tSATA_PHY_DRV_725mv\t0xC0\n#define \tSATA_PHY_DRV_800mv\t0xE0\n#define\t\tSATA_PHY_DRV_MASK\t0xE0\n\n \n#define \tSATA_PREEMP_0\t\t0x00\n#define \tSATA_PREEMP_1\t\t0x08\n#define \tSATA_PREEMP_2\t\t0x10\n#define \tSATA_PREEMP_3\t\t0x18\n#define \tSATA_PREEMP_MASK\t0x18\n\n#define \tSATA_CMSH1P5\t\t0x04\n\n \n#define \tSATA_SLEW_0\t\t0x00\n#define \tSATA_SLEW_1\t\t0x01\n#define \tSATA_SLEW_2\t\t0x02\n#define \tSATA_SLEW_3\t\t0x03\n#define \tSATA_SLEW_MASK\t\t0x03\n\n#define PHY_CONTROL_3\t\t0x163\n\n \n#define \tSAS_PHY_DRV_400mv\t0x00\n#define \tSAS_PHY_DRV_450mv\t0x20\n#define \tSAS_PHY_DRV_500mv\t0x40\n#define \tSAS_PHY_DRV_550mv\t0x60\n#define \tSAS_PHY_DRV_600mv\t0x80\n#define \tSAS_PHY_DRV_650mv\t0xA0\n#define \tSAS_PHY_DRV_725mv\t0xC0\n#define \tSAS_PHY_DRV_800mv\t0xE0\n#define\t\tSAS_PHY_DRV_MASK\t0xE0\n\n \n#define \tSAS_PREEMP_0\t\t0x00\n#define \tSAS_PREEMP_1\t\t0x08\n#define \tSAS_PREEMP_2\t\t0x10\n#define \tSAS_PREEMP_3\t\t0x18\n#define \tSAS_PREEMP_MASK\t\t0x18\n\n#define \tSAS_CMSH1P5\t\t0x04\n\n \n#define \tSAS_SLEW_0\t\t0x00\n#define \tSAS_SLEW_1\t\t0x01\n#define \tSAS_SLEW_2\t\t0x02\n#define \tSAS_SLEW_3\t\t0x03\n#define \tSAS_SLEW_MASK\t\t0x03\n\n#define PHY_CONTROL_4\t\t0x168\n\n#define\t\tPHY_DONE_CAL_TX\t\t0x80\n#define\t\tPHY_DONE_CAL_RX\t\t0x40\n#define\t\tRX_TERM_LOAD_DIS\t0x20\n#define\t\tTX_TERM_LOAD_DIS\t0x10\n#define\t\tAUTO_TERM_CAL_DIS\t0x08\n#define\t\tPHY_SIGDET_FLTR_EN\t0x04\n#define\t\tOSC_FREQ\t\t0x02\n#define\t\tPHY_START_CAL\t\t0x01\n\n \n#define PCIX_REG_BASE_ADR\t\t0xB8040000\n\n#define PCIC_VENDOR_ID\t0x00\n\n#define PCIC_DEVICE_ID\t0x02\n\n#define PCIC_COMMAND\t0x04\n\n#define\t\tINT_DIS\t\t\t0x0400\n#define\t\tFBB_EN\t\t\t0x0200\t\t \n#define\t\tSERR_EN\t\t\t0x0100\n#define\t\tSTEP_EN\t\t\t0x0080\t\t \n#define\t\tPERR_EN\t\t\t0x0040\n#define\t\tVGA_EN\t\t\t0x0020\t\t \n#define\t\tMWI_EN\t\t\t0x0010\n#define\t\tSPC_EN\t\t\t0x0008\n#define\t\tMST_EN\t\t\t0x0004\n#define\t\tMEM_EN\t\t\t0x0002\n#define\t\tIO_EN\t\t\t0x0001\n\n#define\tPCIC_STATUS\t0x06\n\n#define\t\tPERR_DET\t\t0x8000\n#define\t\tSERR_GEN\t\t0x4000\n#define\t\tMABT_DET\t\t0x2000\n#define\t\tTABT_DET\t\t0x1000\n#define\t\tTABT_GEN\t\t0x0800\n#define\t\tDPERR_DET\t\t0x0100\n#define\t\tCAP_LIST\t\t0x0010\n#define\t\tINT_STAT\t\t0x0008\n\n#define\tPCIC_DEVREV_ID\t0x08\n\n#define\tPCIC_CLASS_CODE\t0x09\n\n#define\tPCIC_CACHELINE_SIZE\t0x0C\n\n#define\tPCIC_MBAR0\t0x10\n\n#define \tPCIC_MBAR0_OFFSET\t0\n\n#define\tPCIC_MBAR1\t0x18\n\n#define \tPCIC_MBAR1_OFFSET\t2\n\n#define\tPCIC_IOBAR\t0x20\n\n#define \tPCIC_IOBAR_OFFSET\t4\n\n#define\tPCIC_SUBVENDOR_ID\t0x2C\n\n#define PCIC_SUBSYTEM_ID\t0x2E\n\n#define PCIX_STATUS\t\t0x44\n#define \tRCV_SCE\t\t0x20000000\n#define \tUNEXP_SC\t0x00080000\n#define \tSC_DISCARD\t0x00040000\n\n#define ECC_CTRL_STAT\t\t0x48\n#define \tUNCOR_ECCERR\t0x00000008\n\n#define PCIC_PM_CSR\t\t0x5C\n\n#define\t\tPWR_STATE_D0\t\t0\n#define\t\tPWR_STATE_D1\t\t1\t \n#define\t\tPWR_STATE_D2\t\t2 \t \n#define\t\tPWR_STATE_D3\t\t3\n\n#define PCIC_BASE1\t0x6C\t \n\n#define\t\tBASE1_RSVD\t\t0xFFFFFFF8\n\n#define PCIC_BASEA\t0x70\t \n\n#define\t\tBASEA_RSVD\t\t0xFFFFFFC0\n#define \tBASEA_START\t\t0\n\n#define PCIC_BASEB\t0x74\t \n\n#define\t\tBASEB_RSVD\t\t0xFFFFFF80\n#define\t\tBASEB_IOMAP_MASK\t0x7F\n#define \tBASEB_START\t\t0x80\n\n#define PCIC_BASEC\t0x78\t \n\n#define\t\tBASEC_RSVD\t\t0xFFFFFFFC\n#define \tBASEC_MASK\t\t0x03\n#define \tBASEC_START\t\t0x58\n\n#define PCIC_MBAR_KEY\t0x7C\t \n\n#define \tMBAR_KEY_MASK\t\t0xFFFFFFFF\n\n#define PCIC_HSTPCIX_CNTRL\t0xA0\n\n#define \tREWIND_DIS\t\t0x0800\n#define\t\tSC_TMR_DIS\t\t0x04000000\n\n#define PCIC_MBAR0_MASK\t0xA8\n#define\t\tPCIC_MBAR0_SIZE_MASK \t0x1FFFE000\n#define\t\tPCIC_MBAR0_SIZE_SHIFT \t13\n#define\t\tPCIC_MBAR0_SIZE(val)\t\\\n\t\t    (((val) & PCIC_MBAR0_SIZE_MASK) >> PCIC_MBAR0_SIZE_SHIFT)\n\n#define PCIC_FLASH_MBAR\t0xB8\n\n#define PCIC_INTRPT_STAT 0xD4\n\n#define PCIC_TP_CTRL\t0xFC\n\n \n#define EXSI_REG_BASE_ADR\t\tREG_BASE_ADDR_EXSI\n\n#define\tEXSICNFGR\t(EXSI_REG_BASE_ADR + 0x00)\n\n#define\t\tOCMINITIALIZED\t\t0x80000000\n#define\t\tASIEN\t\t\t0x00400000\n#define\t\tHCMODE\t\t\t0x00200000\n#define\t\tPCIDEF\t\t\t0x00100000\n#define\t\tCOMSTOCK\t\t0x00080000\n#define\t\tSEEPROMEND\t\t0x00040000\n#define\t\tMSTTIMEN\t\t0x00020000\n#define\t\tXREGEX\t\t\t0x00000200\n#define\t\tNVRAMW\t\t\t0x00000100\n#define\t\tNVRAMEX\t\t\t0x00000080\n#define\t\tSRAMW\t\t\t0x00000040\n#define\t\tSRAMEX\t\t\t0x00000020\n#define\t\tFLASHW\t\t\t0x00000010\n#define\t\tFLASHEX\t\t\t0x00000008\n#define\t\tSEEPROMCFG\t\t0x00000004\n#define\t\tSEEPROMTYP\t\t0x00000002\n#define\t\tSEEPROMEX\t\t0x00000001\n\n\n#define EXSICNTRLR\t(EXSI_REG_BASE_ADR + 0x04)\n\n#define\t\tMODINT_EN\t\t0x00000001\n\n\n#define PMSTATR\t\t(EXSI_REG_BASE_ADR + 0x10)\n\n#define\t\tFLASHRST\t\t0x00000002\n#define\t\tFLASHRDY\t\t0x00000001\n\n\n#define FLCNFGR\t\t(EXSI_REG_BASE_ADR + 0x14)\n\n#define\t\tFLWEH_MASK\t\t0x30000000\n#define\t\tFLWESU_MASK\t\t0x0C000000\n#define\t\tFLWEPW_MASK\t\t0x03F00000\n#define\t\tFLOEH_MASK\t\t0x000C0000\n#define \tFLOESU_MASK\t\t0x00030000\n#define \tFLOEPW_MASK\t\t0x0000FC00\n#define \tFLCSH_MASK\t\t0x00000300\n#define \tFLCSSU_MASK\t\t0x000000C0\n#define \tFLCSPW_MASK\t\t0x0000003F\n\n#define SRCNFGR\t\t(EXSI_REG_BASE_ADR + 0x18)\n\n#define\t\tSRWEH_MASK\t\t0x30000000\n#define\t\tSRWESU_MASK\t\t0x0C000000\n#define\t\tSRWEPW_MASK\t\t0x03F00000\n\n#define\t\tSROEH_MASK\t\t0x000C0000\n#define \tSROESU_MASK\t\t0x00030000\n#define \tSROEPW_MASK\t\t0x0000FC00\n#define\t\tSRCSH_MASK\t\t0x00000300\n#define\t\tSRCSSU_MASK\t\t0x000000C0\n#define\t\tSRCSPW_MASK\t\t0x0000003F\n\n#define NVCNFGR\t\t(EXSI_REG_BASE_ADR + 0x1C)\n\n#define \tNVWEH_MASK\t\t0x30000000\n#define \tNVWESU_MASK\t\t0x0C000000\n#define \tNVWEPW_MASK\t\t0x03F00000\n#define \tNVOEH_MASK\t\t0x000C0000\n#define \tNVOESU_MASK\t\t0x00030000\n#define \tNVOEPW_MASK\t\t0x0000FC00\n#define \tNVCSH_MASK\t\t0x00000300\n#define \tNVCSSU_MASK\t\t0x000000C0\n#define \tNVCSPW_MASK\t\t0x0000003F\n\n#define XRCNFGR\t\t(EXSI_REG_BASE_ADR + 0x20)\n\n#define \tXRWEH_MASK\t\t0x30000000\n#define \tXRWESU_MASK\t\t0x0C000000\n#define \tXRWEPW_MASK\t\t0x03F00000\n#define \tXROEH_MASK\t\t0x000C0000\n#define \tXROESU_MASK\t\t0x00030000\n#define \tXROEPW_MASK\t\t0x0000FC00\n#define \tXRCSH_MASK\t\t0x00000300\n#define \tXRCSSU_MASK\t\t0x000000C0\n#define\t\tXRCSPW_MASK\t\t0x0000003F\n\n#define XREGADDR\t(EXSI_REG_BASE_ADR + 0x24)\n\n#define \tXRADDRINCEN\t\t0x80000000\n#define \tXREGADD_MASK\t\t0x007FFFFF\n\n\n#define XREGDATAR\t(EXSI_REG_BASE_ADR + 0x28)\n\n#define\t\tXREGDATA_MASK \t\t0x0000FFFF\n\n#define GPIOOER\t\t(EXSI_REG_BASE_ADR + 0x40)\n\n#define GPIOODENR\t(EXSI_REG_BASE_ADR + 0x44)\n\n#define GPIOINVR\t(EXSI_REG_BASE_ADR + 0x48)\n\n#define GPIODATAOR\t(EXSI_REG_BASE_ADR + 0x4C)\n\n#define GPIODATAIR\t(EXSI_REG_BASE_ADR + 0x50)\n\n#define GPIOCNFGR\t(EXSI_REG_BASE_ADR + 0x54)\n\n#define\t\tGPIO_EXTSRC\t\t0x00000001\n\n#define SCNTRLR\t\t(EXSI_REG_BASE_ADR + 0xA0)\n\n#define \tSXFERDONE\t\t0x00000100\n#define \tSXFERCNT_MASK\t\t0x000000E0\n#define \tSCMDTYP_MASK\t\t0x0000001C\n#define \tSXFERSTART\t\t0x00000002\n#define \tSXFEREN\t\t\t0x00000001\n\n#define\tSRATER\t\t(EXSI_REG_BASE_ADR + 0xA4)\n\n#define\tSADDRR\t\t(EXSI_REG_BASE_ADR + 0xA8)\n\n#define \tSADDR_MASK\t\t0x0000FFFF\n\n#define SDATAOR\t\t(EXSI_REG_BASE_ADR + 0xAC)\n\n#define\tSDATAOR0\t(EXSI_REG_BASE_ADR + 0xAC)\n#define SDATAOR1\t(EXSI_REG_BASE_ADR + 0xAD)\n#define SDATAOR2\t(EXSI_REG_BASE_ADR + 0xAE)\n#define SDATAOR3\t(EXSI_REG_BASE_ADR + 0xAF)\n\n#define SDATAIR\t\t(EXSI_REG_BASE_ADR + 0xB0)\n\n#define SDATAIR0\t(EXSI_REG_BASE_ADR + 0xB0)\n#define SDATAIR1\t(EXSI_REG_BASE_ADR + 0xB1)\n#define SDATAIR2\t(EXSI_REG_BASE_ADR + 0xB2)\n#define SDATAIR3\t(EXSI_REG_BASE_ADR + 0xB3)\n\n#define ASISTAT0R\t(EXSI_REG_BASE_ADR + 0xD0)\n#define \tASIFMTERR\t\t0x00000400\n#define \tASISEECHKERR\t\t0x00000200\n#define \tASIERR\t\t\t0x00000100\n\n#define ASISTAT1R\t(EXSI_REG_BASE_ADR + 0xD4)\n#define \tCHECKSUM_MASK\t\t0x0000FFFF\n\n#define ASIERRADDR\t(EXSI_REG_BASE_ADR + 0xD8)\n#define ASIERRDATAR\t(EXSI_REG_BASE_ADR + 0xDC)\n#define ASIERRSTATR\t(EXSI_REG_BASE_ADR + 0xE0)\n#define \tCPI2ASIBYTECNT_MASK\t0x00070000\n#define \tCPI2ASIBYTEEN_MASK      0x0000F000\n#define \tCPI2ASITARGERR_MASK\t0x00000F00\n#define \tCPI2ASITARGMID_MASK\t0x000000F0\n#define \tCPI2ASIMSTERR_MASK\t0x0000000F\n\n \n#define XSRAM_REG_BASE_ADDR             0xB8100000\n#define XSRAM_SIZE                        0x100000\n\n \n#define\t\tNVRAM_REG_BASE_ADR\t0xBF800000\n#define\t\tNVRAM_MAX_BASE_ADR\t0x003FFFFF\n\n \n#define\t\tOCM_BASE_ADDR\t\t0xA0000000\n#define\t\tOCM_MAX_SIZE\t\t0x20000\n\n \n\n \n\n \n#define CSEQ_PAGE_SIZE\t\t\t32   \n\n \n#define CSEQ_LRM_SAVE_SINDEX\t\t(CMAPPEDSCR + 0x0000)\n#define CSEQ_LRM_SAVE_SCBPTR\t\t(CMAPPEDSCR + 0x0002)\n#define CSEQ_Q_LINK_HEAD\t\t(CMAPPEDSCR + 0x0004)\n#define CSEQ_Q_LINK_TAIL\t\t(CMAPPEDSCR + 0x0006)\n#define CSEQ_LRM_SAVE_SCRPAGE\t\t(CMAPPEDSCR + 0x0008)\n\n \n#define CSEQ_RET_ADDR\t\t\t(CMAPPEDSCR + 0x0200)\n#define CSEQ_RET_SCBPTR\t\t\t(CMAPPEDSCR + 0x0202)\n#define CSEQ_SAVE_SCBPTR\t\t(CMAPPEDSCR + 0x0204)\n#define CSEQ_EMPTY_TRANS_CTX\t\t(CMAPPEDSCR + 0x0206)\n#define CSEQ_RESP_LEN\t\t\t(CMAPPEDSCR + 0x0208)\n#define CSEQ_TMF_SCBPTR\t\t\t(CMAPPEDSCR + 0x020A)\n#define CSEQ_GLOBAL_PREV_SCB\t\t(CMAPPEDSCR + 0x020C)\n#define CSEQ_GLOBAL_HEAD\t\t(CMAPPEDSCR + 0x020E)\n#define CSEQ_CLEAR_LU_HEAD\t\t(CMAPPEDSCR + 0x0210)\n#define CSEQ_TMF_OPCODE\t\t\t(CMAPPEDSCR + 0x0212)\n#define CSEQ_SCRATCH_FLAGS\t\t(CMAPPEDSCR + 0x0213)\n#define CSEQ_HSB_SITE                   (CMAPPEDSCR + 0x021A)\n#define CSEQ_FIRST_INV_SCB_SITE\t\t(CMAPPEDSCR + 0x021C)\n#define CSEQ_FIRST_INV_DDB_SITE\t\t(CMAPPEDSCR + 0x021E)\n\n \n#define CSEQ_LUN_TO_CLEAR\t\t(CMAPPEDSCR + 0x0220)\n#define CSEQ_LUN_TO_CHECK\t\t(CMAPPEDSCR + 0x0228)\n\n \n#define CSEQ_HQ_NEW_POINTER\t\t(CMAPPEDSCR + 0x0240)\n#define CSEQ_HQ_DONE_BASE\t\t(CMAPPEDSCR + 0x0248)\n#define CSEQ_HQ_DONE_POINTER\t\t(CMAPPEDSCR + 0x0250)\n#define CSEQ_HQ_DONE_PASS\t\t(CMAPPEDSCR + 0x0254)\n\n \n#define CSEQ_Q_EXE_HEAD\t\t\t(CMAPPEDSCR + 0x0280)\n#define CSEQ_Q_EXE_TAIL\t\t\t(CMAPPEDSCR + 0x0282)\n#define CSEQ_Q_DONE_HEAD                (CMAPPEDSCR + 0x0284)\n#define CSEQ_Q_DONE_TAIL                (CMAPPEDSCR + 0x0286)\n#define CSEQ_Q_SEND_HEAD\t\t(CMAPPEDSCR + 0x0288)\n#define CSEQ_Q_SEND_TAIL\t\t(CMAPPEDSCR + 0x028A)\n#define CSEQ_Q_DMA2CHIM_HEAD\t\t(CMAPPEDSCR + 0x028C)\n#define CSEQ_Q_DMA2CHIM_TAIL\t\t(CMAPPEDSCR + 0x028E)\n#define CSEQ_Q_COPY_HEAD\t\t(CMAPPEDSCR + 0x0290)\n#define CSEQ_Q_COPY_TAIL\t\t(CMAPPEDSCR + 0x0292)\n#define CSEQ_REG0\t\t\t(CMAPPEDSCR + 0x0294)\n#define CSEQ_REG1\t\t\t(CMAPPEDSCR + 0x0296)\n#define CSEQ_REG2\t\t\t(CMAPPEDSCR + 0x0298)\n#define CSEQ_LINK_CTL_Q_MAP\t\t(CMAPPEDSCR + 0x029C)\n#define CSEQ_MAX_CSEQ_MODE\t\t(CMAPPEDSCR + 0x029D)\n#define CSEQ_FREE_LIST_HACK_COUNT\t(CMAPPEDSCR + 0x029E)\n\n \n#define CSEQ_EST_NEXUS_REQ_QUEUE\t(CMAPPEDSCR + 0x02A0)\n#define CSEQ_EST_NEXUS_REQ_COUNT\t(CMAPPEDSCR + 0x02A8)\n#define CSEQ_Q_EST_NEXUS_HEAD\t\t(CMAPPEDSCR + 0x02B0)\n#define CSEQ_Q_EST_NEXUS_TAIL\t\t(CMAPPEDSCR + 0x02B2)\n#define CSEQ_NEED_EST_NEXUS_SCB\t\t(CMAPPEDSCR + 0x02B4)\n#define CSEQ_EST_NEXUS_REQ_HEAD\t\t(CMAPPEDSCR + 0x02B6)\n#define CSEQ_EST_NEXUS_REQ_TAIL\t\t(CMAPPEDSCR + 0x02B7)\n#define CSEQ_EST_NEXUS_SCB_OFFSET\t(CMAPPEDSCR + 0x02B8)\n\n \n#define CSEQ_INT_ROUT_RET_ADDR0\t\t(CMAPPEDSCR + 0x02C0)\n#define CSEQ_INT_ROUT_RET_ADDR1\t\t(CMAPPEDSCR + 0x02C2)\n#define CSEQ_INT_ROUT_SCBPTR\t\t(CMAPPEDSCR + 0x02C4)\n#define CSEQ_INT_ROUT_MODE\t\t(CMAPPEDSCR + 0x02C6)\n#define CSEQ_ISR_SCRATCH_FLAGS\t\t(CMAPPEDSCR + 0x02C7)\n#define CSEQ_ISR_SAVE_SINDEX\t\t(CMAPPEDSCR + 0x02C8)\n#define CSEQ_ISR_SAVE_DINDEX\t\t(CMAPPEDSCR + 0x02CA)\n#define CSEQ_Q_MONIRTT_HEAD\t\t(CMAPPEDSCR + 0x02D0)\n#define CSEQ_Q_MONIRTT_TAIL\t\t(CMAPPEDSCR + 0x02D2)\n#define CSEQ_FREE_SCB_MASK\t\t(CMAPPEDSCR + 0x02D5)\n#define CSEQ_BUILTIN_FREE_SCB_HEAD\t(CMAPPEDSCR + 0x02D6)\n#define CSEQ_BUILTIN_FREE_SCB_TAIL\t(CMAPPEDSCR + 0x02D8)\n#define CSEQ_EXTENDED_FREE_SCB_HEAD\t(CMAPPEDSCR + 0x02DA)\n#define CSEQ_EXTENDED_FREE_SCB_TAIL\t(CMAPPEDSCR + 0x02DC)\n\n \n#define CSEQ_EMPTY_REQ_QUEUE\t\t(CMAPPEDSCR + 0x02E0)\n#define CSEQ_EMPTY_REQ_COUNT\t\t(CMAPPEDSCR + 0x02E8)\n#define CSEQ_Q_EMPTY_HEAD\t\t(CMAPPEDSCR + 0x02F0)\n#define CSEQ_Q_EMPTY_TAIL\t\t(CMAPPEDSCR + 0x02F2)\n#define CSEQ_NEED_EMPTY_SCB\t\t(CMAPPEDSCR + 0x02F4)\n#define CSEQ_EMPTY_REQ_HEAD\t\t(CMAPPEDSCR + 0x02F6)\n#define CSEQ_EMPTY_REQ_TAIL\t\t(CMAPPEDSCR + 0x02F7)\n#define CSEQ_EMPTY_SCB_OFFSET\t\t(CMAPPEDSCR + 0x02F8)\n#define CSEQ_PRIMITIVE_DATA\t\t(CMAPPEDSCR + 0x02FA)\n#define CSEQ_TIMEOUT_CONST\t\t(CMAPPEDSCR + 0x02FC)\n\n \n \n#define LSEQ_MODE_SCRATCH_SIZE\t\t0x80  \n#define LSEQ_PAGE_SIZE\t\t\t0x20  \n#define LSEQ_MODE5_PAGE0_OFFSET \t0x60\n\n \n \n#define LmSEQ_RET_ADDR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0000)\n#define LmSEQ_REG0_MODE(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0002)\n#define LmSEQ_MODE_FLAGS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0004)\n\n \n#define\t\tSAS_SAVECTX_OCCURRED\t\t0x80\n#define\t\tSAS_OOBSVC_OCCURRED\t\t0x40\n#define\t\tSAS_OOB_DEVICE_PRESENT\t\t0x20\n#define\t\tSAS_CFGHDR_OCCURRED\t\t0x10\n#define\t\tSAS_RCV_INTS_ARE_DISABLED\t0x08\n#define\t\tSAS_OOB_HOT_PLUG_CNCT\t\t0x04\n#define\t\tSAS_AWAIT_OPEN_CONNECTION\t0x02\n#define\t\tSAS_CFGCMPLT_OCCURRED\t\t0x01\n\n \n#define\t\tSAS_RLSSCB_OCCURRED\t\t0x80\n#define\t\tSAS_FORCED_HEADER_MISS\t\t0x40\n\n#define LmSEQ_RET_ADDR2(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0006)\n#define LmSEQ_RET_ADDR1(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0008)\n#define LmSEQ_OPCODE_TO_CSEQ(LinkNum)\t(LmSCRATCH(LinkNum) + 0x000B)\n#define LmSEQ_DATA_TO_CSEQ(LinkNum)\t(LmSCRATCH(LinkNum) + 0x000C)\n\n \n \n#define LmSEQ_FIRST_INV_DDB_SITE(LinkNum)\t(LmSCRATCH(LinkNum) + 0x000E)\n#define LmSEQ_EMPTY_TRANS_CTX(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0010)\n#define LmSEQ_RESP_LEN(LinkNum)\t\t\t(LmSCRATCH(LinkNum) + 0x0012)\n#define LmSEQ_FIRST_INV_SCB_SITE(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0014)\n#define LmSEQ_INTEN_SAVE(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0016)\n#define LmSEQ_LINK_RST_FRM_LEN(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x001A)\n#define LmSEQ_LINK_RST_PROTOCOL(LinkNum)\t(LmSCRATCH(LinkNum) + 0x001B)\n#define LmSEQ_RESP_STATUS(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x001C)\n#define LmSEQ_LAST_LOADED_SGE(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x001D)\n#define LmSEQ_SAVE_SCBPTR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x001E)\n\n \n \n#define LmSEQ_Q_XMIT_HEAD(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x008E)\n#define LmSEQ_M1_EMPTY_TRANS_CTX(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0090)\n#define LmSEQ_INI_CONN_TAG(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0092)\n#define LmSEQ_FAILED_OPEN_STATUS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x009A)\n#define LmSEQ_XMIT_REQUEST_TYPE(LinkNum)\t(LmSCRATCH(LinkNum) + 0x009B)\n#define LmSEQ_M1_RESP_STATUS(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x009C)\n#define LmSEQ_M1_LAST_LOADED_SGE(LinkNum)\t(LmSCRATCH(LinkNum) + 0x009D)\n#define LmSEQ_M1_SAVE_SCBPTR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x009E)\n\n \n#define LmSEQ_PORT_COUNTER(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x010E)\n#define LmSEQ_PM_TABLE_PTR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0110)\n#define LmSEQ_SATA_INTERLOCK_TMR_SAVE(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0112)\n#define LmSEQ_IP_BITL(LinkNum)\t\t\t(LmSCRATCH(LinkNum) + 0x0114)\n#define LmSEQ_COPY_SMP_CONN_TAG(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0116)\n#define LmSEQ_P0M2_OFFS1AH(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x011A)\n\n \n \n#define LmSEQ_SAVED_OOB_STATUS(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x006E)\n#define LmSEQ_SAVED_OOB_MODE(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x006F)\n#define LmSEQ_Q_LINK_HEAD(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0070)\n#define LmSEQ_LINK_RST_ERR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0072)\n#define LmSEQ_SAVED_OOB_SIGNALS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0073)\n#define LmSEQ_SAS_RESET_MODE(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0074)\n#define LmSEQ_LINK_RESET_RETRY_COUNT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0075)\n#define LmSEQ_NUM_LINK_RESET_RETRIES(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0076)\n#define LmSEQ_OOB_INT_ENABLES(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0078)\n#define LmSEQ_NOTIFY_TIMER_DOWN_COUNT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x007A)\n#define LmSEQ_NOTIFY_TIMER_TIMEOUT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x007C)\n#define LmSEQ_NOTIFY_TIMER_INITIAL_COUNT(LinkNum) (LmSCRATCH(LinkNum) + 0x007E)\n\n \n#define LmSEQ_SG_LIST_PTR_ADDR0(LinkNum)        (LmSCRATCH(LinkNum) + 0x0020)\n#define LmSEQ_SG_LIST_PTR_ADDR1(LinkNum)        (LmSCRATCH(LinkNum) + 0x0030)\n#define LmSEQ_M1_SG_LIST_PTR_ADDR0(LinkNum)     (LmSCRATCH(LinkNum) + 0x00A0)\n#define LmSEQ_M1_SG_LIST_PTR_ADDR1(LinkNum)     (LmSCRATCH(LinkNum) + 0x00B0)\n\n \n \n#define LmSEQ_INVALID_DWORD_COUNT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0120)\n#define LmSEQ_DISPARITY_ERROR_COUNT(LinkNum) \t(LmSCRATCH(LinkNum) + 0x0124)\n#define LmSEQ_LOSS_OF_SYNC_COUNT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0128)\n\n \n#define LmSEQ_FRAME_TYPE_MASK(LinkNum)\t      (LmSCRATCH(LinkNum) + 0x00E0)\n#define LmSEQ_HASHED_DEST_ADDR_MASK(LinkNum)  (LmSCRATCH(LinkNum) + 0x00E1)\n#define LmSEQ_HASHED_SRC_ADDR_MASK_PRINT(LinkNum) (LmSCRATCH(LinkNum) + 0x00E4)\n#define LmSEQ_HASHED_SRC_ADDR_MASK(LinkNum)   (LmSCRATCH(LinkNum) + 0x00E5)\n#define LmSEQ_NUM_FILL_BYTES_MASK(LinkNum)    (LmSCRATCH(LinkNum) + 0x00EB)\n#define LmSEQ_TAG_MASK(LinkNum)\t\t      (LmSCRATCH(LinkNum) + 0x00F0)\n#define LmSEQ_TARGET_PORT_XFER_TAG(LinkNum)   (LmSCRATCH(LinkNum) + 0x00F2)\n#define LmSEQ_DATA_OFFSET(LinkNum)\t      (LmSCRATCH(LinkNum) + 0x00F4)\n\n \n \n#define LmSEQ_SMP_RCV_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0040)\n#define LmSEQ_DEVICE_BITS(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x005B)\n#define LmSEQ_SDB_DDB(LinkNum)\t\t\t(LmSCRATCH(LinkNum) + 0x005C)\n#define LmSEQ_SDB_NUM_TAGS(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x005E)\n#define LmSEQ_SDB_CURR_TAG(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x005F)\n\n \n \n \n#define LmSEQ_TX_ID_ADDR_FRAME(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x00C0)\n#define LmSEQ_OPEN_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x00C8)\n#define LmSEQ_SRST_AS_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x00CC)\n#define LmSEQ_LAST_LOADED_SG_EL(LinkNum)\t(LmSCRATCH(LinkNum) + 0x00D4)\n\n \n \n#define LmSEQ_STP_SHUTDOWN_TIMER_TERM_TS(LinkNum) (LmSCRATCH(LinkNum) + 0x0140)\n#define LmSEQ_CLOSE_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0144)\n#define LmSEQ_BREAK_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0148)\n#define LmSEQ_DWS_RESET_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x014C)\n#define LmSEQ_SATA_INTERLOCK_TIMER_TERM_TS(LinkNum) \\\n\t\t\t\t\t\t(LmSCRATCH(LinkNum) + 0x0150)\n#define LmSEQ_MCTL_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0154)\n\n \n#define LmSEQ_COMINIT_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0160)\n#define LmSEQ_RCV_ID_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0164)\n#define LmSEQ_RCV_FIS_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0168)\n#define LmSEQ_DEV_PRES_TIMER_TERM_TS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x016C)\n\n \n \n\n \n \n\n \n#define LmSEQ_Q_TGTXFR_HEAD(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0180)\n#define LmSEQ_Q_TGTXFR_TAIL(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0182)\n#define LmSEQ_LINK_NUMBER(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0186)\n#define LmSEQ_SCRATCH_FLAGS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x0187)\n \n#define\t\tSAS_DWSAQD\t\t\t0x01   \n#define  LmSEQ_CONNECTION_STATE(LinkNum) (LmSCRATCH(LinkNum) + 0x0188)\n \n#define\t\tSAS_WE_OPENED_CS\t\t0x01\n#define\t\tSAS_DEVICE_OPENED_CS\t\t0x02\n#define\t\tSAS_WE_SENT_DONE_CS\t\t0x04\n#define\t\tSAS_DEVICE_SENT_DONE_CS\t\t0x08\n#define\t\tSAS_WE_SENT_CLOSE_CS\t\t0x10\n#define\t\tSAS_DEVICE_SENT_CLOSE_CS\t0x20\n#define\t\tSAS_WE_SENT_BREAK_CS\t\t0x40\n#define\t\tSAS_DEVICE_SENT_BREAK_CS\t0x80\n \n#define\t\tSAS_OPN_TIMEOUT_OR_OPN_RJCT_CS\t0x01\n#define\t\tSAS_AIP_RECEIVED_CS\t\t0x02\n#define\t\tSAS_CREDIT_TIMEOUT_OCCURRED_CS\t0x04\n#define\t\tSAS_ACKNAK_TIMEOUT_OCCURRED_CS\t0x08\n#define\t\tSAS_SMPRSP_TIMEOUT_OCCURRED_CS\t0x10\n#define\t\tSAS_DONE_TIMEOUT_OCCURRED_CS\t0x20\n \n#define\t\tSAS_SMP_RESPONSE_RECEIVED_CS\t0x01\n#define\t\tSAS_INTLK_TIMEOUT_OCCURRED_CS\t0x02\n#define\t\tSAS_DEVICE_SENT_DMAT_CS\t\t0x04\n#define\t\tSAS_DEVICE_SENT_SYNCSRST_CS\t0x08\n#define\t\tSAS_CLEARING_AFFILIATION_CS\t0x20\n#define\t\tSAS_RXTASK_ACTIVE_CS\t\t0x40\n#define\t\tSAS_TXTASK_ACTIVE_CS\t\t0x80\n \n#define\t\tSAS_PHY_LOSS_OF_SIGNAL_CS\t0x01\n#define\t\tSAS_DWS_TIMER_EXPIRED_CS\t0x02\n#define\t\tSAS_LINK_RESET_NOT_COMPLETE_CS\t0x04\n#define\t\tSAS_PHY_DISABLED_CS\t\t0x08\n#define\t\tSAS_LINK_CTL_TASK_ACTIVE_CS\t0x10\n#define\t\tSAS_PHY_EVENT_TASK_ACTIVE_CS\t0x20\n#define\t\tSAS_DEVICE_SENT_ID_FRAME_CS\t0x40\n#define\t\tSAS_DEVICE_SENT_REG_FIS_CS\t0x40\n#define\t\tSAS_DEVICE_SENT_HARD_RESET_CS\t0x80\n#define  \tSAS_PHY_IS_DOWN_FLAGS\t(SAS_PHY_LOSS_OF_SIGNAL_CS|\\\n\t\t\t\t\t SAS_DWS_TIMER_EXPIRED_CS |\\\n\t\t\t\t\t SAS_LINK_RESET_NOT_COMPLETE_CS|\\\n\t\t\t\t\t SAS_PHY_DISABLED_CS)\n\n#define\t\tSAS_LINK_CTL_PHY_EVENT_FLAGS   (SAS_LINK_CTL_TASK_ACTIVE_CS |\\\n\t\t\t\t\t\tSAS_PHY_EVENT_TASK_ACTIVE_CS |\\\n\t\t\t\t\t\tSAS_DEVICE_SENT_ID_FRAME_CS  |\\\n\t\t\t\t\t\tSAS_DEVICE_SENT_HARD_RESET_CS)\n\n#define LmSEQ_CONCTL(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x018C)\n#define LmSEQ_CONSTAT(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x018E)\n#define LmSEQ_CONNECTION_MODES(LinkNum)\t(LmSCRATCH(LinkNum) + 0x018F)\n#define LmSEQ_REG1_ISR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0192)\n#define LmSEQ_REG2_ISR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0194)\n#define LmSEQ_REG3_ISR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0196)\n#define LmSEQ_REG0_ISR(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x0198)\n\n \n#define LmSEQ_EST_NEXUS_SCBPTR0(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01A0)\n#define LmSEQ_EST_NEXUS_SCBPTR1(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01A2)\n#define LmSEQ_EST_NEXUS_SCBPTR2(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01A4)\n#define LmSEQ_EST_NEXUS_SCBPTR3(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01A6)\n#define LmSEQ_EST_NEXUS_SCB_OPCODE0(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01A8)\n#define LmSEQ_EST_NEXUS_SCB_OPCODE1(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01A9)\n#define LmSEQ_EST_NEXUS_SCB_OPCODE2(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01AA)\n#define LmSEQ_EST_NEXUS_SCB_OPCODE3(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01AB)\n#define LmSEQ_EST_NEXUS_SCB_HEAD(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01AC)\n#define LmSEQ_EST_NEXUS_SCB_TAIL(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01AD)\n#define LmSEQ_EST_NEXUS_BUF_AVAIL(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01AE)\n#define LmSEQ_TIMEOUT_CONST(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x01B8)\n#define LmSEQ_ISR_SAVE_SINDEX(LinkNum)\t        (LmSCRATCH(LinkNum) + 0x01BC)\n#define LmSEQ_ISR_SAVE_DINDEX(LinkNum)\t        (LmSCRATCH(LinkNum) + 0x01BE)\n\n \n#define LmSEQ_EMPTY_SCB_PTR0(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01C0)\n#define LmSEQ_EMPTY_SCB_PTR1(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01C2)\n#define LmSEQ_EMPTY_SCB_PTR2(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01C4)\n#define LmSEQ_EMPTY_SCB_PTR3(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01C6)\n#define LmSEQ_EMPTY_SCB_OPCD0(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01C8)\n#define LmSEQ_EMPTY_SCB_OPCD1(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01C9)\n#define LmSEQ_EMPTY_SCB_OPCD2(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01CA)\n#define LmSEQ_EMPTY_SCB_OPCD3(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01CB)\n#define LmSEQ_EMPTY_SCB_HEAD(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01CC)\n#define LmSEQ_EMPTY_SCB_TAIL(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01CD)\n#define LmSEQ_EMPTY_BUFS_AVAIL(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01CE)\n#define LmSEQ_ATA_SCR_REGS(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01D4)\n\n \n#define LmSEQ_DEV_PRES_TMR_TOUT_CONST(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01E0)\n#define LmSEQ_SATA_INTERLOCK_TIMEOUT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01E4)\n#define LmSEQ_STP_SHUTDOWN_TIMEOUT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01E8)\n#define LmSEQ_SRST_ASSERT_TIMEOUT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01EC)\n#define LmSEQ_RCV_FIS_TIMEOUT(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x01F0)\n#define LmSEQ_ONE_MILLISEC_TIMEOUT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01F4)\n#define LmSEQ_TEN_MS_COMINIT_TIMEOUT(LinkNum)\t(LmSCRATCH(LinkNum) + 0x01F8)\n#define LmSEQ_SMP_RCV_TIMEOUT(LinkNum)\t\t(LmSCRATCH(LinkNum) + 0x01FC)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}