[submodule "rtl/verilog-axis"]
	path = rtl/verilog-axis
	url = https://github.com/alexforencich/verilog-axis
