<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1767994604">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1767994604"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1767994605"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1767994613"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1767994549">
            <Task name="Map" build_result="2" update_result="0" update_time="1767994549"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1746638106"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1767994591">
            <Task name="PAR" build_result="2" update_result="0" update_time="1767994591"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1767994597"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1767994542">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1767994542"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1767994613"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1746717314"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1746717314"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="1745848757"/>
        </Milestone>
        <Report name="FPGA_Intan_Driver_impl_1.bgn" last_build_time="1767994604" last_build_size="1256"/>
        <Report name="FPGA_Intan_Driver_impl_1.bin" last_build_time="1767994604" last_build_size="104156"/>
        <Report name="FPGA_Intan_Driver_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Intan_Driver_impl_1.twr.html" last_build_time="1767994596" last_build_size="17933"/>
        <Report name="FPGA_Intan_Driver_impl_1.udb" last_build_time="1767994591" last_build_size="375686"/>
        <Report name="FPGA_Intan_Driver_impl_1_map.udb" last_build_time="1767994548" last_build_size="222152"/>
        <Report name="FPGA_Intan_Driver_impl_1_rtl.udb" last_build_time="1767994534" last_build_size="416702"/>
        <Report name="FPGA_Intan_Driver_impl_1_syn.udb" last_build_time="1767994541" last_build_size="119264"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.sdf" last_build_time="1767994613" last_build_size="3284039"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.vo" last_build_time="1767994612" last_build_size="3613294"/>
        <Report name="IBIS/FPGA_Intan_Driver_impl_1.ibs" last_build_time="1767994605" last_build_size="102769"/>
    </Strategy>
</BuildStatus>
               