
*** Running vivado
    with args -log myip_pong2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myip_pong2.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jan 23 13:00:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source myip_pong2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/wfort/Xilinx_HardData/ip_repo/myip_pong_1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/wfort/Xilinx_HardData/ip_repo/myip_pong_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/wfort/Xilinx_HardData/ip_repo/myip_pong_1_0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository /home/wfort/Xilinx_HardData/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wfort/Xilinx_HardData/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/wfort/Xilinx_HardData/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design /home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.srcs/sources_1/bd/design_6/design_6.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: synth_design -top myip_pong2 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 848261
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.695 ; gain = 422.766 ; free physical = 33136 ; free virtual = 54601
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:148]
INFO: [Synth 8-638] synthesizing module 'myip_pong2' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/hdl/myip_pong2.vhd:57]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_pong2_slave_lite_v1_0_S00_AXI' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'myip_pong2_slave_lite_v1_0_S00_AXI_inst' of component 'myip_pong2_slave_lite_v1_0_S00_AXI' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/hdl/myip_pong2.vhd:99]
INFO: [Synth 8-638] synthesizing module 'myip_pong2_slave_lite_v1_0_S00_AXI' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-638] synthesizing module 'design_6_wrapper' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/hdl/design_6_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'design_6' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:213' bound to instance 'design_6_i' of component 'design_6' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/hdl/design_6_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'design_6' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:234]
INFO: [Synth 8-638] synthesizing module 'Debounce_imp_1YR14H4' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:31]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_0_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_0_0/synth/design_6_Debounce_Switch_0_0.vhd:56' bound to instance 'Debounce_Switch_0' of component 'design_6_Debounce_Switch_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_0_0/synth/design_6_Debounce_Switch_0_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_0_0/synth/design_6_Debounce_Switch_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Debounce_Switch' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Debounce_Switch.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Debounce_Switch' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Debounce_Switch.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_0_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_0_0/synth/design_6_Debounce_Switch_0_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_1_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_1_0/synth/design_6_Debounce_Switch_1_0.vhd:56' bound to instance 'Debounce_Switch_1' of component 'design_6_Debounce_Switch_1_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_1_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_1_0/synth/design_6_Debounce_Switch_1_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_1_0/synth/design_6_Debounce_Switch_1_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_1_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_1_0/synth/design_6_Debounce_Switch_1_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_2_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_2_0/synth/design_6_Debounce_Switch_2_0.vhd:56' bound to instance 'Debounce_Switch_2' of component 'design_6_Debounce_Switch_2_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:80]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_2_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_2_0/synth/design_6_Debounce_Switch_2_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_2_0/synth/design_6_Debounce_Switch_2_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_2_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_2_0/synth/design_6_Debounce_Switch_2_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_3_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_3_0/synth/design_6_Debounce_Switch_3_0.vhd:56' bound to instance 'Debounce_Switch_3' of component 'design_6_Debounce_Switch_3_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_3_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_3_0/synth/design_6_Debounce_Switch_3_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_3_0/synth/design_6_Debounce_Switch_3_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_3_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_3_0/synth/design_6_Debounce_Switch_3_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_4_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_4_0/synth/design_6_Debounce_Switch_4_0.vhd:56' bound to instance 'Debounce_Switch_4' of component 'design_6_Debounce_Switch_4_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_4_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_4_0/synth/design_6_Debounce_Switch_4_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_4_0/synth/design_6_Debounce_Switch_4_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_4_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Debounce_Switch_4_0/synth/design_6_Debounce_Switch_4_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Debounce_imp_1YR14H4' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:31]
INFO: [Synth 8-3491] module 'design_6_Pong_Top2_0_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Pong_Top2_0_0/synth/design_6_Pong_Top2_0_0.vhd:56' bound to instance 'Pong_Top2_0' of component 'design_6_Pong_Top2_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:325]
INFO: [Synth 8-638] synthesizing module 'design_6_Pong_Top2_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Pong_Top2_0_0/synth/design_6_Pong_Top2_0_0.vhd:72]
	Parameter g_Video_Width bound to: 3 - type: integer 
	Parameter g_Total_Cols bound to: 800 - type: integer 
	Parameter g_Total_Rows bound to: 525 - type: integer 
	Parameter g_Active_Cols bound to: 640 - type: integer 
	Parameter g_Active_Rows bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Top2' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Top2.vhd:10' bound to instance 'U0' of component 'Pong_Top2' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Pong_Top2_0_0/synth/design_6_Pong_Top2_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Pong_Top2' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Top2.vhd:44]
	Parameter g_Player_Paddle_X bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Paddle_Ctrl' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Paddle_Ctrl.vhd:11' bound to instance 'Paddle_Ctrl_P1_inst' of component 'Pong_Paddle_Ctrl' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Top2.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Pong_Paddle_Ctrl' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Pong_Paddle_Ctrl' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Paddle_Ctrl.vhd:30]
	Parameter g_Player_Paddle_X bound to: 39 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Paddle_Ctrl' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Paddle_Ctrl.vhd:11' bound to instance 'Paddle_Ctrl_P2_inst' of component 'Pong_Paddle_Ctrl' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Top2.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Pong_Paddle_Ctrl__parameterized1' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Pong_Paddle_Ctrl__parameterized1' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-3491] module 'Pong_Ball_Ctrl' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Ball_Ctrl.vhd:10' bound to instance 'Pong_Ball_Ctrl_inst' of component 'Pong_Ball_Ctrl' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Top2.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Pong_Ball_Ctrl' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Ball_Ctrl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Pong_Ball_Ctrl' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Ball_Ctrl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Pong_Top2' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Top2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'design_6_Pong_Top2_0_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Pong_Top2_0_0/synth/design_6_Pong_Top2_0_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'VGA_imp_1EM9P0E' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:120]
INFO: [Synth 8-3491] module 'design_6_Sync_To_Count2_0_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Sync_To_Count2_0_0/synth/design_6_Sync_To_Count2_0_0.vhd:56' bound to instance 'Sync_To_Count2_0' of component 'design_6_Sync_To_Count2_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:170]
INFO: [Synth 8-638] synthesizing module 'design_6_Sync_To_Count2_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Sync_To_Count2_0_0/synth/design_6_Sync_To_Count2_0_0.vhd:68]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'Sync_To_Count2' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Sync_To_Count2.vhd:15' bound to instance 'U0' of component 'Sync_To_Count2' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Sync_To_Count2_0_0/synth/design_6_Sync_To_Count2_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Sync_To_Count2' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Sync_To_Count2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Sync_To_Count2' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Sync_To_Count2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'design_6_Sync_To_Count2_0_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_Sync_To_Count2_0_0/synth/design_6_Sync_To_Count2_0_0.vhd:68]
INFO: [Synth 8-3491] module 'design_6_VGA_Sync_Porch_0_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_VGA_Sync_Porch_0_0/synth/design_6_VGA_Sync_Porch_0_0.vhd:56' bound to instance 'VGA_Sync_Porch_0' of component 'design_6_VGA_Sync_Porch_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:180]
INFO: [Synth 8-638] synthesizing module 'design_6_VGA_Sync_Porch_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_VGA_Sync_Porch_0_0/synth/design_6_VGA_Sync_Porch_0_0.vhd:72]
	Parameter g_VIDEO_WIDTH bound to: 3 - type: integer 
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
	Parameter g_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter g_ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'VGA_Sync_Porch' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/VGA_Sync_Porch.vhd:21' bound to instance 'U0' of component 'VGA_Sync_Porch' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_VGA_Sync_Porch_0_0/synth/design_6_VGA_Sync_Porch_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync_Porch' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/VGA_Sync_Porch.vhd:46]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'Sync_To_Count' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Sync_To_Count.vhd:15' bound to instance 'Sync_To_Count_Porch_inst' of component 'Sync_To_Count' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/VGA_Sync_Porch.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Sync_To_Count' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Sync_To_Count.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Sync_To_Count' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Sync_To_Count.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync_Porch' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/VGA_Sync_Porch.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_6_VGA_Sync_Porch_0_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_VGA_Sync_Porch_0_0/synth/design_6_VGA_Sync_Porch_0_0.vhd:72]
INFO: [Synth 8-3491] module 'design_6_VGA_Sync_Pulses_0_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_VGA_Sync_Pulses_0_0/synth/design_6_VGA_Sync_Pulses_0_0.vhd:56' bound to instance 'VGA_Sync_Pulses_0' of component 'design_6_VGA_Sync_Pulses_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:194]
INFO: [Synth 8-638] synthesizing module 'design_6_VGA_Sync_Pulses_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_VGA_Sync_Pulses_0_0/synth/design_6_VGA_Sync_Pulses_0_0.vhd:66]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
	Parameter g_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter g_ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'VGA_Sync_Pulses' declared at '/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/VGA_Sync_Pulses.vhd:14' bound to instance 'U0' of component 'VGA_Sync_Pulses' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_VGA_Sync_Pulses_0_0/synth/design_6_VGA_Sync_Pulses_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync_Pulses' [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/VGA_Sync_Pulses.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync_Pulses' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/VGA_Sync_Pulses.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_6_VGA_Sync_Pulses_0_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_VGA_Sync_Pulses_0_0/synth/design_6_VGA_Sync_Pulses_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_6_util_vector_logic_0_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_util_vector_logic_0_0/synth/design_6_util_vector_logic_0_0.v:53' bound to instance 'util_vector_logic_0' of component 'design_6_util_vector_logic_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:202]
INFO: [Synth 8-6157] synthesizing module 'design_6_util_vector_logic_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_util_vector_logic_0_0/synth/design_6_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_4_util_vector_logic' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/fd7b/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_4_util_vector_logic' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/fd7b/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'design_6_util_vector_logic_0_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_util_vector_logic_0_0/synth/design_6_util_vector_logic_0_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'VGA_imp_1EM9P0E' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:120]
INFO: [Synth 8-3491] module 'design_6_clk_wiz_0_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v:66' bound to instance 'clk_wiz_0' of component 'design_6_clk_wiz_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:354]
INFO: [Synth 8-6157] synthesizing module 'design_6_clk_wiz_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_6_clk_wiz_0_0_clk_wiz' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'design_6_clk_wiz_0_0_clk_wiz' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_6_clk_wiz_0_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v:66]
INFO: [Synth 8-3491] module 'design_6_hdmi_tx_0_0' declared at '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_hdmi_tx_0_0/synth/design_6_hdmi_tx_0_0.v:53' bound to instance 'hdmi_tx_0' of component 'design_6_hdmi_tx_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:362]
INFO: [Synth 8-6157] synthesizing module 'design_6_hdmi_tx_0_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_hdmi_tx_0_0/synth/design_6_hdmi_tx_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'srldelay' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_6_hdmi_tx_0_0' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_hdmi_tx_0_0/synth/design_6_hdmi_tx_0_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'design_6' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/synth/design_6.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_6_wrapper' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/hdl/design_6_wrapper.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'myip_pong2_slave_lite_v1_0_S00_AXI' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'myip_pong2' (0#1) [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/hdl/myip_pong2.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element r_P1_Score_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Top2.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element r_P2_Score_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/myip_pong2_1_0/src/Pong_Top2.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element ade_q_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:174]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:175]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_q_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:176]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_qq_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:177]
WARNING: [Synth 8-6014] Unused sequential element adin_q_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:184]
WARNING: [Synth 8-6014] Unused sequential element adin_reg_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:185]
WARNING: [Synth 8-6014] Unused sequential element ade_q_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:174]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:175]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_q_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:176]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_qq_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:177]
WARNING: [Synth 8-6014] Unused sequential element adin_q_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:184]
WARNING: [Synth 8-6014] Unused sequential element adin_reg_reg was removed.  [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/afa8/hdl/encode.v:185]
WARNING: [Synth 8-7129] Port adin[3] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[2] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[1] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[0] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ade in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[3] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[2] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[1] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[0] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port ade in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.664 ; gain = 502.734 ; free physical = 33084 ; free virtual = 54540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.477 ; gain = 520.547 ; free physical = 33084 ; free virtual = 54540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.477 ; gain = 520.547 ; free physical = 33084 ; free virtual = 54540
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2172.414 ; gain = 0.000 ; free physical = 33076 ; free virtual = 54532
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_board.xdc] for cell 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_board.xdc] for cell 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Parsing XDC File [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.xdc] for cell 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.xdc] for cell 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Parsing XDC File [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/myip_pong2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/myip_pong2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_late.xdc] for cell 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_late.xdc] for cell 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.215 ; gain = 0.000 ; free physical = 33040 ; free virtual = 54519
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.215 ; gain = 0.000 ; free physical = 33040 ; free virtual = 54519
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.215 ; gain = 641.285 ; free physical = 33067 ; free virtual = 54557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2295.219 ; gain = 649.289 ; free physical = 33067 ; free virtual = 54557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst. (constraint file  /home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.219 ; gain = 649.289 ; free physical = 33067 ; free virtual = 54556
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'Pong_Top2'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
               s_running |                              001 |                              001
               s_p2_wins |                              010 |                              011
               s_p1_wins |                              011 |                              010
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'Pong_Top2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.219 ; gain = 649.289 ; free physical = 33094 ; free virtual = 54567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 15    
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 28    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_Col_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module myip_pong2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module myip_pong2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module myip_pong2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module myip_pong2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module myip_pong2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module myip_pong2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2295.219 ; gain = 649.289 ; free physical = 33122 ; free virtual = 54592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.219 ; gain = 672.289 ; free physical = 33102 ; free virtual = 54567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2319.219 ; gain = 673.289 ; free physical = 33102 ; free virtual = 54567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2346.250 ; gain = 700.320 ; free physical = 33087 ; free virtual = 54553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2496.062 ; gain = 850.133 ; free physical = 32959 ; free virtual = 54423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2496.062 ; gain = 850.133 ; free physical = 32972 ; free virtual = 54427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2496.062 ; gain = 850.133 ; free physical = 32972 ; free virtual = 54428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2496.062 ; gain = 850.133 ; free physical = 32972 ; free virtual = 54428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2496.062 ; gain = 850.133 ; free physical = 32972 ; free virtual = 54428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2496.062 ; gain = 850.133 ; free physical = 32972 ; free virtual = 54428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |    58|
|3     |LUT1       |    26|
|4     |LUT2       |   140|
|5     |LUT3       |    62|
|6     |LUT4       |    90|
|7     |LUT5       |   134|
|8     |LUT6       |   255|
|9     |MMCME2_ADV |     1|
|10    |OSERDESE2  |     8|
|12    |SRL16E     |    27|
|13    |FDCE       |    42|
|14    |FDRE       |   486|
|15    |FDSE       |    13|
|16    |IBUF       |    48|
|17    |OBUF       |    41|
|18    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2496.062 ; gain = 850.133 ; free physical = 32972 ; free virtual = 54428
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2496.062 ; gain = 729.395 ; free physical = 32972 ; free virtual = 54428
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2496.070 ; gain = 850.133 ; free physical = 32972 ; free virtual = 54428
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2496.070 ; gain = 0.000 ; free physical = 33104 ; free virtual = 54560
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.090 ; gain = 0.000 ; free physical = 33152 ; free virtual = 54606
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: df8b6ea1
INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 62 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2552.090 ; gain = 1072.520 ; free physical = 33136 ; free virtual = 54606
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1547.906; main = 1547.906; forked = 217.302
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3237.664; main = 2552.094; forked = 942.441
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.102 ; gain = 0.000 ; free physical = 33136 ; free virtual = 54606
INFO: [Common 17-1381] The checkpoint '/home/wfort/Xilinx_HardData/ip_repo/edit_myip_pong2_v1_0.runs/synth_1/myip_pong2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file myip_pong2_utilization_synth.rpt -pb myip_pong2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 13:01:12 2025...
