Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		8	3		#r25
hw_input_global_wrapper_stencil$d_reg__U3		7	3		#r26
hw_input_global_wrapper_stencil$d_reg__U4		12	2		#r27
hw_input_global_wrapper_stencil$d_reg__U5		13	4		#r28
hw_input_global_wrapper_stencil$d_reg__U6		9	5		#r29
hw_input_global_wrapper_stencil$d_reg__U7		9	6		#r30
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	2		#m13
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I24
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i140287395364176_i140287400343056		4	6		#p23
op_hcompute_blur_stencil$inner_compute$i140287418580368_i140287409979920		4	5		#p5
op_hcompute_blur_unnormalized_stencil$inner_compute$i140287388754384_i140287409979920		9	5		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287397905232_i140287398977104		12	4		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287398385616_i140287398977104		8	6		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287398974800_i140287398977104		10	6		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287398975056_i140287398977104		9	4		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287399655376_i140287398977104		8	2		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287399656592_i140287398977104		10	2		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400362640_i140287384989136		10	4		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400365072_i140287384707600		6	6		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400365904_i140287384989136		9	6		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400747472_i140287384989136		10	3		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400747984_i140287398977104		8	4		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400748048_i140287384989136		8	3		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287401017104_i140287398977104		6	3		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287401205456_i140287398977104		12	3		#p12
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m3
reset		2	0		#i0
