{
	"cts__timing__setup__tns__pre_repair": -2.34208,
	"cts__timing__setup__ws__pre_repair": -0.282949,
	"cts__clock__skew__setup__pre_repair": 0.0452459,
	"cts__clock__skew__hold__pre_repair": 0.0452459,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.326021,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0245825,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 36,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0422513,
	"cts__power__switching__total__pre_repair": 0.0266371,
	"cts__power__leakage__total__pre_repair": 0.0012903,
	"cts__power__total__pre_repair": 0.0701787,
	"cts__design__io__pre_repair": 269,
	"cts__design__die__area__pre_repair": 212205,
	"cts__design__core__area__pre_repair": 193770,
	"cts__design__instance__count__pre_repair": 26880,
	"cts__design__instance__area__pre_repair": 56254.2,
	"cts__design__instance__count__stdcell__pre_repair": 26878,
	"cts__design__instance__area__stdcell__pre_repair": 53773,
	"cts__design__instance__count__macros__pre_repair": 2,
	"cts__design__instance__area__macros__pre_repair": 2481.25,
	"cts__design__instance__utilization__pre_repair": 0.290314,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.281108,
	"cts__timing__setup__tns__post_repair": -2.34208,
	"cts__timing__setup__ws__post_repair": -0.282949,
	"cts__clock__skew__setup__post_repair": 0.0452459,
	"cts__clock__skew__hold__post_repair": 0.0452459,
	"cts__timing__drv__max_slew_limit__post_repair": 0.326021,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0245825,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 36,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0422513,
	"cts__power__switching__total__post_repair": 0.0266371,
	"cts__power__leakage__total__post_repair": 0.0012903,
	"cts__power__total__post_repair": 0.0701787,
	"cts__design__io__post_repair": 269,
	"cts__design__die__area__post_repair": 212205,
	"cts__design__core__area__post_repair": 193770,
	"cts__design__instance__count__post_repair": 26880,
	"cts__design__instance__area__post_repair": 56254.2,
	"cts__design__instance__count__stdcell__post_repair": 26878,
	"cts__design__instance__area__stdcell__post_repair": 53773,
	"cts__design__instance__count__macros__post_repair": 2,
	"cts__design__instance__area__macros__post_repair": 2481.25,
	"cts__design__instance__utilization__post_repair": 0.290314,
	"cts__design__instance__utilization__stdcell__post_repair": 0.281108,
	"cts__design__instance__displacement__total": 582.975,
	"cts__design__instance__displacement__mean": 0.0215,
	"cts__design__instance__displacement__max": 3.387,
	"cts__route__wirelength__estimated": 505518,
	"cts__design__instance__count__setup_buffer": 23,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 36.862,
	"cts__design__instance__displacement__mean": 0.001,
	"cts__design__instance__displacement__max": 2.051,
	"cts__route__wirelength__estimated": 506556,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.00840883,
	"cts__clock__skew__setup": 0.0478073,
	"cts__clock__skew__hold": 0.0478073,
	"cts__timing__drv__max_slew_limit": 0.325385,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.023892,
	"cts__timing__drv__max_cap": 1,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0422637,
	"cts__power__switching__total": 0.0266889,
	"cts__power__leakage__total": 0.0012916,
	"cts__power__total": 0.0702442,
	"cts__design__io": 269,
	"cts__design__die__area": 212205,
	"cts__design__core__area": 193770,
	"cts__design__instance__count": 26910,
	"cts__design__instance__area": 56298.4,
	"cts__design__instance__count__stdcell": 26908,
	"cts__design__instance__area__stdcell": 53817.1,
	"cts__design__instance__count__macros": 2,
	"cts__design__instance__area__macros": 2481.25,
	"cts__design__instance__utilization": 0.290542,
	"cts__design__instance__utilization__stdcell": 0.281339
}