{
    "code": "module TopModule (\n    input logic clk,            // Clock input, 1-bit\n    input logic reset,          // Active high synchronous reset, 1-bit\n    output logic shift_ena      // Shift enable output, 1-bit\n);\n\n    logic [1:0] count;         // Counter for shift enable duration\n\n    always @(posedge clk) begin\n        if (reset) begin\n            shift_ena <= 1'b1;  // Assert shift_ena on reset\n            count <= 2'b00;     // Initialize counter\n        end else if (count < 2'b11) begin\n            count <= count + 1; // Increment counter\n            shift_ena <= 1'b1;   // Keep shift_ena asserted\n        end else begin\n            shift_ena <= 1'b0;   // Deassert shift_ena after 4 cycles\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}