Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 28 15:44:16 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   288 |
|    Minimum number of control sets                        |   288 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   501 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   288 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    46 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    98 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     9 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             256 |          128 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1275 |          455 |
| Yes          | No                    | No                     |            1429 |          569 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2291 |          710 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                   Enable Signal                                                  |                                     Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     |                                                                                                                  | main_soclinux_soclinux_sdram_tccdcon_ready_i_1_n_0                                      |                1 |              1 |
|  sys_clk     |                                                                                                                  | rgb_led0_r_i_1_n_0                                                                      |                1 |              1 |
|  sys_clk     |                                                                                                                  | rgb_led0_g_i_1_n_0                                                                      |                1 |              1 |
|  sys_clk     |                                                                                                                  | rgb_led0_b_i_1_n_0                                                                      |                1 |              1 |
|  sys_clk     | spimaster_clk_rise                                                                                               | spi_clk_i_1_n_0                                                                         |                1 |              1 |
|  clk200_clk  |                                                                                                                  |                                                                                         |                1 |              1 |
|  sys_clk     | main_soclinux_soclinux_sdram_tfawcon_ready_reg022_in                                                             | main_soclinux_soclinux_sdram_tfawcon_ready_i_1_n_0                                      |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                                | sys_rst                                                                                 |                1 |              1 |
|  eth_rx_clk  |                                                                                                                  | main_soclinux_ethphy_reset0                                                             |                1 |              2 |
|  eth_tx_clk  |                                                                                                                  | main_soclinux_ethphy_reset0                                                             |                1 |              2 |
|  sys_clk     |                                                                                                                  | builder_xilinxasyncresetsynchronizerimpl0                                               |                1 |              2 |
|  clk200_clk  |                                                                                                                  | builder_xilinxasyncresetsynchronizerimpl0                                               |                1 |              2 |
|  sys_clk     | VexRiscv/_zz_212_                                                                                                | VexRiscv/IBusCachedPlugin_cache/reset0                                                  |                1 |              3 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_126__reg[13]_0[0]                                                            | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_counter_willClear                                         | VexRiscv/dataCache_1_/stageA_request_size[0]_i_1_n_0                                    |                1 |              4 |
|  sys_clk     | builder_multiplexer_next_state                                                                                   | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | main_soclinux_soclinux_uart_tx_fifo_syncfifo_re                                                                  | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     | builder_bankmachine1_next_state                                                                                  | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | builder_bankmachine0_next_state                                                                                  | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_14[0]                                                   | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0][0]                                                               | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     | main_soclinux_soclinux_sdram_time1[3]_i_1_n_0                                                                    | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | main_soclinux_soclinux_uart_rx_fifo_wrport_we__0                                                                 | sys_rst                                                                                 |                1 |              4 |
|  eth_rx_clk  | main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0                          | main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0 |                1 |              4 |
|  sys_clk     | builder_bankmachine7_next_state                                                                                  | sys_rst                                                                                 |                2 |              4 |
|  eth_rx_clk  | main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0                          | main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0 |                1 |              4 |
|  sys_clk     | builder_bankmachine6_next_state                                                                                  | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     | main_soclinux_soclinux_uart_phy_rx_bitcount                                                                      | main_soclinux_soclinux_uart_phy_rx_bitcount[3]_i_1_n_0                                  |                1 |              4 |
|  sys_clk     | builder_bankmachine5_next_state                                                                                  | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                                                 |                2 |              4 |
|  eth_tx_clk  | builder_liteethmacgap_state                                                                                      | p_102_in                                                                                |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg                                                                     | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | builder_bankmachine2_next_state                                                                                  | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_uart_rx_fifo_rdport_re                                    | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     | builder_bankmachine4_next_state                                                                                  | sys_rst                                                                                 |                4 |              4 |
|  sys_clk     | spiflash_i1_i_1_n_0                                                                                              | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_9[0]                                             |                1 |              4 |
|  sys_clk     | main_soclinux_soclinux_uart_phy_sink_ready1435_out                                                               | main_soclinux_soclinux_uart_phy_tx_bitcount[3]_i_1_n_0                                  |                1 |              4 |
|  sys_clk     | builder_bankmachine3_next_state                                                                                  | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                                 |                2 |              4 |
|  clk200_clk  | main_soclinux_soclinux_reset_counter[3]_i_1_n_0                                                                  | clk200_rst                                                                              |                1 |              4 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_13[0]                                            |                1 |              4 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_15[0]                                            |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_INSTRUCTION_reg[29]_0[0]                                               | VexRiscv/IBusCachedPlugin_cache/reset0                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                                                 |                1 |              4 |
|  sys_clk     | main_soclinux_soclinux_sdram_zqcs_executer_counter[4]_i_1_n_0                                                    | sys_rst                                                                                 |                2 |              5 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in27_out                                                                               |                                                                                         |                3 |              5 |
|  sys_clk     | VexRiscv/CsrPlugin_mstatus_MIE52_out                                                                             |                                                                                         |                3 |              5 |
|  sys_clk     | main_soclinux_soclinux_sdram_time0[4]_i_1_n_0                                                                    | sys_rst                                                                                 |                2 |              5 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26]_1[0]                                                 |                                                                                         |                3 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_0[0]                                                    | sys_rst                                                                                 |                1 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_uart_tx_fifo_readable_reg[0]                              | sys_rst                                                                                 |                1 |              5 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_5[0]                                             |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                                             | sys_rst                                                                                 |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_9[0]                                                    | sys_rst                                                                                 |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_126__reg[5]_0[1]                                                             | sys_rst                                                                                 |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_12[0]                                                   | sys_rst                                                                                 |                3 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_126__reg[5]_1[1]                                                             | sys_rst                                                                                 |                2 |              6 |
|  sys_clk     |                                                                                                                  | VexRiscv/dataCache_1_/SR[0]                                                             |                2 |              6 |
|  sys_clk     | main_soclinux_soclinux_sdram_sequencer_counter                                                                   | sys_rst                                                                                 |                1 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_0[0]                                                             | sys_rst                                                                                 |                2 |              6 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_18[0]                                            |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_0[1]                                                             | sys_rst                                                                                 |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_126__reg[6]_1[0]                                                             | sys_rst                                                                                 |                3 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_10[1]                                                   | sys_rst                                                                                 |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_sdram_storage[3]_i_2_0[0]                                 | sys_rst                                                                                 |                2 |              6 |
|  sys_clk     | spimaster_mosi_data[7]                                                                                           | sys_rst                                                                                 |                2 |              7 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_17[0]                                            |                3 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/spiflash_i1_reg[0]                                                               | sys_rst                                                                                 |                3 |              7 |
|  sys_clk     |                                                                                                                  | spi_clk_i_1_n_0                                                                         |                2 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[1][0]                                                               | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | main_soclinux_soclinux_uart_phy_rx_reg                                                                           | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_0[0]                                                  | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_5[0]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_1[2]                                                  | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_6[2]                                                    | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_5[1]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_8[0]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[1]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_ctrl_storage[31]_i_2_0[0]                                 | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | spimaster_bits_spimaster_next_value_ce                                                                           | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_6[1]                                                    | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_5[2]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_1[1]                                                  | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_1[0]                                                  | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_2[3]                                                  | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_2[2]                                                  | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_3[3]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_3[0]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_2[1]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_2[0]                                                             | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_3[2]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_uart_rx_fifo_rdport_re                                    |                                                                                         |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_3[1]                                                             | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2][3]                                                               | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                                          | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_6[3]                                                    | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_7[0]                                                    | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[1][1]                                                               | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[1][2]                                                               | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_0[1]                                                  | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[1][3]                                                               | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_2[1]                                                  | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_5[3]                                                    | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2                                                       | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[2]                                                    | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | main_soclinux_soclinux_uart_phy_tx_reg[7]_i_1_n_0                                                                | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[0]                                                    | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_6[0]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | spimaster_miso0[7]_i_1_n_0                                                                                       | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[3]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_8[1]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | main_soclinux_soclinux_uart_tx_fifo_syncfifo_re                                                                  |                                                                                         |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[5]                                                    | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_0[3]                                                  | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[6]                                                    | sys_rst                                                                                 |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[7]                                                    | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[4]                                                    | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_2[0]                                                  | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_1[3]                                                  | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/pwm0_width_storage[31]_i_2_0[2]                                                  | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_1[1]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_11[2]                                                   | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_11[3]                                                   | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_11[0]                                                   | sys_rst                                                                                 |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_11[1]                                                   | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_0[2]                                                                | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2][0]                                                               | sys_rst                                                                                 |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[2]                                                   | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_1[0]                                             |                4 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_4[0]                                             |                3 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/MmuPlugin_ports_1_cache_3_valid                         |                2 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved                 |                3 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_3[0]                                             |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_1[2]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_2[3]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_2[2]                                                             | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_1[0]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_1[3]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | main_soclinux_soclinux_uart_phy_source_payload_data[7]_i_1_n_0                                                   | sys_rst                                                                                 |                1 |              8 |
|  sys_clk     | spiflash_i1                                                                                                      | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_ctrl_storage[31]_i_2_0[3]                                 | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2][2]                                                               | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_ctrl_storage[31]_i_2_0[2]                                 | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_ctrl_storage[31]_i_2_0[1]                                 | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_8[0]                                             |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[3]                                                   | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_0[3]                                                                | sys_rst                                                                                 |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_126__reg[5]_0[0]                                                             | sys_rst                                                                                 |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_126__reg[5]_1[0]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2][1]                                                               | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_10[0]                                            |                5 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_12[0]                                            |                5 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_11[0]                                            |                6 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_6[0]                                             |                5 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_14[0]                                            |                8 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_0[0]                                             |                7 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_7[0]                                             |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[1]                                                   | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_0[1]                                                                | sys_rst                                                                                 |                5 |              8 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1_2[0]                                             |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[0]                                                   | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_0[0]                                                                | sys_rst                                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_0[0]                                                             | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_10[0]                                                   | sys_rst                                                                                 |                2 |              8 |
|  sys_clk     | main_soclinux_ethphy_counter_ce                                                                                  | sys_rst                                                                                 |                4 |              9 |
|  sys_clk     | main_soclinux_reader_counter_ce                                                                                  | main_soclinux_reader_counter[10]_i_1_n_0                                                |                3 |              9 |
|  eth_rx_clk  |                                                                                                                  | main_soclinux_crc32_checker_syncfifo_level                                              |                3 |              9 |
|  eth_rx_clk  | main_soclinux_rx_converter_converter_source_payload_data[9]_i_1_n_0                                              | eth_rx_rst                                                                              |                3 |             10 |
|  sys_clk     |                                                                                                                  | main_soclinux_soclinux_sdram_timer_count1[9]_i_1_n_0                                    |                2 |             10 |
|  eth_rx_clk  | main_soclinux_rx_converter_converter_source_payload_data[29]_i_1_n_0                                             | eth_rx_rst                                                                              |                2 |             10 |
|  eth_rx_clk  | main_soclinux_rx_converter_converter_source_payload_data[39]_i_1_n_0                                             | eth_rx_rst                                                                              |                2 |             10 |
|  eth_rx_clk  | main_soclinux_rx_converter_converter_source_payload_data[19]_i_1_n_0                                             | eth_rx_rst                                                                              |                3 |             10 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_medeleg_IAM                                                                      | VexRiscv/IBusCachedPlugin_cache/reset0                                                  |                3 |             12 |
|  sys_clk     | vccbram_status                                                                                                   | sys_rst                                                                                 |                4 |             12 |
|  sys_clk     | vccint_status                                                                                                    | sys_rst                                                                                 |                4 |             12 |
|  sys_clk     | vccaux_status                                                                                                    | sys_rst                                                                                 |                3 |             12 |
|  sys_clk     | temperature_status                                                                                               | sys_rst                                                                                 |                3 |             12 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine0_row                                                                    | sys_rst                                                                                 |                4 |             14 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine4_row[13]_i_1_n_0                                                        | sys_rst                                                                                 |                3 |             14 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine6_row[13]_i_1_n_0                                                        | sys_rst                                                                                 |                4 |             14 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine1_row[13]_i_1_n_0                                                        | sys_rst                                                                                 |                3 |             14 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine2_row[13]_i_1_n_0                                                        | sys_rst                                                                                 |                5 |             14 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine5_row[13]_i_1_n_0                                                        | sys_rst                                                                                 |                4 |             14 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine7_row[13]_i_1_n_0                                                        | sys_rst                                                                                 |                3 |             14 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine3_row                                                                    | sys_rst                                                                                 |                4 |             14 |
|  eth_tx_clk  | main_soclinux_padding_inserter_counter_ce                                                                        | main_soclinux_padding_inserter_counter[1]                                               |                4 |             15 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_reader_fifo_wrport_we                                              |                                                                                         |                2 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg                                                                     |                                                                                         |                2 |             16 |
|  eth_rx_clk  | main_soclinux_crc32_checker_syncfifo_wrport_we                                                                   |                                                                                         |                2 |             16 |
|  sys_clk     | main_soclinux_soclinux_uart_rx_fifo_wrport_we__0                                                                 |                                                                                         |                2 |             16 |
|  sys_clk     | VexRiscv/dataCache_1_/p_103_in                                                                                   |                                                                                         |                8 |             20 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[21][0]                                                   |                                                                                         |                9 |             20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_soclinux_count_reg_15_sn_1                                               | VexRiscv/IBusCachedPlugin_cache/FDPE_1_16                                               |                5 |             20 |
|  sys_clk     | VexRiscv/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                                       |                                                                                         |                7 |             21 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_0_virtualAddress_0                                                 |                                                                                         |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_0_virtualAddress_0                                                 |                                                                                         |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_3_virtualAddress_0                                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[0]_2                   |               12 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_3_virtualAddress_0                                                 |                                                                                         |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_0_virtualAddress_0                                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[1]_0                   |               10 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_virtualAddress_0                                                 |                                                                                         |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_3_virtualAddress_0                                                 |                                                                                         |                8 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_virtualAddress_0                                                 |                                                                                         |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_virtualAddress_0                                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[0]_4                   |                6 |             22 |
|  eth_tx_clk  |                                                                                                                  | eth_tx_rst                                                                              |                7 |             22 |
|  eth_rx_clk  |                                                                                                                  |                                                                                         |                8 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_virtualAddress_0                                                 |                                                                                         |                8 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                 |                                                                                         |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[0]_0                   |               11 |             22 |
|  sys_clk     | spiflash_sr[31]_i_1_n_0                                                                                          | sys_rst                                                                                 |               11 |             22 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine2_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                 |                7 |             23 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine6_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                 |                6 |             23 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine0_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                 |                7 |             23 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine4_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                 |                7 |             23 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine3_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                 |                8 |             23 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine1_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                 |                6 |             23 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine5_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                 |                5 |             23 |
|  sys_clk     | main_soclinux_soclinux_sdram_bankmachine7_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                 |                8 |             23 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_virtualAddress_0                                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[0]_0                   |                8 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_3_virtualAddress_0                                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[0]_2                   |                7 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_virtualAddress_0                                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[0]_4                   |                8 |             24 |
|  eth_rx_clk  |                                                                                                                  | eth_rx_rst                                                                              |               10 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_0_virtualAddress_0                                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[1]_0                   |                6 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_a7ddrphy_dly_sel_storage_reg[1]_1[0]                      | VexRiscv/IBusCachedPlugin_cache/FDPE_1[0]                                               |               12 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_soclinux_a7ddrphy_dly_sel_storage_reg[0]_0[0]                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                   |               10 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in27_out                                                                               | VexRiscv/IBusCachedPlugin_cache/reset0                                                  |                8 |             25 |
|  sys_clk     |                                                                                                                  | main_soclinux_soclinux_sdram_zqcs_timer_count1[0]_i_1_n_0                               |                7 |             27 |
|  eth_tx_clk  |                                                                                                                  |                                                                                         |               10 |             27 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_228_1_out                                                                    |                                                                                         |               12 |             27 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_input_ready                                    |                                                                                         |               12 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[20]_0[0]                                                 |                                                                                         |               15 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg[0]                                           |                                                                                         |               11 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                                       |                                                                                         |               11 |             30 |
|  sys_clk     |                                                                                                                  | main_soclinux_soclinux_uart_phy_phase_accumulator_rx[30]_i_1_n_0                        |                8 |             31 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[2]_0                                              |                                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[2]_1                                              |                                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[2]                                                |                                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[2]_4                                              |                                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[2]_5                                              |                                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[2]_2                                              |                                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[2]_3                                              |                                                                                         |                4 |             32 |
|  sys_clk     | main_soclinux_ps_preamble_error_o                                                                                | sys_rst                                                                                 |                8 |             32 |
|  sys_clk     | main_soclinux_soclinux_timer0_update_value_re                                                                    | sys_rst                                                                                 |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/execute_to_memory_IS_MUL_reg[0]                                                            |                                                                                         |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_191__reg[1][0]                                                                         |                                                                                         |               21 |             32 |
|  eth_rx_clk  | main_soclinux_crc32_checker_crc_ce                                                                               | main_soclinux_crc32_checker_syncfifo_level                                              |                9 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_mtval                                                                                         |                                                                                         |               14 |             32 |
|  sys_clk     |                                                                                                                  | main_soclinux_soclinux_uart_phy_phase_accumulator_tx[31]_i_1_n_0                        |                8 |             32 |
|  sys_clk     |                                                                                                                  | pwm1_counter[0]_i_1_n_0                                                                 |                8 |             32 |
|  sys_clk     |                                                                                                                  | pwm0_counter[0]_i_1_n_0                                                                 |                8 |             32 |
|  sys_clk     |                                                                                                                  | pwm2_counter[0]_i_1_n_0                                                                 |                8 |             32 |
|  eth_tx_clk  | main_soclinux_crc32_inserter_ce                                                                                  | main_soclinux_crc32_inserter_reg[31]_i_1_n_0                                            |                9 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                                       |                                                                                         |               17 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_div_result[31]_i_1_n_0                                                     |                                                                                         |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26][0]                                                   |                                                                                         |               15 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26]_3[0]                                                 | VexRiscv/IBusCachedPlugin_cache/reset0                                                  |                9 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[29][0]                                                   |                                                                                         |               18 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26]_0[0]                                                 | VexRiscv/IBusCachedPlugin_cache/reset0                                                  |                9 |             32 |
|  sys_clk     | main_soclinux_soclinux_ctrl_bus_errors                                                                           | sys_rst                                                                                 |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_done_reg_0[0]                                             |                                                                                         |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26]_2[0]                                                 |                                                                                         |               17 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[20][0]                                                   |                                                                                         |               11 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[22][0]                                                   |                                                                                         |               16 |             32 |
|  sys_clk     | main_soclinux_ps_crc_error_o                                                                                     | sys_rst                                                                                 |                8 |             32 |
|  sys_clk     | p_495_out                                                                                                        | main_soclinux_writer_counter[0]_i_1_n_0                                                 |                8 |             32 |
|  sys_clk     | main_soclinux_writer_errors_status_liteethmac_next_value_ce                                                      | sys_rst                                                                                 |                9 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_fullmemorywe_state_reg[2]_6                                              |                                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[31]_i_1_n_0                                                    | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_counter_willClear                |               10 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_i_1_n_0                                                    | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_counter_willClear                |                9 |             33 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE_reg[0]                                                   |                                                                                         |               17 |             37 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                                                 | VexRiscv/IBusCachedPlugin_cache/reset0                                                  |               21 |             42 |
|  sys_clk     | main_soclinux_writer_fifo_wrport_we__0                                                                           |                                                                                         |                6 |             48 |
|  sys_clk     |                                                                                                                  | VexRiscv/IBusCachedPlugin_cache/reset0                                                  |               24 |             49 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                                                 |                                                                                         |               33 |             56 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_124__reg_2[0]                                                                |                                                                                         |               20 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_124__reg[0]                                                                  |                                                                                         |               25 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_140_in                                                                         |                                                                                         |               32 |             87 |
|  sys_clk     | main_soclinux_soclinux_sdram_inti_p0_rddata_valid                                                                | sys_rst                                                                                 |               48 |            128 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_4[0]                                                    | sys_rst                                                                                 |               26 |            128 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_dBusAccess_cmd_ready0                                                            |                                                                                         |               62 |            156 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_counter_willClear                                         |                                                                                         |               72 |            190 |
|  sys_clk     |                                                                                                                  |                                                                                         |              109 |            208 |
|  sys_clk     |                                                                                                                  | sys_rst                                                                                 |              281 |            823 |
+--------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+


