# 7474: Dual D Latch

- Type: [Flip-Flop](flip_flops.md)
- DIP: 14-pin
- Number of elements: 2
- Trigger: Rising edge
- Asynchronous Set and Clear

## Description

Provides two rising edge triggered D latches with asynchronous set and clear function.

## Inputs and Outputs

| Label | Description                            |
|:----- |:-------------------------------------- |
| Dn    | Data input of D latch                  |
| SETn  | Asynchronous set input (active low)    |
| CLRn  | Asynchronous clear input (active low)  |
| CLKn  | Clock for latch n (active rising edge) |
| Qn    | Output of latch n                      |
| Rn    | Inverted output of latch n             |

## Function Table

| SETn | CLRn | CLKn | Dn  | Qn  | Rn   |
|:----:|:----:|:----:|:---:|:---:|:----:|
| L    | H    | X    | X   | H   | L    |
| H    | L    | X    | X   | L   | H    |
| L    | L    | X    | X   | U   | U    |
| H    | H    | /    | H   | H   | L    |
| H    | H    | /    | L   | L   | H    |
| H    | H    | L    | X   | qn0 | rn0  |

- H: HIGH voltage level
- L: LOW voltage level
- X: don't care
- /: rising edge
- U: unstable/undefined
- qn0: previous state of output Qn
- rn0: previous state of output Rn

## Pin Configuration

|      | Pin | Pin |      |
|:----:|:---:|:---:|:----:|
| CLR1 |   1 |  14 | VCC  |
| D1   |   2 |  13 | CLR2 |
| CLK1 |   3 |  12 | D2   |
| SET1 |   4 |  11 | CLK2 |
| Q1   |   5 |  10 | SET2 |
| R1   |   6 |   9 | Q2   |
| GND  |   7 |   8 | R2   |

## Datasheets

- [SN7474, SN74LS74, SN74S74 by Texas Instruments](http://www.farnell.com/datasheets/1831293.pdf)
- [SN74LS74A by Motorola](http://www.cs.smith.edu/~thiebaut/270/datasheets/sn74ls74arev5.pdf)
- [74F74 by Philips](http://www.nxp.com/documents/data_sheet/74F74.pdf)
- [74HC74, 74HCT74 by NXP](http://www.nxp.com/documents/data_sheet/74HC_HCT74.pdf)
