<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond1278_fu_76_p2" SOURCE="" VARIABLE="exitcond1278" MODULE="nms_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_82_p2" SOURCE="" VARIABLE="empty_31" MODULE="nms_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="mask_fu_112_p2" SOURCE="" VARIABLE="mask" MODULE="nms_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_fu_422_p2" SOURCE="" VARIABLE="icmp" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp142_not_fu_428_p2" SOURCE="" VARIABLE="cmp142_not" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln90_fu_434_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90" VARIABLE="or_ln90" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_315_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="icmp_ln31" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_321_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="add_ln31" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_330_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32" VARIABLE="icmp_ln32" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_336_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="select_ln31" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_1_fu_443_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="select_ln31_1" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_450_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="add_ln31_1" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_2_fu_456_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="select_ln31_2" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp6_fu_473_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="icmp6" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp142_not_mid1_fu_479_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="cmp142_not_mid1" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln90_2_fu_485_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90" VARIABLE="or_ln90_2" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_3_fu_491_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31" VARIABLE="select_ln31_3" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln45_fu_348_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45" VARIABLE="icmp_ln45" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln62_fu_707_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62" VARIABLE="icmp_ln62" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_604_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:63" VARIABLE="icmp_ln63" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln62_fu_712_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62" VARIABLE="or_ln62" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln62_fu_717_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62" VARIABLE="select_ln62" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_610_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:69" VARIABLE="icmp_ln69" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln70_fu_616_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:70" VARIABLE="icmp_ln70" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_fu_724_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:69" VARIABLE="or_ln69" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_728_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:69" VARIABLE="select_ln69" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_622_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:76" VARIABLE="icmp_ln76" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln77_fu_628_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:77" VARIABLE="icmp_ln77" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_fu_735_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:76" VARIABLE="or_ln76" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_739_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:76" VARIABLE="select_ln76" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_fu_634_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:83" VARIABLE="icmp_ln83" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln83_fu_746_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:83" VARIABLE="or_ln83" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_750_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:83" VARIABLE="select_ln83" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln61_fu_640_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61" VARIABLE="icmp_ln61" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_757_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61" VARIABLE="select_ln61" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln61_1_fu_646_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61" VARIABLE="icmp_ln61_1" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_1_fu_763_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61" VARIABLE="select_ln61_1" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln61_2_fu_652_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61" VARIABLE="icmp_ln61_2" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_2_fu_770_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61" VARIABLE="select_ln61_2" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln61_3_fu_658_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61" VARIABLE="icmp_ln61_3" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="value_nms_5_fu_777_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61" VARIABLE="value_nms_5" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_388_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90" VARIABLE="add_ln90" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln90_fu_394_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90" VARIABLE="icmp_ln90" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln90_1_fu_784_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90" VARIABLE="or_ln90_1" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="value_nms_6_fu_788_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90" VARIABLE="value_nms_6" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_354_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32" VARIABLE="add_ln32" MODULE="nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_32_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_value_U" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:24" VARIABLE="line_buf_value" MODULE="nms" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_grad_U" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:24" VARIABLE="line_buf_grad" MODULE="nms" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="nms" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="nms" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="nms" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
