<profile>

<section name = "Vitis HLS Report for 'yolo_acc_top_Pipeline_VITIS_LOOP_25_1'" level="0">
<item name = "Date">Tue Nov 19 23:11:31 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">yolo_acc_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.323 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_25_1">8, 8, 3, 2, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 133, -</column>
<column name="Register">-, -, 48, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_173_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op30_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln25_fu_167_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ret_V_7_fu_251_p2">or, 0, 0, 5, 5, 2</column>
<column name="ret_V_8_fu_261_p2">or, 0, 0, 5, 5, 2</column>
<column name="ret_V_fu_240_p2">or, 0, 0, 5, 5, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_V_1">9, 2, 4, 8</column>
<column name="inStream_b_TDATA_blk_n">9, 2, 1, 2</column>
<column name="kernel_bias_fp_V_address0">14, 3, 5, 15</column>
<column name="kernel_bias_fp_V_address1">14, 3, 5, 15</column>
<column name="kernel_bias_fp_V_d0">14, 3, 16, 48</column>
<column name="kernel_bias_fp_V_d1">14, 3, 16, 48</column>
<column name="rhs_V_fu_84">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln25_reg_282">1, 0, 1, 0</column>
<column name="ret_V_9_reg_301">3, 0, 5, 2</column>
<column name="rhs_V_fu_84">4, 0, 4, 0</column>
<column name="tmp_data_sub_data_2_V_reg_291">16, 0, 16, 0</column>
<column name="tmp_data_sub_data_3_V_reg_296">16, 0, 16, 0</column>
<column name="trunc_ln1494_reg_286">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yolo_acc_top_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yolo_acc_top_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yolo_acc_top_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yolo_acc_top_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yolo_acc_top_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yolo_acc_top_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="inStream_b_TVALID">in, 1, axis, inStream_b_V_data_V, pointer</column>
<column name="inStream_b_TDATA">in, 64, axis, inStream_b_V_data_V, pointer</column>
<column name="fold_input_ch">in, 4, ap_none, fold_input_ch, scalar</column>
<column name="kernel_bias_fp_V_address0">out, 5, ap_memory, kernel_bias_fp_V, array</column>
<column name="kernel_bias_fp_V_ce0">out, 1, ap_memory, kernel_bias_fp_V, array</column>
<column name="kernel_bias_fp_V_we0">out, 1, ap_memory, kernel_bias_fp_V, array</column>
<column name="kernel_bias_fp_V_d0">out, 16, ap_memory, kernel_bias_fp_V, array</column>
<column name="kernel_bias_fp_V_address1">out, 5, ap_memory, kernel_bias_fp_V, array</column>
<column name="kernel_bias_fp_V_ce1">out, 1, ap_memory, kernel_bias_fp_V, array</column>
<column name="kernel_bias_fp_V_we1">out, 1, ap_memory, kernel_bias_fp_V, array</column>
<column name="kernel_bias_fp_V_d1">out, 16, ap_memory, kernel_bias_fp_V, array</column>
<column name="bias_en">in, 1, ap_none, bias_en, scalar</column>
<column name="inStream_b_TREADY">out, 1, axis, inStream_b_V_dest_V, pointer</column>
<column name="inStream_b_TDEST">in, 6, axis, inStream_b_V_dest_V, pointer</column>
<column name="inStream_b_TKEEP">in, 8, axis, inStream_b_V_keep_V, pointer</column>
<column name="inStream_b_TSTRB">in, 8, axis, inStream_b_V_strb_V, pointer</column>
<column name="inStream_b_TUSER">in, 2, axis, inStream_b_V_user_V, pointer</column>
<column name="inStream_b_TLAST">in, 1, axis, inStream_b_V_last_V, pointer</column>
<column name="inStream_b_TID">in, 5, axis, inStream_b_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
