# This is an morze_yaryna board with a single STM32F303VCTx chip.
# Generated by System Workbench for STM32

source [find interface/stlink-v2-1.cfg]

set WORKAREASIZE 0xA000
transport select "hla_swd"


source [find target/stm32f3x_stlink.cfg]

# use hardware reset, connect under reset
reset_config srst_only srst_nogate
