#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Apr  5 11:32:15 2022
# Process ID: 21643
# Current directory: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test_ddr1
# Command line: xsim -source {xsim.dir/tb/xsim_script.tcl}
# Log file: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test_ddr1/xsim.log
# Journal file: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test_ddr1/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb/xsim_script.tcl
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/clk}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/arst_n}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/arst_ndm_n}} 
current_wave_config {Untitled 1}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_araddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bresp}} 
current_wave_config {Untitled 1}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_araddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arqos}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awqos}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_bid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_bready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_bresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_araddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arqos}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arregion}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awqos}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awregion}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_bid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_bready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_bresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_rdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_rid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_rlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_rready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_rresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_wdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_wlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_wready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/DDR_s_wvalid}} 
current_wave_config {Untitled 1}
add_wave {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_araddr}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arburst}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arcache}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arlen}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arlock}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arprot}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arqos}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arregion}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arsize}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awburst}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awcache}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awlen}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awlock}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awprot}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awqos}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awregion}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awsize}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_bid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_bready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_bresp}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_rdata}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_rid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_rlast}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_rready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_rresp}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_wdata}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_wlast}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_wready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_ADDR_512_64_wvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_araddr}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arburst}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arcache}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arlen}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arlock}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arprot}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arqos}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arregion}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arsize}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awburst}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awcache}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awlen}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awlock}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awprot}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awqos}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awregion}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awsize}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_bid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_bready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_bresp}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_rdata}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_rid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_rlast}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_rready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_rresp}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_wdata}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_wlast}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_wready}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/test_subsystem/DDR_AXI4_wvalid}} 
run all
current_wave_config {Untitled 1}
add_wave {{/tb/card/fpga/CL/cl_sh_ddr_awid}} {{/tb/card/fpga/CL/cl_sh_ddr_awaddr}} {{/tb/card/fpga/CL/cl_sh_ddr_awlen}} {{/tb/card/fpga/CL/cl_sh_ddr_awsize}} {{/tb/card/fpga/CL/cl_sh_ddr_awburst}} {{/tb/card/fpga/CL/cl_sh_ddr_awvalid}} {{/tb/card/fpga/CL/sh_cl_ddr_awready}} {{/tb/card/fpga/CL/cl_sh_ddr_wid}} {{/tb/card/fpga/CL/cl_sh_ddr_wdata}} {{/tb/card/fpga/CL/cl_sh_ddr_wstrb}} {{/tb/card/fpga/CL/cl_sh_ddr_wlast}} {{/tb/card/fpga/CL/cl_sh_ddr_wvalid}} {{/tb/card/fpga/CL/sh_cl_ddr_wready}} {{/tb/card/fpga/CL/sh_cl_ddr_bid}} {{/tb/card/fpga/CL/sh_cl_ddr_bresp}} {{/tb/card/fpga/CL/sh_cl_ddr_bvalid}} {{/tb/card/fpga/CL/cl_sh_ddr_bready}} {{/tb/card/fpga/CL/cl_sh_ddr_arid}} {{/tb/card/fpga/CL/cl_sh_ddr_araddr}} {{/tb/card/fpga/CL/cl_sh_ddr_arlen}} {{/tb/card/fpga/CL/cl_sh_ddr_arsize}} {{/tb/card/fpga/CL/cl_sh_ddr_arburst}} {{/tb/card/fpga/CL/cl_sh_ddr_arvalid}} {{/tb/card/fpga/CL/sh_cl_ddr_arready}} {{/tb/card/fpga/CL/sh_cl_ddr_rid}} {{/tb/card/fpga/CL/sh_cl_ddr_rdata}} {{/tb/card/fpga/CL/sh_cl_ddr_rresp}} {{/tb/card/fpga/CL/sh_cl_ddr_rlast}} {{/tb/card/fpga/CL/sh_cl_ddr_rvalid}} {{/tb/card/fpga/CL/cl_sh_ddr_rready}} {{/tb/card/fpga/CL/sh_cl_ddr_is_ready}} 
close_sim
