Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun  2 18:39:52 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.169       -0.435                      4                23962        0.034        0.000                      0                23962        3.750        0.000                       0                  9197  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.169       -0.435                      4                23962        0.034        0.000                      0                23962        3.750        0.000                       0                  9197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.169ns,  Total Violation       -0.435ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 8.233ns (85.536%)  route 1.392ns (14.464%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.088 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/O[3]
                         net (fo=2, routed)           0.585    12.673    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[75]
    SLICE_X38Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.495    12.674    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X38Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[13]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)       -0.246    12.504    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[13]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 8.239ns (86.316%)  route 1.306ns (13.684%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.094 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/O[1]
                         net (fo=2, routed)           0.499    12.593    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[73]
    SLICE_X37Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.495    12.674    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[11]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)       -0.283    12.467    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[11]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 8.251ns (85.860%)  route 1.359ns (14.140%))
  Logic Levels:           18  (CARRY4=16 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.874 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.874    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.106 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[76]_i_1/O[0]
                         net (fo=2, routed)           0.551    12.657    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[76]
    SLICE_X38Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.496    12.675    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[14]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)       -0.195    12.556    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[14]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 8.158ns (86.222%)  route 1.304ns (13.778%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.013 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/O[2]
                         net (fo=2, routed)           0.496    12.509    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[74]
    SLICE_X37Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.495    12.674    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[12]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)       -0.280    12.470    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[12]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 8.134ns (85.577%)  route 1.371ns (14.423%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.989 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/O[0]
                         net (fo=2, routed)           0.563    12.552    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[72]
    SLICE_X38Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.496    12.675    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[10]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)       -0.197    12.554    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[10]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 7.999ns (86.098%)  route 1.292ns (13.902%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.854 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/O[3]
                         net (fo=2, routed)           0.484    12.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[67]
    SLICE_X37Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.495    12.674    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[5]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.276    12.474    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[5]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 7.882ns (85.163%)  route 1.373ns (14.837%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.737 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/O[3]
                         net (fo=2, routed)           0.566    12.303    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[63]
    SLICE_X39Y43         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.495    12.674    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[1]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)       -0.291    12.459    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[1]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 8.116ns (88.053%)  route 1.101ns (11.947%))
  Logic Levels:           16  (CARRY4=14 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.971 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/O[3]
                         net (fo=2, routed)           0.294    12.265    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[71]
    SLICE_X37Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.495    12.674    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[9]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.276    12.474    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[9]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 8.122ns (87.669%)  route 1.142ns (12.331%))
  Logic Levels:           16  (CARRY4=14 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.977 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/O[1]
                         net (fo=2, routed)           0.335    12.312    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[69]
    SLICE_X37Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.495    12.674    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[7]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.222    12.528    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[7]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 8.041ns (87.556%)  route 1.143ns (12.444%))
  Logic Levels:           16  (CARRY4=14 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.754     3.048    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.254 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.256    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.774 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.805     9.579    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.236 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.896 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/O[2]
                         net (fo=2, routed)           0.335    12.231    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[70]
    SLICE_X37Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        1.495    12.674    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[8]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.239    12.511    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[8]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  0.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/start_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.235%)  route 0.289ns (63.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.557     0.893    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/q_reg[1]/Q
                         net (fo=1, routed)           0.289     1.345    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/SHIFT_LEFT2[3]
    SLICE_X37Y106        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/start_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.910     1.276    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/ap_clk
    SLICE_X37Y106        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/start_addr_reg[3]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X37Y106        FDRE (Hold_fdre_C_D)         0.070     1.311    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/start_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/U0/p_Val2_81_2_reg_3056_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/U0/p_Val2_81_2_reg_3056_pp0_iter1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.552%)  route 0.215ns (60.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.591     0.927    design_1_i/pid_0/U0/ap_clk
    SLICE_X89Y48         FDRE                                         r  design_1_i/pid_0/U0/p_Val2_81_2_reg_3056_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/pid_0/U0/p_Val2_81_2_reg_3056_reg[13]/Q
                         net (fo=1, routed)           0.215     1.283    design_1_i/pid_0/U0/p_Val2_81_2_reg_3056_reg_n_0_[13]
    SLICE_X88Y51         FDRE                                         r  design_1_i/pid_0/U0/p_Val2_81_2_reg_3056_pp0_iter1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.854     1.220    design_1_i/pid_0/U0/ap_clk
    SLICE_X88Y51         FDRE                                         r  design_1_i/pid_0/U0/p_Val2_81_2_reg_3056_pp0_iter1_reg_reg[13]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X88Y51         FDRE (Hold_fdre_C_D)         0.057     1.247    design_1_i/pid_0/U0/p_Val2_81_2_reg_3056_pp0_iter1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/start_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.790%)  route 0.254ns (63.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.557     0.893    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/q_reg[10]/Q
                         net (fo=1, routed)           0.254     1.295    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/SHIFT_LEFT2[12]
    SLICE_X37Y106        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/start_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.910     1.276    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/ap_clk
    SLICE_X37Y106        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/start_addr_reg[12]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X37Y106        FDRE (Hold_fdre_C_D)         0.017     1.258    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/start_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.617%)  route 0.173ns (51.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.173     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.617%)  route 0.173ns (51.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.173     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.432%)  route 0.161ns (49.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.161     1.320    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.164    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.212ns (41.474%)  route 0.299ns (58.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.556     0.892    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X46Y96         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[25]/Q
                         net (fo=1, routed)           0.299     1.355    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[25]
    SLICE_X51Y105        LUT3 (Prop_lut3_I0_O)        0.048     1.403 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[25]_i_1__0/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/awaddr_tmp[25]
    SLICE_X51Y105        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.906     1.272    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X51Y105        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[25]/C
                         clock pessimism             -0.035     1.237    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.107     1.344    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.547     0.883    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y66         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/Q
                         net (fo=2, routed)           0.260     1.283    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata_n_125
    SLICE_X42Y68         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.815     1.181    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X42Y68         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[22]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.076     1.222    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.021%)  route 0.262ns (64.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.547     0.883    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y66         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/Q
                         net (fo=2, routed)           0.262     1.285    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata_n_125
    SLICE_X43Y68         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9225, routed)        0.815     1.181    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X43Y68         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.076     1.222    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y11   design_1_i/pid_0/U0/p_Val2_7_reg_2721_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y11   design_1_i/pid_0/U0/p_Val2_16_reg_2766_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y13   design_1_i/pid_0/U0/p_Val2_6_reg_2665_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y15   design_1_i/pid_0/U0/p_Val2_18_reg_2736_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y13   design_1_i/pid_0/U0/p_Val2_17_reg_2731_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y21   design_1_i/pid_0/U0/p_Val2_36_reg_2886_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y19   design_1_i/pid_0/U0/p_Val2_45_reg_2906_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y9    design_1_i/pid_0/U0/p_Val2_7_reg_2721_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y25   design_1_i/pid_0/U0/p_Val2_34_reg_2881_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y23   design_1_i/pid_0/U0/p_Val2_43_reg_2891_reg__0/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y71  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y71  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y73  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y73  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y73  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y73  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y73  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y73  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y73  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y73  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y72  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



