git clone --depth 1 --no-tags https://github.com/psychogenic/tt03_neptune_proportional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630680755
git clone --depth 1 --no-tags https://github.com/IamJezza/MajorProject_NIE_G4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630889854
git clone --depth 1 --no-tags https://github.com/jchin2/PRESENT80_R1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631057398
git clone --depth 1 --no-tags https://github.com/AmarBor/My-Tiny-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630260427
git clone --depth 1 --no-tags https://github.com/Bun-chan/FPGA_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630808484
git clone --depth 1 --no-tags https://github.com/Bsovann/06-ELEVATOR-SYSTEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631334999
git clone --depth 1 --no-tags https://github.com/snehabiswas28/bus-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634536872
git clone --depth 1 --no-tags https://github.com/Pisich/risc-v-pipeline-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634086760
git clone --depth 1 --no-tags https://github.com/Yoganandar0073/Division-logic-in-verilog-for-floafting-point-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628202288
git clone --depth 1 --no-tags https://github.com/YllkaNishevci/CPU_24bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628369136
git clone --depth 1 --no-tags https://github.com/GYHuang111/VSD2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634499675
git clone --depth 1 --no-tags https://github.com/jeffdi/gpio_defaults_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633440372
git clone --depth 1 --no-tags https://github.com/CoccaGuo/Verilog-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634653031
git clone --depth 1 --no-tags https://github.com/CLiz17/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634444114
git clone --depth 1 --no-tags https://github.com/davifelix5/riscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631996239
git clone --depth 1 --no-tags https://github.com/jmimu/easy6502_ice40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634168375
git clone --depth 1 --no-tags https://github.com/Erfan-ram/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630508652
git clone --depth 1 --no-tags https://github.com/Mohammad-AbuJaber/Computer-Architecture-Projects---------Multi-Cycle-RISC-Processor--MIPS-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629677220
git clone --depth 1 --no-tags https://github.com/nnguyendinh/FPGA-Hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633758088
git clone --depth 1 --no-tags https://github.com/im-prajwal/UART_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633810655
git clone --depth 1 --no-tags https://github.com/MoShamy/DD1_Proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634273372
git clone --depth 1 --no-tags https://github.com/tejlagwankar/simplified-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631206425
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632338772
git clone --depth 1 --no-tags https://github.com/SiLab-Bonn/GPAC_ADC_DEMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632395728
git clone --depth 1 --no-tags https://github.com/mwolff79/jtframeX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632396791
git clone --depth 1 --no-tags https://github.com/abdallahdaoud/Traffic-Light-Design---ADVANCED-DIGITAL-SYSTEMS-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631238061
git clone --depth 1 --no-tags https://github.com/rickroller314/Verilog-PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631484909
git clone --depth 1 --no-tags https://github.com/ET4351/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631641956
git clone --depth 1 --no-tags https://github.com/exaithrg/v_sv_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631837962
git clone --depth 1 --no-tags https://github.com/HayatoMurakami/vhdl_smpl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633644876
git clone --depth 1 --no-tags https://github.com/JasurIsroilov/MSB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629013976
git clone --depth 1 --no-tags https://github.com/ronnygranados/Binary-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628073227
git clone --depth 1 --no-tags https://github.com/SaiRajat2303/MIPS-Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628348628
git clone --depth 1 --no-tags https://github.com/JasurIsroilov/FIR_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629003256
git clone --depth 1 --no-tags https://github.com/itsubaidrehman/RISC-V-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628036732
git clone --depth 1 --no-tags https://github.com/497672776/modelsim_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630825282
git clone --depth 1 --no-tags https://github.com/Moondok/cpu-31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631850303
git clone --depth 1 --no-tags https://github.com/ericksuzart/AcumuladorNIOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631064548
git clone --depth 1 --no-tags https://github.com/redEddie/silos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632197626
git clone --depth 1 --no-tags https://github.com/aswaniar/ann.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632048811
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/tape_in_mar_23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633234377
git clone --depth 1 --no-tags https://github.com/axyrai/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633233639
git clone --depth 1 --no-tags https://github.com/omerdurmaz2/gomulu-sistemler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628700808
git clone --depth 1 --no-tags https://github.com/manhcuong1502/Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630308477
git clone --depth 1 --no-tags https://github.com/Leo-H-Cao/square.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629711257
git clone --depth 1 --no-tags https://github.com/derzhavin3016/RISCV-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629684126
git clone --depth 1 --no-tags https://github.com/nicedayd/SW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629882379
git clone --depth 1 --no-tags https://github.com/j0106223/DE0_TOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628510352
git clone --depth 1 --no-tags https://github.com/leon123858/verilog_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627921035
git clone --depth 1 --no-tags https://github.com/FpgaPublish/f2_imag_eye.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627996813
git clone --depth 1 --no-tags https://github.com/LuizMariano203/SD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627895796
git clone --depth 1 --no-tags https://github.com/ahmetkaankara/Embedded-systems-homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634544951
git clone --depth 1 --no-tags https://github.com/Stelios1908/FPGA_PS2_VGA_PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634038589
git clone --depth 1 --no-tags https://github.com/landonriver/CPU-8bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629396323
git clone --depth 1 --no-tags https://github.com/Dike-Cai/IC_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632373954
git clone --depth 1 --no-tags https://github.com/coo122567/2023_Spring_NTHU_FPGA-Prototyping-Using-Synopsys-HAPS_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629880055
git clone --depth 1 --no-tags https://github.com/Aviad1Akiva/Nand2Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628562742
git clone --depth 1 --no-tags https://github.com/dalia315/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628630616
git clone --depth 1 --no-tags https://github.com/programmeruser2/subleq-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630710054
git clone --depth 1 --no-tags https://github.com/maryamaltawil4/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630547842
git clone --depth 1 --no-tags https://github.com/Co1dmountain/VGA_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630842642
git clone --depth 1 --no-tags https://github.com/Poorva-jog/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629953879
git clone --depth 1 --no-tags https://github.com/mmonden/CA_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630372851
git clone --depth 1 --no-tags https://github.com/sakshamssy/MIPS_PipelinedDatapath_withHazards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633707892
git clone --depth 1 --no-tags https://github.com/mojtabahadei81/CLA-64-bit-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633599111
git clone --depth 1 --no-tags https://github.com/LucasBissonho/sapzinho.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633033696
git clone --depth 1 --no-tags https://github.com/skynatepro/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633125673
git clone --depth 1 --no-tags https://github.com/mucorleone/chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633476040
git clone --depth 1 --no-tags https://github.com/May-Tesla/ahb_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632790622
git clone --depth 1 --no-tags https://github.com/dmaldo19/ProyectoFinalArquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633002438
git clone --depth 1 --no-tags https://github.com/DiasGomes/Cache-2vias.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631632754
git clone --depth 1 --no-tags https://github.com/sumanthbs17/name.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632759760
git clone --depth 1 --no-tags https://github.com/FerdousALgorbeye/Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633957593
git clone --depth 1 --no-tags https://github.com/xzljq/Simple-Computer-System-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634090708
git clone --depth 1 --no-tags https://github.com/Sephry/Gomulu-Sistemler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634610369
git clone --depth 1 --no-tags https://github.com/Kaigard/ISP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634599217
git clone --depth 1 --no-tags https://github.com/ilydaYildiiz/memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634638507
git clone --depth 1 --no-tags https://github.com/dsa-shua/amba-xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634557687
git clone --depth 1 --no-tags https://github.com/christianreivan/OTA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634678878
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/Binary-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629103897
git clone --depth 1 --no-tags https://github.com/yueyeweiliang/pre8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629057897
git clone --depth 1 --no-tags https://github.com/chelyfern/PlantsvsZombies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629230037
git clone --depth 1 --no-tags https://github.com/shubham23082002/Cache-Coherence-MESI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628265984
git clone --depth 1 --no-tags https://github.com/WassuhJ/BUAA_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627697747
git clone --depth 1 --no-tags https://github.com/Build-A-Moat/IC_Contest_2018_CELL_BASED_Undergraduate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629368657
git clone --depth 1 --no-tags https://github.com/Invisiphantom/RISC-V-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634244778
git clone --depth 1 --no-tags https://github.com/darklyght/SoCKat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628156080
git clone --depth 1 --no-tags https://github.com/himanshu1308/BAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630083950
git clone --depth 1 --no-tags https://github.com/JerryLingjieMei/ece475-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629274875
git clone --depth 1 --no-tags https://github.com/Bryanskiy/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630851824
git clone --depth 1 --no-tags https://github.com/hellopuza/Verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631337872
git clone --depth 1 --no-tags https://github.com/jtzhangLogan/dvrk-velocity-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630743654
git clone --depth 1 --no-tags https://github.com/TimKraemer1/Frog-Jump-Structural-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630744553
git clone --depth 1 --no-tags https://github.com/CherrySprings/CherrySprings-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629704425
git clone --depth 1 --no-tags https://github.com/MarcelPratikto/ECEN-240-02-Fundamentals-of-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629707107
