

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Mon Oct 27 19:19:09 2025
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |                             Modules                             |  Issue |       | Latency  |  Latency  | Iteration|          |  Trip |          |           |           |             |             |     |
    |                             & Loops                             |  Type  | Slack | (cycles) |    (ns)   |  Latency | Interval | Count | Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +-----------------------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |+ srcnn                                                          |  Timing|  -0.49|         -|          -|         -|         -|      -|        no|  260 (90%)|  188 (15%)|  86539 (36%)|  82269 (70%)|    -|
    | + srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx                |       -|   0.00|       803|  8.030e+03|         -|       803|      -|        no|          -|          -|     67 (~0%)|    261 (~0%)|    -|
    |  o CopyW3_inft_CopyW3_ky_CopyW3_kx                              |       -|   7.30|       801|  8.010e+03|         3|         1|    800|       yes|          -|          -|            -|            -|    -|
    | o CopyW1_outft                                                  |       -|   7.30|      6720|  6.720e+04|       105|         -|     64|        no|          -|          -|            -|            -|    -|
    |  + srcnn_Pipeline_CopyW1_ky_CopyW1_kx                           |       -|   0.00|        92|    920.000|         -|        92|      -|        no|          -|          -|    825 (~0%)|    442 (~0%)|    -|
    |   o CopyW1_ky_CopyW1_kx                                         |       -|   7.30|        90|    900.000|        11|         1|     81|       yes|          -|          -|            -|            -|    -|
    | o CopyW2_outft                                                  |       -|   7.30|      2816|  2.816e+04|        88|         -|     32|        no|          -|          -|            -|            -|    -|
    |  + srcnn_Pipeline_CopyW2_inft                                   |       -|   0.00|        75|    750.000|         -|        75|      -|        no|          -|          -|    195 (~0%)|    223 (~0%)|    -|
    |   o CopyW2_inft                                                 |       -|   7.30|        73|    730.000|        11|         1|     64|       yes|          -|          -|            -|            -|    -|
    | o IT_h0                                                         |       -|   7.30|         -|          -|         -|         -|      -|        no|          -|          -|            -|            -|    -|
    |  o IT_w0                                                        |       -|   7.30|         -|          -|         -|         -|      -|        no|          -|          -|            -|            -|    -|
    |   + dataflow_in_loop_IT_w0_1*                                   |  Timing|  -0.49|         -|          -|         -|         -|      -|  dataflow|  224 (77%)|  188 (15%)|  73644 (31%)|  68628 (58%)|    -|
    |    + dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2          |       -|   6.14|         0|      0.000|         -|         0|      -|        no|          -|          -|     10 (~0%)|     52 (~0%)|    -|
    |    + load_tile_to_stream3                                       |       -|   0.00|         -|          -|         -|         -|      -|        no|          -|          -|    224 (~0%)|    573 (~0%)|    -|
    |     o InputTileHread                                            |       -|   7.30|         -|          -|      2939|         -|      -|        no|          -|          -|            -|            -|    -|
    |      o InputTileWread                                           |       -|   7.30|      2937|  2.937e+04|        11|         -|    267|        no|          -|          -|            -|            -|    -|
    |    + conv1conv2_stream4*                                        |       -|   0.01|  43736818|  4.374e+08|         -|  43736817|      -|  dataflow|  155 (53%)|  146 (11%)|  38029 (16%)|  22906 (19%)|    -|
    |     + entry_proc                                                |       -|   3.62|         0|      0.000|         -|         0|      -|        no|          -|          -|     19 (~0%)|     65 (~0%)|    -|
    |     + make_win97                                                |       -|   3.62|     71294|  7.129e+05|         -|     71294|      -|        no|     8 (2%)|          -|    3267 (1%)|    1612 (1%)|    -|
    |      + make_win97_Pipeline_win9x9_read_pix                      |       -|   3.99|     71292|  7.129e+05|         -|     71292|      -|        no|          -|          -|    3227 (1%)|    1431 (1%)|    -|
    |       o win9x9_read_pix                                         |       -|   7.30|     71290|  7.129e+05|         2|         1|  71289|       yes|          -|          -|            -|            -|    -|
    |     + conv1conv2_from_windows8                                  |       -|   0.01|  43736816|  4.374e+08|         -|  43736816|      -|        no|    2 (~0%)|  146 (11%)|  34188 (14%)|  20852 (17%)|    -|
    |      o Conv12_oy_Conv12_ox                                      |       -|   7.30|  43736812|  4.374e+08|       652|         -|  67081|        no|          -|          -|            -|            -|    -|
    |       + conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases  |       -|   5.75|         6|     60.000|         -|         6|      -|        no|          -|          -|      8 (~0%)|   1040 (~0%)|    -|
    |        o Init_Conv2Out_biases                                   |       -|   7.30|         4|     40.000|         1|         1|      4|       yes|          -|          -|            -|            -|    -|
    |       + conv1conv2_from_windows8_Pipeline_Conv1_outftmaps       |       -|   0.01|       600|  6.000e+03|         -|       600|      -|        no|          -|  145 (11%)|  28741 (12%)|  17417 (14%)|    -|
    |        o Conv1_outftmaps                                        |      II|   7.30|       598|  5.980e+03|       347|         4|     64|       yes|          -|          -|            -|            -|    -|
    |       + conv1conv2_from_windows8_Pipeline_Push_conv2pix_out     |       -|   2.83|        19|    190.000|         -|        19|      -|        no|          -|          -|    281 (~0%)|    934 (~0%)|    -|
    |        o Push_conv2pix_out                                      |       -|   7.30|        17|    170.000|         6|         4|      4|       yes|          -|          -|            -|            -|    -|
    |    + conv3_stream5                                              |  Timing|  -0.49|  32534286|  3.253e+08|         -|  32534286|      -|        no|     8 (2%)|    42 (3%)|  33656 (14%)|  43755 (37%)|    -|
    |     o win5x5_read_pix                                           |       -|   7.30|  32534285|  3.253e+08|       485|         -|  67081|        no|          -|          -|            -|            -|    -|
    |    + entry_proc16                                               |       -|   5.42|         0|      0.000|         -|         0|      -|        no|          -|          -|      3 (~0%)|     29 (~0%)|    -|
    |    + store_stream6                                              |       -|   0.00|         -|          -|         -|         -|      -|        no|          -|          -|    244 (~0%)|    399 (~0%)|    -|
    |     o Out_writey                                                |       -|   7.30|         -|          -|       518|         -|      -|        no|          -|          -|            -|            -|    -|
    |      o Out_writex                                               |       -|   7.30|       510|  5.100e+03|         2|         -|    255|        no|          -|          -|            -|            -|    -|
    +-----------------------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+-----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem_in  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem_out | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem_w1  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem_w2  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem_w3  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_ctrl | 32         | 7             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_ctrl | input_ftmap_1   | 0x10   | 32    | W      | Data signal of input_ftmap       |                                                                      |
| s_axi_ctrl | input_ftmap_2   | 0x14   | 32    | W      | Data signal of input_ftmap       |                                                                      |
| s_axi_ctrl | conv1_weights_1 | 0x1c   | 32    | W      | Data signal of conv1_weights     |                                                                      |
| s_axi_ctrl | conv1_weights_2 | 0x20   | 32    | W      | Data signal of conv1_weights     |                                                                      |
| s_axi_ctrl | conv1_biases_1  | 0x28   | 32    | W      | Data signal of conv1_biases      |                                                                      |
| s_axi_ctrl | conv1_biases_2  | 0x2c   | 32    | W      | Data signal of conv1_biases      |                                                                      |
| s_axi_ctrl | conv2_weights_1 | 0x34   | 32    | W      | Data signal of conv2_weights     |                                                                      |
| s_axi_ctrl | conv2_weights_2 | 0x38   | 32    | W      | Data signal of conv2_weights     |                                                                      |
| s_axi_ctrl | conv2_biases_1  | 0x40   | 32    | W      | Data signal of conv2_biases      |                                                                      |
| s_axi_ctrl | conv2_biases_2  | 0x44   | 32    | W      | Data signal of conv2_biases      |                                                                      |
| s_axi_ctrl | conv3_weights_1 | 0x4c   | 32    | W      | Data signal of conv3_weights     |                                                                      |
| s_axi_ctrl | conv3_weights_2 | 0x50   | 32    | W      | Data signal of conv3_weights     |                                                                      |
| s_axi_ctrl | conv3_biases_1  | 0x58   | 32    | W      | Data signal of conv3_biases      |                                                                      |
| s_axi_ctrl | conv3_biases_2  | 0x5c   | 32    | W      | Data signal of conv3_biases      |                                                                      |
| s_axi_ctrl | output_ftmap_1  | 0x64   | 32    | W      | Data signal of output_ftmap      |                                                                      |
| s_axi_ctrl | output_ftmap_2  | 0x68   | 32    | W      | Data signal of output_ftmap      |                                                                      |
| s_axi_ctrl | reload_weights  | 0x70   | 32    | W      | Data signal of reload_weights    |                                                                      |
+------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+----------+
| Argument       | Direction | Datatype |
+----------------+-----------+----------+
| input_ftmap    | in        | float*   |
| conv1_weights  | in        | float*   |
| conv1_biases   | in        | float*   |
| conv2_weights  | in        | float*   |
| conv2_biases   | in        | float*   |
| conv3_weights  | in        | float*   |
| conv3_biases   | in        | float*   |
| output_ftmap   | out       | float*   |
| reload_weights | in        | int      |
+----------------+-----------+----------+

* SW-to-HW Mapping
+----------------+----------------+-----------+----------+-------------------------------------------+
| Argument       | HW Interface   | HW Type   | HW Usage | HW Info                                   |
+----------------+----------------+-----------+----------+-------------------------------------------+
| input_ftmap    | m_axi_gmem_in  | interface |          |                                           |
| input_ftmap    | s_axi_ctrl     | register  | offset   | name=input_ftmap_1 offset=0x10 range=32   |
| input_ftmap    | s_axi_ctrl     | register  | offset   | name=input_ftmap_2 offset=0x14 range=32   |
| conv1_weights  | m_axi_gmem_w1  | interface |          |                                           |
| conv1_weights  | s_axi_ctrl     | register  | offset   | name=conv1_weights_1 offset=0x1c range=32 |
| conv1_weights  | s_axi_ctrl     | register  | offset   | name=conv1_weights_2 offset=0x20 range=32 |
| conv1_biases   | m_axi_gmem_w1  | interface |          |                                           |
| conv1_biases   | s_axi_ctrl     | register  | offset   | name=conv1_biases_1 offset=0x28 range=32  |
| conv1_biases   | s_axi_ctrl     | register  | offset   | name=conv1_biases_2 offset=0x2c range=32  |
| conv2_weights  | m_axi_gmem_w2  | interface |          |                                           |
| conv2_weights  | s_axi_ctrl     | register  | offset   | name=conv2_weights_1 offset=0x34 range=32 |
| conv2_weights  | s_axi_ctrl     | register  | offset   | name=conv2_weights_2 offset=0x38 range=32 |
| conv2_biases   | m_axi_gmem_w2  | interface |          |                                           |
| conv2_biases   | s_axi_ctrl     | register  | offset   | name=conv2_biases_1 offset=0x40 range=32  |
| conv2_biases   | s_axi_ctrl     | register  | offset   | name=conv2_biases_2 offset=0x44 range=32  |
| conv3_weights  | m_axi_gmem_w3  | interface |          |                                           |
| conv3_weights  | s_axi_ctrl     | register  | offset   | name=conv3_weights_1 offset=0x4c range=32 |
| conv3_weights  | s_axi_ctrl     | register  | offset   | name=conv3_weights_2 offset=0x50 range=32 |
| conv3_biases   | m_axi_gmem_w3  | interface |          |                                           |
| conv3_biases   | s_axi_ctrl     | register  | offset   | name=conv3_biases_1 offset=0x58 range=32  |
| conv3_biases   | s_axi_ctrl     | register  | offset   | name=conv3_biases_2 offset=0x5c range=32  |
| output_ftmap   | m_axi_gmem_out | interface |          |                                           |
| output_ftmap   | s_axi_ctrl     | register  | offset   | name=output_ftmap_1 offset=0x64 range=32  |
| output_ftmap   | s_axi_ctrl     | register  | offset   | name=output_ftmap_2 offset=0x68 range=32  |
| reload_weights | s_axi_ctrl     | register  |          | name=reload_weights offset=0x70 range=32  |
+----------------+----------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+----------------+-----------+----------+-------+-------------+---------------------+
| HW Interface   | Direction | Length   | Width | Loop        | Loop Location       |
+----------------+-----------+----------+-------+-------------+---------------------+
| m_axi_gmem_out | write     | variable | 32    | Out_writex  | src/srcnn.cpp:734:5 |
| m_axi_gmem_w3  | read      | 800      | 32    | CopyW3_inft | src/srcnn.cpp:932:5 |
+----------------+-----------+----------+-------+-------------+---------------------+

* All M_AXI Variable Accesses
+----------------+---------------+----------------------+-----------+--------------+----------+----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface   | Variable      | Access Location      | Direction | Burst Status | Length   | Loop           | Loop Location       | Resolution | Problem                                                                                                 |
+----------------+---------------+----------------------+-----------+--------------+----------+----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem_in  | in            | src/srcnn.cpp:113:13 | read      | Fail         |          | InputTileWread | src/srcnn.cpp:109:5 | 214-229    | Could not analyze pattern                                                                               |
| m_axi_gmem_out | out           | src/srcnn.cpp:735:26 | write     | Widen Fail   |          | Out_writex     | src/srcnn.cpp:734:5 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem_out | out           | src/srcnn.cpp:735:26 | write     | Fail         |          | Out_writey     | src/srcnn.cpp:732:3 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem_out | out           | src/srcnn.cpp:735:26 | write     | Inferred     | variable | Out_writex     | src/srcnn.cpp:734:5 |            |                                                                                                         |
| m_axi_gmem_w1  |               | src/srcnn.cpp:897:5  | read      | Fail         |          |                |                     | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                  |
| m_axi_gmem_w1  | conv1_biases  | src/srcnn.cpp:899:20 | read      | Widen Fail   |          | CopyW1_outft   | src/srcnn.cpp:897:5 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem_w1  | conv1_biases  | src/srcnn.cpp:899:20 | read      | Inferred     | 64       | CopyW1_outft   | src/srcnn.cpp:897:5 |            |                                                                                                         |
| m_axi_gmem_w1  | conv1_weights | src/srcnn.cpp:906:35 | read      | Widen Fail   |          | CopyW1_kx      | src/srcnn.cpp:904:9 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem_w1  | conv1_weights | src/srcnn.cpp:906:35 | read      | Inferred     | 5184     | CopyW1_outft   | src/srcnn.cpp:897:5 |            |                                                                                                         |
| m_axi_gmem_w2  |               | src/srcnn.cpp:912:5  | read      | Fail         |          |                |                     | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                  |
| m_axi_gmem_w2  | conv2_biases  | src/srcnn.cpp:914:15 | read      | Widen Fail   |          | CopyW2_outft   | src/srcnn.cpp:912:5 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem_w2  | conv2_biases  | src/srcnn.cpp:914:15 | read      | Inferred     | 32       | CopyW2_outft   | src/srcnn.cpp:912:5 |            |                                                                                                         |
| m_axi_gmem_w2  | conv2_weights | src/srcnn.cpp:922:38 | read      | Widen Fail   |          | CopyW2_inft    | src/srcnn.cpp:916:7 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem_w2  | conv2_weights | src/srcnn.cpp:922:38 | read      | Inferred     | 2048     | CopyW2_outft   | src/srcnn.cpp:912:5 |            |                                                                                                         |
| m_axi_gmem_w3  | conv3_weights | src/srcnn.cpp:940:37 | read      | Widen Fail   |          | CopyW3_kx      | src/srcnn.cpp:938:9 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem_w3  | conv3_weights | src/srcnn.cpp:940:37 | read      | Inferred     | 800      | CopyW3_inft    | src/srcnn.cpp:932:5 |            |                                                                                                         |
+----------------+---------------+----------------------+-----------+--------------+----------+----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+--------------------------+------+---------+---------+
| Name                                                         | DSP | Pragma | Variable                 | Op   | Impl    | Latency |
+--------------------------------------------------------------+-----+--------+--------------------------+------+---------+---------+
| + srcnn                                                      | 188 |        |                          |      |         |         |
|   add_ln897_1_fu_1554_p2                                     | -   |        | add_ln897_1              | add  | fabric  | 0       |
|   add_ln897_fu_1566_p2                                       | -   |        | add_ln897                | add  | fabric  | 0       |
|   add_ln899_fu_1580_p2                                       | -   |        | add_ln899                | add  | fabric  | 0       |
|   add_ln912_fu_2027_p2                                       | -   |        | add_ln912                | add  | fabric  | 0       |
|   add_ln914_fu_2037_p2                                       | -   |        | add_ln914                | add  | fabric  | 0       |
|   h0_4_fu_2351_p2                                            | -   |        | h0_4                     | add  | fabric  | 0       |
|   add_ln965_fu_2368_p2                                       | -   |        | add_ln965                | add  | fabric  | 0       |
|  + srcnn_Pipeline_CopyW1_ky_CopyW1_kx                        | 0   |        |                          |      |         |         |
|    add_ln904_fu_1313_p2                                      | -   |        | add_ln904                | add  | fabric  | 0       |
|    add_ln901_1_fu_1325_p2                                    | -   |        | add_ln901_1              | add  | fabric  | 0       |
|    add_ln901_fu_1334_p2                                      | -   |        | add_ln901                | add  | fabric  | 0       |
|    add_ln904_2_fu_1366_p2                                    | -   |        | add_ln904_2              | add  | fabric  | 0       |
|    add_ln906_2_fu_1402_p2                                    | -   |        | add_ln906_2              | add  | fabric  | 0       |
|    add_ln904_1_fu_1428_p2                                    | -   |        | add_ln904_1              | add  | fabric  | 0       |
|  + srcnn_Pipeline_CopyW2_inft                                | 0   |        |                          |      |         |         |
|    add_ln916_fu_266_p2                                       | -   |        | add_ln916                | add  | fabric  | 0       |
|    add_ln922_2_fu_314_p2                                     | -   |        | add_ln922_2              | add  | fabric  | 0       |
|    add_ln922_1_fu_276_p2                                     | -   |        | add_ln922_1              | add  | fabric  | 0       |
|    add_ln922_fu_286_p2                                       | -   |        | add_ln922                | add  | fabric  | 0       |
|  + srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx            | 0   |        |                          |      |         |         |
|    add_ln932_1_fu_317_p2                                     | -   |        | add_ln932_1              | add  | fabric  | 0       |
|    add_ln932_fu_371_p2                                       | -   |        | add_ln932                | add  | fabric  | 0       |
|    add_ln935_fu_434_p2                                       | -   |        | add_ln935                | add  | fabric  | 0       |
|    add_ln940_fu_465_p2                                       | -   |        | add_ln940                | add  | fabric  | 0       |
|    add_ln938_fu_522_p2                                       | -   |        | add_ln938                | add  | fabric  | 0       |
|    add_ln935_1_fu_343_p2                                     | -   |        | add_ln935_1              | add  | fabric  | 0       |
|  + dataflow_in_loop_IT_w0_1                                  | 188 |        |                          |      |         |         |
|    tw_eff_loc_i_c3_channel_U                                 | -   |        | tw_eff_loc_i_c3_channel  | fifo | srl     | 0       |
|   + dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2        | 0   |        |                          |      |         |         |
|     add_ln965_fu_24_p2                                       | -   |        | add_ln965                | add  | fabric  | 0       |
|   + load_tile_to_stream3                                     | 0   |        |                          |      |         |         |
|     add_ln962_fu_200_p2                                      | -   |        | add_ln962                | add  | fabric  | 0       |
|     add_ln103_fu_244_p2                                      | -   |        | add_ln103                | add  | fabric  | 0       |
|     add_ln104_fu_250_p2                                      | -   |        | add_ln104                | add  | fabric  | 0       |
|     add_ln110_fu_260_p2                                      | -   |        | add_ln110                | add  | fabric  | 0       |
|     add_ln103_1_fu_274_p2                                    | -   |        | add_ln103_1              | add  | fabric  | 0       |
|     py_2_fu_301_p2                                           | -   |        | py_2                     | add  | fabric  | 0       |
|     iy_fu_311_p2                                             | -   |        | iy                       | add  | fabric  | 0       |
|     add_ln104_2_fu_316_p2                                    | -   |        | add_ln104_2              | add  | fabric  | 0       |
|     sub_ln113_fu_379_p2                                      | -   |        | sub_ln113                | sub  | fabric  | 0       |
|     px_1_fu_398_p2                                           | -   |        | px_1                     | add  | fabric  | 0       |
|     ix_fu_408_p2                                             | -   |        | ix                       | add  | fabric  | 0       |
|     add_ln110_2_fu_413_p2                                    | -   |        | add_ln110_2              | add  | fabric  | 0       |
|     add_ln113_fu_464_p2                                      | -   |        | add_ln113                | add  | fabric  | 0       |
|     add_ln113_1_fu_473_p2                                    | -   |        | add_ln113_1              | add  | fabric  | 0       |
|   + conv1conv2_stream4                                       | 146 |        |                          |      |         |         |
|     p_channel_U                                              | -   |        | p_channel                | fifo | srl     | 0       |
|     tw_eff_loc_i_tmp_channel_U                               | -   |        | tw_eff_loc_i_tmp_channel | fifo | srl     | 0       |
|    + make_win97                                              | 0   |        |                          |      |         |         |
|      add_ln962_fu_145_p2                                     | -   |        | add_ln962                | add  | fabric  | 0       |
|      PH_fu_181_p2                                            | -   |        | PH                       | add  | fabric  | 0       |
|      PW_fu_190_p2                                            | -   |        | PW                       | add  | fabric  | 0       |
|      mul_9ns_9ns_17_1_1_U139                                 | -   |        | mul_ln145                | mul  | auto    | 0       |
|     + make_win97_Pipeline_win9x9_read_pix                    | 0   |        |                          |      |         |         |
|       add_ln145_fu_732_p2                                    | -   |        | add_ln145                | add  | fabric  | 0       |
|       x_4_fu_916_p2                                          | -   |        | x_4                      | add  | fabric  | 0       |
|       add_ln202_fu_927_p2                                    | -   |        | add_ln202                | add  | fabric  | 0       |
|    + conv1conv2_from_windows8                                | 146 |        |                          |      |         |         |
|      add_ln962_fu_2020_p2                                    | -   |        | add_ln962                | add  | fabric  | 0       |
|      am_addmul_8ns_3ns_9ns_18_4_1_U569                       | 1   |        | add_ln328                | add  | dsp48   | 3       |
|      add_ln328_1_fu_2060_p2                                  | -   |        | add_ln328_1              | add  | fabric  | 0       |
|      am_addmul_8ns_3ns_9ns_18_4_1_U569                       | 1   |        | bound                    | mul  | dsp48   | 3       |
|      add_ln328_2_fu_2471_p2                                  | -   |        | add_ln328_2              | add  | fabric  | 0       |
|     + conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases | 0   |        |                          |      |         |         |
|       add_ln340_fu_918_p2                                    | -   |        | add_ln340                | add  | fabric  | 0       |
|     + conv1conv2_from_windows8_Pipeline_Conv1_outftmaps      | 145 |        |                          |      |         |         |
|       add_ln347_fu_3916_p2                                   | -   |        | add_ln347                | add  | fabric  | 0       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U226                     | 3   |        | mul_i                    | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U197                    | 2   |        | sum1                     | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U227                     | 3   |        | mul_i_193                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U198                    | 2   |        | sum1_1                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U228                     | 3   |        | mul_9_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U199                    | 2   |        | sum1_2                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U229                     | 3   |        | mul_10_i                 | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U200                    | 2   |        | sum1_3                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U230                     | 3   |        | mul_11_i                 | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U201                    | 2   |        | sum1_4                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U231                     | 3   |        | mul_12_i                 | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U202                    | 2   |        | sum1_5                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U232                     | 3   |        | mul_13_i                 | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U203                    | 2   |        | sum1_6                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U233                     | 3   |        | mul_14_i                 | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U204                    | 2   |        | sum1_7                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U234                     | 3   |        | mul_15_i                 | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U205                    | 2   |        | sum1_8                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U235                     | 3   |        | mul_1_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U206                    | 2   |        | sum1_9                   | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U236                     | 3   |        | mul_1_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U207                    | 2   |        | sum1_10                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U237                     | 3   |        | mul_1_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U208                    | 2   |        | sum1_11                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U238                     | 3   |        | mul_1_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U209                    | 2   |        | sum1_12                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U239                     | 3   |        | mul_1_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U210                    | 2   |        | sum1_13                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U240                     | 3   |        | mul_1_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U211                    | 2   |        | sum1_14                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U241                     | 3   |        | mul_1_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U212                    | 2   |        | sum1_15                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U242                     | 3   |        | mul_1_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U213                    | 2   |        | sum1_16                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U243                     | 3   |        | mul_1_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U214                    | 2   |        | sum1_17                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U244                     | 3   |        | mul_2_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U215                    | 2   |        | sum1_18                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U245                     | 3   |        | mul_2_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U216                    | 2   |        | sum1_19                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U246                     | 3   |        | mul_2_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U217                    | 2   |        | sum1_20                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U247                     | 3   |        | mul_2_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U218                    | 2   |        | sum1_21                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U248                     | 3   |        | mul_2_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U219                    | 2   |        | sum1_22                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U249                     | 3   |        | mul_2_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U220                    | 2   |        | sum1_23                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U250                     | 3   |        | mul_2_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U221                    | 2   |        | sum1_24                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U251                     | 3   |        | mul_2_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U222                    | 2   |        | sum1_25                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U252                     | 3   |        | mul_2_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U223                    | 2   |        | sum1_26                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U253                     | 3   |        | mul_3_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U224                    | 2   |        | sum1_27                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U254                     | 3   |        | mul_3_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U225                    | 2   |        | sum1_28                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U226                     | 3   |        | mul_3_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U197                    | 2   |        | sum1_29                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U227                     | 3   |        | mul_3_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U198                    | 2   |        | sum1_30                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U228                     | 3   |        | mul_3_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U199                    | 2   |        | sum1_31                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U229                     | 3   |        | mul_3_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U200                    | 2   |        | sum1_32                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U230                     | 3   |        | mul_3_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U201                    | 2   |        | sum1_33                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U231                     | 3   |        | mul_3_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U202                    | 2   |        | sum1_34                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U232                     | 3   |        | mul_3_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U203                    | 2   |        | sum1_35                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U233                     | 3   |        | mul_4_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U204                    | 2   |        | sum1_36                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U234                     | 3   |        | mul_4_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U205                    | 2   |        | sum1_37                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U235                     | 3   |        | mul_4_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U206                    | 2   |        | sum1_38                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U236                     | 3   |        | mul_4_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U207                    | 2   |        | sum1_39                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U237                     | 3   |        | mul_4_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U208                    | 2   |        | sum1_40                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U238                     | 3   |        | mul_4_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U209                    | 2   |        | sum1_41                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U239                     | 3   |        | mul_4_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U210                    | 2   |        | sum1_42                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U240                     | 3   |        | mul_4_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U211                    | 2   |        | sum1_43                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U241                     | 3   |        | mul_4_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U212                    | 2   |        | sum1_44                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U242                     | 3   |        | mul_5_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U213                    | 2   |        | sum1_45                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U243                     | 3   |        | mul_5_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U214                    | 2   |        | sum1_46                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U244                     | 3   |        | mul_5_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U215                    | 2   |        | sum1_47                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U245                     | 3   |        | mul_5_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U216                    | 2   |        | sum1_48                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U246                     | 3   |        | mul_5_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U217                    | 2   |        | sum1_49                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U247                     | 3   |        | mul_5_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U218                    | 2   |        | sum1_50                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U248                     | 3   |        | mul_5_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U219                    | 2   |        | sum1_51                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U249                     | 3   |        | mul_5_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U220                    | 2   |        | sum1_52                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U250                     | 3   |        | mul_5_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U221                    | 2   |        | sum1_53                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U251                     | 3   |        | mul_6_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U222                    | 2   |        | sum1_54                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U252                     | 3   |        | mul_6_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U223                    | 2   |        | sum1_55                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U253                     | 3   |        | mul_6_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U224                    | 2   |        | sum1_56                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U254                     | 3   |        | mul_6_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U225                    | 2   |        | sum1_57                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U226                     | 3   |        | mul_6_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U197                    | 2   |        | sum1_58                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U227                     | 3   |        | mul_6_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U198                    | 2   |        | sum1_59                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U228                     | 3   |        | mul_6_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U199                    | 2   |        | sum1_60                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U229                     | 3   |        | mul_6_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U200                    | 2   |        | sum1_61                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U230                     | 3   |        | mul_6_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U201                    | 2   |        | sum1_62                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U231                     | 3   |        | mul_7_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U202                    | 2   |        | sum1_63                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U232                     | 3   |        | mul_7_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U203                    | 2   |        | sum1_64                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U233                     | 3   |        | mul_7_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U204                    | 2   |        | sum1_65                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U234                     | 3   |        | mul_7_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U205                    | 2   |        | sum1_66                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U235                     | 3   |        | mul_7_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U206                    | 2   |        | sum1_67                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U236                     | 3   |        | mul_7_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U207                    | 2   |        | sum1_68                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U237                     | 3   |        | mul_7_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U208                    | 2   |        | sum1_69                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U238                     | 3   |        | mul_7_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U209                    | 2   |        | sum1_70                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U239                     | 3   |        | mul_7_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U210                    | 2   |        | sum1_71                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U240                     | 3   |        | mul_8_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U211                    | 2   |        | sum1_72                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U241                     | 3   |        | mul_8_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U212                    | 2   |        | sum1_73                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U242                     | 3   |        | mul_8_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U213                    | 2   |        | sum1_74                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U243                     | 3   |        | mul_8_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U214                    | 2   |        | sum1_75                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U244                     | 3   |        | mul_8_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U215                    | 2   |        | sum1_76                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U245                     | 3   |        | mul_8_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U216                    | 2   |        | sum1_77                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U246                     | 3   |        | mul_8_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U217                    | 2   |        | sum1_78                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U247                     | 3   |        | mul_8_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U218                    | 2   |        | sum1_79                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U248                     | 3   |        | mul_8_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U219                    | 2   |        | sum1_80                  | fadd | fulldsp | 3       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U220                    | 2   |        | acc1_sum                 | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U226                     | 3   |        | mul2_i                   | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U197                    | 2   |        | add_i                    | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U227                     | 3   |        | mul57_1_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U198                    | 2   |        | add60_1_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U228                     | 3   |        | mul57_2_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U199                    | 2   |        | add60_2_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U229                     | 3   |        | mul57_3_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U200                    | 2   |        | add60_3_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U230                     | 3   |        | mul57_4_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U201                    | 2   |        | add60_4_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U231                     | 3   |        | mul57_5_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U202                    | 2   |        | add60_5_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U232                     | 3   |        | mul57_6_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U203                    | 2   |        | add60_6_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U233                     | 3   |        | mul57_7_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U204                    | 2   |        | add60_7_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U234                     | 3   |        | mul57_8_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U205                    | 2   |        | add60_8_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U235                     | 3   |        | mul57_9_i                | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U206                    | 2   |        | add60_9_i                | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U236                     | 3   |        | mul57_i                  | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U207                    | 2   |        | add60_i                  | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U237                     | 3   |        | mul57_10_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U208                    | 2   |        | add60_10_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U238                     | 3   |        | mul57_11_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U209                    | 2   |        | add60_11_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U239                     | 3   |        | mul57_12_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U210                    | 2   |        | add60_12_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U240                     | 3   |        | mul57_13_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U211                    | 2   |        | add60_13_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U241                     | 3   |        | mul57_14_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U212                    | 2   |        | add60_14_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U242                     | 3   |        | mul57_15_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U213                    | 2   |        | add60_15_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U243                     | 3   |        | mul57_16_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U214                    | 2   |        | add60_16_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U244                     | 3   |        | mul57_17_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U215                    | 2   |        | add60_17_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U245                     | 3   |        | mul57_18_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U216                    | 2   |        | add60_18_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U246                     | 3   |        | mul57_19_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U217                    | 2   |        | add60_19_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U247                     | 3   |        | mul57_20_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U218                    | 2   |        | add60_20_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U248                     | 3   |        | mul57_21_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U219                    | 2   |        | add60_21_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U249                     | 3   |        | mul57_22_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U220                    | 2   |        | add60_22_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U250                     | 3   |        | mul57_23_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U221                    | 2   |        | add60_23_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U251                     | 3   |        | mul57_24_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U222                    | 2   |        | add60_24_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U252                     | 3   |        | mul57_25_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U223                    | 2   |        | add60_25_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U253                     | 3   |        | mul57_26_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U224                    | 2   |        | add60_26_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U254                     | 3   |        | mul57_27_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U225                    | 2   |        | add60_27_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U249                     | 3   |        | mul57_28_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U221                    | 2   |        | add60_28_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U250                     | 3   |        | mul57_29_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U222                    | 2   |        | add60_29_i               | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_3_max_dsp_1_U251                     | 3   |        | mul57_30_i               | fmul | maxdsp  | 2       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U223                    | 2   |        | add60_30_i               | fadd | fulldsp | 3       |
|     + conv1conv2_from_windows8_Pipeline_Push_conv2pix_out    | 0   |        |                          |      |         |         |
|       add_ln384_fu_307_p2                                    | -   |        | add_ln384                | add  | fabric  | 0       |
|   + conv3_stream5                                            | 42  |        |                          |      |         |         |
|     add_ln962_fu_26275_p2                                    | -   |        | add_ln962                | add  | fabric  | 0       |
|     C2H_fu_26323_p2                                          | -   |        | C2H                      | add  | fabric  | 0       |
|     C2W_fu_26337_p2                                          | -   |        | C2W                      | add  | fabric  | 0       |
|     mul_9ns_9ns_18_1_1_U1297                                 | -   |        | mul_i                    | mul  | auto    | 0       |
|     add75_neg_i_fu_26357_p2                                  | -   |        | add75_neg_i              | sub  | fabric  | 0       |
|     add81_neg_i_fu_26367_p2                                  | -   |        | add81_neg_i              | sub  | fabric  | 0       |
|     t_2_fu_26411_p2                                          | -   |        | t_2                      | add  | fabric  | 0       |
|     lo_assign_fu_27348_p2                                    | -   |        | lo_assign                | sub  | fabric  | 0       |
|     hi_assign_fu_27357_p2                                    | -   |        | hi_assign                | add  | fabric  | 0       |
|     hi_assign_cast_i_fu_27363_p2                             | -   |        | hi_assign_cast_i         | add  | fabric  | 0       |
|     lo_assign_1_fu_27369_p2                                  | -   |        | lo_assign_1              | sub  | fabric  | 0       |
|     hi_assign_1_fu_27377_p2                                  | -   |        | hi_assign_1              | add  | fabric  | 0       |
|     add_ln85_fu_27427_p2                                     | -   |        | add_ln85                 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul1_i                   | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps                       | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_i                 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_1                     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_8_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_2                     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_9_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_3                     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_10_i              | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_4                     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_5_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_5                     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_6_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_6                     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_7_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_7                     | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_1                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_11_i              | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_8                     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_11350_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_9                     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_11350_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_10                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_11350_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_11                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_11350_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_12                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_11350_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_13                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_11350_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_14                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_11350_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_15                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_2                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_12_i              | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_16                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_21360_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_17                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_21360_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_18                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_21360_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_19                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_21360_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_20                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_21360_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_21                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_21360_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_22                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_21360_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_23                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_3                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_13_i              | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_24                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31370_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_25                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31370_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_26                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31370_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_27                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31370_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_28                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31370_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_29                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31370_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_30                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31370_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_31                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_4                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_14_i              | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_32                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_11211_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_33                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_11211_8_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_34                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_11211_9_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_35                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_11211_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_36                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_11211_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_37                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_11211_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_38                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_11211_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_39                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_5                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_40                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_1_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_41                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_1_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_42                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_1_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_43                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_1_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_44                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_1_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_45                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_1_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_46                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_11211_1_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_47                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_6                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_48                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_2_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_49                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_2_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_50                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_2_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_51                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_2_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_52                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_2_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_53                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_2_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_54                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_11211_2_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_55                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_7                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_11211_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_56                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_11211_3_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_57                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_11211_3_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_58                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_11211_3_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_59                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_11211_3_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_60                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_11211_3_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_61                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_11211_3_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_62                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_11211_3_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_63                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_8                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_15_i              | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_64                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_21222_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_65                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_21222_8_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_66                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_21222_9_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_67                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_21222_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_68                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_21222_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_69                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_21222_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_70                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_21222_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_71                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_9                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_72                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_1_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_73                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_1_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_74                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_1_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_75                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_1_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_76                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_1_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_77                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_1_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_78                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_21222_1_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_79                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_10                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_80                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_2_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_81                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_2_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_82                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_2_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_83                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_2_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_84                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_2_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_85                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_2_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_86                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_21222_2_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_87                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_11                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_21222_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_88                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_21222_3_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_89                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_21222_3_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_90                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_21222_3_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_91                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_21222_3_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_92                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_21222_3_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_93                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_21222_3_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_94                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_21222_3_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_95                    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_12                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_16_i              | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_96                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_97                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_8_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_98                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_9_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_99                    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_100                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_101                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_102                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_103                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_13                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_31233_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_104                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_31233_1_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_105                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_31233_1_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_106                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_31233_1_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_107                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_31233_1_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_108                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_31233_1_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_109                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_31233_1_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_110                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_1_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_111                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_14                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_112                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_2_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_113                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_2_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_114                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_2_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_115                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_2_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_116                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_2_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_117                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_2_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_118                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_31233_2_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_119                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_15                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_120                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_3_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_121                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_3_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_122                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_3_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_123                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_3_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_124                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_3_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_125                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_3_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_126                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_31233_3_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_127                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_16                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_17_i              | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_128                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_41244_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_129                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_41244_8_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_130                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_41244_9_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_131                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_41244_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_132                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_41244_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_133                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_41244_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_134                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_41244_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_135                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_17                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_136                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_1_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_137                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_1_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_138                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_1_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_139                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_1_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_140                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_1_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_141                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_41244_1_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_142                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_41244_1_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_143                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_18                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_144                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_2_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_145                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_2_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_146                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_2_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_147                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_2_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_148                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_2_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_149                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_41244_2_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_150                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_41244_2_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_151                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_19                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_41244_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_152                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_41244_3_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_153                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_41244_3_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_154                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_41244_3_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_155                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_41244_3_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_156                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_41244_3_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_157                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_41244_3_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_158                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_41244_3_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_159                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_20                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_160                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_i_156           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_161                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_8_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_162                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_9_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_163                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_10_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_164                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_5_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_165                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_6_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_166                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_7_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_167                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_21                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_11_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_168                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_11148_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_169                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_11148_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_170                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_11148_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_171                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_11148_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_172                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_11148_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_173                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_11148_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_174                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_11148_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_175                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_22                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_12_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_176                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_21158_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_177                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_21158_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_178                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_21158_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_179                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_21158_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_180                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_21158_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_181                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_21158_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_182                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_21158_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_183                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_23                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_13_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_184                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_31168_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_185                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_31168_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_186                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_31168_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_187                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_31168_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_188                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_31168_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_189                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_31168_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_190                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_31168_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_191                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_24                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_1_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_192                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_i_157         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_193                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_194                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_195                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_196                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_197                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_198                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_199                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_25                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_200                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_201                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_202                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_203                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_204                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_205                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_206                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_1_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_207                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_26                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_1_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_208                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_209                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_210                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_211                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_212                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_213                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_214                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_1_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_215                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_27                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_216                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_217                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_218                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_219                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_220                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_221                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_1_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_222                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_1_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_223                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_28                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_2_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_224                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_i_158         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_225                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_226                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_227                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_228                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_229                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_230                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_231                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_29                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_232                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_233                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_234                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_235                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_236                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_237                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_238                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_2_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_239                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_30                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_2_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_240                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_241                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_242                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_243                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_244                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_245                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_246                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_2_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_247                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_31                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_248                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_249                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_250                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_251                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_252                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_253                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_1_2_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_254                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_1_2_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_255                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_32                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_256                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_i_159         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_257                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_258                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_259                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_260                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_261                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_262                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_263                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_33                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_264                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_265                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_266                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_267                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_268                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_269                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_270                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_271                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_34                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_272                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_273                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_274                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_275                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_276                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_277                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_278                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_279                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_35                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_280                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_281                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_282                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_283                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_284                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_285                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_1_3_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_286                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_3_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_287                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_36                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_288                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_i_160         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_289                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_290                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_291                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_292                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_293                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_294                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_4_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_295                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_37                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U968                      | 2   |        | ps_296                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U968                      | 2   |        | ps_297                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U968                      | 2   |        | ps_298                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U968                      | 2   |        | ps_299                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U968                      | 2   |        | ps_300                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U968                      | 2   |        | ps_301                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_4_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_302                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_4_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_303                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_38                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_304                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_305                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_306                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_307                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_308                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_309                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_1_4_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_310                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_1_4_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_311                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_39                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_312                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_313                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_314                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_315                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_316                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U976                       | 3   |        | mul104_1_4_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_317                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_1_4_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_318                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_1_4_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_319                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_40                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_320                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_i_161           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_321                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_8_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_322                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_9_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_323                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_10_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_324                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_5_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_325                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_6_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_326                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_7_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_327                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_41                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_11_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_328                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1990_1_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_329                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1990_2_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_330                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1990_3_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_331                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1990_4_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_332                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1990_5_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_333                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1990_6_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_334                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_1990_7_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_335                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_42                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_12_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_336                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_21000_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_337                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_21000_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_338                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_21000_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_339                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_21000_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_340                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_21000_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_341                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_21000_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_342                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_21000_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_343                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_43                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_13_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_344                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_31010_1_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_345                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_31010_2_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_346                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_31010_3_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_347                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_31010_4_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_348                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_31010_5_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_349                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_31010_6_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_350                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_31010_7_i       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_351                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_44                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_352                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_1_i_162         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_353                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_1_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_354                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_1_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_355                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_1_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_356                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_1_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_357                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_1_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_358                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_1_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_359                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_45                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_1_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_360                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_1_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_361                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_1_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_362                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_1_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_363                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_1_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_364                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_1_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_365                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_1_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_366                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_367                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_46                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_368                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_369                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_370                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_371                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_372                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_373                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_374                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_375                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_47                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_376                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_377                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_378                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_379                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_380                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_381                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_382                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_1_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_383                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_48                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_2_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_384                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_2_i_163         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_385                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_2_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_386                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_2_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_387                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_2_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_388                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_2_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_389                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_2_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_390                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_2_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_391                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_49                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_2_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_392                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_2_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_393                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_2_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_394                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_2_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_395                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_2_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_396                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_2_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_397                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_2_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_398                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_399                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_50                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_400                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_401                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_402                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_403                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_404                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_405                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_406                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_407                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_51                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_408                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_409                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_410                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_411                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_412                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_413                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_414                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_2_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_415                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_52                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_2_3_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_416                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_2_3_i_164         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_417                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_2_3_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_418                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_2_3_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_419                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_2_3_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_420                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_2_3_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_421                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_2_3_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_422                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_423                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_53                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_3_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_424                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_3_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_425                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_3_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_426                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_3_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_427                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_3_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_428                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_3_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_429                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_3_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_430                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_3_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_431                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_54                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_432                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_433                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_434                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_435                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_436                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_437                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_438                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_439                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_55                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_440                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_441                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_442                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_443                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_444                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_445                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_2_3_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_446                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_3_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_447                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_56                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_4_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_448                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_4_i_165         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_449                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_4_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_450                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_4_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_451                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_4_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_452                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_4_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_453                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_2_4_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_454                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_4_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_455                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_57                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_2_4_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_456                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_2_4_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_457                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_2_4_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_458                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_2_4_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_459                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_2_4_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_460                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_2_4_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_461                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_462                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_4_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_463                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_58                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_464                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_465                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_466                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_467                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_468                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_469                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_470                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_2_4_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_471                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_59                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_472                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_473                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_474                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_475                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_476                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_477                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_2_4_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_478                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_2_4_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_479                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_60                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_480                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_i_166           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_481                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_8_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_482                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_9_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_483                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_10_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_484                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_5_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_485                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_6_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_486                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_7_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_487                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_61                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_11_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_488                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1832_1_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_489                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1832_2_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_490                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1832_3_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_491                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1832_4_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_492                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1832_5_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_493                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1832_6_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_494                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_1832_7_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_495                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_62                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_12_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_496                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2842_1_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_497                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2842_2_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_498                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2842_3_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_499                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2842_4_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_500                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2842_5_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_501                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2842_6_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_502                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2842_7_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_503                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_63                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_13_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_504                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3852_1_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_505                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3852_2_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_506                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3852_3_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_507                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3852_4_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_508                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3852_5_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_509                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3852_6_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_510                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3852_7_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_511                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_64                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_512                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_1_i_167         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_513                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_1_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_514                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_1_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_515                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_1_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_516                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_1_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_517                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_1_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_518                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_1_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_519                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_65                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_1_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_520                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_1_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_521                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_1_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_522                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_1_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_523                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_1_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_524                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_1_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_525                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_1_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_526                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_527                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_66                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_528                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_529                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_530                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_531                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_532                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_533                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_534                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_535                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_67                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_536                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_537                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_538                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_539                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_540                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_541                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_542                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_1_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_543                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_68                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_544                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2_i_168         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_545                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_546                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_547                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_548                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_549                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_550                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_2_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_551                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_69                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_2_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_552                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_2_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_553                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_2_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_554                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_2_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_555                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_2_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_556                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_2_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_557                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_2_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_558                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_559                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_70                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_560                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_561                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_562                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_563                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_564                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_565                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_566                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_567                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_71                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_568                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_569                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_570                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_571                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_572                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_573                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_574                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_2_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_575                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_72                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_3_3_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_576                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_3_3_i_169         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_577                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_3_3_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_578                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_3_3_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_579                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_3_3_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_580                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_3_3_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_581                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_3_3_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_582                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_583                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_73                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_3_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_584                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_3_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_585                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_3_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_586                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_3_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_587                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_3_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_588                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_3_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_589                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_3_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_590                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_591                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_74                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_592                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_593                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_594                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_595                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_596                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_597                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_598                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_599                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_75                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_600                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_601                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_602                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_603                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_604                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_605                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_3_3_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_606                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_3_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_607                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_76                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_4_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_608                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_4_i_170         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_609                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_4_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_610                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_4_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_611                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_4_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_612                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_4_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_613                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_3_4_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_614                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_4_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_615                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_77                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_3_4_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_616                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_3_4_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_617                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_3_4_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_618                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_3_4_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_619                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_3_4_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_620                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_3_4_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_621                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_622                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_4_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_623                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_78                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_624                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_625                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_626                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_627                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_628                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_629                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_630                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_3_4_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_631                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_79                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_632                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_633                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_634                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_635                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_636                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_637                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_3_4_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_638                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_3_4_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_639                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_80                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_i               | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_640                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_i_171           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_641                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_8_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_642                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_9_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_643                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_10_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_644                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_5_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_645                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_6_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_646                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_7_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_647                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_81                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_11_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_648                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1674_1_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_649                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1674_2_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_650                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1674_3_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_651                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1674_4_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_652                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1674_5_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_653                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1674_6_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_654                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_1674_7_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_655                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_82                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_12_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_656                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2684_1_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_657                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2684_2_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_658                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2684_3_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_659                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2684_4_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_660                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2684_5_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_661                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2684_6_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_662                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2684_7_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_663                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_83                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_13_i            | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_664                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3694_1_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_665                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3694_2_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_666                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3694_3_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_667                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3694_4_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_668                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3694_5_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_669                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3694_6_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_670                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3694_7_i        | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_671                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_84                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_672                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_1_i_172         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_673                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_1_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_674                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_1_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_675                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_1_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_676                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_1_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_677                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_1_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_678                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_1_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_679                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_85                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_1_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_680                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_1_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_681                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_1_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_682                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_1_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_683                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_1_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_684                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_1_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_685                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_1_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_686                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_687                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_86                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_688                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_689                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_690                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_691                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_692                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_693                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_694                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_695                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_87                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_696                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_697                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_698                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_699                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_700                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_701                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_702                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_1_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_703                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_88                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_704                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2_i_173         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_705                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_706                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_707                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_708                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_709                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_710                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_2_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_711                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_89                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_2_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_712                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_2_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_713                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_2_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_714                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_2_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_715                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_2_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_716                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_2_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_717                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_2_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_718                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_719                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_90                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_720                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_721                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_722                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_723                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_724                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_725                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_726                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_727                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_91                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_728                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_729                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_730                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_731                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_732                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_733                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_734                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_2_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_735                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_92                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_4_3_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_736                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_4_3_i_174         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_737                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_4_3_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_738                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_4_3_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_739                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_4_3_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_740                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_4_3_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_741                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U974                       | 3   |        | mul104_4_3_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U966                      | 2   |        | ps_742                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_743                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_93                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_3_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_744                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_3_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_745                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_3_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_746                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_3_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_747                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_3_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_748                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_3_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_749                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_3_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_750                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_751                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_94                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_752                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_753                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_754                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_755                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_756                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_757                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_758                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_759                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_95                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_760                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_761                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_762                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_763                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_764                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_765                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U972                       | 3   |        | mul104_4_3_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U963                      | 2   |        | ps_766                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_3_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_767                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_96                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_4_i             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_768                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_4_i_175         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_769                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_4_8_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_770                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_4_9_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_771                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_4_4_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_772                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_4_5_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_773                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U971                       | 3   |        | mul104_4_4_6_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U962                      | 2   |        | ps_774                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_4_7_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_775                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_97                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_4_4_1_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_776                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_4_4_1_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_777                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_4_4_1_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_778                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_4_4_1_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_779                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_4_4_1_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_780                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U975                       | 3   |        | mul104_4_4_1_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U967                      | 2   |        | ps_781                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_1_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U965                      | 2   |        | ps_782                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_4_1_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_783                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_98                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_2_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_784                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_2_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_785                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_2_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_786                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_2_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_787                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_2_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_788                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_2_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_789                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_2_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_790                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U970                       | 3   |        | mul104_4_4_2_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U961                      | 2   |        | ps_791                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_99                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_3_i           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_792                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_3_1_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_793                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_3_2_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_794                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_3_3_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_795                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_3_4_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_796                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_3_5_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_797                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U973                       | 3   |        | mul104_4_4_3_6_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U964                      | 2   |        | ps_798                   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U969                       | 3   |        | mul104_4_4_3_7_i         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | ps_799                   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U960                      | 2   |        | acc_100                  | fadd | fulldsp | 3       |
|     x_7_fu_27804_p2                                          | -   |        | x_7                      | add  | fabric  | 0       |
|     y_5_fu_27814_p2                                          | -   |        | y_5                      | add  | fabric  | 0       |
|   + store_stream6                                            | 0   |        |                          |      |         |         |
|     add_ln962_fu_160_p2                                      | -   |        | add_ln962                | add  | fabric  | 0       |
|     add_ln732_fu_229_p2                                      | -   |        | add_ln732                | add  | fabric  | 0       |
|     empty_fu_235_p2                                          | -   |        | empty                    | add  | fabric  | 0       |
|     empty_65_fu_264_p2                                       | -   |        | empty_65                 | sub  | fabric  | 0       |
|     tmp_fu_274_p2                                            | -   |        | tmp                      | add  | fabric  | 0       |
|     empty_66_fu_283_p2                                       | -   |        | empty_66                 | add  | fabric  | 0       |
|     add_ln734_fu_313_p2                                      | -   |        | add_ln734                | add  | fabric  | 0       |
+--------------------------------------------------------------+-----+--------+--------------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------------+---------+--------+---------+
| Name                                                                                  | BRAM | URAM | Pragma | Variable                                                                          | Storage | Impl   | Latency |
+---------------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------------+---------+--------+---------+
| + srcnn                                                                               | 260  | 0    |        |                                                                                   |         |        |         |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_8 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_8 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_8 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_8 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_8 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_8 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_8 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_8 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_0_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_0 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_1_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_1 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_2_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_2 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_3_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_3 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_4_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_4 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_5_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_5 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_6_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_6 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_7_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_7 | ram_1p  | lutram | 1       |
|   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_8_U | -    | -    | pragma | p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_8 | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U                           | -    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15                           | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U                           | -    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14                           | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U                           | -    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13                           | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U                           | -    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12                           | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U                           | -    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11                           | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U                           | -    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10                           | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U                            | -    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9                            | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U                            | -    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8                            | ram_1p  | lutram | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U                            | 2    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7                            | ram_2p  | bram   | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U                            | 2    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1                            | ram_2p  | bram   | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U                              | 2    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f                              | ram_2p  | bram   | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U                            | 2    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6                            | ram_2p  | bram   | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U                            | 2    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5                            | ram_2p  | bram   | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U                            | 2    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4                            | ram_2p  | bram   | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U                            | 2    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3                            | ram_2p  | bram   | 1       |
|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U                            | 2    | -    | pragma | srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2                            | ram_2p  | bram   | 1       |
|  + dataflow_in_loop_IT_w0_1                                                           | 224  | 0    |        |                                                                                   |         |        |         |
|    output_ftmap_c_U                                                                   | -    | -    |        | output_ftmap_c                                                                    | fifo    | srl    | 0       |
|    h0_c6_U                                                                            | -    | -    |        | h0_c6                                                                             | fifo    | srl    | 0       |
|    h0_c5_U                                                                            | -    | -    |        | h0_c5                                                                             | fifo    | srl    | 0       |
|    h0_c_U                                                                             | -    | -    |        | h0_c                                                                              | fifo    | srl    | 0       |
|    w0_c4_U                                                                            | -    | -    |        | w0_c4                                                                             | fifo    | srl    | 0       |
|    w0_c_U                                                                             | -    | -    |        | w0_c                                                                              | fifo    | srl    | 0       |
|    tw_eff_loc_i_c2_U                                                                  | -    | -    |        | tw_eff_loc_i_c2                                                                   | fifo    | srl    | 0       |
|    tw_eff_loc_i_c1_U                                                                  | -    | -    |        | tw_eff_loc_i_c1                                                                   | fifo    | srl    | 0       |
|    tw_eff_loc_i_c_U                                                                   | -    | -    |        | tw_eff_loc_i_c                                                                    | fifo    | srl    | 0       |
|    s_out_U                                                                            | 2    | -    |        | s_out                                                                             | fifo    | memory | 0       |
|    s_f2_i_U                                                                           | 57   | -    |        | s_f2_i                                                                            | fifo    | memory | 0       |
|    s_pix_U                                                                            | 2    | -    |        | s_pix                                                                             | fifo    | memory | 0       |
|   + conv1conv2_stream4                                                                | 155  | 0    |        |                                                                                   |         |        |         |
|     tw_eff_loc_i_c_U                                                                  | -    | -    |        | tw_eff_loc_i_c                                                                    | fifo    | srl    | 0       |
|     h0_c_U                                                                            | -    | -    |        | h0_c                                                                              | fifo    | srl    | 0       |
|     s_win_i_U                                                                         | 145  | -    |        | s_win_i                                                                           | fifo    | memory | 0       |
|    + make_win97                                                                       | 8    | 0    |        |                                                                                   |         |        |         |
|      lb1_U                                                                            | 1    | -    | yes    | lb1                                                                               | ram_2p  | bram   | 1       |
|      lb1_1_U                                                                          | 1    | -    | yes    | lb1_1                                                                             | ram_2p  | bram   | 1       |
|      lb1_2_U                                                                          | 1    | -    | yes    | lb1_2                                                                             | ram_2p  | bram   | 1       |
|      lb1_3_U                                                                          | 1    | -    | yes    | lb1_3                                                                             | ram_2p  | bram   | 1       |
|      lb1_4_U                                                                          | 1    | -    | yes    | lb1_4                                                                             | ram_2p  | bram   | 1       |
|      lb1_5_U                                                                          | 1    | -    | yes    | lb1_5                                                                             | ram_2p  | bram   | 1       |
|      lb1_6_U                                                                          | 1    | -    | yes    | lb1_6                                                                             | ram_2p  | bram   | 1       |
|      lb1_7_U                                                                          | 1    | -    | yes    | lb1_7                                                                             | ram_2p  | bram   | 1       |
|    + conv1conv2_from_windows8                                                         | 2    | 0    |        |                                                                                   |         |        |         |
|      acc2_U                                                                           | -    | -    |        | acc2                                                                              | ram_t2p | auto   | 1       |
|      acc2_1_U                                                                         | -    | -    |        | acc2_1                                                                            | ram_t2p | auto   | 1       |
|      acc2_2_U                                                                         | -    | -    |        | acc2_2                                                                            | ram_t2p | auto   | 1       |
|      acc2_3_U                                                                         | -    | -    |        | acc2_3                                                                            | ram_t2p | auto   | 1       |
|      acc2_4_U                                                                         | -    | -    |        | acc2_4                                                                            | ram_t2p | auto   | 1       |
|      acc2_5_U                                                                         | -    | -    |        | acc2_5                                                                            | ram_t2p | auto   | 1       |
|      acc2_6_U                                                                         | -    | -    |        | acc2_6                                                                            | ram_t2p | auto   | 1       |
|      acc2_7_U                                                                         | -    | -    |        | acc2_7                                                                            | ram_t2p | auto   | 1       |
|      outpix_U                                                                         | 2    | -    |        | outpix                                                                            | ram_t2p | auto   | 1       |
|   + conv3_stream5                                                                     | 8    | 0    |        |                                                                                   |         |        |         |
|     lb2_U                                                                             | 2    | -    | yes    | lb2                                                                               | ram_2p  | bram   | 1       |
|     lb2_1_U                                                                           | 2    | -    | yes    | lb2_1                                                                             | ram_2p  | bram   | 1       |
|     lb2_2_U                                                                           | 2    | -    | yes    | lb2_2                                                                             | ram_2p  | bram   | 1       |
|     lb2_3_U                                                                           | 2    | -    | yes    | lb2_3                                                                             | ram_2p  | bram   | 1       |
|     win2_0_U                                                                          | -    | -    |        | win2_0                                                                            | ram_t2p | auto   | 1       |
|     win2_1_U                                                                          | -    | -    |        | win2_1                                                                            | ram_t2p | auto   | 1       |
|     win2_2_U                                                                          | -    | -    |        | win2_2                                                                            | ram_t2p | auto   | 1       |
|     win2_3_U                                                                          | -    | -    |        | win2_3                                                                            | ram_t2p | auto   | 1       |
|     win2_4_U                                                                          | -    | -    |        | win2_4                                                                            | ram_t2p | auto   | 1       |
|     win2_5_U                                                                          | -    | -    |        | win2_5                                                                            | ram_t2p | auto   | 1       |
|     win2_6_U                                                                          | -    | -    |        | win2_6                                                                            | ram_t2p | auto   | 1       |
|     win2_7_U                                                                          | -    | -    |        | win2_7                                                                            | ram_t2p | auto   | 1       |
|     win2_8_U                                                                          | -    | -    |        | win2_8                                                                            | ram_t2p | auto   | 1       |
|     win2_9_U                                                                          | -    | -    |        | win2_9                                                                            | ram_t2p | auto   | 1       |
|     win2_10_U                                                                         | -    | -    |        | win2_10                                                                           | ram_t2p | auto   | 1       |
|     win2_11_U                                                                         | -    | -    |        | win2_11                                                                           | ram_t2p | auto   | 1       |
|     win2_12_U                                                                         | -    | -    |        | win2_12                                                                           | ram_t2p | auto   | 1       |
|     win2_13_U                                                                         | -    | -    |        | win2_13                                                                           | ram_t2p | auto   | 1       |
|     win2_14_U                                                                         | -    | -    |        | win2_14                                                                           | ram_t2p | auto   | 1       |
|     win2_15_U                                                                         | -    | -    |        | win2_15                                                                           | ram_t2p | auto   | 1       |
|     win2_16_U                                                                         | -    | -    |        | win2_16                                                                           | ram_t2p | auto   | 1       |
|     win2_17_U                                                                         | -    | -    |        | win2_17                                                                           | ram_t2p | auto   | 1       |
|     win2_18_U                                                                         | -    | -    |        | win2_18                                                                           | ram_t2p | auto   | 1       |
|     win2_19_U                                                                         | -    | -    |        | win2_19                                                                           | ram_t2p | auto   | 1       |
|     win2_20_U                                                                         | -    | -    |        | win2_20                                                                           | ram_t2p | auto   | 1       |
|     win2_21_U                                                                         | -    | -    |        | win2_21                                                                           | ram_t2p | auto   | 1       |
|     win2_22_U                                                                         | -    | -    |        | win2_22                                                                           | ram_t2p | auto   | 1       |
|     win2_23_U                                                                         | -    | -    |        | win2_23                                                                           | ram_t2p | auto   | 1       |
|     win2_24_U                                                                         | -    | -    |        | win2_24                                                                           | ram_t2p | auto   | 1       |
|     win2_25_U                                                                         | -    | -    |        | win2_25                                                                           | ram_t2p | auto   | 1       |
|     win2_26_U                                                                         | -    | -    |        | win2_26                                                                           | ram_t2p | auto   | 1       |
|     win2_27_U                                                                         | -    | -    |        | win2_27                                                                           | ram_t2p | auto   | 1       |
|     win2_28_U                                                                         | -    | -    |        | win2_28                                                                           | ram_t2p | auto   | 1       |
|     win2_29_U                                                                         | -    | -    |        | win2_29                                                                           | ram_t2p | auto   | 1       |
|     win2_30_U                                                                         | -    | -    |        | win2_30                                                                           | ram_t2p | auto   | 1       |
|     win2_31_U                                                                         | -    | -    |        | win2_31                                                                           | ram_t2p | auto   | 1       |
|     win2_0_1_U                                                                        | -    | -    |        | win2_0_1                                                                          | ram_t2p | auto   | 1       |
|     win2_1_1_U                                                                        | -    | -    |        | win2_1_1                                                                          | ram_t2p | auto   | 1       |
|     win2_2_1_U                                                                        | -    | -    |        | win2_2_1                                                                          | ram_t2p | auto   | 1       |
|     win2_3_1_U                                                                        | -    | -    |        | win2_3_1                                                                          | ram_t2p | auto   | 1       |
|     win2_4_1_U                                                                        | -    | -    |        | win2_4_1                                                                          | ram_t2p | auto   | 1       |
|     win2_5_1_U                                                                        | -    | -    |        | win2_5_1                                                                          | ram_t2p | auto   | 1       |
|     win2_6_1_U                                                                        | -    | -    |        | win2_6_1                                                                          | ram_t2p | auto   | 1       |
|     win2_7_1_U                                                                        | -    | -    |        | win2_7_1                                                                          | ram_t2p | auto   | 1       |
|     win2_8_1_U                                                                        | -    | -    |        | win2_8_1                                                                          | ram_t2p | auto   | 1       |
|     win2_9_1_U                                                                        | -    | -    |        | win2_9_1                                                                          | ram_t2p | auto   | 1       |
|     win2_10_1_U                                                                       | -    | -    |        | win2_10_1                                                                         | ram_t2p | auto   | 1       |
|     win2_11_1_U                                                                       | -    | -    |        | win2_11_1                                                                         | ram_t2p | auto   | 1       |
|     win2_12_1_U                                                                       | -    | -    |        | win2_12_1                                                                         | ram_t2p | auto   | 1       |
|     win2_13_1_U                                                                       | -    | -    |        | win2_13_1                                                                         | ram_t2p | auto   | 1       |
|     win2_14_1_U                                                                       | -    | -    |        | win2_14_1                                                                         | ram_t2p | auto   | 1       |
|     win2_15_1_U                                                                       | -    | -    |        | win2_15_1                                                                         | ram_t2p | auto   | 1       |
|     win2_16_1_U                                                                       | -    | -    |        | win2_16_1                                                                         | ram_t2p | auto   | 1       |
|     win2_17_1_U                                                                       | -    | -    |        | win2_17_1                                                                         | ram_t2p | auto   | 1       |
|     win2_18_1_U                                                                       | -    | -    |        | win2_18_1                                                                         | ram_t2p | auto   | 1       |
|     win2_19_1_U                                                                       | -    | -    |        | win2_19_1                                                                         | ram_t2p | auto   | 1       |
|     win2_20_1_U                                                                       | -    | -    |        | win2_20_1                                                                         | ram_t2p | auto   | 1       |
|     win2_21_1_U                                                                       | -    | -    |        | win2_21_1                                                                         | ram_t2p | auto   | 1       |
|     win2_22_1_U                                                                       | -    | -    |        | win2_22_1                                                                         | ram_t2p | auto   | 1       |
|     win2_23_1_U                                                                       | -    | -    |        | win2_23_1                                                                         | ram_t2p | auto   | 1       |
|     win2_24_1_U                                                                       | -    | -    |        | win2_24_1                                                                         | ram_t2p | auto   | 1       |
|     win2_25_1_U                                                                       | -    | -    |        | win2_25_1                                                                         | ram_t2p | auto   | 1       |
|     win2_26_1_U                                                                       | -    | -    |        | win2_26_1                                                                         | ram_t2p | auto   | 1       |
|     win2_27_1_U                                                                       | -    | -    |        | win2_27_1                                                                         | ram_t2p | auto   | 1       |
|     win2_28_1_U                                                                       | -    | -    |        | win2_28_1                                                                         | ram_t2p | auto   | 1       |
|     win2_29_1_U                                                                       | -    | -    |        | win2_29_1                                                                         | ram_t2p | auto   | 1       |
|     win2_30_1_U                                                                       | -    | -    |        | win2_30_1                                                                         | ram_t2p | auto   | 1       |
|     win2_31_1_U                                                                       | -    | -    |        | win2_31_1                                                                         | ram_t2p | auto   | 1       |
|     win2_0_2_U                                                                        | -    | -    |        | win2_0_2                                                                          | ram_t2p | auto   | 1       |
|     win2_1_2_U                                                                        | -    | -    |        | win2_1_2                                                                          | ram_t2p | auto   | 1       |
|     win2_2_2_U                                                                        | -    | -    |        | win2_2_2                                                                          | ram_t2p | auto   | 1       |
|     win2_3_2_U                                                                        | -    | -    |        | win2_3_2                                                                          | ram_t2p | auto   | 1       |
|     win2_4_2_U                                                                        | -    | -    |        | win2_4_2                                                                          | ram_t2p | auto   | 1       |
|     win2_5_2_U                                                                        | -    | -    |        | win2_5_2                                                                          | ram_t2p | auto   | 1       |
|     win2_6_2_U                                                                        | -    | -    |        | win2_6_2                                                                          | ram_t2p | auto   | 1       |
|     win2_7_2_U                                                                        | -    | -    |        | win2_7_2                                                                          | ram_t2p | auto   | 1       |
|     win2_8_2_U                                                                        | -    | -    |        | win2_8_2                                                                          | ram_t2p | auto   | 1       |
|     win2_9_2_U                                                                        | -    | -    |        | win2_9_2                                                                          | ram_t2p | auto   | 1       |
|     win2_10_2_U                                                                       | -    | -    |        | win2_10_2                                                                         | ram_t2p | auto   | 1       |
|     win2_11_2_U                                                                       | -    | -    |        | win2_11_2                                                                         | ram_t2p | auto   | 1       |
|     win2_12_2_U                                                                       | -    | -    |        | win2_12_2                                                                         | ram_t2p | auto   | 1       |
|     win2_13_2_U                                                                       | -    | -    |        | win2_13_2                                                                         | ram_t2p | auto   | 1       |
|     win2_14_2_U                                                                       | -    | -    |        | win2_14_2                                                                         | ram_t2p | auto   | 1       |
|     win2_15_2_U                                                                       | -    | -    |        | win2_15_2                                                                         | ram_t2p | auto   | 1       |
|     win2_16_2_U                                                                       | -    | -    |        | win2_16_2                                                                         | ram_t2p | auto   | 1       |
|     win2_17_2_U                                                                       | -    | -    |        | win2_17_2                                                                         | ram_t2p | auto   | 1       |
|     win2_18_2_U                                                                       | -    | -    |        | win2_18_2                                                                         | ram_t2p | auto   | 1       |
|     win2_19_2_U                                                                       | -    | -    |        | win2_19_2                                                                         | ram_t2p | auto   | 1       |
|     win2_20_2_U                                                                       | -    | -    |        | win2_20_2                                                                         | ram_t2p | auto   | 1       |
|     win2_21_2_U                                                                       | -    | -    |        | win2_21_2                                                                         | ram_t2p | auto   | 1       |
|     win2_22_2_U                                                                       | -    | -    |        | win2_22_2                                                                         | ram_t2p | auto   | 1       |
|     win2_23_2_U                                                                       | -    | -    |        | win2_23_2                                                                         | ram_t2p | auto   | 1       |
|     win2_24_2_U                                                                       | -    | -    |        | win2_24_2                                                                         | ram_t2p | auto   | 1       |
|     win2_25_2_U                                                                       | -    | -    |        | win2_25_2                                                                         | ram_t2p | auto   | 1       |
|     win2_26_2_U                                                                       | -    | -    |        | win2_26_2                                                                         | ram_t2p | auto   | 1       |
|     win2_27_2_U                                                                       | -    | -    |        | win2_27_2                                                                         | ram_t2p | auto   | 1       |
|     win2_28_2_U                                                                       | -    | -    |        | win2_28_2                                                                         | ram_t2p | auto   | 1       |
|     win2_29_2_U                                                                       | -    | -    |        | win2_29_2                                                                         | ram_t2p | auto   | 1       |
|     win2_30_2_U                                                                       | -    | -    |        | win2_30_2                                                                         | ram_t2p | auto   | 1       |
|     win2_31_2_U                                                                       | -    | -    |        | win2_31_2                                                                         | ram_t2p | auto   | 1       |
|     win2_0_3_U                                                                        | -    | -    |        | win2_0_3                                                                          | ram_t2p | auto   | 1       |
|     win2_1_3_U                                                                        | -    | -    |        | win2_1_3                                                                          | ram_t2p | auto   | 1       |
|     win2_2_3_U                                                                        | -    | -    |        | win2_2_3                                                                          | ram_t2p | auto   | 1       |
|     win2_3_3_U                                                                        | -    | -    |        | win2_3_3                                                                          | ram_t2p | auto   | 1       |
|     win2_4_3_U                                                                        | -    | -    |        | win2_4_3                                                                          | ram_t2p | auto   | 1       |
|     win2_5_3_U                                                                        | -    | -    |        | win2_5_3                                                                          | ram_t2p | auto   | 1       |
|     win2_6_3_U                                                                        | -    | -    |        | win2_6_3                                                                          | ram_t2p | auto   | 1       |
|     win2_7_3_U                                                                        | -    | -    |        | win2_7_3                                                                          | ram_t2p | auto   | 1       |
|     win2_8_3_U                                                                        | -    | -    |        | win2_8_3                                                                          | ram_t2p | auto   | 1       |
|     win2_9_3_U                                                                        | -    | -    |        | win2_9_3                                                                          | ram_t2p | auto   | 1       |
|     win2_10_3_U                                                                       | -    | -    |        | win2_10_3                                                                         | ram_t2p | auto   | 1       |
|     win2_11_3_U                                                                       | -    | -    |        | win2_11_3                                                                         | ram_t2p | auto   | 1       |
|     win2_12_3_U                                                                       | -    | -    |        | win2_12_3                                                                         | ram_t2p | auto   | 1       |
|     win2_13_3_U                                                                       | -    | -    |        | win2_13_3                                                                         | ram_t2p | auto   | 1       |
|     win2_14_3_U                                                                       | -    | -    |        | win2_14_3                                                                         | ram_t2p | auto   | 1       |
|     win2_15_3_U                                                                       | -    | -    |        | win2_15_3                                                                         | ram_t2p | auto   | 1       |
|     win2_16_3_U                                                                       | -    | -    |        | win2_16_3                                                                         | ram_t2p | auto   | 1       |
|     win2_17_3_U                                                                       | -    | -    |        | win2_17_3                                                                         | ram_t2p | auto   | 1       |
|     win2_18_3_U                                                                       | -    | -    |        | win2_18_3                                                                         | ram_t2p | auto   | 1       |
|     win2_19_3_U                                                                       | -    | -    |        | win2_19_3                                                                         | ram_t2p | auto   | 1       |
|     win2_20_3_U                                                                       | -    | -    |        | win2_20_3                                                                         | ram_t2p | auto   | 1       |
|     win2_21_3_U                                                                       | -    | -    |        | win2_21_3                                                                         | ram_t2p | auto   | 1       |
|     win2_22_3_U                                                                       | -    | -    |        | win2_22_3                                                                         | ram_t2p | auto   | 1       |
|     win2_23_3_U                                                                       | -    | -    |        | win2_23_3                                                                         | ram_t2p | auto   | 1       |
|     win2_24_3_U                                                                       | -    | -    |        | win2_24_3                                                                         | ram_t2p | auto   | 1       |
|     win2_25_3_U                                                                       | -    | -    |        | win2_25_3                                                                         | ram_t2p | auto   | 1       |
|     win2_26_3_U                                                                       | -    | -    |        | win2_26_3                                                                         | ram_t2p | auto   | 1       |
|     win2_27_3_U                                                                       | -    | -    |        | win2_27_3                                                                         | ram_t2p | auto   | 1       |
|     win2_28_3_U                                                                       | -    | -    |        | win2_28_3                                                                         | ram_t2p | auto   | 1       |
|     win2_29_3_U                                                                       | -    | -    |        | win2_29_3                                                                         | ram_t2p | auto   | 1       |
|     win2_30_3_U                                                                       | -    | -    |        | win2_30_3                                                                         | ram_t2p | auto   | 1       |
|     win2_31_3_U                                                                       | -    | -    |        | win2_31_3                                                                         | ram_t2p | auto   | 1       |
|     win2_0_4_U                                                                        | -    | -    |        | win2_0_4                                                                          | ram_t2p | auto   | 1       |
|     win2_1_4_U                                                                        | -    | -    |        | win2_1_4                                                                          | ram_t2p | auto   | 1       |
|     win2_2_4_U                                                                        | -    | -    |        | win2_2_4                                                                          | ram_t2p | auto   | 1       |
|     win2_3_4_U                                                                        | -    | -    |        | win2_3_4                                                                          | ram_t2p | auto   | 1       |
|     win2_4_4_U                                                                        | -    | -    |        | win2_4_4                                                                          | ram_t2p | auto   | 1       |
|     win2_5_4_U                                                                        | -    | -    |        | win2_5_4                                                                          | ram_t2p | auto   | 1       |
|     win2_6_4_U                                                                        | -    | -    |        | win2_6_4                                                                          | ram_t2p | auto   | 1       |
|     win2_7_4_U                                                                        | -    | -    |        | win2_7_4                                                                          | ram_t2p | auto   | 1       |
|     win2_8_4_U                                                                        | -    | -    |        | win2_8_4                                                                          | ram_t2p | auto   | 1       |
|     win2_9_4_U                                                                        | -    | -    |        | win2_9_4                                                                          | ram_t2p | auto   | 1       |
|     win2_10_4_U                                                                       | -    | -    |        | win2_10_4                                                                         | ram_t2p | auto   | 1       |
|     win2_11_4_U                                                                       | -    | -    |        | win2_11_4                                                                         | ram_t2p | auto   | 1       |
|     win2_12_4_U                                                                       | -    | -    |        | win2_12_4                                                                         | ram_t2p | auto   | 1       |
|     win2_13_4_U                                                                       | -    | -    |        | win2_13_4                                                                         | ram_t2p | auto   | 1       |
|     win2_14_4_U                                                                       | -    | -    |        | win2_14_4                                                                         | ram_t2p | auto   | 1       |
|     win2_15_4_U                                                                       | -    | -    |        | win2_15_4                                                                         | ram_t2p | auto   | 1       |
|     win2_16_4_U                                                                       | -    | -    |        | win2_16_4                                                                         | ram_t2p | auto   | 1       |
|     win2_17_4_U                                                                       | -    | -    |        | win2_17_4                                                                         | ram_t2p | auto   | 1       |
|     win2_18_4_U                                                                       | -    | -    |        | win2_18_4                                                                         | ram_t2p | auto   | 1       |
|     win2_19_4_U                                                                       | -    | -    |        | win2_19_4                                                                         | ram_t2p | auto   | 1       |
|     win2_20_4_U                                                                       | -    | -    |        | win2_20_4                                                                         | ram_t2p | auto   | 1       |
|     win2_21_4_U                                                                       | -    | -    |        | win2_21_4                                                                         | ram_t2p | auto   | 1       |
|     win2_22_4_U                                                                       | -    | -    |        | win2_22_4                                                                         | ram_t2p | auto   | 1       |
|     win2_23_4_U                                                                       | -    | -    |        | win2_23_4                                                                         | ram_t2p | auto   | 1       |
|     win2_24_4_U                                                                       | -    | -    |        | win2_24_4                                                                         | ram_t2p | auto   | 1       |
|     win2_25_4_U                                                                       | -    | -    |        | win2_25_4                                                                         | ram_t2p | auto   | 1       |
|     win2_26_4_U                                                                       | -    | -    |        | win2_26_4                                                                         | ram_t2p | auto   | 1       |
|     win2_27_4_U                                                                       | -    | -    |        | win2_27_4                                                                         | ram_t2p | auto   | 1       |
|     win2_28_4_U                                                                       | -    | -    |        | win2_28_4                                                                         | ram_t2p | auto   | 1       |
|     win2_29_4_U                                                                       | -    | -    |        | win2_29_4                                                                         | ram_t2p | auto   | 1       |
|     win2_30_4_U                                                                       | -    | -    |        | win2_30_4                                                                         | ram_t2p | auto   | 1       |
|     win2_31_4_U                                                                       | -    | -    |        | win2_31_4                                                                         | ram_t2p | auto   | 1       |
+---------------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+------------+----------------+-----------------------------------+---------------------------------------------------------------+
| Type       | Options        | Location                          | Messages                                                      |
+------------+----------------+-----------------------------------+---------------------------------------------------------------+
| allocation | instances=mul  | src/srcnn.cpp:612 in conv3_stream | unexpected pragma argument 'mul', expects function/operation  |
| allocation | instances=fmul | src/srcnn.cpp:613 in conv3_stream | unexpected pragma argument 'fmul', expects function/operation |
+------------+----------------+-----------------------------------+---------------------------------------------------------------+

* Pragmas with Warnings
+----------+------------------------------------+------------------------------------+----------------------------------------------------------------------------+
| Type     | Options                            | Location                           | Messages                                                                   |
+----------+------------------------------------+------------------------------------+----------------------------------------------------------------------------+
| resource | variable=w1_loc core=RAM_1P_LUTRAM | src/srcnn.cpp:823 in srcnn, w1_loc | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource | variable=w2_loc core=RAM_1P_LUTRAM | src/srcnn.cpp:834 in srcnn, w2_loc | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource | variable=b1_loc core=RAM_1P_LUTRAM | src/srcnn.cpp:871 in srcnn, b1_loc | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
|          |                                    |                                    | Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it.   |
| resource | variable=b2_loc core=RAM_1P_LUTRAM | src/srcnn.cpp:872 in srcnn, b2_loc | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
|          |                                    |                                    | Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it.   |
| resource | variable=b3_loc core=RAM_1P_LUTRAM | src/srcnn.cpp:873 in srcnn, b3_loc | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
|          |                                    |                                    | Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it.   |
+----------+------------------------------------+------------------------------------+----------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------------------------------------+----------------------------------------------------+
| Type            | Options                                                                | Location                                           |
+-----------------+------------------------------------------------------------------------+----------------------------------------------------+
| inline          | off                                                                    | src/srcnn.cpp:96 in load_tile_to_stream            |
| pipeline        | II=1                                                                   | src/srcnn.cpp:97 in load_tile_to_stream            |
| stream          | variable=s_pix depth=1024                                              | src/srcnn.cpp:98 in load_tile_to_stream, s_pix     |
| bind_storage    | variable=lb1 type=ram_2p impl=bram                                     | src/srcnn.cpp:132 in make_win9, lb1                |
| array_partition | variable=lb1 complete dim=1                                            | src/srcnn.cpp:133 in make_win9, lb1                |
| array_partition | variable=win1 complete dim=2                                           | src/srcnn.cpp:138 in make_win9, win1               |
| pipeline        | II=1                                                                   | src/srcnn.cpp:146 in make_win9                     |
| unroll          |                                                                        | src/srcnn.cpp:153 in make_win9                     |
| unroll          |                                                                        | src/srcnn.cpp:156 in make_win9                     |
| unroll          |                                                                        | src/srcnn.cpp:164 in make_win9                     |
| unroll          |                                                                        | src/srcnn.cpp:173 in make_win9                     |
| array_partition | variable=w.a complete dim=0                                            | src/srcnn.cpp:182 in make_win9, w.a                |
| unroll          |                                                                        | src/srcnn.cpp:184 in make_win9                     |
| unroll          |                                                                        | src/srcnn.cpp:186 in make_win9                     |
| inline          | off                                                                    | src/srcnn.cpp:317 in conv1conv2_from_windows       |
| array_partition | variable=acc2 cyclic factor=8 dim=1                                    | src/srcnn.cpp:336 in conv1conv2_from_windows, acc2 |
| unroll          | factor=8                                                               | src/srcnn.cpp:341 in conv1conv2_from_windows       |
| pipeline        |                                                                        | src/srcnn.cpp:349 in conv1conv2_from_windows       |
| unroll          |                                                                        | src/srcnn.cpp:359 in conv1conv2_from_windows       |
| unroll          | factor=8                                                               | src/srcnn.cpp:376 in conv1conv2_from_windows       |
| pipeline        | II=4                                                                   | src/srcnn.cpp:385 in conv1conv2_from_windows       |
| unroll          | factor=8                                                               | src/srcnn.cpp:386 in conv1conv2_from_windows       |
| inline          | off                                                                    | src/srcnn.cpp:405 in conv1conv2_stream             |
| dataflow        |                                                                        | src/srcnn.cpp:406 in conv1conv2_stream             |
| stream          | variable=s_win depth=64                                                | src/srcnn.cpp:409 in conv1conv2_stream, s_win      |
| stream          | variable=s_c1 depth=64                                                 | src/srcnn.cpp:411 in conv1conv2_stream, s_c1       |
| inline          | off                                                                    | src/srcnn.cpp:606 in conv3_stream                  |
| pipeline        | II=1                                                                   | src/srcnn.cpp:607 in conv3_stream                  |
| stream          | variable=s_out depth=1024                                              | src/srcnn.cpp:608 in conv3_stream, s_out           |
| bind_storage    | variable=lb2 type=ram_2p impl=bram                                     | src/srcnn.cpp:621 in conv3_stream, lb2             |
| array_partition | variable=lb2 complete dim=1                                            | src/srcnn.cpp:622 in conv3_stream, lb2             |
| array_partition | variable=win2 complete dim=2                                           | src/srcnn.cpp:627 in conv3_stream, win2            |
| unroll          |                                                                        | src/srcnn.cpp:641 in conv3_stream                  |
| unroll          |                                                                        | src/srcnn.cpp:644 in conv3_stream                  |
| unroll          |                                                                        | src/srcnn.cpp:652 in conv3_stream                  |
| unroll          |                                                                        | src/srcnn.cpp:662 in conv3_stream                  |
| unroll          |                                                                        | src/srcnn.cpp:689 in conv3_stream                  |
| inline          | off                                                                    | src/srcnn.cpp:728 in store_stream                  |
| pipeline        | II=1                                                                   | src/srcnn.cpp:729 in store_stream                  |
| interface       | s_axilite port=return bundle=ctrl                                      | src/srcnn.cpp:764 in srcnn, return                 |
| interface       | s_axilite port=reload_weights bundle=ctrl                              | src/srcnn.cpp:766 in srcnn, reload_weights         |
| interface       | m_axi port=input_ftmap bundle=gmem_in offset=slave depth=(1*255*255)   | src/srcnn.cpp:769 in srcnn, input_ftmap            |
| interface       | s_axilite port=input_ftmap bundle=ctrl                                 | src/srcnn.cpp:770 in srcnn, input_ftmap            |
| interface       | m_axi port=output_ftmap bundle=gmem_out offset=slave depth=(1*255*255) | src/srcnn.cpp:771 in srcnn, output_ftmap           |
| interface       | s_axilite port=output_ftmap bundle=ctrl                                | src/srcnn.cpp:772 in srcnn, output_ftmap           |
| interface       | m_axi port=conv1_weights bundle=gmem_w1 offset=slave depth=(64*1*9*9)  | src/srcnn.cpp:775 in srcnn, conv1_weights          |
| interface       | s_axilite port=conv1_weights bundle=ctrl                               | src/srcnn.cpp:776 in srcnn, conv1_weights          |
| interface       | m_axi port=conv1_biases bundle=gmem_w1 offset=slave depth=(64)         | src/srcnn.cpp:777 in srcnn, conv1_biases           |
| interface       | s_axilite port=conv1_biases bundle=ctrl                                | src/srcnn.cpp:778 in srcnn, conv1_biases           |
| interface       | m_axi port=conv2_weights bundle=gmem_w2 offset=slave depth=(32*64*1*1) | src/srcnn.cpp:780 in srcnn, conv2_weights          |
| interface       | s_axilite port=conv2_weights bundle=ctrl                               | src/srcnn.cpp:781 in srcnn, conv2_weights          |
| interface       | m_axi port=conv2_biases bundle=gmem_w2 offset=slave depth=(32)         | src/srcnn.cpp:782 in srcnn, conv2_biases           |
| interface       | s_axilite port=conv2_biases bundle=ctrl                                | src/srcnn.cpp:783 in srcnn, conv2_biases           |
| interface       | m_axi port=conv3_weights bundle=gmem_w3 offset=slave depth=(1*32*5*5)  | src/srcnn.cpp:785 in srcnn, conv3_weights          |
| interface       | s_axilite port=conv3_weights bundle=ctrl                               | src/srcnn.cpp:786 in srcnn, conv3_weights          |
| interface       | m_axi port=conv3_biases bundle=gmem_w3 offset=slave depth=(1)          | src/srcnn.cpp:787 in srcnn, conv3_biases           |
| interface       | s_axilite port=conv3_biases bundle=ctrl                                | src/srcnn.cpp:788 in srcnn, conv3_biases           |
| bind_storage    | variable=inbuf type=ram_2p impl=bram                                   | src/srcnn.cpp:796 in srcnn, inbuf                  |
| bind_storage    | variable=outbuf type=ram_2p impl=bram                                  | src/srcnn.cpp:797 in srcnn, outbuf                 |
| dependence      | variable=inbuf inter false                                             | src/srcnn.cpp:799 in srcnn, inbuf                  |
| dependence      | variable=outbuf inter false                                            | src/srcnn.cpp:800 in srcnn, outbuf                 |
| array_partition | variable=w1_loc cyclic factor=9 dim=4                                  | src/srcnn.cpp:824 in srcnn, w1_loc                 |
| array_partition | variable=w2_loc cyclic factor=8 dim=1                                  | src/srcnn.cpp:839 in srcnn, w2_loc                 |
| bind_storage    | variable=w3_loc type=ram_2p impl=bram                                  | src/srcnn.cpp:857 in srcnn, w3_loc                 |
| array_partition | variable=w3_loc cyclic factor=8 dim=2                                  | src/srcnn.cpp:858 in srcnn, w3_loc                 |
| array_partition | variable=b1_loc complete dim=1                                         | src/srcnn.cpp:868 in srcnn, b1_loc                 |
| array_partition | variable=b2_loc complete dim=1                                         | src/srcnn.cpp:869 in srcnn, b2_loc                 |
| array_partition | variable=b3_loc complete dim=1                                         | src/srcnn.cpp:870 in srcnn, b3_loc                 |
| reset           | variable=weights_loaded                                                | src/srcnn.cpp:891 in srcnn, weights_loaded         |
| pipeline        | off                                                                    | src/srcnn.cpp:913 in srcnn                         |
| pipeline        |                                                                        | src/srcnn.cpp:917 in srcnn                         |
| stable          | variable=w1_loc                                                        | src/srcnn.cpp:949 in srcnn, w1_loc                 |
| stable          | variable=b1_loc                                                        | src/srcnn.cpp:950 in srcnn, b1_loc                 |
| stable          | variable=w2_loc                                                        | src/srcnn.cpp:951 in srcnn, w2_loc                 |
| stable          | variable=b2_loc                                                        | src/srcnn.cpp:952 in srcnn, b2_loc                 |
| stable          | variable=w3_loc                                                        | src/srcnn.cpp:953 in srcnn, w3_loc                 |
| stable          | variable=b3_loc                                                        | src/srcnn.cpp:954 in srcnn, b3_loc                 |
| stream          | variable=s_pix depth=512                                               | src/srcnn.cpp:975 in srcnn, s_pix                  |
| stream          | variable=s_f2 depth=128                                                | src/srcnn.cpp:976 in srcnn, s_f2                   |
| stream          | variable=s_out depth=256                                               | src/srcnn.cpp:977 in srcnn, s_out                  |
| dataflow        |                                                                        | src/srcnn.cpp:981 in srcnn                         |
+-----------------+------------------------------------------------------------------------+----------------------------------------------------+


