---
layout: single
title: " "
permalink: /
author_profile: true
---

## Home
{: #home }

**Tiantian Yang** — Undergraduate student at ShanghaiTech University.  
Research interests: digital arithmetic, VLSI, accelerators.

### Education
- **ShanghaiTech University**, B.Eng. Electronic Engineering (2023–present)
- (optional) GPA / advisor / lab / key coursework

---

## Experience
{: #experience }

- **2025–present** Research Intern, Prof. Xuanle Ren’s group (HouMo Center) — AXON adder optimization, synthesis/PD flow.
- **2025–present** Teaching Assistant, Signals and Systems — office hours, grading, labs.

---

## Publications
{: #publications }

- (If none) Selected technical reports / manuscripts.
- Paper/Report title — status, year. [PDF](#) / [Code](#)

---

## Awards
{: #awards }

- 2025: First Prize, TI Cup National Undergraduate Electronics Design Contest
- 2025: Third Prize, ShanghaiTech Electronics Design Contest
- 2024: Third Prize, CUMCM
- 2024: Second Prize, NECCS

---

## Projects
{: #projects }

### AXON: Automated Adder Netlist Optimization
- What you did (1–2 bullets)
- Key result (delay/area/ADP/EDP)
- [GitHub](#)

### RISC-V Based AI Accelerator for CNN Inference
- 512-bit VPU + custom engines
- Speedup summary
- [Report](#) / [Code](#)
