VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mtm_Alu}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {best}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.900}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v17.13-s098_1 ((64bit) 02/08/2018 11:36 (Linux 2.6.18-194.el5))}
  {DATE} {September 12, 2019}
END_BANNER
PATH 1
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[9]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[9]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.304}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.524} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.523} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.365} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.359} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.004} {-0.202} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.207} { 0.001} {-0.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.206} { 0.000} {0.079} {} { 0.207} { 0.010} {} {1} {(120.72,316.11) (127.44,315.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[9]} {} { 0.000} { 0.000} {0.079} {0.006} { 0.207} { 0.010} {} {} {} 
    INST {u_mtm_Alu_deserializer/g820} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.096} { 0.000} {0.055} {} { 0.303} { 0.106} {} {1} {(133.99,316.40) (133.36,318.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.055} {0.006} { 0.304} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.129} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.128} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.032} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.038} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.002} { 0.196} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.165} {0.210} { 0.004} { 0.201} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[9]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[8]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.317}
    {} {Slack Time} {0.211}
  END_SLK_CLC
  SLK 0.211
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.538} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.537} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.379} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.372} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.004} {-0.215} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.207} { 0.000} {-0.210} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[8]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.229} { 0.000} {0.105} {} { 0.230} { 0.019} {} {2} {(110.64,304.58) (117.36,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[8]} {} { 0.000} { 0.000} {0.105} {0.010} { 0.230} { 0.019} {} {} {} 
    INST {u_mtm_Alu_deserializer/g648} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.087} { 0.000} {0.052} {} { 0.317} { 0.106} {} {1} {(117.32,312.08) (120.16,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_54} {} { 0.000} { 0.000} {0.052} {0.005} { 0.317} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.116} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.115} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.045} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.052} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.002} { 0.209} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.165} {0.210} { 0.004} { 0.214} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[5]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.009}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.112}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.323}
    {} {Slack Time} {0.212}
  END_SLK_CLC
  SLK 0.212
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.539} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.538} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.380} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.374} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.218} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.206} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.230} { 0.000} {0.106} {} { 0.237} { 0.025} {} {2} {(84.00,304.58) (90.72,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[4]} {} { 0.000} { 0.000} {0.106} {0.011} { 0.237} { 0.025} {} {} {} 
    INST {u_mtm_Alu_deserializer/g656} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.087} { 0.000} {0.051} {} { 0.323} { 0.112} {} {1} {(91.40,304.88) (94.24,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_50} {} { 0.000} { 0.000} {0.051} {0.005} { 0.323} { 0.112} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.115} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.114} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.046} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.051} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.209} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.009} { 0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.009}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.111}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.213}
  END_SLK_CLC
  SLK 0.213
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.540} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.539} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.381} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.376} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.219} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.207} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.107} {} { 0.238} { 0.024} {} {2} {(71.03,312.38) (77.76,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[2]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.238} { 0.024} {} {} {} 
    INST {u_mtm_Alu_deserializer/g660} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.087} { 0.000} {0.051} {} { 0.325} { 0.111} {} {1} {(80.60,312.08) (83.44,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_48} {} { 0.000} { 0.000} {0.051} {0.005} { 0.325} { 0.111} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.113} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.112} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.048} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.053} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.210} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.009} { 0.222} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[7]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/packet_reg[7]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.320}
    {} {Slack Time} {0.215}
  END_SLK_CLC
  SLK 0.215
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.542} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.541} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.383} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.376} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.004} {-0.219} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.207} { 0.000} {-0.215} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/packet_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.106} {} { 0.231} { 0.016} {} {2} {(111.36,293.06) (118.08,292.48)} 
    NET {} {} {} {} {} {packet[7]} {} { 0.000} { 0.000} {0.106} {0.011} { 0.231} { 0.016} {} {} {} 
    INST {u_mtm_Alu_deserializer/g831} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.050} { 0.000} {0.078} {} { 0.281} { 0.066} {} {1} {(115.25,300.56) (115.92,301.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_16} {} { 0.000} { 0.000} {0.078} {0.005} { 0.281} { 0.066} {} {} {} 
    INST {u_mtm_Alu_deserializer/g815} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.056} {} { 0.320} { 0.105} {} {1} {(109.40,300.56) (109.60,298.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_30} {} { 0.000} { 0.000} {0.056} {0.006} { 0.320} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.112} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.111} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.049} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.056} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.002} { 0.213} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.210} { 0.003} { 0.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[6]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/packet_reg[6]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.321}
    {} {Slack Time} {0.216}
  END_SLK_CLC
  SLK 0.216
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.542} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.541} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.383} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.377} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.004} {-0.220} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.164} {0.207} {-0.000} {-0.216} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/packet_reg[6]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.108} {} { 0.233} { 0.017} {} {2} {(128.63,289.33) (135.36,289.92)} 
    NET {} {} {} {} {} {packet[6]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.233} { 0.017} {} {} {} 
    INST {u_mtm_Alu_deserializer/g830} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.051} { 0.000} {0.080} {} { 0.284} { 0.068} {} {1} {(125.33,293.36) (126.00,292.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_17} {} { 0.000} { 0.000} {0.080} {0.005} { 0.284} { 0.068} {} {} {} 
    INST {u_mtm_Alu_deserializer/g816} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.054} {} { 0.321} { 0.105} {} {1} {(119.48,293.36) (119.68,295.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_29} {} { 0.000} { 0.000} {0.054} {0.005} { 0.321} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.111} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.110} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.050} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.056} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.002} { 0.214} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.164} {0.210} { 0.003} { 0.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[1]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.009}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.111}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.218}
  END_SLK_CLC
  SLK 0.218
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.544} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.543} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.385} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.224} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.211} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.108} {} { 0.238} { 0.020} {} {2} {(55.20,316.11) (61.92,315.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[0]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.238} { 0.020} {} {} {} 
    INST {u_mtm_Alu_deserializer/g664} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.091} { 0.000} {0.056} {} { 0.328} { 0.111} {} {1} {(61.16,304.88) (64.00,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_46} {} { 0.000} { 0.000} {0.056} {0.006} { 0.328} { 0.111} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.109} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.108} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.052} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.057} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.214} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.009} { 0.226} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[2]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.009}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.111}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.218}
  END_SLK_CLC
  SLK 0.218
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.545} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.543} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.385} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.224} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.212} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.110} {} { 0.239} { 0.022} {} {2} {(68.88,323.89) (75.60,324.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[1]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.240} { 0.022} {} {} {} 
    INST {u_mtm_Alu_deserializer/g662} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.089} { 0.000} {0.054} {} { 0.329} { 0.111} {} {1} {(67.64,304.88) (70.48,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_47} {} { 0.000} { 0.000} {0.054} {0.006} { 0.329} { 0.111} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.109} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.108} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.052} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.057} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.215} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.009} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[4]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/packet_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.008}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.218}
  END_SLK_CLC
  SLK 0.218
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.545} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.544} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.386} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.224} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.212} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/packet_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.108} {} { 0.239} { 0.020} {} {2} {(90.48,281.55) (97.20,280.96)} 
    NET {} {} {} {} {} {packet[4]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.239} { 0.021} {} {} {} 
    INST {u_mtm_Alu_deserializer/g828} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.049} { 0.000} {0.077} {} { 0.288} { 0.070} {} {1} {(91.49,289.04) (92.16,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_19} {} { 0.000} { 0.000} {0.077} {0.004} { 0.288} { 0.070} {} {} {} 
    INST {u_mtm_Alu_deserializer/g814} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.059} {} { 0.328} { 0.110} {} {1} {(90.68,293.36) (90.88,295.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_31} {} { 0.000} { 0.000} {0.059} {0.007} { 0.328} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.109} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.108} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.052} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.058} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.215} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.008} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[0]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/packet_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.008}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.219}
  END_SLK_CLC
  SLK 0.219
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.546} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.545} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.387} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.382} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.225} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.163} {0.206} { 0.005} {-0.214} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/packet_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.110} {} { 0.239} { 0.020} {} {2} {(58.08,293.06) (64.80,292.48)} 
    NET {} {} {} {} {} {packet[0]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.239} { 0.020} {} {} {} 
    INST {u_mtm_Alu_deserializer/g833} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.052} { 0.000} {0.083} {} { 0.292} { 0.073} {} {1} {(61.97,289.04) (62.64,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_13} {} { 0.000} { 0.000} {0.083} {0.005} { 0.292} { 0.073} {} {} {} 
    INST {u_mtm_Alu_deserializer/g821} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.054} {} { 0.329} { 0.110} {} {1} {(59.00,300.56) (59.20,298.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.054} {0.006} { 0.329} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.107} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.106} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.053} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.059} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.216} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.164} {0.208} { 0.008} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[4]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.009}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.111}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.220}
  END_SLK_CLC
  SLK 0.220
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.547} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.546} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.388} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.382} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.226} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.214} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.111} {} { 0.240} { 0.020} {} {2} {(84.72,316.11) (91.44,315.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[3]} {} { 0.000} { 0.000} {0.111} {0.012} { 0.240} { 0.020} {} {} {} 
    INST {u_mtm_Alu_deserializer/g658} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.091} { 0.000} {0.056} {} { 0.331} { 0.111} {} {1} {(86.36,312.08) (89.20,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_49} {} { 0.000} { 0.000} {0.056} {0.006} { 0.331} { 0.111} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.107} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.106} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.054} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.059} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.217} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.009} { 0.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[1]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/packet_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.008}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.111}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.221}
  END_SLK_CLC
  SLK 0.221
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.548} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.547} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.389} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.383} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.227} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.215} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/packet_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.108} {} { 0.239} { 0.017} {} {2} {(71.03,300.86) (77.76,301.44)} 
    NET {} {} {} {} {} {packet[1]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.239} { 0.018} {} {} {} 
    INST {u_mtm_Alu_deserializer/g834} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.055} { 0.000} {0.086} {} { 0.293} { 0.072} {} {1} {(77.09,289.04) (77.76,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_12} {} { 0.000} { 0.000} {0.086} {0.006} { 0.293} { 0.072} {} {} {} 
    INST {u_mtm_Alu_deserializer/g822} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.038} { 0.000} {0.055} {} { 0.332} { 0.111} {} {1} {(71.96,304.88) (72.16,306.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_24} {} { 0.000} { 0.000} {0.055} {0.006} { 0.332} { 0.111} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.106} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.105} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.055} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.061} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.218} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.008} { 0.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[5]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/packet_reg[5]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.549} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.548} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.390} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.383} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.004} {-0.226} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.207} { 0.000} {-0.222} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/packet_reg[5]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.239} { 0.000} {0.125} {} { 0.239} { 0.017} {} {2} {(102.00,289.33) (108.72,289.92)} 
    NET {} {} {} {} {} {packet[5]} {} { 0.000} { 0.000} {0.125} {0.015} { 0.239} { 0.017} {} {} {} 
    INST {u_mtm_Alu_deserializer/g829} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.053} { 0.000} {0.084} {} { 0.292} { 0.070} {} {1} {(102.29,293.36) (102.96,292.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_18} {} { 0.000} { 0.000} {0.084} {0.005} { 0.292} { 0.070} {} {} {} 
    INST {u_mtm_Alu_deserializer/g813} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.035} { 0.000} {0.051} {} { 0.328} { 0.106} {} {1} {(95.72,293.36) (95.92,295.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_32} {} { 0.000} { 0.000} {0.051} {0.005} { 0.328} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.105} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.104} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.056} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.063} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.002} { 0.220} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.210} { 0.003} { 0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[2]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/packet_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.008}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.111}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.549} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.548} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.390} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.384} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.228} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.216} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/packet_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.240} { 0.000} {0.118} {} { 0.245} { 0.023} {} {2} {(82.56,293.06) (89.28,292.48)} 
    NET {} {} {} {} {} {packet[2]} {} { 0.000} { 0.000} {0.118} {0.013} { 0.246} { 0.024} {} {} {} 
    INST {u_mtm_Alu_deserializer/g835} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.051} { 0.000} {0.081} {} { 0.297} { 0.075} {} {1} {(83.57,300.56) (84.24,301.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_11} {} { 0.000} { 0.000} {0.081} {0.005} { 0.297} { 0.075} {} {} {} 
    INST {u_mtm_Alu_deserializer/g823} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.036} { 0.000} {0.052} {} { 0.333} { 0.111} {} {1} {(79.16,300.56) (79.36,298.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_23} {} { 0.000} { 0.000} {0.052} {0.005} { 0.333} { 0.111} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.105} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.104} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.056} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.062} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.219} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.008} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[8]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[7]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.224}
  END_SLK_CLC
  SLK 0.224
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.551} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.550} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.392} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.386} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.004} {-0.229} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.207} { 0.001} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.116} {} { 0.238} { 0.014} {} {2} {(114.95,323.89) (121.68,324.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[7]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.239} { 0.014} {} {} {} 
    INST {u_mtm_Alu_deserializer/g650} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.091} { 0.000} {0.055} {} { 0.330} { 0.105} {} {1} {(111.56,312.08) (114.40,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_53} {} { 0.000} { 0.000} {0.055} {0.006} { 0.330} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.102} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.101} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.059} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.002} { 0.223} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.210} { 0.003} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[6]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[5]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.009}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.111}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.336}
    {} {Slack Time} {0.225}
  END_SLK_CLC
  SLK 0.225
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.551} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.550} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.392} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.387} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.230} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.218} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[5]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.116} {} { 0.243} { 0.019} {} {2} {(100.56,312.38) (107.28,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[5]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.244} { 0.019} {} {} {} 
    INST {u_mtm_Alu_deserializer/g654} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.092} { 0.000} {0.056} {} { 0.336} { 0.111} {} {1} {(97.16,316.40) (100.00,315.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.056} {0.006} { 0.336} { 0.111} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.102} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.101} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.059} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.221} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.009} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[8]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[8]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.225}
  END_SLK_CLC
  SLK 0.225
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.552} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.551} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.393} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.386} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.004} {-0.230} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.207} { 0.000} {-0.225} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[8]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.229} { 0.000} {0.105} {} { 0.230} { 0.005} {} {2} {(110.64,304.58) (117.36,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[8]} {} { 0.000} { 0.000} {0.105} {0.010} { 0.230} { 0.005} {} {} {} 
    INST {u_mtm_Alu_deserializer/g825} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.100} { 0.000} {0.053} {} { 0.330} { 0.105} {} {1} {(123.91,304.88) (123.28,306.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_21} {} { 0.000} { 0.000} {0.053} {0.006} { 0.330} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.102} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.100} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.059} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.066} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.002} { 0.223} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.164} {0.210} { 0.003} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[22]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[22]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[22]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.552} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.551} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.393} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.390} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.009} {-0.234} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.162} {0.204} { 0.000} {-0.225} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[22]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.228} { 0.000} {0.111} {} { 0.229} { 0.003} {} {2} {(323.75,208.69) (330.48,209.28)} 
    NET {} {} {} {} {} {ALU_out[22]} {} { 0.000} { 0.000} {0.111} {0.012} { 0.229} { 0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g2684} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.054} {} { 0.331} { 0.105} {} {1} {(308.94,201.20) (308.32,202.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_96} {} { 0.000} { 0.000} {0.054} {0.006} { 0.331} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.101} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.100} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.060} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.063} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.219} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.163} {0.207} { 0.003} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/packet_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/packet_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/packet_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.009}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.111}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.552} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.551} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.393} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.388} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.232} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.219} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/packet_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.120} {} { 0.242} { 0.016} {} {2} {(101.28,300.86) (108.00,301.44)} 
    NET {} {} {} {} {} {packet[3]} {} { 0.000} { 0.000} {0.120} {0.014} { 0.242} { 0.016} {} {} {} 
    INST {u_mtm_Alu_deserializer/g827} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.056} { 0.000} {0.088} {} { 0.297} { 0.072} {} {1} {(98.69,304.88) (99.36,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_20} {} { 0.000} { 0.000} {0.088} {0.006} { 0.297} { 0.072} {} {} {} 
    INST {u_mtm_Alu_deserializer/g824} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.056} {} { 0.337} { 0.111} {} {1} {(85.64,300.56) (85.84,298.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_22} {} { 0.000} { 0.000} {0.056} {0.006} { 0.337} { 0.111} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.101} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.100} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.060} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.156} {0.194} {-0.160} { 0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.163} {} {-0.003} { 0.222} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.164} {0.208} { 0.009} { 0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[33]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[33]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[33]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.552} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.551} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.393} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.390} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.009} {-0.235} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.162} {0.204} {-0.000} {-0.226} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[33]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.228} { 0.000} {0.110} {} { 0.228} { 0.002} {} {2} {(323.04,197.18) (329.76,197.76)} 
    NET {} {} {} {} {} {ALU_out[33]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.228} { 0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g2629} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.055} {} { 0.330} { 0.104} {} {1} {(311.82,196.88) (311.20,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_151} {} { 0.000} { 0.000} {0.055} {0.006} { 0.330} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.101} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.100} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.060} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.063} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.219} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.163} {0.207} { 0.002} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/buffer_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/buffer_reg[7]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/buffer_reg[6]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.554} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.552} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.394} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.153} {0.193} {-0.162} {-0.389} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.006} {-0.233} {} {31} {(90.68,213.44) (97.36,211.84)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.163} {0.206} { 0.006} {-0.220} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/buffer_reg[6]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.125} {} { 0.244} { 0.017} {} {2} {(97.67,323.89) (104.40,324.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/buffer[6]} {} { 0.000} { 0.000} {0.125} {0.015} { 0.244} { 0.017} {} {} {} 
    INST {u_mtm_Alu_deserializer/g652} {EIN1} {F} {AUS} {F} {} {UCL_AND2} { 0.089} { 0.000} {0.050} {} { 0.333} { 0.106} {} {1} {(105.80,316.40) (108.64,315.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.050} {0.005} { 0.333} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.100} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.099} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.061} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.067} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.002} { 0.225} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.165} {0.210} { 0.004} { 0.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[11]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[11]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[11]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.554} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.553} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.395} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.392} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.009} {-0.236} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.162} {0.204} { 0.002} {-0.225} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[11]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.226} { 0.000} {0.108} {} { 0.229} { 0.001} {} {2} {(323.04,243.25) (329.76,243.84)} 
    NET {} {} {} {} {} {ALU_out[11]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.229} { 0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g2673} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.058} {} { 0.333} { 0.106} {} {1} {(316.14,247.28) (315.52,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_107} {} { 0.000} { 0.000} {0.058} {0.007} { 0.333} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.100} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.099} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.061} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.221} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.163} {0.207} { 0.004} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[18]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[18]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.228}
  END_SLK_CLC
  SLK 0.228
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.555} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.554} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.396} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.389} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.159} {} {-0.006} {-0.234} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.003} { 0.000} {0.159} {0.200} {-0.003} {-0.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[18]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.228} { 0.000} {0.101} {} { 0.224} {-0.003} {} {2} {(259.68,208.69) (266.40,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[18]} {} { 0.000} { 0.000} {0.101} {0.010} { 0.225} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g2760} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.065} { 0.000} {0.097} {} { 0.289} { 0.062} {} {1} {(267.80,207.68) (268.72,207.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_19} {} { 0.000} { 0.000} {0.097} {0.007} { 0.290} { 0.062} {} {} {} 
    INST {u_mtm_Alu_serializer/g2680} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.055} {} { 0.329} { 0.101} {} {1} {(247.64,208.40) (247.84,206.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_100} {} { 0.000} { 0.000} {0.055} {0.006} { 0.329} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.099} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.098} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.062} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.069} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.160} {} {-0.004} { 0.224} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.003} { 0.000} {0.160} {0.203} {-0.001} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[0]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.228}
  END_SLK_CLC
  SLK 0.228
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.555} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.554} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.396} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.393} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.009} {-0.237} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.162} {0.204} { 0.001} {-0.227} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.228} { 0.000} {0.110} {} { 0.230} { 0.001} {} {2} {(323.04,220.22) (329.76,220.80)} 
    NET {} {} {} {} {} {ALU_out[0]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.230} { 0.001} {} {} {} 
    INST {u_mtm_Alu_serializer/g2653} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.056} {} { 0.333} { 0.105} {} {1} {(313.26,219.92) (312.64,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_127} {} { 0.000} { 0.000} {0.056} {0.006} { 0.333} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.099} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.097} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.062} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.222} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.163} {0.207} { 0.003} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[44]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[44]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[44]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.229}
  END_SLK_CLC
  SLK 0.229
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.556} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.554} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.396} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.393} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.009} {-0.238} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.162} {0.204} {-0.001} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[44]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.228} { 0.000} {0.109} {} { 0.227} {-0.002} {} {2} {(323.75,177.87) (330.48,177.28)} 
    NET {} {} {} {} {} {ALU_out[44]} {} { 0.000} { 0.000} {0.109} {0.012} { 0.227} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g2685} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.059} {} { 0.331} { 0.103} {} {1} {(313.26,185.36) (312.64,183.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_95} {} { 0.000} { 0.000} {0.059} {0.007} { 0.331} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.098} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.097} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.063} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.066} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.222} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.163} {0.207} { 0.001} { 0.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[52]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[52]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[52]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.229}
  END_SLK_CLC
  SLK 0.229
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.556} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.555} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.397} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.390} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.159} {} {-0.006} {-0.235} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.159} {0.200} {-0.005} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[52]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.109} {} { 0.229} { 0.000} {} {2} {(262.56,223.94) (269.28,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[52]} {} { 0.000} { 0.000} {0.109} {0.012} { 0.229} { 0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g2724} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.062} { 0.000} {0.090} {} { 0.291} { 0.062} {} {1} {(259.88,219.20) (260.80,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_56} {} { 0.000} { 0.000} {0.090} {0.005} { 0.291} { 0.062} {} {} {} 
    INST {u_mtm_Alu_serializer/g2667} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.053} {} { 0.329} { 0.100} {} {1} {(253.40,219.92) (253.60,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_113} {} { 0.000} { 0.000} {0.053} {0.005} { 0.329} { 0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.098} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.097} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.063} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.160} {} {-0.004} { 0.225} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.160} {0.203} {-0.002} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[9]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[9]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.007}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.109}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.556} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.555} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.397} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.009} {-0.238} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.014} { 0.000} {0.162} {0.204} { 0.005} {-0.225} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.108} {} { 0.238} { 0.008} {} {2} {(280.56,312.38) (287.28,312.96)} 
    NET {} {} {} {} {} {ALU_out[9]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.238} { 0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g2671} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.101} { 0.000} {0.053} {} { 0.339} { 0.109} {} {1} {(283.75,300.56) (283.12,298.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_109} {} { 0.000} { 0.000} {0.053} {0.005} { 0.339} { 0.109} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.097} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.096} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.064} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.067} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.223} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.013} { 0.000} {0.163} {0.207} { 0.007} { 0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[12]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[12]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[12]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.557} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.556} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.398} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.391} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.159} {} {-0.006} {-0.236} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.159} {0.200} {-0.005} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[12]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.232} { 0.000} {0.114} {} { 0.228} {-0.002} {} {2} {(261.12,235.47) (267.84,234.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[12]} {} { 0.000} { 0.000} {0.114} {0.013} { 0.228} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g2738} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.064} { 0.000} {0.093} {} { 0.292} { 0.062} {} {1} {(259.88,230.72) (260.80,230.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_41} {} { 0.000} { 0.000} {0.093} {0.005} { 0.292} { 0.062} {} {} {} 
    INST {u_mtm_Alu_serializer/g2674} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.038} { 0.000} {0.054} {} { 0.330} { 0.100} {} {1} {(253.40,231.44) (253.60,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_106} {} { 0.000} { 0.000} {0.054} {0.005} { 0.330} { 0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.097} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.096} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.064} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.071} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.160} {} {-0.004} { 0.226} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.160} {0.203} {-0.002} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[54]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[54]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[54]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.557} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.556} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.398} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.395} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.009} {-0.239} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.162} {0.204} { 0.002} {-0.229} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[54]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.112} {} { 0.236} { 0.006} {} {2} {(324.48,235.47) (331.20,234.88)} 
    NET {} {} {} {} {} {ALU_out[54]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.237} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g2669} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.100} { 0.000} {0.051} {} { 0.337} { 0.106} {} {1} {(316.87,231.44) (316.24,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_111} {} { 0.000} { 0.000} {0.051} {0.005} { 0.337} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.097} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.095} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.064} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.067} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.224} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.163} {0.207} { 0.004} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[6]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[6]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.557} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.556} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.398} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.391} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.152} { 0.000} {0.154} {} {-0.009} {-0.239} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.154} {0.192} {-0.004} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[6]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.112} {} { 0.229} {-0.002} {} {2} {(244.56,300.86) (251.28,301.44)} 
    NET {} {} {} {} {} {ALU_out[6]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.229} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g2666} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.053} {} { 0.330} { 0.100} {} {1} {(249.91,293.36) (249.28,295.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_114} {} { 0.000} { 0.000} {0.053} {0.005} { 0.330} { 0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.096} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.095} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.065} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.071} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.153} { 0.000} {0.155} {} {-0.006} { 0.225} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.155} {0.195} {-0.001} { 0.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[28]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[28]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[28]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.558} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.557} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.399} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.396} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.161} {} {-0.009} {-0.241} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.161} {0.203} {-0.007} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[28]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.112} {} { 0.228} {-0.003} {} {2} {(298.56,120.27) (305.28,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[28]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.228} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g2744} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.064} { 0.000} {0.094} {} { 0.292} { 0.061} {} {1} {(296.60,127.04) (297.52,126.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_35} {} { 0.000} { 0.000} {0.094} {0.006} { 0.293} { 0.061} {} {} {} 
    INST {u_mtm_Alu_serializer/g2638} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.052} {} { 0.329} { 0.098} {} {1} {(290.12,127.76) (290.32,126.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_142} {} { 0.000} { 0.000} {0.052} {0.005} { 0.329} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.095} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.094} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.066} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.069} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.006} { 0.225} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.162} {0.206} {-0.004} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[20]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[20]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[20]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.558} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.557} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.399} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.396} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.161} {} {-0.009} {-0.241} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.161} {0.203} {-0.007} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[20]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.238} { 0.000} {0.115} {} { 0.231} {-0.000} {} {2} {(323.75,116.53) (330.48,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[20]} {} { 0.000} { 0.000} {0.115} {0.013} { 0.231} {-0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g2763} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.061} { 0.000} {0.087} {} { 0.292} { 0.061} {} {1} {(311.00,115.52) (311.92,115.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_16} {} { 0.000} { 0.000} {0.087} {0.004} { 0.292} { 0.061} {} {} {} 
    INST {u_mtm_Alu_serializer/g2682} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.053} {} { 0.329} { 0.098} {} {1} {(313.88,116.24) (314.08,114.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_98} {} { 0.000} { 0.000} {0.053} {0.005} { 0.329} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.095} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.094} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.066} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.069} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.006} { 0.225} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.162} {0.206} {-0.004} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.393} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.152} { 0.000} {0.154} {} {-0.009} {-0.241} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.154} {0.192} {-0.006} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.112} {} { 0.229} {-0.003} {} {2} {(252.47,258.50) (259.20,257.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[3]} {} { 0.000} { 0.000} {0.112} {0.013} { 0.229} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g2752} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.062} { 0.000} {0.090} {} { 0.291} { 0.059} {} {1} {(255.56,265.28) (256.48,264.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_27} {} { 0.000} { 0.000} {0.090} {0.005} { 0.291} { 0.059} {} {} {} 
    INST {u_mtm_Alu_serializer/g2659} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.038} { 0.000} {0.054} {} { 0.329} { 0.097} {} {1} {(251.24,266.00) (251.44,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_121} {} { 0.000} { 0.000} {0.054} {0.006} { 0.329} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.095} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.094} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.066} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.073} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.153} { 0.000} {0.155} {} {-0.006} { 0.226} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.155} {0.195} {-0.004} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[2]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.393} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.152} { 0.000} {0.154} {} {-0.009} {-0.241} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.154} {0.192} {-0.006} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.120} {} { 0.227} {-0.005} {} {2} {(269.75,246.99) (276.48,246.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[2]} {} { 0.000} { 0.000} {0.120} {0.014} { 0.227} {-0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g2746} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.064} { 0.000} {0.093} {} { 0.291} { 0.059} {} {1} {(264.92,242.24) (265.84,241.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_33} {} { 0.000} { 0.000} {0.093} {0.005} { 0.291} { 0.059} {} {} {} 
    INST {u_mtm_Alu_serializer/g2630} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.038} { 0.000} {0.054} {} { 0.329} { 0.097} {} {1} {(262.04,242.96) (262.24,241.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_150} {} { 0.000} { 0.000} {0.054} {0.006} { 0.330} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.095} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.094} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.066} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.073} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.153} { 0.000} {0.155} {} {-0.006} { 0.226} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.155} {0.195} {-0.003} { 0.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[40]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[40]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[40]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.338}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.397} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.008} {-0.241} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.008} { 0.000} {0.163} {0.206} { 0.000} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[40]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.236} { 0.000} {0.123} {} { 0.237} { 0.004} {} {2} {(307.92,70.45) (314.64,71.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[40]} {} { 0.000} { 0.000} {0.123} {0.015} { 0.237} { 0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g2730} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.064} { 0.000} {0.092} {} { 0.301} { 0.069} {} {1} {(303.80,80.96) (304.72,80.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_50} {} { 0.000} { 0.000} {0.092} {0.005} { 0.301} { 0.069} {} {} {} 
    INST {u_mtm_Alu_serializer/g2651} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.052} {} { 0.338} { 0.105} {} {1} {(303.80,74.48) (304.00,76.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_129} {} { 0.000} { 0.000} {0.052} {0.005} { 0.338} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.095} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.066} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.069} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.006} { 0.227} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.008} { 0.000} {0.164} {0.209} { 0.003} { 0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[39]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[39]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[39]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.335}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.397} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.008} {-0.241} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.007} { 0.000} {0.163} {0.206} {-0.002} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[39]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.110} {} { 0.232} {-0.000} {} {2} {(292.07,93.50) (298.80,94.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[39]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.232} {-0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g2722} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.091} {} { 0.295} { 0.062} {} {1} {(296.60,86.72) (297.52,87.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_58} {} { 0.000} { 0.000} {0.091} {0.005} { 0.295} { 0.062} {} {} {} 
    INST {u_mtm_Alu_serializer/g2650} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.058} {} { 0.335} { 0.103} {} {1} {(292.28,81.68) (292.48,80.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_130} {} { 0.000} { 0.000} {0.058} {0.007} { 0.335} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.066} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.069} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.006} { 0.227} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.007} { 0.000} {0.164} {0.209} { 0.001} { 0.233} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[53]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[53]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[53]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.335}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.397} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.161} {} {-0.009} {-0.242} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.161} {0.203} {-0.007} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[53]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.116} {} { 0.230} {-0.002} {} {2} {(323.75,166.34) (330.48,165.76)} 
    NET {} {} {} {} {} {ALU_out[53]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.230} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g2668} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.057} {} { 0.335} { 0.103} {} {1} {(312.55,173.84) (311.92,172.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_112} {} { 0.000} { 0.000} {0.057} {0.007} { 0.335} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.226} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.163} {0.207} { 0.001} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[25]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[25]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[25]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.397} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.161} {} {-0.009} {-0.242} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.161} {0.203} {-0.007} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[25]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.238} { 0.000} {0.118} {} { 0.232} {-0.001} {} {2} {(269.04,154.83) (275.76,154.24)} 
    NET {} {} {} {} {} {ALU_out[25]} {} { 0.000} { 0.000} {0.118} {0.013} { 0.232} {-0.001} {} {} {} 
    INST {u_mtm_Alu_serializer/g2635} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.052} {} { 0.334} { 0.101} {} {1} {(273.67,166.64) (273.04,168.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_145} {} { 0.000} { 0.000} {0.052} {0.005} { 0.334} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.162} {} {-0.006} { 0.226} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.005} { 0.000} {0.163} {0.207} {-0.001} { 0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[43]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[43]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[43]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.397} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.161} {} {-0.009} {-0.242} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.161} {0.203} {-0.007} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[43]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.112} {} { 0.228} {-0.005} {} {2} {(307.19,139.58) (313.92,140.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[43]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.228} {-0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g2753} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.061} { 0.000} {0.088} {} { 0.289} { 0.056} {} {1} {(306.68,144.32) (307.60,144.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_26} {} { 0.000} { 0.000} {0.088} {0.004} { 0.289} { 0.056} {} {} {} 
    INST {u_mtm_Alu_serializer/g2643} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.058} {} { 0.329} { 0.097} {} {1} {(311.72,143.60) (311.92,145.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_137} {} { 0.000} { 0.000} {0.058} {0.007} { 0.329} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.006} { 0.226} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.162} {0.206} {-0.005} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[42]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[42]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[42]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.397} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.161} {} {-0.009} {-0.242} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.161} {0.203} {-0.007} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[42]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.110} {} { 0.226} {-0.007} {} {2} {(310.07,128.06) (316.80,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[42]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.226} {-0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g2759} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.062} { 0.000} {0.090} {} { 0.288} { 0.056} {} {1} {(311.00,132.80) (311.92,133.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_20} {} { 0.000} { 0.000} {0.090} {0.005} { 0.288} { 0.056} {} {} {} 
    INST {u_mtm_Alu_serializer/g2654} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.059} {} { 0.330} { 0.097} {} {1} {(316.04,132.08) (316.24,133.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_126} {} { 0.000} { 0.000} {0.059} {0.007} { 0.330} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.006} { 0.226} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.162} {0.206} {-0.004} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[10]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[10]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[10]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.152} { 0.000} {0.154} {} {-0.009} {-0.241} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.154} {0.192} {-0.004} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[10]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.112} {} { 0.230} {-0.003} {} {2} {(260.39,312.38) (267.12,312.96)} 
    NET {} {} {} {} {} {ALU_out[10]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.230} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g2672} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.054} {} { 0.333} { 0.100} {} {1} {(267.91,300.56) (267.28,298.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_108} {} { 0.000} { 0.000} {0.054} {0.006} { 0.333} { 0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.153} { 0.000} {0.155} {} {-0.006} { 0.227} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.155} {0.195} {-0.001} { 0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[26]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[26]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.336}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.559} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.159} {} {-0.006} {-0.239} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.160} {0.200} {-0.002} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[26]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.121} {} { 0.233} { 0.000} {} {2} {(265.44,189.38) (272.16,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[26]} {} { 0.000} { 0.000} {0.121} {0.014} { 0.233} { 0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g2714} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.065} { 0.000} {0.094} {} { 0.298} { 0.065} {} {1} {(264.92,184.64) (265.84,184.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_66} {} { 0.000} { 0.000} {0.094} {0.005} { 0.298} { 0.066} {} {} {} 
    INST {u_mtm_Alu_serializer/g2636} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.053} {} { 0.336} { 0.103} {} {1} {(259.16,185.36) (259.36,183.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_144} {} { 0.000} { 0.000} {0.053} {0.005} { 0.336} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.073} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.160} {} {-0.004} { 0.229} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.160} {0.203} { 0.001} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[13]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[13]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.096}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.560} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.558} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.400} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.152} { 0.000} {0.154} {} {-0.009} {-0.242} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.154} {0.192} {-0.007} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[13]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.111} {} { 0.226} {-0.007} {} {2} {(248.88,254.78) (255.60,255.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[13]} {} { 0.000} { 0.000} {0.111} {0.012} { 0.226} {-0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g2754} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.092} {} { 0.289} { 0.056} {} {1} {(259.16,253.76) (260.08,253.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_25} {} { 0.000} { 0.000} {0.092} {0.005} { 0.289} { 0.056} {} {} {} 
    INST {u_mtm_Alu_serializer/g2675} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.057} {} { 0.329} { 0.096} {} {1} {(254.12,247.28) (254.32,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_105} {} { 0.000} { 0.000} {0.057} {0.006} { 0.329} { 0.096} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.153} { 0.000} {0.155} {} {-0.006} { 0.227} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.155} {0.195} {-0.004} { 0.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[4]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.099}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.560} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.559} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.401} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.152} { 0.000} {0.154} {} {-0.009} {-0.242} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.154} {0.192} {-0.005} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.108} {} { 0.228} {-0.005} {} {2} {(267.60,281.55) (274.32,280.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[4]} {} { 0.000} { 0.000} {0.108} {0.012} { 0.228} {-0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g2745} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.066} { 0.000} {0.099} {} { 0.294} { 0.061} {} {1} {(273.56,276.80) (274.48,276.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_34} {} { 0.000} { 0.000} {0.099} {0.007} { 0.294} { 0.061} {} {} {} 
    INST {u_mtm_Alu_serializer/g2663} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.038} { 0.000} {0.053} {} { 0.332} { 0.099} {} {1} {(261.32,277.52) (261.52,275.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_117} {} { 0.000} { 0.000} {0.053} {0.005} { 0.332} { 0.099} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.153} { 0.000} {0.155} {} {-0.006} { 0.227} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.155} {0.195} {-0.002} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[7]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[7]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.099}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.560} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.559} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.401} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.152} { 0.000} {0.154} {} {-0.009} {-0.242} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.154} {0.192} {-0.005} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.232} { 0.000} {0.119} {} { 0.228} {-0.005} {} {2} {(253.19,277.81) (259.92,278.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[7]} {} { 0.000} { 0.000} {0.119} {0.014} { 0.228} {-0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g2731} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.065} { 0.000} {0.094} {} { 0.292} { 0.059} {} {1} {(260.60,271.04) (261.52,271.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_49} {} { 0.000} { 0.000} {0.094} {0.005} { 0.292} { 0.059} {} {} {} 
    INST {u_mtm_Alu_serializer/g2670} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.056} {} { 0.332} { 0.099} {} {1} {(256.28,270.32) (256.48,272.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_110} {} { 0.000} { 0.000} {0.056} {0.006} { 0.332} { 0.099} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.094} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.067} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.153} { 0.000} {0.155} {} {-0.006} { 0.227} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.155} {0.195} {-0.002} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[31]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[31]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[31]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.560} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.559} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.401} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.398} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.161} {} {-0.009} {-0.243} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.161} {0.203} {-0.007} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[31]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.236} { 0.000} {0.114} {} { 0.229} {-0.004} {} {2} {(323.04,151.09) (329.76,151.68)} 
    NET {} {} {} {} {} {ALU_out[31]} {} { 0.000} { 0.000} {0.114} {0.012} { 0.229} {-0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g2641} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.053} {} { 0.332} { 0.098} {} {1} {(309.67,150.80) (309.04,149.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_139} {} { 0.000} { 0.000} {0.053} {0.005} { 0.332} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.093} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.092} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.068} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.071} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.162} {} {-0.006} { 0.227} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.162} {0.206} {-0.004} { 0.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[14]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[14]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[14]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.561} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.560} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.402} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.395} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.152} { 0.000} {0.154} {} {-0.009} {-0.243} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.154} {0.192} {-0.006} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[14]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.115} {} { 0.231} {-0.003} {} {2} {(270.48,266.30) (277.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[14]} {} { 0.000} { 0.000} {0.115} {0.013} { 0.231} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g2756} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.064} { 0.000} {0.093} {} { 0.295} { 0.061} {} {1} {(266.36,271.04) (267.28,271.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_23} {} { 0.000} { 0.000} {0.093} {0.005} { 0.295} { 0.061} {} {} {} 
    INST {u_mtm_Alu_serializer/g2676} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.052} {} { 0.331} { 0.098} {} {1} {(263.48,270.32) (263.68,272.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_104} {} { 0.000} { 0.000} {0.052} {0.005} { 0.331} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.093} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.092} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.068} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.075} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.153} { 0.000} {0.155} {} {-0.006} { 0.228} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.155} {0.195} {-0.003} { 0.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[16]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[16]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.336}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.562} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.561} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.403} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.396} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.159} {} {-0.006} {-0.241} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.159} {0.200} {-0.005} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[16]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.117} {} { 0.233} {-0.002} {} {2} {(238.08,220.22) (244.80,220.80)} 
    NET {} {} {} {} {} {ALU_out[16]} {} { 0.000} { 0.000} {0.117} {0.013} { 0.233} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g2678} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.053} {} { 0.336} { 0.101} {} {1} {(249.19,212.72) (248.56,214.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_102} {} { 0.000} { 0.000} {0.053} {0.005} { 0.336} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.092} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.091} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.069} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.076} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.160} {} {-0.004} { 0.231} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.003} { 0.000} {0.160} {0.203} {-0.001} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[24]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/buffer_reg[24]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.562} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.561} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.403} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.153} {0.193} {-0.165} {-0.400} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.156} { 0.000} {0.163} {} {-0.008} {-0.244} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.006} { 0.000} {0.163} {0.206} {-0.003} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/buffer_reg[24]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.238} { 0.000} {0.116} {} { 0.235} {-0.000} {} {2} {(307.19,105.02) (313.92,105.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/buffer[24]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.236} { 0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g2764} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.091} {} { 0.299} { 0.063} {} {1} {(308.84,109.76) (309.76,110.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_15} {} { 0.000} { 0.000} {0.091} {0.005} { 0.299} { 0.063} {} {} {} 
    INST {u_mtm_Alu_serializer/g2634} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.056} {} { 0.337} { 0.102} {} {1} {(305.24,109.04) (305.44,110.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_146} {} { 0.000} { 0.000} {0.056} {0.006} { 0.337} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.091} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.090} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.070} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.003} { 0.000} {0.156} {0.194} {-0.163} { 0.072} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.164} {} {-0.006} { 0.230} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.006} { 0.000} {0.164} {0.209} {-0.000} { 0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/buffer_reg[51]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[51]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/ALU_out_reg[51]} {CLK} {UCL_DFF} {R} {leading} {clk} {clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.236}
  END_SLK_CLC
  SLK 0.236
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.563} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.562} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.168} {-0.404} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.153} {0.193} {-0.161} {-0.397} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.159} {} {-0.006} {-0.242} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.160} {0.200} {-0.002} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/ALU_out_reg[51]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.117} {} { 0.236} {-0.000} {} {2} {(251.03,174.13) (257.76,174.72)} 
    NET {} {} {} {} {} {ALU_out[51]} {} { 0.000} { 0.000} {0.117} {0.013} { 0.236} {-0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g2648} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.053} {} { 0.339} { 0.103} {} {1} {(262.14,173.84) (261.52,172.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_132} {} { 0.000} { 0.000} {0.053} {0.005} { 0.339} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.033} {-0.327} {-0.091} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.033} {-0.326} {-0.090} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.160} { 0.000} {0.155} {} {-0.166} { 0.070} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.007} { 0.000} {0.156} {0.194} {-0.159} { 0.077} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.160} {} {-0.004} { 0.232} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.160} {0.203} { 0.001} { 0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50

