// Seed: 2552789867
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input supply0 id_2
    , id_6,
    input uwire id_3,
    output wor id_4
);
  wor id_7 = 1 == !1'h0;
  assign id_4 = (id_2);
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input tri id_7,
    input supply1 id_8,
    input uwire id_9
);
  wire  id_11;
  wire  id_12;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_3,
      id_0
  );
  assign id_11 = id_1;
  nor primCall (id_0, id_3, id_4);
  wire id_14;
  ;
  always @(id_4 or 1'b0) id_13 <= 1'b0 - -1'h0;
endmodule
