{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639005591917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639005591917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 18:19:51 2021 " "Processing started: Wed Dec 08 18:19:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639005591917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005591917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CGoL-Simulation -c CGoL-Simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off CGoL-Simulation -c CGoL-Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005591917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639005592595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639005592595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/SevenSegEncoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606564 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Top.v(133) " "Verilog HDL information at Top.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639005606566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw Top.v(28) " "Verilog HDL Declaration information at Top.v(28): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639005606566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606567 ""} { "Info" "ISGN_ENTITY_NAME" "2 AccelClockDivider " "Found entity 2: AccelClockDivider" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/ip.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorygrid.v 2 2 " "Found 2 design units, including 2 entities, in source file memorygrid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryGrid " "Found entity 1: MemoryGrid" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606571 ""} { "Info" "ISGN_ENTITY_NAME" "2 Cell " "Found entity 2: Cell" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variableclockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file variableclockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 VariableClockDivider " "Found entity 1: VariableClockDivider" {  } { { "VariableClockDivider.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/VariableClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606575 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand Presets.v(12) " "Verilog HDL Declaration warning at Presets.v(12): \"rand\" is SystemVerilog-2005 keyword" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639005606577 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Presets.v(15) " "Verilog HDL information at Presets.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639005606577 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "360 Presets.v(143) " "Verilog HDL Expression warning at Presets.v(143): truncated literal to match 360 bits" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639005606578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presets.v 2 2 " "Found 2 design units, including 2 entities, in source file presets.v" { { "Info" "ISGN_ENTITY_NAME" "1 Presets " "Found entity 1: Presets" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606578 ""} { "Info" "ISGN_ENTITY_NAME" "2 Randomizer " "Found entity 2: Randomizer" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_serdes.v(4) " "Verilog HDL Declaration information at spi_serdes.v(4): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_serdes.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_serdes.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639005606584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read spi_serdes.v(24) " "Verilog HDL Declaration information at spi_serdes.v(24): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "spi_serdes.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_serdes.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639005606584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_serdes " "Found entity 1: spi_serdes" {  } { { "spi_serdes.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_serdes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_control.v(12) " "Verilog HDL Declaration information at spi_control.v(12): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_control.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639005606588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_control " "Found entity 1: spi_control" {  } { { "spi_control.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005606592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005606592 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Presets.v(13) " "Verilog HDL Instantiation warning at Presets.v(13): instance has no name" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639005606593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639005606690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.v(99) " "Verilog HDL assignment warning at Top.v(99): truncated value with size 32 to match size of target (1)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005606696 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.v(100) " "Verilog HDL assignment warning at Top.v(100): truncated value with size 32 to match size of target (1)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005606697 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.v(139) " "Verilog HDL assignment warning at Top.v(139): truncated value with size 32 to match size of target (8)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005606697 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.v(140) " "Verilog HDL assignment warning at Top.v(140): truncated value with size 32 to match size of target (8)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005606697 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Top.v(169) " "Verilog HDL assignment warning at Top.v(169): truncated value with size 32 to match size of target (4)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005606706 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Top.v(186) " "Verilog HDL assignment warning at Top.v(186): truncated value with size 32 to match size of target (13)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005606707 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableClockDivider VariableClockDivider:vcd " "Elaborating entity \"VariableClockDivider\" for hierarchy \"VariableClockDivider:vcd\"" {  } { { "Top.v" "vcd" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005607018 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VariableClockDivider.v(13) " "Verilog HDL Case Statement warning at VariableClockDivider.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VariableClockDivider.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/VariableClockDivider.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1639005607023 "|Top|VariableClockDivider:vcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryGrid MemoryGrid:game " "Elaborating entity \"MemoryGrid\" for hierarchy \"MemoryGrid:game\"" {  } { { "Top.v" "game" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005607024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MemoryGrid.v(23) " "Verilog HDL assignment warning at MemoryGrid.v(23): truncated value with size 32 to match size of target (12)" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005607367 "|Top|MemoryGrid:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MemoryGrid.v(24) " "Verilog HDL assignment warning at MemoryGrid.v(24): truncated value with size 32 to match size of target (12)" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005607367 "|Top|MemoryGrid:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MemoryGrid.v(25) " "Verilog HDL assignment warning at MemoryGrid.v(25): truncated value with size 32 to match size of target (12)" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005607367 "|Top|MemoryGrid:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MemoryGrid.v(26) " "Verilog HDL assignment warning at MemoryGrid.v(26): truncated value with size 32 to match size of target (12)" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639005607368 "|Top|MemoryGrid:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Presets MemoryGrid:game\|Presets:pset " "Elaborating entity \"Presets\" for hierarchy \"MemoryGrid:game\|Presets:pset\"" {  } { { "MemoryGrid.v" "pset" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005763014 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(22) " "Verilog HDL Always Construct warning at Presets.v(22): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763023 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(22) " "Verilog HDL Always Construct warning at Presets.v(22): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763023 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(23) " "Verilog HDL Always Construct warning at Presets.v(23): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763028 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(23) " "Verilog HDL Always Construct warning at Presets.v(23): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763028 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(24) " "Verilog HDL Always Construct warning at Presets.v(24): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763033 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(24) " "Verilog HDL Always Construct warning at Presets.v(24): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763033 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(25) " "Verilog HDL Always Construct warning at Presets.v(25): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763037 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(25) " "Verilog HDL Always Construct warning at Presets.v(25): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763037 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(26) " "Verilog HDL Always Construct warning at Presets.v(26): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763043 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(26) " "Verilog HDL Always Construct warning at Presets.v(26): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763043 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(30) " "Verilog HDL Always Construct warning at Presets.v(30): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763047 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(30) " "Verilog HDL Always Construct warning at Presets.v(30): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763047 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(31) " "Verilog HDL Always Construct warning at Presets.v(31): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763056 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(31) " "Verilog HDL Always Construct warning at Presets.v(31): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763057 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(32) " "Verilog HDL Always Construct warning at Presets.v(32): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763063 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(32) " "Verilog HDL Always Construct warning at Presets.v(32): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763063 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(33) " "Verilog HDL Always Construct warning at Presets.v(33): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763068 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(33) " "Verilog HDL Always Construct warning at Presets.v(33): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763068 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(34) " "Verilog HDL Always Construct warning at Presets.v(34): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763072 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(34) " "Verilog HDL Always Construct warning at Presets.v(34): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763073 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(35) " "Verilog HDL Always Construct warning at Presets.v(35): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763077 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(35) " "Verilog HDL Always Construct warning at Presets.v(35): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763077 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(36) " "Verilog HDL Always Construct warning at Presets.v(36): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763086 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(36) " "Verilog HDL Always Construct warning at Presets.v(36): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763086 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(37) " "Verilog HDL Always Construct warning at Presets.v(37): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763091 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(37) " "Verilog HDL Always Construct warning at Presets.v(37): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763091 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(38) " "Verilog HDL Always Construct warning at Presets.v(38): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763099 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(38) " "Verilog HDL Always Construct warning at Presets.v(38): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763099 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(39) " "Verilog HDL Always Construct warning at Presets.v(39): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763104 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(39) " "Verilog HDL Always Construct warning at Presets.v(39): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763104 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(40) " "Verilog HDL Always Construct warning at Presets.v(40): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763109 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(40) " "Verilog HDL Always Construct warning at Presets.v(40): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763110 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(41) " "Verilog HDL Always Construct warning at Presets.v(41): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763114 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(41) " "Verilog HDL Always Construct warning at Presets.v(41): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763114 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(42) " "Verilog HDL Always Construct warning at Presets.v(42): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763118 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(42) " "Verilog HDL Always Construct warning at Presets.v(42): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763118 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(43) " "Verilog HDL Always Construct warning at Presets.v(43): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763122 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(43) " "Verilog HDL Always Construct warning at Presets.v(43): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763122 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(44) " "Verilog HDL Always Construct warning at Presets.v(44): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763127 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(44) " "Verilog HDL Always Construct warning at Presets.v(44): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763127 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(45) " "Verilog HDL Always Construct warning at Presets.v(45): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763132 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(45) " "Verilog HDL Always Construct warning at Presets.v(45): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763132 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(46) " "Verilog HDL Always Construct warning at Presets.v(46): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763141 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(46) " "Verilog HDL Always Construct warning at Presets.v(46): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763142 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(47) " "Verilog HDL Always Construct warning at Presets.v(47): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763151 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(47) " "Verilog HDL Always Construct warning at Presets.v(47): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763151 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(48) " "Verilog HDL Always Construct warning at Presets.v(48): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763157 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(48) " "Verilog HDL Always Construct warning at Presets.v(48): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763157 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(49) " "Verilog HDL Always Construct warning at Presets.v(49): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763164 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(49) " "Verilog HDL Always Construct warning at Presets.v(49): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763164 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(50) " "Verilog HDL Always Construct warning at Presets.v(50): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763171 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(50) " "Verilog HDL Always Construct warning at Presets.v(50): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763171 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(51) " "Verilog HDL Always Construct warning at Presets.v(51): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763178 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(51) " "Verilog HDL Always Construct warning at Presets.v(51): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763178 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(52) " "Verilog HDL Always Construct warning at Presets.v(52): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763183 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(52) " "Verilog HDL Always Construct warning at Presets.v(52): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763183 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(53) " "Verilog HDL Always Construct warning at Presets.v(53): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763188 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(53) " "Verilog HDL Always Construct warning at Presets.v(53): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763188 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(54) " "Verilog HDL Always Construct warning at Presets.v(54): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763193 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(54) " "Verilog HDL Always Construct warning at Presets.v(54): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763193 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(55) " "Verilog HDL Always Construct warning at Presets.v(55): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763197 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(55) " "Verilog HDL Always Construct warning at Presets.v(55): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763197 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(56) " "Verilog HDL Always Construct warning at Presets.v(56): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763203 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(56) " "Verilog HDL Always Construct warning at Presets.v(56): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763203 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(57) " "Verilog HDL Always Construct warning at Presets.v(57): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763210 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(57) " "Verilog HDL Always Construct warning at Presets.v(57): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763210 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(58) " "Verilog HDL Always Construct warning at Presets.v(58): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763217 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(58) " "Verilog HDL Always Construct warning at Presets.v(58): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763217 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(59) " "Verilog HDL Always Construct warning at Presets.v(59): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763221 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(59) " "Verilog HDL Always Construct warning at Presets.v(59): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763222 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(60) " "Verilog HDL Always Construct warning at Presets.v(60): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763226 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(60) " "Verilog HDL Always Construct warning at Presets.v(60): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763227 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(61) " "Verilog HDL Always Construct warning at Presets.v(61): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763235 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(61) " "Verilog HDL Always Construct warning at Presets.v(61): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763235 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(62) " "Verilog HDL Always Construct warning at Presets.v(62): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763242 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(62) " "Verilog HDL Always Construct warning at Presets.v(62): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763242 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(63) " "Verilog HDL Always Construct warning at Presets.v(63): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763248 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(63) " "Verilog HDL Always Construct warning at Presets.v(63): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763248 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(64) " "Verilog HDL Always Construct warning at Presets.v(64): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763253 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(64) " "Verilog HDL Always Construct warning at Presets.v(64): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763253 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(65) " "Verilog HDL Always Construct warning at Presets.v(65): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763257 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(65) " "Verilog HDL Always Construct warning at Presets.v(65): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763257 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(66) " "Verilog HDL Always Construct warning at Presets.v(66): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763276 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(66) " "Verilog HDL Always Construct warning at Presets.v(66): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763277 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(67) " "Verilog HDL Always Construct warning at Presets.v(67): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763280 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(67) " "Verilog HDL Always Construct warning at Presets.v(67): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763280 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(68) " "Verilog HDL Always Construct warning at Presets.v(68): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763284 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(68) " "Verilog HDL Always Construct warning at Presets.v(68): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763284 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(69) " "Verilog HDL Always Construct warning at Presets.v(69): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763300 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(69) " "Verilog HDL Always Construct warning at Presets.v(69): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763300 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(70) " "Verilog HDL Always Construct warning at Presets.v(70): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763305 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(70) " "Verilog HDL Always Construct warning at Presets.v(70): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763305 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(71) " "Verilog HDL Always Construct warning at Presets.v(71): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763310 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(71) " "Verilog HDL Always Construct warning at Presets.v(71): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763310 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(72) " "Verilog HDL Always Construct warning at Presets.v(72): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763314 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(72) " "Verilog HDL Always Construct warning at Presets.v(72): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763314 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(73) " "Verilog HDL Always Construct warning at Presets.v(73): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763317 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(73) " "Verilog HDL Always Construct warning at Presets.v(73): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763318 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(74) " "Verilog HDL Always Construct warning at Presets.v(74): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763322 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(74) " "Verilog HDL Always Construct warning at Presets.v(74): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763322 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(75) " "Verilog HDL Always Construct warning at Presets.v(75): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763327 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(75) " "Verilog HDL Always Construct warning at Presets.v(75): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763328 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(76) " "Verilog HDL Always Construct warning at Presets.v(76): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763332 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(76) " "Verilog HDL Always Construct warning at Presets.v(76): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763333 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(77) " "Verilog HDL Always Construct warning at Presets.v(77): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763342 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(77) " "Verilog HDL Always Construct warning at Presets.v(77): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763342 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(81) " "Verilog HDL Always Construct warning at Presets.v(81): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763349 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(81) " "Verilog HDL Always Construct warning at Presets.v(81): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763350 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(82) " "Verilog HDL Always Construct warning at Presets.v(82): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763355 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(82) " "Verilog HDL Always Construct warning at Presets.v(82): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763355 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(83) " "Verilog HDL Always Construct warning at Presets.v(83): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763361 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(83) " "Verilog HDL Always Construct warning at Presets.v(83): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763361 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(84) " "Verilog HDL Always Construct warning at Presets.v(84): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763367 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(84) " "Verilog HDL Always Construct warning at Presets.v(84): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763367 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(85) " "Verilog HDL Always Construct warning at Presets.v(85): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763372 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(85) " "Verilog HDL Always Construct warning at Presets.v(85): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763372 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(86) " "Verilog HDL Always Construct warning at Presets.v(86): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763377 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(86) " "Verilog HDL Always Construct warning at Presets.v(86): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763377 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(87) " "Verilog HDL Always Construct warning at Presets.v(87): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763384 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(87) " "Verilog HDL Always Construct warning at Presets.v(87): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763384 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(88) " "Verilog HDL Always Construct warning at Presets.v(88): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763387 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(88) " "Verilog HDL Always Construct warning at Presets.v(88): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763387 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(89) " "Verilog HDL Always Construct warning at Presets.v(89): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763392 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(89) " "Verilog HDL Always Construct warning at Presets.v(89): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763392 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(93) " "Verilog HDL Always Construct warning at Presets.v(93): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763397 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(93) " "Verilog HDL Always Construct warning at Presets.v(93): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763397 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(94) " "Verilog HDL Always Construct warning at Presets.v(94): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763401 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(94) " "Verilog HDL Always Construct warning at Presets.v(94): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763401 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(95) " "Verilog HDL Always Construct warning at Presets.v(95): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763404 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(95) " "Verilog HDL Always Construct warning at Presets.v(95): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763404 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(96) " "Verilog HDL Always Construct warning at Presets.v(96): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763410 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(96) " "Verilog HDL Always Construct warning at Presets.v(96): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763411 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(97) " "Verilog HDL Always Construct warning at Presets.v(97): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763415 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(97) " "Verilog HDL Always Construct warning at Presets.v(97): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763415 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(98) " "Verilog HDL Always Construct warning at Presets.v(98): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763419 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(98) " "Verilog HDL Always Construct warning at Presets.v(98): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763419 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(99) " "Verilog HDL Always Construct warning at Presets.v(99): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763424 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(99) " "Verilog HDL Always Construct warning at Presets.v(99): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763425 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(100) " "Verilog HDL Always Construct warning at Presets.v(100): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763429 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(100) " "Verilog HDL Always Construct warning at Presets.v(100): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763429 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(101) " "Verilog HDL Always Construct warning at Presets.v(101): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763433 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(101) " "Verilog HDL Always Construct warning at Presets.v(101): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763434 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(102) " "Verilog HDL Always Construct warning at Presets.v(102): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763437 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(102) " "Verilog HDL Always Construct warning at Presets.v(102): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763437 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(103) " "Verilog HDL Always Construct warning at Presets.v(103): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763443 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(103) " "Verilog HDL Always Construct warning at Presets.v(103): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763444 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(104) " "Verilog HDL Always Construct warning at Presets.v(104): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763449 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(104) " "Verilog HDL Always Construct warning at Presets.v(104): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763449 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(105) " "Verilog HDL Always Construct warning at Presets.v(105): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763454 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(105) " "Verilog HDL Always Construct warning at Presets.v(105): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763454 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(106) " "Verilog HDL Always Construct warning at Presets.v(106): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763460 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(106) " "Verilog HDL Always Construct warning at Presets.v(106): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763461 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(107) " "Verilog HDL Always Construct warning at Presets.v(107): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763468 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(107) " "Verilog HDL Always Construct warning at Presets.v(107): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763468 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(108) " "Verilog HDL Always Construct warning at Presets.v(108): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763472 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(108) " "Verilog HDL Always Construct warning at Presets.v(108): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763472 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(109) " "Verilog HDL Always Construct warning at Presets.v(109): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763477 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(109) " "Verilog HDL Always Construct warning at Presets.v(109): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763477 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(110) " "Verilog HDL Always Construct warning at Presets.v(110): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763482 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(110) " "Verilog HDL Always Construct warning at Presets.v(110): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763482 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(111) " "Verilog HDL Always Construct warning at Presets.v(111): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763487 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(111) " "Verilog HDL Always Construct warning at Presets.v(111): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763488 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(112) " "Verilog HDL Always Construct warning at Presets.v(112): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763493 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(112) " "Verilog HDL Always Construct warning at Presets.v(112): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763493 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(113) " "Verilog HDL Always Construct warning at Presets.v(113): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763511 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(113) " "Verilog HDL Always Construct warning at Presets.v(113): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763512 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(114) " "Verilog HDL Always Construct warning at Presets.v(114): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763516 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(114) " "Verilog HDL Always Construct warning at Presets.v(114): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763516 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(115) " "Verilog HDL Always Construct warning at Presets.v(115): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763519 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(115) " "Verilog HDL Always Construct warning at Presets.v(115): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763519 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(116) " "Verilog HDL Always Construct warning at Presets.v(116): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763524 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(116) " "Verilog HDL Always Construct warning at Presets.v(116): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763524 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(117) " "Verilog HDL Always Construct warning at Presets.v(117): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763531 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(117) " "Verilog HDL Always Construct warning at Presets.v(117): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763531 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(118) " "Verilog HDL Always Construct warning at Presets.v(118): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763536 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(118) " "Verilog HDL Always Construct warning at Presets.v(118): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763536 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(119) " "Verilog HDL Always Construct warning at Presets.v(119): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763555 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(119) " "Verilog HDL Always Construct warning at Presets.v(119): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763555 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(120) " "Verilog HDL Always Construct warning at Presets.v(120): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763560 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(120) " "Verilog HDL Always Construct warning at Presets.v(120): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763561 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(121) " "Verilog HDL Always Construct warning at Presets.v(121): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763565 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(121) " "Verilog HDL Always Construct warning at Presets.v(121): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763566 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(122) " "Verilog HDL Always Construct warning at Presets.v(122): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763570 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(122) " "Verilog HDL Always Construct warning at Presets.v(122): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763570 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(123) " "Verilog HDL Always Construct warning at Presets.v(123): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763576 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(123) " "Verilog HDL Always Construct warning at Presets.v(123): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763576 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(124) " "Verilog HDL Always Construct warning at Presets.v(124): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763585 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(124) " "Verilog HDL Always Construct warning at Presets.v(124): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763586 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(125) " "Verilog HDL Always Construct warning at Presets.v(125): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763590 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(125) " "Verilog HDL Always Construct warning at Presets.v(125): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763590 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(126) " "Verilog HDL Always Construct warning at Presets.v(126): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763595 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(126) " "Verilog HDL Always Construct warning at Presets.v(126): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763596 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(127) " "Verilog HDL Always Construct warning at Presets.v(127): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763600 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(127) " "Verilog HDL Always Construct warning at Presets.v(127): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763600 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(128) " "Verilog HDL Always Construct warning at Presets.v(128): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763605 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(128) " "Verilog HDL Always Construct warning at Presets.v(128): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763605 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand Presets.v(131) " "Verilog HDL Always Construct warning at Presets.v(131): variable \"rand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639005763609 "|Top|MemoryGrid:game|Presets:pset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Randomizer MemoryGrid:game\|Presets:pset\|Randomizer:comb_19 " "Elaborating entity \"Randomizer\" for hierarchy \"MemoryGrid:game\|Presets:pset\|Randomizer:comb_19\"" {  } { { "Presets.v" "comb_19" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005768858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cell MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test " "Elaborating entity \"Cell\" for hierarchy \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\"" {  } { { "MemoryGrid.v" "row_loop\[0\].column_loop\[0\].test" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005769188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:ip1 " "Elaborating entity \"ip\" for hierarchy \"ip:ip1\"" {  } { { "Top.v" "ip1" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005769658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:ip1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:ip1\|altpll:altpll_component\"" {  } { { "ip.v" "altpll_component" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/ip.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005769887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:ip1\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:ip1\|altpll:altpll_component\"" {  } { { "ip.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/ip.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005769889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:ip1\|altpll:altpll_component " "Instantiated megafunction \"ip:ip1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005769892 ""}  } { { "ip.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/ip.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639005769892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005769979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005769979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005769980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegEncoder SevenSegEncoder:w_row " "Elaborating entity \"SevenSegEncoder\" for hierarchy \"SevenSegEncoder:w_row\"" {  } { { "Top.v" "w_row" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005769996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "Top.v" "pll_inst" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005769999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005770019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005770023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 375000 " "Parameter \"clk2_phase_shift\" = \"375000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005770023 ""}  } { { "pll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639005770023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005770094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005770094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005770094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_control spi_control:spi_ctrl " "Elaborating entity \"spi_control\" for hierarchy \"spi_control:spi_ctrl\"" {  } { { "Top.v" "spi_ctrl" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005770098 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_control.v(199) " "Verilog HDL Case Statement information at spi_control.v(199): all case item expressions in this case statement are onehot" {  } { { "spi_control.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639005770101 "|Top|spi_control:spi_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_serdes spi_control:spi_ctrl\|spi_serdes:serdes " "Elaborating entity \"spi_serdes\" for hierarchy \"spi_control:spi_ctrl\|spi_serdes:serdes\"" {  } { { "spi_control.v" "serdes" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005770102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccelClockDivider AccelClockDivider:acd " "Elaborating entity \"AccelClockDivider\" for hierarchy \"AccelClockDivider:acd\"" {  } { { "Top.v" "acd" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005770107 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Top.v" "Div0" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639005862009 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Top.v" "Div1" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639005862009 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639005862009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005862095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005862095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005862095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005862095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005862095 ""}  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639005862095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005862166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005862166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005862195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005862195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005862260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005862260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005862404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005862404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005862471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005862471 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639005868062 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639005868424 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1639005868424 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639005868425 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1639005868425 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639005868839 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[39].test|state"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1639005868839 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639005887243 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639005887243 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639005887245 "|Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639005887245 "|Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639005887245 "|Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639005887245 "|Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639005887245 "|Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639005887245 "|Top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639005887245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639005888877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639005959096 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/output_files/CGoL-Simulation.map.smsg " "Generated suppressed messages file C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/output_files/CGoL-Simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005959979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639005961463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005961463 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639005963070 "|Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639005963070 "|Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639005963070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25536 " "Implemented 25536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639005963070 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639005963070 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639005963070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25443 " "Implemented 25443 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639005963070 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639005963070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639005963070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1430 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1430 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9593 " "Peak virtual memory: 9593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639005963258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 18:26:03 2021 " "Processing ended: Wed Dec 08 18:26:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639005963258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:12 " "Elapsed time: 00:06:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639005963258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:28 " "Total CPU time (on all processors): 00:06:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639005963258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005963258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639005965201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639005965202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 18:26:04 2021 " "Processing started: Wed Dec 08 18:26:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639005965202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639005965202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CGoL-Simulation -c CGoL-Simulation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CGoL-Simulation -c CGoL-Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639005965202 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639005965397 ""}
{ "Info" "0" "" "Project  = CGoL-Simulation" {  } {  } 0 0 "Project  = CGoL-Simulation" 0 0 "Fitter" 0 0 1639005965397 ""}
{ "Info" "0" "" "Revision = CGoL-Simulation" {  } {  } 0 0 "Revision = CGoL-Simulation" 0 0 "Fitter" 0 0 1639005965398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639005965821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639005965822 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CGoL-Simulation 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"CGoL-Simulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639005965994 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1639005966047 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1639005966047 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639005966145 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639005966145 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 25 270 375000 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 270 degrees (375000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639005966145 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639005966145 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639005966146 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639005966146 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639005966588 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639005966607 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639005967082 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639005967168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639005967168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639005967168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639005967168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639005967168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639005967168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639005967168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639005967168 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639005967168 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639005967169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639005967169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639005967169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639005967169 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639005967191 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input ports of the PLL ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 and the PLL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ARESET " "PLL ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 and PLL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1639005970332 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1639005970332 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1200 " "The Timing Analyzer is analyzing 1200 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1639005974287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CGoL-Simulation.sdc " "Synopsys Design Constraints File file not found: 'CGoL-Simulation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639005974315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639005974316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639005974386 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639005974759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639005974760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639005974771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639005977560 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639005977560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639005977561 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639005977561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639005977561 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639005977561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639005977561 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639005977561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VariableClockDivider:vcd\|Equal10  " "Automatically promoted node VariableClockDivider:vcd\|Equal10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639005977561 ""}  } { { "VariableClockDivider.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/VariableClockDivider.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 7509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639005977561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639005981742 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639005981757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639005981758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639005981784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639005981809 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639005981837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639005981837 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639005981851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639005984606 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1639005984626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639005984626 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639005987264 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639005987264 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1639005987264 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639005987264 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639005987310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639005992111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639006006301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639006006600 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639006095668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:29 " "Fitter placement operations ending: elapsed time is 00:01:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639006095668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639006101766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 3.6% " "4e+03 ns of routing delay (approximately 3.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1639006145262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639006153424 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639006153424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639006312326 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639006312326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:28 " "Fitter routing operations ending: elapsed time is 00:03:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639006312336 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 90.06 " "Total time spent on timing analysis during the Fitter is 90.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639006313478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639006313637 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1639006313637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639006330607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639006330620 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1639006330620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639006347573 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:47 " "Fitter post-fit operations ending: elapsed time is 00:00:47" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639006360160 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639006363381 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 MAX 10 " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[1\] 3.3-V LVTTL A7 " "Pin PB\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PB[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[1\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[0\] 3.3-V LVTTL B8 " "Pin PB\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PB[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[0\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639006363616 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639006363616 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently enabled " "Pin GSENSOR_SDI has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639006363620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639006363620 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639006363620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/output_files/CGoL-Simulation.fit.smsg " "Generated suppressed messages file C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/output_files/CGoL-Simulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639006365234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5813 " "Peak virtual memory: 5813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639006369600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 18:32:49 2021 " "Processing ended: Wed Dec 08 18:32:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639006369600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:45 " "Elapsed time: 00:06:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639006369600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:38 " "Total CPU time (on all processors): 00:11:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639006369600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639006369600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639006371169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639006371170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 18:32:51 2021 " "Processing started: Wed Dec 08 18:32:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639006371170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639006371170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CGoL-Simulation -c CGoL-Simulation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CGoL-Simulation -c CGoL-Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639006371170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639006372106 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639006375486 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639006375689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639006377219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 18:32:57 2021 " "Processing ended: Wed Dec 08 18:32:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639006377219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639006377219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639006377219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639006377219 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639006377981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639006378951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639006378951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 18:32:58 2021 " "Processing started: Wed Dec 08 18:32:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639006378951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639006378951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CGoL-Simulation -c CGoL-Simulation " "Command: quartus_sta CGoL-Simulation -c CGoL-Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639006378951 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639006379121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639006379885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639006379885 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639006379935 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639006379935 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1200 " "The Timing Analyzer is analyzing 1200 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639006381036 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CGoL-Simulation.sdc " "Synopsys Design Constraints File file not found: 'CGoL-Simulation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1639006381689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006381689 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639006381768 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639006381768 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639006381768 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639006381768 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 270.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 270.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639006381768 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639006381768 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006381769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VariableClockDivider:vcd\|count\[0\] VariableClockDivider:vcd\|count\[0\] " "create_clock -period 1.000 -name VariableClockDivider:vcd\|count\[0\] VariableClockDivider:vcd\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639006381788 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[1\] SW\[1\] " "create_clock -period 1.000 -name SW\[1\] SW\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639006381788 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PB\[1\] PB\[1\] " "create_clock -period 1.000 -name PB\[1\] PB\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639006381788 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639006381788 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1639006382042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639006382043 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639006382057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639006382096 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1639006382252 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639006382595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -109.330 " "Worst-case setup slack is -109.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -109.330          -11973.700 VariableClockDivider:vcd\|count\[0\]  " " -109.330          -11973.700 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.219            -160.985 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.219            -160.985 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.264           -3239.961 SW\[1\]  " "   -5.264           -3239.961 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.912             -13.199 PB\[1\]  " "   -1.912             -13.199 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.155               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.155               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  493.424               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  493.424               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006382602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.522 " "Worst-case hold slack is -0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522             -23.033 VariableClockDivider:vcd\|count\[0\]  " "   -0.522             -23.033 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 PB\[1\]  " "    0.359               0.000 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.430               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.492               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.635               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.488               0.000 SW\[1\]  " "    1.488               0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006382940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.987 " "Worst-case recovery slack is -0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987            -374.358 VariableClockDivider:vcd\|count\[0\]  " "   -0.987            -374.358 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006382992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006382992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.195 " "Worst-case removal slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 VariableClockDivider:vcd\|count\[0\]  " "    0.195               0.000 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006383043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.554 PB\[1\]  " "   -3.000             -11.554 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[1\]  " "   -3.000              -3.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222           -2948.686 VariableClockDivider:vcd\|count\[0\]  " "   -1.222           -2948.686 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777               0.000 MAX10_CLK1_50  " "    9.777               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.757               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.757               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.761               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.761               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.756               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.756               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006383056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006383056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639006383697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639006383758 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1639006383758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639006401437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639006402493 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639006402997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -99.196 " "Worst-case setup slack is -99.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -99.196          -10665.149 VariableClockDivider:vcd\|count\[0\]  " "  -99.196          -10665.149 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.680            -131.088 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.680            -131.088 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.699           -2824.292 SW\[1\]  " "   -4.699           -2824.292 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.653             -11.420 PB\[1\]  " "   -1.653             -11.420 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.601               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.601               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  493.907               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  493.907               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006403005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.368 " "Worst-case hold slack is -0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -8.163 VariableClockDivider:vcd\|count\[0\]  " "   -0.368              -8.163 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.268               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 PB\[1\]  " "    0.325               0.000 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.356               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.418               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 SW\[1\]  " "    1.309               0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006403338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.984 " "Worst-case recovery slack is -0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984            -408.435 VariableClockDivider:vcd\|count\[0\]  " "   -0.984            -408.435 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006403400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.172 " "Worst-case removal slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 VariableClockDivider:vcd\|count\[0\]  " "    0.172               0.000 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006403464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.554 PB\[1\]  " "   -3.000             -11.554 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[1\]  " "   -3.000              -3.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222           -2948.686 VariableClockDivider:vcd\|count\[0\]  " "   -1.222           -2948.686 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784               0.000 MAX10_CLK1_50  " "    9.784               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.712               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.712               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.718               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006403476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006403476 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639006404100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639006404805 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639006405134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -52.610 " "Worst-case setup slack is -52.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.610           -5103.046 VariableClockDivider:vcd\|count\[0\]  " "  -52.610           -5103.046 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.751             -56.576 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.751             -56.576 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520           -1414.242 SW\[1\]  " "   -2.520           -1414.242 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -2.515 PB\[1\]  " "   -0.384              -2.515 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.603               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.603               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  496.825               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  496.825               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006405146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.199 " "Worst-case hold slack is -0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -4.701 VariableClockDivider:vcd\|count\[0\]  " "   -0.199              -4.701 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 PB\[1\]  " "    0.166               0.000 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.212               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.242               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.260               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055               0.000 SW\[1\]  " "    1.055               0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006405473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.315 " "Worst-case recovery slack is -0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315             -44.284 VariableClockDivider:vcd\|count\[0\]  " "   -0.315             -44.284 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006405514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.247 " "Worst-case removal slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 VariableClockDivider:vcd\|count\[0\]  " "    0.247               0.000 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006405564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -332.192 SW\[1\]  " "   -3.000            -332.192 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.767 PB\[1\]  " "   -3.000             -11.767 PB\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2413.000 VariableClockDivider:vcd\|count\[0\]  " "   -1.000           -2413.000 VariableClockDivider:vcd\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 MAX10_CLK1_50  " "    9.530               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.764               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.764               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.813               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.813               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.798               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.798               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639006405573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639006405573 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639006408014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639006408150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639006408440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 18:33:28 2021 " "Processing ended: Wed Dec 08 18:33:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639006408440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639006408440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639006408440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639006408440 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1453 s " "Quartus Prime Full Compilation was successful. 0 errors, 1453 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639006409284 ""}
