
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//post-grohtml_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401848 <.init>:
  401848:	stp	x29, x30, [sp, #-16]!
  40184c:	mov	x29, sp
  401850:	bl	402540 <printf@plt+0x870>
  401854:	ldp	x29, x30, [sp], #16
  401858:	ret

Disassembly of section .plt:

0000000000401860 <_Znam@plt-0x20>:
  401860:	stp	x16, x30, [sp, #-16]!
  401864:	adrp	x16, 441000 <_ZdlPvm@@Base+0x1b748>
  401868:	ldr	x17, [x16, #4088]
  40186c:	add	x16, x16, #0xff8
  401870:	br	x17
  401874:	nop
  401878:	nop
  40187c:	nop

0000000000401880 <_Znam@plt>:
  401880:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16]
  401888:	add	x16, x16, #0x0
  40188c:	br	x17

0000000000401890 <fputs@plt>:
  401890:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #8]
  401898:	add	x16, x16, #0x8
  40189c:	br	x17

00000000004018a0 <memcpy@plt>:
  4018a0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #16]
  4018a8:	add	x16, x16, #0x10
  4018ac:	br	x17

00000000004018b0 <ungetc@plt>:
  4018b0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #24]
  4018b8:	add	x16, x16, #0x18
  4018bc:	br	x17

00000000004018c0 <_ZSt9terminatev@plt>:
  4018c0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #32]
  4018c8:	add	x16, x16, #0x20
  4018cc:	br	x17

00000000004018d0 <isalnum@plt>:
  4018d0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #40]
  4018d8:	add	x16, x16, #0x28
  4018dc:	br	x17

00000000004018e0 <strlen@plt>:
  4018e0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #48]
  4018e8:	add	x16, x16, #0x30
  4018ec:	br	x17

00000000004018f0 <fprintf@plt>:
  4018f0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #56]
  4018f8:	add	x16, x16, #0x38
  4018fc:	br	x17

0000000000401900 <__cxa_begin_catch@plt>:
  401900:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #64]
  401908:	add	x16, x16, #0x40
  40190c:	br	x17

0000000000401910 <ctime@plt>:
  401910:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #72]
  401918:	add	x16, x16, #0x48
  40191c:	br	x17

0000000000401920 <putc@plt>:
  401920:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #80]
  401928:	add	x16, x16, #0x50
  40192c:	br	x17

0000000000401930 <islower@plt>:
  401930:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #88]
  401938:	add	x16, x16, #0x58
  40193c:	br	x17

0000000000401940 <fclose@plt>:
  401940:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #96]
  401948:	add	x16, x16, #0x60
  40194c:	br	x17

0000000000401950 <isspace@plt>:
  401950:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #104]
  401958:	add	x16, x16, #0x68
  40195c:	br	x17

0000000000401960 <memcmp@plt>:
  401960:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #112]
  401968:	add	x16, x16, #0x70
  40196c:	br	x17

0000000000401970 <strtol@plt>:
  401970:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #120]
  401978:	add	x16, x16, #0x78
  40197c:	br	x17

0000000000401980 <abs@plt>:
  401980:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #128]
  401988:	add	x16, x16, #0x80
  40198c:	br	x17

0000000000401990 <free@plt>:
  401990:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #136]
  401998:	add	x16, x16, #0x88
  40199c:	br	x17

00000000004019a0 <strchr@plt>:
  4019a0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #144]
  4019a8:	add	x16, x16, #0x90
  4019ac:	br	x17

00000000004019b0 <_exit@plt>:
  4019b0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #152]
  4019b8:	add	x16, x16, #0x98
  4019bc:	br	x17

00000000004019c0 <freopen@plt>:
  4019c0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #160]
  4019c8:	add	x16, x16, #0xa0
  4019cc:	br	x17

00000000004019d0 <strerror@plt>:
  4019d0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #168]
  4019d8:	add	x16, x16, #0xa8
  4019dc:	br	x17

00000000004019e0 <strcpy@plt>:
  4019e0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #176]
  4019e8:	add	x16, x16, #0xb0
  4019ec:	br	x17

00000000004019f0 <strtok@plt>:
  4019f0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #184]
  4019f8:	add	x16, x16, #0xb8
  4019fc:	br	x17

0000000000401a00 <sprintf@plt>:
  401a00:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #192]
  401a08:	add	x16, x16, #0xc0
  401a0c:	br	x17

0000000000401a10 <isxdigit@plt>:
  401a10:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #200]
  401a18:	add	x16, x16, #0xc8
  401a1c:	br	x17

0000000000401a20 <unlink@plt>:
  401a20:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #208]
  401a28:	add	x16, x16, #0xd0
  401a2c:	br	x17

0000000000401a30 <atoi@plt>:
  401a30:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #216]
  401a38:	add	x16, x16, #0xd8
  401a3c:	br	x17

0000000000401a40 <__libc_start_main@plt>:
  401a40:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #224]
  401a48:	add	x16, x16, #0xe0
  401a4c:	br	x17

0000000000401a50 <memchr@plt>:
  401a50:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #232]
  401a58:	add	x16, x16, #0xe8
  401a5c:	br	x17

0000000000401a60 <mkstemp@plt>:
  401a60:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #240]
  401a68:	add	x16, x16, #0xf0
  401a6c:	br	x17

0000000000401a70 <isgraph@plt>:
  401a70:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #248]
  401a78:	add	x16, x16, #0xf8
  401a7c:	br	x17

0000000000401a80 <getc@plt>:
  401a80:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #256]
  401a88:	add	x16, x16, #0x100
  401a8c:	br	x17

0000000000401a90 <strncmp@plt>:
  401a90:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #264]
  401a98:	add	x16, x16, #0x108
  401a9c:	br	x17

0000000000401aa0 <isprint@plt>:
  401aa0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #272]
  401aa8:	add	x16, x16, #0x110
  401aac:	br	x17

0000000000401ab0 <strncpy@plt>:
  401ab0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #280]
  401ab8:	add	x16, x16, #0x118
  401abc:	br	x17

0000000000401ac0 <isupper@plt>:
  401ac0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #288]
  401ac8:	add	x16, x16, #0x120
  401acc:	br	x17

0000000000401ad0 <fputc@plt>:
  401ad0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #296]
  401ad8:	add	x16, x16, #0x128
  401adc:	br	x17

0000000000401ae0 <__isoc99_sscanf@plt>:
  401ae0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #304]
  401ae8:	add	x16, x16, #0x130
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #312]
  401af8:	add	x16, x16, #0x138
  401afc:	br	x17

0000000000401b00 <fflush@plt>:
  401b00:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #320]
  401b08:	add	x16, x16, #0x140
  401b0c:	br	x17

0000000000401b10 <pathconf@plt>:
  401b10:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #328]
  401b18:	add	x16, x16, #0x148
  401b1c:	br	x17

0000000000401b20 <isalpha@plt>:
  401b20:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #336]
  401b28:	add	x16, x16, #0x150
  401b2c:	br	x17

0000000000401b30 <time@plt>:
  401b30:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #344]
  401b38:	add	x16, x16, #0x158
  401b3c:	br	x17

0000000000401b40 <_ZdaPv@plt>:
  401b40:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #352]
  401b48:	add	x16, x16, #0x160
  401b4c:	br	x17

0000000000401b50 <__errno_location@plt>:
  401b50:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #360]
  401b58:	add	x16, x16, #0x168
  401b5c:	br	x17

0000000000401b60 <wcwidth@plt>:
  401b60:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #368]
  401b68:	add	x16, x16, #0x170
  401b6c:	br	x17

0000000000401b70 <fopen@plt>:
  401b70:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #376]
  401b78:	add	x16, x16, #0x178
  401b7c:	br	x17

0000000000401b80 <strcmp@plt>:
  401b80:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #384]
  401b88:	add	x16, x16, #0x180
  401b8c:	br	x17

0000000000401b90 <fgets@plt>:
  401b90:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #392]
  401b98:	add	x16, x16, #0x188
  401b9c:	br	x17

0000000000401ba0 <isdigit@plt>:
  401ba0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #400]
  401ba8:	add	x16, x16, #0x190
  401bac:	br	x17

0000000000401bb0 <write@plt>:
  401bb0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #408]
  401bb8:	add	x16, x16, #0x198
  401bbc:	br	x17

0000000000401bc0 <malloc@plt>:
  401bc0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #416]
  401bc8:	add	x16, x16, #0x1a0
  401bcc:	br	x17

0000000000401bd0 <ispunct@plt>:
  401bd0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #424]
  401bd8:	add	x16, x16, #0x1a8
  401bdc:	br	x17

0000000000401be0 <iscntrl@plt>:
  401be0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #432]
  401be8:	add	x16, x16, #0x1b0
  401bec:	br	x17

0000000000401bf0 <abort@plt>:
  401bf0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #440]
  401bf8:	add	x16, x16, #0x1b8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #448]
  401c08:	add	x16, x16, #0x1c0
  401c0c:	br	x17

0000000000401c10 <strcasecmp@plt>:
  401c10:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #456]
  401c18:	add	x16, x16, #0x1c8
  401c1c:	br	x17

0000000000401c20 <__gxx_personality_v0@plt>:
  401c20:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #464]
  401c28:	add	x16, x16, #0x1d0
  401c2c:	br	x17

0000000000401c30 <tan@plt>:
  401c30:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #472]
  401c38:	add	x16, x16, #0x1d8
  401c3c:	br	x17

0000000000401c40 <exit@plt>:
  401c40:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #480]
  401c48:	add	x16, x16, #0x1e0
  401c4c:	br	x17

0000000000401c50 <_Unwind_Resume@plt>:
  401c50:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #488]
  401c58:	add	x16, x16, #0x1e8
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #496]
  401c68:	add	x16, x16, #0x1f0
  401c6c:	br	x17

0000000000401c70 <fdopen@plt>:
  401c70:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #504]
  401c78:	add	x16, x16, #0x1f8
  401c7c:	br	x17

0000000000401c80 <__gmon_start__@plt>:
  401c80:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #512]
  401c88:	add	x16, x16, #0x200
  401c8c:	br	x17

0000000000401c90 <__cxa_pure_virtual@plt>:
  401c90:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #520]
  401c98:	add	x16, x16, #0x208
  401c9c:	br	x17

0000000000401ca0 <setbuf@plt>:
  401ca0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #528]
  401ca8:	add	x16, x16, #0x210
  401cac:	br	x17

0000000000401cb0 <strcat@plt>:
  401cb0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #536]
  401cb8:	add	x16, x16, #0x218
  401cbc:	br	x17

0000000000401cc0 <fseek@plt>:
  401cc0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #544]
  401cc8:	add	x16, x16, #0x220
  401ccc:	br	x17

0000000000401cd0 <printf@plt>:
  401cd0:	adrp	x16, 442000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #552]
  401cd8:	add	x16, x16, #0x228
  401cdc:	br	x17

Disassembly of section .text:

0000000000401ce0 <_Znwm@@Base-0x23ad4>:
  401ce0:	stp	x29, x30, [sp, #-16]!
  401ce4:	mov	x29, sp
  401ce8:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401cec:	add	x0, x0, #0xf40
  401cf0:	bl	41c6e8 <printf@plt+0x1aa18>
  401cf4:	ldp	x29, x30, [sp], #16
  401cf8:	ret
  401cfc:	sub	sp, sp, #0x30
  401d00:	stp	x29, x30, [sp, #32]
  401d04:	add	x29, sp, #0x20
  401d08:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d0c:	add	x8, x8, #0xf48
  401d10:	adrp	x0, 426000 <_ZdlPvm@@Base+0x748>
  401d14:	add	x0, x0, #0x9c8
  401d18:	adrp	x2, 442000 <_Znam@GLIBCXX_3.4>
  401d1c:	add	x2, x2, #0x238
  401d20:	stur	x0, [x29, #-8]
  401d24:	mov	x0, x8
  401d28:	str	x8, [sp, #16]
  401d2c:	str	x2, [sp, #8]
  401d30:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  401d34:	ldur	x0, [x29, #-8]
  401d38:	ldr	x1, [sp, #16]
  401d3c:	ldr	x2, [sp, #8]
  401d40:	bl	401af0 <__cxa_atexit@plt>
  401d44:	ldp	x29, x30, [sp, #32]
  401d48:	add	sp, sp, #0x30
  401d4c:	ret
  401d50:	sub	sp, sp, #0x30
  401d54:	stp	x29, x30, [sp, #32]
  401d58:	add	x29, sp, #0x20
  401d5c:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d60:	add	x8, x8, #0xf58
  401d64:	adrp	x0, 426000 <_ZdlPvm@@Base+0x748>
  401d68:	add	x0, x0, #0x9c8
  401d6c:	adrp	x2, 442000 <_Znam@GLIBCXX_3.4>
  401d70:	add	x2, x2, #0x238
  401d74:	stur	x0, [x29, #-8]
  401d78:	mov	x0, x8
  401d7c:	str	x8, [sp, #16]
  401d80:	str	x2, [sp, #8]
  401d84:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  401d88:	ldur	x0, [x29, #-8]
  401d8c:	ldr	x1, [sp, #16]
  401d90:	ldr	x2, [sp, #8]
  401d94:	bl	401af0 <__cxa_atexit@plt>
  401d98:	ldp	x29, x30, [sp, #32]
  401d9c:	add	sp, sp, #0x30
  401da0:	ret
  401da4:	stp	x29, x30, [sp, #-16]!
  401da8:	mov	x29, sp
  401dac:	bl	401ce0 <printf@plt+0x10>
  401db0:	bl	401cfc <printf@plt+0x2c>
  401db4:	bl	401d50 <printf@plt+0x80>
  401db8:	ldp	x29, x30, [sp], #16
  401dbc:	ret
  401dc0:	stp	x29, x30, [sp, #-16]!
  401dc4:	mov	x29, sp
  401dc8:	adrp	x0, 445000 <stderr@@GLIBC_2.17+0x10d0>
  401dcc:	add	x0, x0, #0xfa6
  401dd0:	bl	41c6e8 <printf@plt+0x1aa18>
  401dd4:	ldp	x29, x30, [sp], #16
  401dd8:	ret
  401ddc:	stp	x29, x30, [sp, #-16]!
  401de0:	mov	x29, sp
  401de4:	bl	401dc0 <printf@plt+0xf0>
  401de8:	ldp	x29, x30, [sp], #16
  401dec:	ret
  401df0:	stp	x29, x30, [sp, #-16]!
  401df4:	mov	x29, sp
  401df8:	adrp	x0, 445000 <stderr@@GLIBC_2.17+0x10d0>
  401dfc:	add	x0, x0, #0xfa7
  401e00:	bl	41c6e8 <printf@plt+0x1aa18>
  401e04:	ldp	x29, x30, [sp], #16
  401e08:	ret
  401e0c:	stp	x29, x30, [sp, #-16]!
  401e10:	mov	x29, sp
  401e14:	bl	401df0 <printf@plt+0x120>
  401e18:	ldp	x29, x30, [sp], #16
  401e1c:	ret
  401e20:	stp	x29, x30, [sp, #-16]!
  401e24:	mov	x29, sp
  401e28:	adrp	x0, 445000 <stderr@@GLIBC_2.17+0x10d0>
  401e2c:	add	x0, x0, #0xfa8
  401e30:	bl	41c6e8 <printf@plt+0x1aa18>
  401e34:	ldp	x29, x30, [sp], #16
  401e38:	ret
  401e3c:	stp	x29, x30, [sp, #-16]!
  401e40:	mov	x29, sp
  401e44:	bl	401e20 <printf@plt+0x150>
  401e48:	ldp	x29, x30, [sp], #16
  401e4c:	ret
  401e50:	stp	x29, x30, [sp, #-16]!
  401e54:	mov	x29, sp
  401e58:	adrp	x0, 445000 <stderr@@GLIBC_2.17+0x10d0>
  401e5c:	add	x0, x0, #0xff0
  401e60:	bl	41c6e8 <printf@plt+0x1aa18>
  401e64:	ldp	x29, x30, [sp], #16
  401e68:	ret
  401e6c:	sub	sp, sp, #0x30
  401e70:	stp	x29, x30, [sp, #32]
  401e74:	add	x29, sp, #0x20
  401e78:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  401e7c:	add	x8, x8, #0x88
  401e80:	adrp	x9, 445000 <stderr@@GLIBC_2.17+0x10d0>
  401e84:	add	x9, x9, #0xff8
  401e88:	adrp	x0, 41b000 <printf@plt+0x19330>
  401e8c:	add	x0, x0, #0x374
  401e90:	adrp	x2, 442000 <_Znam@GLIBCXX_3.4>
  401e94:	add	x2, x2, #0x238
  401e98:	ldr	x8, [x8]
  401e9c:	stur	x8, [x29, #-8]
  401ea0:	ldur	x1, [x29, #-8]
  401ea4:	str	x0, [sp, #16]
  401ea8:	mov	x0, x9
  401eac:	str	x9, [sp, #8]
  401eb0:	str	x2, [sp]
  401eb4:	bl	41232c <printf@plt+0x1065c>
  401eb8:	ldr	x0, [sp, #16]
  401ebc:	ldr	x1, [sp, #8]
  401ec0:	ldr	x2, [sp]
  401ec4:	bl	401af0 <__cxa_atexit@plt>
  401ec8:	ldp	x29, x30, [sp, #32]
  401ecc:	add	sp, sp, #0x30
  401ed0:	ret
  401ed4:	stp	x29, x30, [sp, #-16]!
  401ed8:	mov	x29, sp
  401edc:	bl	401e50 <printf@plt+0x180>
  401ee0:	bl	401e6c <printf@plt+0x19c>
  401ee4:	ldp	x29, x30, [sp], #16
  401ee8:	ret
  401eec:	stp	x29, x30, [sp, #-16]!
  401ef0:	mov	x29, sp
  401ef4:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  401ef8:	add	x0, x0, #0x20
  401efc:	adrp	x8, 41c000 <printf@plt+0x1a330>
  401f00:	add	x8, x8, #0x6e8
  401f04:	blr	x8
  401f08:	ldp	x29, x30, [sp], #16
  401f0c:	ret
  401f10:	stp	x29, x30, [sp, #-16]!
  401f14:	mov	x29, sp
  401f18:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  401f1c:	add	x0, x0, #0x21
  401f20:	mov	w8, wzr
  401f24:	adrp	x9, 41c000 <printf@plt+0x1a330>
  401f28:	add	x9, x9, #0x66c
  401f2c:	mov	w1, w8
  401f30:	blr	x9
  401f34:	ldp	x29, x30, [sp], #16
  401f38:	ret
  401f3c:	stp	x29, x30, [sp, #-16]!
  401f40:	mov	x29, sp
  401f44:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  401f48:	add	x0, x0, #0x121
  401f4c:	mov	w8, wzr
  401f50:	adrp	x9, 41c000 <printf@plt+0x1a330>
  401f54:	add	x9, x9, #0x66c
  401f58:	mov	w1, w8
  401f5c:	blr	x9
  401f60:	ldp	x29, x30, [sp], #16
  401f64:	ret
  401f68:	stp	x29, x30, [sp, #-16]!
  401f6c:	mov	x29, sp
  401f70:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  401f74:	add	x0, x0, #0x221
  401f78:	mov	w8, wzr
  401f7c:	adrp	x9, 41c000 <printf@plt+0x1a330>
  401f80:	add	x9, x9, #0x66c
  401f84:	mov	w1, w8
  401f88:	blr	x9
  401f8c:	ldp	x29, x30, [sp], #16
  401f90:	ret
  401f94:	stp	x29, x30, [sp, #-16]!
  401f98:	mov	x29, sp
  401f9c:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  401fa0:	add	x0, x0, #0x321
  401fa4:	mov	w8, wzr
  401fa8:	adrp	x9, 41c000 <printf@plt+0x1a330>
  401fac:	add	x9, x9, #0x66c
  401fb0:	mov	w1, w8
  401fb4:	blr	x9
  401fb8:	ldp	x29, x30, [sp], #16
  401fbc:	ret
  401fc0:	stp	x29, x30, [sp, #-16]!
  401fc4:	mov	x29, sp
  401fc8:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  401fcc:	add	x0, x0, #0x421
  401fd0:	mov	w8, wzr
  401fd4:	adrp	x9, 41c000 <printf@plt+0x1a330>
  401fd8:	add	x9, x9, #0x66c
  401fdc:	mov	w1, w8
  401fe0:	blr	x9
  401fe4:	ldp	x29, x30, [sp], #16
  401fe8:	ret
  401fec:	stp	x29, x30, [sp, #-16]!
  401ff0:	mov	x29, sp
  401ff4:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  401ff8:	add	x0, x0, #0x521
  401ffc:	mov	w8, wzr
  402000:	adrp	x9, 41c000 <printf@plt+0x1a330>
  402004:	add	x9, x9, #0x66c
  402008:	mov	w1, w8
  40200c:	blr	x9
  402010:	ldp	x29, x30, [sp], #16
  402014:	ret
  402018:	stp	x29, x30, [sp, #-16]!
  40201c:	mov	x29, sp
  402020:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  402024:	add	x0, x0, #0x621
  402028:	mov	w8, wzr
  40202c:	adrp	x9, 41c000 <printf@plt+0x1a330>
  402030:	add	x9, x9, #0x66c
  402034:	mov	w1, w8
  402038:	blr	x9
  40203c:	ldp	x29, x30, [sp], #16
  402040:	ret
  402044:	stp	x29, x30, [sp, #-16]!
  402048:	mov	x29, sp
  40204c:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  402050:	add	x0, x0, #0x721
  402054:	mov	w8, wzr
  402058:	adrp	x9, 41c000 <printf@plt+0x1a330>
  40205c:	add	x9, x9, #0x66c
  402060:	mov	w1, w8
  402064:	blr	x9
  402068:	ldp	x29, x30, [sp], #16
  40206c:	ret
  402070:	stp	x29, x30, [sp, #-16]!
  402074:	mov	x29, sp
  402078:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40207c:	add	x0, x0, #0x821
  402080:	mov	w8, wzr
  402084:	adrp	x9, 41c000 <printf@plt+0x1a330>
  402088:	add	x9, x9, #0x66c
  40208c:	mov	w1, w8
  402090:	blr	x9
  402094:	ldp	x29, x30, [sp], #16
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-16]!
  4020a0:	mov	x29, sp
  4020a4:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4020a8:	add	x0, x0, #0x921
  4020ac:	mov	w8, wzr
  4020b0:	adrp	x9, 41c000 <printf@plt+0x1a330>
  4020b4:	add	x9, x9, #0x66c
  4020b8:	mov	w1, w8
  4020bc:	blr	x9
  4020c0:	ldp	x29, x30, [sp], #16
  4020c4:	ret
  4020c8:	stp	x29, x30, [sp, #-16]!
  4020cc:	mov	x29, sp
  4020d0:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4020d4:	add	x0, x0, #0xa21
  4020d8:	mov	w8, wzr
  4020dc:	adrp	x9, 41c000 <printf@plt+0x1a330>
  4020e0:	add	x9, x9, #0x66c
  4020e4:	mov	w1, w8
  4020e8:	blr	x9
  4020ec:	ldp	x29, x30, [sp], #16
  4020f0:	ret
  4020f4:	stp	x29, x30, [sp, #-16]!
  4020f8:	mov	x29, sp
  4020fc:	bl	401eec <printf@plt+0x21c>
  402100:	bl	401f10 <printf@plt+0x240>
  402104:	bl	401f3c <printf@plt+0x26c>
  402108:	bl	401f68 <printf@plt+0x298>
  40210c:	bl	401f94 <printf@plt+0x2c4>
  402110:	bl	401fc0 <printf@plt+0x2f0>
  402114:	bl	401fec <printf@plt+0x31c>
  402118:	bl	402018 <printf@plt+0x348>
  40211c:	bl	402044 <printf@plt+0x374>
  402120:	bl	402070 <printf@plt+0x3a0>
  402124:	bl	40209c <printf@plt+0x3cc>
  402128:	bl	4020c8 <printf@plt+0x3f8>
  40212c:	ldp	x29, x30, [sp], #16
  402130:	ret
  402134:	stp	x29, x30, [sp, #-16]!
  402138:	mov	x29, sp
  40213c:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  402140:	add	x0, x0, #0xb28
  402144:	adrp	x8, 41c000 <printf@plt+0x1a330>
  402148:	add	x8, x8, #0xbf0
  40214c:	blr	x8
  402150:	ldp	x29, x30, [sp], #16
  402154:	ret
  402158:	stp	x29, x30, [sp, #-16]!
  40215c:	mov	x29, sp
  402160:	bl	402134 <printf@plt+0x464>
  402164:	ldp	x29, x30, [sp], #16
  402168:	ret
  40216c:	stp	x29, x30, [sp, #-16]!
  402170:	mov	x29, sp
  402174:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  402178:	add	x0, x0, #0xb38
  40217c:	bl	41c6e8 <printf@plt+0x1aa18>
  402180:	ldp	x29, x30, [sp], #16
  402184:	ret
  402188:	stp	x29, x30, [sp, #-16]!
  40218c:	mov	x29, sp
  402190:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  402194:	add	x0, x0, #0xb39
  402198:	bl	4258e8 <_ZdlPvm@@Base+0x30>
  40219c:	ldp	x29, x30, [sp], #16
  4021a0:	ret
  4021a4:	stp	x29, x30, [sp, #-16]!
  4021a8:	mov	x29, sp
  4021ac:	bl	40216c <printf@plt+0x49c>
  4021b0:	bl	402188 <printf@plt+0x4b8>
  4021b4:	ldp	x29, x30, [sp], #16
  4021b8:	ret
  4021bc:	sub	sp, sp, #0x30
  4021c0:	stp	x29, x30, [sp, #32]
  4021c4:	add	x29, sp, #0x20
  4021c8:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4021cc:	add	x8, x8, #0xb40
  4021d0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4021d4:	add	x1, x1, #0xcde
  4021d8:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  4021dc:	add	x2, x2, #0xcee
  4021e0:	mov	w9, wzr
  4021e4:	adrp	x0, 425000 <printf@plt+0x23330>
  4021e8:	add	x0, x0, #0xfd8
  4021ec:	adrp	x10, 442000 <_Znam@GLIBCXX_3.4>
  4021f0:	add	x10, x10, #0x238
  4021f4:	stur	x0, [x29, #-8]
  4021f8:	mov	x0, x8
  4021fc:	mov	w3, w9
  402200:	mov	w4, w9
  402204:	str	x8, [sp, #16]
  402208:	str	x10, [sp, #8]
  40220c:	bl	425da0 <_ZdlPvm@@Base+0x4e8>
  402210:	ldur	x0, [x29, #-8]
  402214:	ldr	x1, [sp, #16]
  402218:	ldr	x2, [sp, #8]
  40221c:	bl	401af0 <__cxa_atexit@plt>
  402220:	ldp	x29, x30, [sp, #32]
  402224:	add	sp, sp, #0x30
  402228:	ret
  40222c:	stp	x29, x30, [sp, #-16]!
  402230:	mov	x29, sp
  402234:	bl	4021bc <printf@plt+0x4ec>
  402238:	ldp	x29, x30, [sp], #16
  40223c:	ret
  402240:	sub	sp, sp, #0x30
  402244:	stp	x29, x30, [sp, #32]
  402248:	add	x29, sp, #0x20
  40224c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  402250:	add	x8, x8, #0xbf0
  402254:	adrp	x9, 423000 <printf@plt+0x21330>
  402258:	add	x9, x9, #0x42c
  40225c:	adrp	x0, 423000 <printf@plt+0x21330>
  402260:	add	x0, x0, #0x4d4
  402264:	adrp	x2, 442000 <_Znam@GLIBCXX_3.4>
  402268:	add	x2, x2, #0x238
  40226c:	stur	x0, [x29, #-8]
  402270:	mov	x0, x8
  402274:	str	x8, [sp, #16]
  402278:	str	x2, [sp, #8]
  40227c:	blr	x9
  402280:	ldur	x0, [x29, #-8]
  402284:	ldr	x1, [sp, #16]
  402288:	ldr	x2, [sp, #8]
  40228c:	bl	401af0 <__cxa_atexit@plt>
  402290:	ldp	x29, x30, [sp, #32]
  402294:	add	sp, sp, #0x30
  402298:	ret
  40229c:	stp	x29, x30, [sp, #-16]!
  4022a0:	mov	x29, sp
  4022a4:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4022a8:	add	x0, x0, #0xc00
  4022ac:	adrp	x8, 423000 <printf@plt+0x21330>
  4022b0:	add	x8, x8, #0xdc0
  4022b4:	blr	x8
  4022b8:	ldp	x29, x30, [sp], #16
  4022bc:	ret
  4022c0:	stp	x29, x30, [sp, #-16]!
  4022c4:	mov	x29, sp
  4022c8:	bl	402240 <printf@plt+0x570>
  4022cc:	bl	40229c <printf@plt+0x5cc>
  4022d0:	ldp	x29, x30, [sp], #16
  4022d4:	ret
  4022d8:	sub	sp, sp, #0x30
  4022dc:	stp	x29, x30, [sp, #32]
  4022e0:	add	x29, sp, #0x20
  4022e4:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4022e8:	add	x8, x8, #0xc30
  4022ec:	adrp	x9, 425000 <printf@plt+0x23330>
  4022f0:	add	x9, x9, #0x1bc
  4022f4:	adrp	x0, 425000 <printf@plt+0x23330>
  4022f8:	add	x0, x0, #0x2c0
  4022fc:	adrp	x2, 442000 <_Znam@GLIBCXX_3.4>
  402300:	add	x2, x2, #0x238
  402304:	stur	x0, [x29, #-8]
  402308:	mov	x0, x8
  40230c:	str	x8, [sp, #16]
  402310:	str	x2, [sp, #8]
  402314:	blr	x9
  402318:	ldur	x0, [x29, #-8]
  40231c:	ldr	x1, [sp, #16]
  402320:	ldr	x2, [sp, #8]
  402324:	bl	401af0 <__cxa_atexit@plt>
  402328:	ldp	x29, x30, [sp, #32]
  40232c:	add	sp, sp, #0x30
  402330:	ret
  402334:	stp	x29, x30, [sp, #-16]!
  402338:	mov	x29, sp
  40233c:	bl	4022d8 <printf@plt+0x608>
  402340:	ldp	x29, x30, [sp], #16
  402344:	ret
  402348:	stp	x29, x30, [sp, #-16]!
  40234c:	mov	x29, sp
  402350:	adrp	x0, 447000 <stderr@@GLIBC_2.17+0x30d0>
  402354:	add	x0, x0, #0xc58
  402358:	adrp	x8, 425000 <printf@plt+0x23330>
  40235c:	add	x8, x8, #0x8e8
  402360:	blr	x8
  402364:	ldp	x29, x30, [sp], #16
  402368:	ret
  40236c:	stp	x29, x30, [sp, #-16]!
  402370:	mov	x29, sp
  402374:	bl	402348 <printf@plt+0x678>
  402378:	ldp	x29, x30, [sp], #16
  40237c:	ret
  402380:	stp	x29, x30, [sp, #-16]!
  402384:	mov	x29, sp
  402388:	adrp	x0, 448000 <stderr@@GLIBC_2.17+0x40d0>
  40238c:	add	x0, x0, #0x78
  402390:	bl	41c4f4 <printf@plt+0x1a824>
  402394:	ldp	x29, x30, [sp], #16
  402398:	ret
  40239c:	stp	x29, x30, [sp, #-16]!
  4023a0:	mov	x29, sp
  4023a4:	adrp	x0, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4023a8:	add	x0, x0, #0x80
  4023ac:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4023b0:	add	x1, x1, #0x5e1
  4023b4:	mov	w8, wzr
  4023b8:	adrp	x9, 427000 <_ZdlPvm@@Base+0x1748>
  4023bc:	add	x9, x9, #0x950
  4023c0:	mov	w2, w8
  4023c4:	blr	x9
  4023c8:	ldp	x29, x30, [sp], #16
  4023cc:	ret
  4023d0:	stp	x29, x30, [sp, #-16]!
  4023d4:	mov	x29, sp
  4023d8:	adrp	x0, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4023dc:	add	x0, x0, #0x88
  4023e0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4023e4:	add	x1, x1, #0x468
  4023e8:	mov	w8, wzr
  4023ec:	adrp	x9, 427000 <_ZdlPvm@@Base+0x1748>
  4023f0:	add	x9, x9, #0x950
  4023f4:	mov	w2, w8
  4023f8:	blr	x9
  4023fc:	ldp	x29, x30, [sp], #16
  402400:	ret
  402404:	stp	x29, x30, [sp, #-16]!
  402408:	mov	x29, sp
  40240c:	bl	402380 <printf@plt+0x6b0>
  402410:	bl	40239c <printf@plt+0x6cc>
  402414:	bl	4023d0 <printf@plt+0x700>
  402418:	ldp	x29, x30, [sp], #16
  40241c:	ret
  402420:	sub	sp, sp, #0x30
  402424:	stp	x29, x30, [sp, #32]
  402428:	add	x29, sp, #0x20
  40242c:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  402430:	add	x8, x8, #0xa4
  402434:	adrp	x9, 428000 <_ZdlPvm@@Base+0x2748>
  402438:	add	x9, x9, #0xe0
  40243c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x2748>
  402440:	add	x0, x0, #0x274
  402444:	adrp	x2, 442000 <_Znam@GLIBCXX_3.4>
  402448:	add	x2, x2, #0x238
  40244c:	stur	x0, [x29, #-8]
  402450:	mov	x0, x8
  402454:	str	x8, [sp, #16]
  402458:	str	x2, [sp, #8]
  40245c:	blr	x9
  402460:	ldur	x0, [x29, #-8]
  402464:	ldr	x1, [sp, #16]
  402468:	ldr	x2, [sp, #8]
  40246c:	bl	401af0 <__cxa_atexit@plt>
  402470:	ldp	x29, x30, [sp, #32]
  402474:	add	sp, sp, #0x30
  402478:	ret
  40247c:	stp	x29, x30, [sp, #-16]!
  402480:	mov	x29, sp
  402484:	adrp	x0, 428000 <_ZdlPvm@@Base+0x2748>
  402488:	add	x0, x0, #0x37c
  40248c:	adrp	x1, 448000 <stderr@@GLIBC_2.17+0x40d0>
  402490:	add	x1, x1, #0xb0
  402494:	adrp	x2, 442000 <_Znam@GLIBCXX_3.4>
  402498:	add	x2, x2, #0x238
  40249c:	bl	401af0 <__cxa_atexit@plt>
  4024a0:	ldp	x29, x30, [sp], #16
  4024a4:	ret
  4024a8:	stp	x29, x30, [sp, #-16]!
  4024ac:	mov	x29, sp
  4024b0:	bl	402420 <printf@plt+0x750>
  4024b4:	bl	40247c <printf@plt+0x7ac>
  4024b8:	ldp	x29, x30, [sp], #16
  4024bc:	ret
  4024c0:	stp	x29, x30, [sp, #-16]!
  4024c4:	mov	x29, sp
  4024c8:	adrp	x0, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4024cc:	add	x0, x0, #0xb1
  4024d0:	bl	41c6e8 <printf@plt+0x1aa18>
  4024d4:	ldp	x29, x30, [sp], #16
  4024d8:	ret
  4024dc:	stp	x29, x30, [sp, #-16]!
  4024e0:	mov	x29, sp
  4024e4:	bl	4024c0 <printf@plt+0x7f0>
  4024e8:	ldp	x29, x30, [sp], #16
  4024ec:	ret
  4024f0:	mov	x29, #0x0                   	// #0
  4024f4:	mov	x30, #0x0                   	// #0
  4024f8:	mov	x5, x0
  4024fc:	ldr	x1, [sp]
  402500:	add	x2, sp, #0x8
  402504:	mov	x6, sp
  402508:	movz	x0, #0x0, lsl #48
  40250c:	movk	x0, #0x0, lsl #32
  402510:	movk	x0, #0x41, lsl #16
  402514:	movk	x0, #0x1f00
  402518:	movz	x3, #0x0, lsl #48
  40251c:	movk	x3, #0x0, lsl #32
  402520:	movk	x3, #0x42, lsl #16
  402524:	movk	x3, #0x88b0
  402528:	movz	x4, #0x0, lsl #48
  40252c:	movk	x4, #0x0, lsl #32
  402530:	movk	x4, #0x42, lsl #16
  402534:	movk	x4, #0x8930
  402538:	bl	401a40 <__libc_start_main@plt>
  40253c:	bl	401bf0 <abort@plt>
  402540:	adrp	x0, 441000 <_ZdlPvm@@Base+0x1b748>
  402544:	ldr	x0, [x0, #4064]
  402548:	cbz	x0, 402550 <printf@plt+0x880>
  40254c:	b	401c80 <__gmon_start__@plt>
  402550:	ret
  402554:	nop
  402558:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40255c:	add	x0, x0, #0xf20
  402560:	adrp	x1, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402564:	add	x1, x1, #0xf20
  402568:	cmp	x1, x0
  40256c:	b.eq	402584 <printf@plt+0x8b4>  // b.none
  402570:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  402574:	ldr	x1, [x1, #2384]
  402578:	cbz	x1, 402584 <printf@plt+0x8b4>
  40257c:	mov	x16, x1
  402580:	br	x16
  402584:	ret
  402588:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40258c:	add	x0, x0, #0xf20
  402590:	adrp	x1, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402594:	add	x1, x1, #0xf20
  402598:	sub	x1, x1, x0
  40259c:	lsr	x2, x1, #63
  4025a0:	add	x1, x2, x1, asr #3
  4025a4:	cmp	xzr, x1, asr #1
  4025a8:	asr	x1, x1, #1
  4025ac:	b.eq	4025c4 <printf@plt+0x8f4>  // b.none
  4025b0:	adrp	x2, 428000 <_ZdlPvm@@Base+0x2748>
  4025b4:	ldr	x2, [x2, #2392]
  4025b8:	cbz	x2, 4025c4 <printf@plt+0x8f4>
  4025bc:	mov	x16, x2
  4025c0:	br	x16
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-32]!
  4025cc:	mov	x29, sp
  4025d0:	str	x19, [sp, #16]
  4025d4:	adrp	x19, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4025d8:	ldrb	w0, [x19, #3896]
  4025dc:	cbnz	w0, 4025ec <printf@plt+0x91c>
  4025e0:	bl	402558 <printf@plt+0x888>
  4025e4:	mov	w0, #0x1                   	// #1
  4025e8:	strb	w0, [x19, #3896]
  4025ec:	ldr	x19, [sp, #16]
  4025f0:	ldp	x29, x30, [sp], #32
  4025f4:	ret
  4025f8:	b	402588 <printf@plt+0x8b8>
  4025fc:	ret
  402600:	sub	sp, sp, #0x20
  402604:	stp	x29, x30, [sp, #16]
  402608:	add	x29, sp, #0x10
  40260c:	mov	x8, xzr
  402610:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  402614:	add	x9, x9, #0x5e1
  402618:	str	x0, [sp, #8]
  40261c:	str	x1, [sp]
  402620:	ldr	x10, [sp, #8]
  402624:	ldr	x11, [sp]
  402628:	str	x11, [x10]
  40262c:	str	x8, [x10, #8]
  402630:	str	wzr, [x10, #16]
  402634:	str	wzr, [x10, #20]
  402638:	add	x0, x10, #0x18
  40263c:	mov	x1, x9
  402640:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  402644:	ldp	x29, x30, [sp, #16]
  402648:	add	sp, sp, #0x20
  40264c:	ret
  402650:	sub	sp, sp, #0x10
  402654:	mov	x8, xzr
  402658:	str	x0, [sp, #8]
  40265c:	ldr	x9, [sp, #8]
  402660:	str	x8, [x9]
  402664:	str	x8, [x9, #8]
  402668:	str	x8, [x9, #16]
  40266c:	add	sp, sp, #0x10
  402670:	ret
  402674:	sub	sp, sp, #0x20
  402678:	str	x0, [sp, #16]
  40267c:	ldr	x8, [sp, #16]
  402680:	ldr	x9, [x8, #16]
  402684:	str	x8, [sp, #8]
  402688:	cbz	x9, 4026a0 <printf@plt+0x9d0>
  40268c:	ldr	x8, [sp, #8]
  402690:	ldr	x9, [x8, #16]
  402694:	ldr	x9, [x9]
  402698:	str	x9, [sp, #24]
  40269c:	b	4026a8 <printf@plt+0x9d8>
  4026a0:	mov	x8, xzr
  4026a4:	str	x8, [sp, #24]
  4026a8:	ldr	x0, [sp, #24]
  4026ac:	add	sp, sp, #0x20
  4026b0:	ret
  4026b4:	sub	sp, sp, #0x10
  4026b8:	str	x0, [sp, #8]
  4026bc:	ldr	x8, [sp, #8]
  4026c0:	ldr	x9, [x8]
  4026c4:	str	x9, [x8, #16]
  4026c8:	add	sp, sp, #0x10
  4026cc:	ret
  4026d0:	sub	sp, sp, #0x10
  4026d4:	str	x0, [sp, #8]
  4026d8:	ldr	x8, [sp, #8]
  4026dc:	ldr	x9, [x8, #16]
  4026e0:	str	x8, [sp]
  4026e4:	cbz	x9, 4026f8 <printf@plt+0xa28>
  4026e8:	ldr	x8, [sp]
  4026ec:	ldr	x9, [x8, #16]
  4026f0:	ldr	x9, [x9, #8]
  4026f4:	str	x9, [x8, #16]
  4026f8:	add	sp, sp, #0x10
  4026fc:	ret
  402700:	sub	sp, sp, #0x50
  402704:	stp	x29, x30, [sp, #64]
  402708:	add	x29, sp, #0x40
  40270c:	stur	x0, [x29, #-8]
  402710:	stur	x1, [x29, #-16]
  402714:	ldur	x8, [x29, #-8]
  402718:	ldr	x9, [x8]
  40271c:	str	x8, [sp, #24]
  402720:	cbnz	x9, 402770 <printf@plt+0xaa0>
  402724:	mov	x0, #0x28                  	// #40
  402728:	bl	4257b4 <_Znwm@@Base>
  40272c:	ldur	x1, [x29, #-16]
  402730:	str	x0, [sp, #16]
  402734:	adrp	x8, 402000 <printf@plt+0x330>
  402738:	add	x8, x8, #0x600
  40273c:	blr	x8
  402740:	b	402744 <printf@plt+0xa74>
  402744:	ldr	x8, [sp, #16]
  402748:	ldr	x9, [sp, #24]
  40274c:	str	x8, [x9]
  402750:	ldr	x10, [x9]
  402754:	str	x10, [x9, #8]
  402758:	b	4027c4 <printf@plt+0xaf4>
  40275c:	stur	x0, [x29, #-24]
  402760:	stur	w1, [x29, #-28]
  402764:	ldr	x0, [sp, #16]
  402768:	bl	42588c <_ZdlPv@@Base>
  40276c:	b	4027dc <printf@plt+0xb0c>
  402770:	mov	x0, #0x28                  	// #40
  402774:	bl	4257b4 <_Znwm@@Base>
  402778:	ldur	x1, [x29, #-16]
  40277c:	str	x0, [sp, #8]
  402780:	adrp	x8, 402000 <printf@plt+0x330>
  402784:	add	x8, x8, #0x600
  402788:	blr	x8
  40278c:	b	402790 <printf@plt+0xac0>
  402790:	ldr	x8, [sp, #24]
  402794:	ldr	x9, [x8, #8]
  402798:	ldr	x10, [sp, #8]
  40279c:	str	x10, [x9, #8]
  4027a0:	ldr	x9, [x8, #8]
  4027a4:	ldr	x9, [x9, #8]
  4027a8:	str	x9, [x8, #8]
  4027ac:	b	4027c4 <printf@plt+0xaf4>
  4027b0:	stur	x0, [x29, #-24]
  4027b4:	stur	w1, [x29, #-28]
  4027b8:	ldr	x0, [sp, #8]
  4027bc:	bl	42588c <_ZdlPv@@Base>
  4027c0:	b	4027dc <printf@plt+0xb0c>
  4027c4:	ldr	x8, [sp, #24]
  4027c8:	ldr	x9, [x8, #8]
  4027cc:	str	x9, [x8, #16]
  4027d0:	ldp	x29, x30, [sp, #64]
  4027d4:	add	sp, sp, #0x50
  4027d8:	ret
  4027dc:	ldur	x0, [x29, #-24]
  4027e0:	bl	401c50 <_Unwind_Resume@plt>
  4027e4:	sub	sp, sp, #0x30
  4027e8:	stp	x29, x30, [sp, #32]
  4027ec:	add	x29, sp, #0x20
  4027f0:	stur	x0, [x29, #-8]
  4027f4:	ldur	x8, [x29, #-8]
  4027f8:	ldr	x9, [x8, #16]
  4027fc:	str	x1, [sp, #16]
  402800:	str	x8, [sp, #8]
  402804:	cbz	x9, 40282c <printf@plt+0xb5c>
  402808:	ldr	x8, [sp, #8]
  40280c:	ldr	x9, [x8, #16]
  402810:	add	x0, x9, #0x18
  402814:	ldr	x1, [sp, #16]
  402818:	bl	426a30 <_ZdlPvm@@Base+0x1178>
  40281c:	ldr	x8, [sp, #8]
  402820:	ldr	x9, [x8, #16]
  402824:	mov	w10, #0x1                   	// #1
  402828:	str	w10, [x9, #16]
  40282c:	ldp	x29, x30, [sp, #32]
  402830:	add	sp, sp, #0x30
  402834:	ret
  402838:	sub	sp, sp, #0x10
  40283c:	str	x0, [sp, #8]
  402840:	ldr	x8, [sp, #8]
  402844:	ldr	x9, [x8, #16]
  402848:	str	x8, [sp]
  40284c:	cbz	x9, 402860 <printf@plt+0xb90>
  402850:	ldr	x8, [sp]
  402854:	ldr	x9, [x8, #16]
  402858:	mov	w10, #0x1                   	// #1
  40285c:	str	w10, [x9, #20]
  402860:	add	sp, sp, #0x10
  402864:	ret
  402868:	sub	sp, sp, #0x20
  40286c:	str	x0, [sp, #16]
  402870:	ldr	x8, [sp, #16]
  402874:	ldr	x9, [x8, #16]
  402878:	str	x8, [sp, #8]
  40287c:	cbz	x9, 402894 <printf@plt+0xbc4>
  402880:	ldr	x8, [sp, #8]
  402884:	ldr	x9, [x8, #16]
  402888:	ldr	w10, [x9, #20]
  40288c:	str	w10, [sp, #28]
  402890:	b	402898 <printf@plt+0xbc8>
  402894:	str	wzr, [sp, #28]
  402898:	ldr	w0, [sp, #28]
  40289c:	add	sp, sp, #0x20
  4028a0:	ret
  4028a4:	sub	sp, sp, #0x20
  4028a8:	str	x0, [sp, #16]
  4028ac:	ldr	x8, [sp, #16]
  4028b0:	ldr	x9, [x8, #16]
  4028b4:	str	x8, [sp, #8]
  4028b8:	cbz	x9, 4028d0 <printf@plt+0xc00>
  4028bc:	ldr	x8, [sp, #8]
  4028c0:	ldr	x9, [x8, #16]
  4028c4:	ldr	w10, [x9, #16]
  4028c8:	str	w10, [sp, #28]
  4028cc:	b	4028d4 <printf@plt+0xc04>
  4028d0:	str	wzr, [sp, #28]
  4028d4:	ldr	w0, [sp, #28]
  4028d8:	add	sp, sp, #0x20
  4028dc:	ret
  4028e0:	sub	sp, sp, #0x30
  4028e4:	stp	x29, x30, [sp, #32]
  4028e8:	add	x29, sp, #0x20
  4028ec:	stur	x8, [x29, #-8]
  4028f0:	str	x0, [sp, #16]
  4028f4:	ldr	x9, [sp, #16]
  4028f8:	ldr	x10, [x9, #16]
  4028fc:	str	x8, [sp, #8]
  402900:	str	x9, [sp]
  402904:	cbz	x10, 402920 <printf@plt+0xc50>
  402908:	ldr	x8, [sp]
  40290c:	ldr	x9, [x8, #16]
  402910:	add	x1, x9, #0x18
  402914:	ldr	x0, [sp, #8]
  402918:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  40291c:	b	402930 <printf@plt+0xc60>
  402920:	ldr	x0, [sp, #8]
  402924:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  402928:	add	x1, x1, #0x5e1
  40292c:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  402930:	ldp	x29, x30, [sp, #32]
  402934:	add	sp, sp, #0x30
  402938:	ret
  40293c:	sub	sp, sp, #0x30
  402940:	stp	x29, x30, [sp, #32]
  402944:	add	x29, sp, #0x20
  402948:	stur	x8, [x29, #-8]
  40294c:	str	x0, [sp, #16]
  402950:	ldr	x9, [sp, #16]
  402954:	ldr	x10, [x9, #16]
  402958:	str	x8, [sp, #8]
  40295c:	str	x9, [sp]
  402960:	cbz	x10, 402990 <printf@plt+0xcc0>
  402964:	ldr	x8, [sp]
  402968:	ldr	x9, [x8, #16]
  40296c:	ldr	x9, [x9, #8]
  402970:	cbz	x9, 402990 <printf@plt+0xcc0>
  402974:	ldr	x8, [sp]
  402978:	ldr	x9, [x8, #16]
  40297c:	ldr	x9, [x9, #8]
  402980:	add	x1, x9, #0x18
  402984:	ldr	x0, [sp, #8]
  402988:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  40298c:	b	4029a0 <printf@plt+0xcd0>
  402990:	ldr	x0, [sp, #8]
  402994:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  402998:	add	x1, x1, #0x5e1
  40299c:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  4029a0:	ldp	x29, x30, [sp, #32]
  4029a4:	add	sp, sp, #0x30
  4029a8:	ret
  4029ac:	sub	sp, sp, #0x20
  4029b0:	stp	x29, x30, [sp, #16]
  4029b4:	add	x29, sp, #0x10
  4029b8:	mov	x8, xzr
  4029bc:	adrp	x9, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4029c0:	add	x9, x9, #0x88
  4029c4:	str	x0, [sp, #8]
  4029c8:	ldr	x10, [sp, #8]
  4029cc:	str	x8, [x10]
  4029d0:	add	x0, x10, #0x18
  4029d4:	ldr	x8, [x9]
  4029d8:	str	x8, [sp]
  4029dc:	ldr	x1, [sp]
  4029e0:	bl	41232c <printf@plt+0x1065c>
  4029e4:	ldp	x29, x30, [sp, #16]
  4029e8:	add	sp, sp, #0x20
  4029ec:	ret
  4029f0:	sub	sp, sp, #0x30
  4029f4:	stp	x29, x30, [sp, #32]
  4029f8:	add	x29, sp, #0x20
  4029fc:	mov	x8, #0x28                  	// #40
  402a00:	stur	x0, [x29, #-8]
  402a04:	str	x1, [sp, #16]
  402a08:	str	w2, [sp, #12]
  402a0c:	str	w3, [sp, #8]
  402a10:	str	w4, [sp, #4]
  402a14:	str	w5, [sp]
  402a18:	ldur	x9, [x29, #-8]
  402a1c:	ldr	x10, [sp, #16]
  402a20:	str	x10, [x9]
  402a24:	ldr	w11, [sp, #12]
  402a28:	str	w11, [x9, #8]
  402a2c:	ldr	w11, [sp]
  402a30:	str	w11, [x9, #12]
  402a34:	ldr	w11, [sp, #8]
  402a38:	str	w11, [x9, #16]
  402a3c:	ldr	w11, [sp, #4]
  402a40:	str	w11, [x9, #20]
  402a44:	add	x0, x9, #0x18
  402a48:	mov	x1, x6
  402a4c:	mov	x2, x8
  402a50:	bl	4018a0 <memcpy@plt>
  402a54:	ldp	x29, x30, [sp, #32]
  402a58:	add	sp, sp, #0x30
  402a5c:	ret
  402a60:	sub	sp, sp, #0x30
  402a64:	stp	x29, x30, [sp, #32]
  402a68:	add	x29, sp, #0x20
  402a6c:	stur	x0, [x29, #-8]
  402a70:	str	x1, [sp, #16]
  402a74:	ldur	x8, [x29, #-8]
  402a78:	ldr	x9, [x8]
  402a7c:	ldr	x10, [sp, #16]
  402a80:	ldr	x10, [x10]
  402a84:	mov	w11, #0x0                   	// #0
  402a88:	cmp	x9, x10
  402a8c:	str	x8, [sp, #8]
  402a90:	str	w11, [sp, #4]
  402a94:	b.ne	402b18 <printf@plt+0xe48>  // b.any
  402a98:	ldr	x8, [sp, #8]
  402a9c:	ldr	w9, [x8, #8]
  402aa0:	ldr	x10, [sp, #16]
  402aa4:	ldr	w11, [x10, #8]
  402aa8:	mov	w12, #0x0                   	// #0
  402aac:	cmp	w9, w11
  402ab0:	str	w12, [sp, #4]
  402ab4:	b.ne	402b18 <printf@plt+0xe48>  // b.any
  402ab8:	ldr	x8, [sp, #8]
  402abc:	ldr	w9, [x8, #16]
  402ac0:	ldr	x10, [sp, #16]
  402ac4:	ldr	w11, [x10, #16]
  402ac8:	mov	w12, #0x0                   	// #0
  402acc:	cmp	w9, w11
  402ad0:	str	w12, [sp, #4]
  402ad4:	b.ne	402b18 <printf@plt+0xe48>  // b.any
  402ad8:	ldr	x8, [sp, #8]
  402adc:	ldr	w9, [x8, #20]
  402ae0:	ldr	x10, [sp, #16]
  402ae4:	ldr	w11, [x10, #20]
  402ae8:	mov	w12, #0x0                   	// #0
  402aec:	cmp	w9, w11
  402af0:	str	w12, [sp, #4]
  402af4:	b.ne	402b18 <printf@plt+0xe48>  // b.any
  402af8:	ldr	x8, [sp, #8]
  402afc:	add	x0, x8, #0x18
  402b00:	ldr	x9, [sp, #16]
  402b04:	add	x1, x9, #0x18
  402b08:	bl	41b384 <printf@plt+0x196b4>
  402b0c:	cmp	w0, #0x0
  402b10:	cset	w10, ne  // ne = any
  402b14:	str	w10, [sp, #4]
  402b18:	ldr	w8, [sp, #4]
  402b1c:	and	w0, w8, #0x1
  402b20:	ldp	x29, x30, [sp, #32]
  402b24:	add	sp, sp, #0x30
  402b28:	ret
  402b2c:	sub	sp, sp, #0x20
  402b30:	stp	x29, x30, [sp, #16]
  402b34:	add	x29, sp, #0x10
  402b38:	str	x0, [sp, #8]
  402b3c:	str	x1, [sp]
  402b40:	ldr	x0, [sp, #8]
  402b44:	ldr	x1, [sp]
  402b48:	bl	402a60 <printf@plt+0xd90>
  402b4c:	cmp	w0, #0x0
  402b50:	cset	w8, ne  // ne = any
  402b54:	eor	w8, w8, #0x1
  402b58:	and	w0, w8, #0x1
  402b5c:	ldp	x29, x30, [sp, #16]
  402b60:	add	sp, sp, #0x20
  402b64:	ret
  402b68:	sub	sp, sp, #0x10
  402b6c:	mov	x8, xzr
  402b70:	str	x0, [sp, #8]
  402b74:	ldr	x9, [sp, #8]
  402b78:	str	x8, [x9]
  402b7c:	str	wzr, [x9, #8]
  402b80:	str	x8, [x9, #16]
  402b84:	add	sp, sp, #0x10
  402b88:	ret
  402b8c:	sub	sp, sp, #0x30
  402b90:	stp	x29, x30, [sp, #32]
  402b94:	add	x29, sp, #0x20
  402b98:	mov	x8, xzr
  402b9c:	mov	w9, #0x100                 	// #256
  402ba0:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  402ba4:	add	x10, x10, #0xb28
  402ba8:	stur	x0, [x29, #-8]
  402bac:	stur	w1, [x29, #-12]
  402bb0:	ldur	x11, [x29, #-8]
  402bb4:	str	wzr, [x11, #8]
  402bb8:	str	x8, [x11, #16]
  402bbc:	ldur	w0, [x29, #-12]
  402bc0:	mov	w1, w9
  402bc4:	str	x10, [sp, #8]
  402bc8:	str	x11, [sp]
  402bcc:	bl	402c10 <printf@plt+0xf40>
  402bd0:	mov	w2, w0
  402bd4:	sxtw	x0, w2
  402bd8:	bl	401880 <_Znam@plt>
  402bdc:	ldr	x8, [sp]
  402be0:	str	x0, [x8]
  402be4:	ldr	x10, [x8]
  402be8:	cbnz	x10, 402c04 <printf@plt+0xf34>
  402bec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x2748>
  402bf0:	add	x0, x0, #0xf20
  402bf4:	ldr	x1, [sp, #8]
  402bf8:	ldr	x2, [sp, #8]
  402bfc:	ldr	x3, [sp, #8]
  402c00:	bl	41d068 <printf@plt+0x1b398>
  402c04:	ldp	x29, x30, [sp, #32]
  402c08:	add	sp, sp, #0x30
  402c0c:	ret
  402c10:	sub	sp, sp, #0x10
  402c14:	str	w0, [sp, #8]
  402c18:	str	w1, [sp, #4]
  402c1c:	ldr	w8, [sp, #8]
  402c20:	ldr	w9, [sp, #4]
  402c24:	cmp	w8, w9
  402c28:	b.le	402c38 <printf@plt+0xf68>
  402c2c:	ldr	w8, [sp, #8]
  402c30:	str	w8, [sp, #12]
  402c34:	b	402c40 <printf@plt+0xf70>
  402c38:	ldr	w8, [sp, #4]
  402c3c:	str	w8, [sp, #12]
  402c40:	ldr	w0, [sp, #12]
  402c44:	add	sp, sp, #0x10
  402c48:	ret
  402c4c:	sub	sp, sp, #0x30
  402c50:	stp	x29, x30, [sp, #32]
  402c54:	add	x29, sp, #0x20
  402c58:	stur	x0, [x29, #-8]
  402c5c:	ldur	x8, [x29, #-8]
  402c60:	ldr	x9, [x8]
  402c64:	str	x8, [sp, #16]
  402c68:	cbz	x9, 402c84 <printf@plt+0xfb4>
  402c6c:	ldr	x8, [sp, #16]
  402c70:	ldr	x9, [x8]
  402c74:	str	x9, [sp, #8]
  402c78:	cbz	x9, 402c84 <printf@plt+0xfb4>
  402c7c:	ldr	x0, [sp, #8]
  402c80:	bl	401b40 <_ZdaPv@plt>
  402c84:	ldp	x29, x30, [sp, #32]
  402c88:	add	sp, sp, #0x30
  402c8c:	ret
  402c90:	sub	sp, sp, #0x10
  402c94:	mov	x8, xzr
  402c98:	str	x0, [sp, #8]
  402c9c:	ldr	x9, [sp, #8]
  402ca0:	str	x8, [x9]
  402ca4:	str	x8, [x9, #8]
  402ca8:	add	sp, sp, #0x10
  402cac:	ret
  402cb0:	sub	sp, sp, #0x30
  402cb4:	stp	x29, x30, [sp, #32]
  402cb8:	add	x29, sp, #0x20
  402cbc:	stur	x0, [x29, #-8]
  402cc0:	ldur	x8, [x29, #-8]
  402cc4:	str	x8, [sp, #8]
  402cc8:	ldr	x8, [sp, #8]
  402ccc:	ldr	x9, [x8]
  402cd0:	cbz	x9, 402d14 <printf@plt+0x1044>
  402cd4:	ldr	x8, [sp, #8]
  402cd8:	ldr	x9, [x8]
  402cdc:	str	x9, [sp, #16]
  402ce0:	ldr	x9, [x8]
  402ce4:	ldr	x9, [x9, #16]
  402ce8:	str	x9, [x8]
  402cec:	ldr	x9, [sp, #16]
  402cf0:	str	x9, [sp]
  402cf4:	cbz	x9, 402d10 <printf@plt+0x1040>
  402cf8:	ldr	x0, [sp]
  402cfc:	adrp	x8, 402000 <printf@plt+0x330>
  402d00:	add	x8, x8, #0xc4c
  402d04:	blr	x8
  402d08:	ldr	x0, [sp]
  402d0c:	bl	42588c <_ZdlPv@@Base>
  402d10:	b	402cc8 <printf@plt+0xff8>
  402d14:	ldp	x29, x30, [sp, #32]
  402d18:	add	sp, sp, #0x30
  402d1c:	ret
  402d20:	sub	sp, sp, #0x60
  402d24:	stp	x29, x30, [sp, #80]
  402d28:	add	x29, sp, #0x50
  402d2c:	stur	x0, [x29, #-16]
  402d30:	stur	x1, [x29, #-24]
  402d34:	stur	w2, [x29, #-28]
  402d38:	ldur	x8, [x29, #-16]
  402d3c:	stur	wzr, [x29, #-32]
  402d40:	ldur	x9, [x29, #-24]
  402d44:	str	x8, [sp, #16]
  402d48:	cbz	x9, 402d54 <printf@plt+0x1084>
  402d4c:	ldur	w8, [x29, #-28]
  402d50:	cbnz	w8, 402d60 <printf@plt+0x1090>
  402d54:	mov	x8, xzr
  402d58:	stur	x8, [x29, #-8]
  402d5c:	b	402ef0 <printf@plt+0x1220>
  402d60:	ldr	x8, [sp, #16]
  402d64:	ldr	x9, [x8, #8]
  402d68:	cbnz	x9, 402dbc <printf@plt+0x10ec>
  402d6c:	mov	x0, #0x18                  	// #24
  402d70:	bl	4257b4 <_Znwm@@Base>
  402d74:	ldur	w8, [x29, #-28]
  402d78:	add	w1, w8, #0x1
  402d7c:	str	x0, [sp, #8]
  402d80:	adrp	x9, 402000 <printf@plt+0x330>
  402d84:	add	x9, x9, #0xb8c
  402d88:	blr	x9
  402d8c:	b	402d90 <printf@plt+0x10c0>
  402d90:	ldr	x8, [sp, #8]
  402d94:	ldr	x9, [sp, #16]
  402d98:	str	x8, [x9, #8]
  402d9c:	ldr	x10, [x9, #8]
  402da0:	str	x10, [x9]
  402da4:	b	402e34 <printf@plt+0x1164>
  402da8:	str	x0, [sp, #32]
  402dac:	str	w1, [sp, #28]
  402db0:	ldr	x0, [sp, #8]
  402db4:	bl	42588c <_ZdlPv@@Base>
  402db8:	b	402f00 <printf@plt+0x1230>
  402dbc:	ldr	x8, [sp, #16]
  402dc0:	ldr	x9, [x8, #8]
  402dc4:	ldr	w10, [x9, #8]
  402dc8:	ldur	w11, [x29, #-28]
  402dcc:	add	w10, w10, w11
  402dd0:	add	w10, w10, #0x1
  402dd4:	cmp	w10, #0x100
  402dd8:	b.ls	402e34 <printf@plt+0x1164>  // b.plast
  402ddc:	mov	x0, #0x18                  	// #24
  402de0:	bl	4257b4 <_Znwm@@Base>
  402de4:	ldur	w8, [x29, #-28]
  402de8:	add	w1, w8, #0x1
  402dec:	str	x0, [sp]
  402df0:	adrp	x9, 402000 <printf@plt+0x330>
  402df4:	add	x9, x9, #0xb8c
  402df8:	blr	x9
  402dfc:	b	402e00 <printf@plt+0x1130>
  402e00:	ldr	x8, [sp, #16]
  402e04:	ldr	x9, [x8, #8]
  402e08:	ldr	x10, [sp]
  402e0c:	str	x10, [x9, #16]
  402e10:	ldr	x9, [x8, #8]
  402e14:	ldr	x9, [x9, #16]
  402e18:	str	x9, [x8, #8]
  402e1c:	b	402e34 <printf@plt+0x1164>
  402e20:	str	x0, [sp, #32]
  402e24:	str	w1, [sp, #28]
  402e28:	ldr	x0, [sp]
  402e2c:	bl	42588c <_ZdlPv@@Base>
  402e30:	b	402f00 <printf@plt+0x1230>
  402e34:	ldr	x8, [sp, #16]
  402e38:	ldr	x9, [x8, #8]
  402e3c:	ldr	w10, [x9, #8]
  402e40:	stur	w10, [x29, #-36]
  402e44:	ldur	x8, [x29, #-24]
  402e48:	ldursw	x9, [x29, #-32]
  402e4c:	add	x8, x8, x9
  402e50:	ldrb	w10, [x8]
  402e54:	ldr	x8, [sp, #16]
  402e58:	ldr	x9, [x8, #8]
  402e5c:	ldr	x9, [x9]
  402e60:	ldr	x11, [x8, #8]
  402e64:	ldrsw	x11, [x11, #8]
  402e68:	add	x9, x9, x11
  402e6c:	strb	w10, [x9]
  402e70:	ldr	x9, [x8, #8]
  402e74:	ldr	w10, [x9, #8]
  402e78:	add	w10, w10, #0x1
  402e7c:	str	w10, [x9, #8]
  402e80:	ldur	w10, [x29, #-32]
  402e84:	add	w10, w10, #0x1
  402e88:	stur	w10, [x29, #-32]
  402e8c:	ldur	w10, [x29, #-28]
  402e90:	subs	w10, w10, #0x1
  402e94:	stur	w10, [x29, #-28]
  402e98:	ldur	w8, [x29, #-28]
  402e9c:	cmp	w8, #0x0
  402ea0:	cset	w8, hi  // hi = pmore
  402ea4:	tbnz	w8, #0, 402e44 <printf@plt+0x1174>
  402ea8:	ldr	x8, [sp, #16]
  402eac:	ldr	x9, [x8, #8]
  402eb0:	ldr	x9, [x9]
  402eb4:	ldr	x10, [x8, #8]
  402eb8:	ldrsw	x10, [x10, #8]
  402ebc:	add	x9, x9, x10
  402ec0:	mov	w11, #0x0                   	// #0
  402ec4:	strb	w11, [x9]
  402ec8:	ldr	x9, [x8, #8]
  402ecc:	ldr	w11, [x9, #8]
  402ed0:	add	w11, w11, #0x1
  402ed4:	str	w11, [x9, #8]
  402ed8:	ldr	x9, [x8, #8]
  402edc:	ldr	x9, [x9]
  402ee0:	ldur	w11, [x29, #-36]
  402ee4:	mov	w10, w11
  402ee8:	add	x9, x9, x10
  402eec:	stur	x9, [x29, #-8]
  402ef0:	ldur	x0, [x29, #-8]
  402ef4:	ldp	x29, x30, [sp, #80]
  402ef8:	add	sp, sp, #0x60
  402efc:	ret
  402f00:	ldr	x0, [sp, #32]
  402f04:	bl	401c50 <_Unwind_Resume@plt>
  402f08:	sub	sp, sp, #0x40
  402f0c:	stp	x29, x30, [sp, #48]
  402f10:	add	x29, sp, #0x30
  402f14:	stur	x0, [x29, #-8]
  402f18:	stur	x1, [x29, #-16]
  402f1c:	ldur	x0, [x29, #-8]
  402f20:	ldur	x8, [x29, #-16]
  402f24:	str	x0, [sp, #24]
  402f28:	mov	x0, x8
  402f2c:	bl	412350 <printf@plt+0x10680>
  402f30:	ldur	x8, [x29, #-16]
  402f34:	str	x0, [sp, #16]
  402f38:	mov	x0, x8
  402f3c:	bl	412368 <printf@plt+0x10698>
  402f40:	ldr	x8, [sp, #24]
  402f44:	str	w0, [sp, #12]
  402f48:	mov	x0, x8
  402f4c:	ldr	x1, [sp, #16]
  402f50:	ldr	w2, [sp, #12]
  402f54:	bl	402d20 <printf@plt+0x1050>
  402f58:	ldp	x29, x30, [sp, #48]
  402f5c:	add	sp, sp, #0x40
  402f60:	ret
  402f64:	sub	sp, sp, #0x60
  402f68:	stp	x29, x30, [sp, #80]
  402f6c:	add	x29, sp, #0x50
  402f70:	ldrb	w8, [x29, #16]
  402f74:	ldrb	w9, [x29, #24]
  402f78:	ldrb	w10, [x29, #32]
  402f7c:	ldrb	w11, [x29, #40]
  402f80:	ldr	w12, [x29, #48]
  402f84:	mov	x13, #0x40                  	// #64
  402f88:	mov	x14, xzr
  402f8c:	stur	x0, [x29, #-8]
  402f90:	stur	x1, [x29, #-16]
  402f94:	stur	x2, [x29, #-24]
  402f98:	stur	w3, [x29, #-28]
  402f9c:	stur	w4, [x29, #-32]
  402fa0:	stur	w5, [x29, #-36]
  402fa4:	str	w6, [sp, #40]
  402fa8:	str	w7, [sp, #36]
  402fac:	mov	w15, #0x1                   	// #1
  402fb0:	and	w8, w8, w15
  402fb4:	strb	w8, [sp, #35]
  402fb8:	and	w8, w9, w15
  402fbc:	strb	w8, [sp, #34]
  402fc0:	and	w8, w10, w15
  402fc4:	strb	w8, [sp, #33]
  402fc8:	and	w8, w11, w15
  402fcc:	strb	w8, [sp, #32]
  402fd0:	str	w12, [sp, #28]
  402fd4:	ldur	x16, [x29, #-8]
  402fd8:	ldur	x1, [x29, #-16]
  402fdc:	mov	x0, x16
  402fe0:	mov	x2, x13
  402fe4:	str	x14, [sp, #16]
  402fe8:	str	x16, [sp, #8]
  402fec:	bl	4018a0 <memcpy@plt>
  402ff0:	ldur	x13, [x29, #-24]
  402ff4:	ldr	x14, [sp, #8]
  402ff8:	str	x13, [x14, #64]
  402ffc:	ldur	w8, [x29, #-28]
  403000:	str	w8, [x14, #72]
  403004:	ldur	w8, [x29, #-32]
  403008:	str	w8, [x14, #76]
  40300c:	ldur	w8, [x29, #-36]
  403010:	str	w8, [x14, #80]
  403014:	ldr	w8, [sp, #40]
  403018:	str	w8, [x14, #84]
  40301c:	ldr	w8, [sp, #36]
  403020:	str	w8, [x14, #88]
  403024:	ldrb	w8, [sp, #35]
  403028:	and	w8, w8, #0x1
  40302c:	str	w8, [x14, #92]
  403030:	ldrb	w8, [sp, #34]
  403034:	and	w8, w8, #0x1
  403038:	str	w8, [x14, #96]
  40303c:	ldrb	w8, [sp, #33]
  403040:	and	w8, w8, #0x1
  403044:	str	w8, [x14, #100]
  403048:	ldrb	w8, [sp, #32]
  40304c:	and	w8, w8, #0x1
  403050:	str	w8, [x14, #104]
  403054:	ldr	w8, [sp, #28]
  403058:	str	w8, [x14, #108]
  40305c:	ldr	x13, [sp, #16]
  403060:	str	x13, [x14, #112]
  403064:	ldp	x29, x30, [sp, #80]
  403068:	add	sp, sp, #0x60
  40306c:	ret
  403070:	sub	sp, sp, #0x30
  403074:	stp	x29, x30, [sp, #32]
  403078:	add	x29, sp, #0x20
  40307c:	adrp	x8, 402000 <printf@plt+0x330>
  403080:	add	x8, x8, #0x9ac
  403084:	mov	x9, xzr
  403088:	mov	w10, #0xffffffff            	// #-1
  40308c:	stur	x0, [x29, #-8]
  403090:	ldur	x11, [x29, #-8]
  403094:	mov	x0, x11
  403098:	str	x9, [sp, #16]
  40309c:	str	w10, [sp, #12]
  4030a0:	str	x11, [sp]
  4030a4:	blr	x8
  4030a8:	ldr	x8, [sp, #16]
  4030ac:	ldr	x9, [sp]
  4030b0:	str	x8, [x9, #64]
  4030b4:	str	wzr, [x9, #72]
  4030b8:	ldr	w10, [sp, #12]
  4030bc:	str	w10, [x9, #76]
  4030c0:	str	w10, [x9, #80]
  4030c4:	str	w10, [x9, #84]
  4030c8:	str	w10, [x9, #88]
  4030cc:	str	wzr, [x9, #92]
  4030d0:	str	wzr, [x9, #100]
  4030d4:	str	wzr, [x9, #104]
  4030d8:	str	wzr, [x9, #108]
  4030dc:	str	x8, [x9, #112]
  4030e0:	ldp	x29, x30, [sp, #32]
  4030e4:	add	sp, sp, #0x30
  4030e8:	ret
  4030ec:	sub	sp, sp, #0x30
  4030f0:	stp	x29, x30, [sp, #32]
  4030f4:	add	x29, sp, #0x20
  4030f8:	stur	x0, [x29, #-8]
  4030fc:	ldur	x8, [x29, #-8]
  403100:	ldr	x9, [x8, #112]
  403104:	str	x8, [sp, #16]
  403108:	cbz	x9, 40312c <printf@plt+0x145c>
  40310c:	ldr	x8, [sp, #16]
  403110:	ldr	x9, [x8, #112]
  403114:	str	x9, [sp, #8]
  403118:	cbz	x9, 40312c <printf@plt+0x145c>
  40311c:	ldr	x0, [sp, #8]
  403120:	bl	413078 <printf@plt+0x113a8>
  403124:	ldr	x0, [sp, #8]
  403128:	bl	42588c <_ZdlPv@@Base>
  40312c:	ldr	x0, [sp, #16]
  403130:	bl	412380 <printf@plt+0x106b0>
  403134:	ldp	x29, x30, [sp, #32]
  403138:	add	sp, sp, #0x30
  40313c:	ret
  403140:	sub	sp, sp, #0xb0
  403144:	stp	x29, x30, [sp, #160]
  403148:	add	x29, sp, #0xa0
  40314c:	mov	x8, #0x78                  	// #120
  403150:	mov	w9, wzr
  403154:	adrp	x10, 402000 <printf@plt+0x330>
  403158:	add	x10, x10, #0xf64
  40315c:	stur	x0, [x29, #-8]
  403160:	stur	x1, [x29, #-16]
  403164:	stur	x2, [x29, #-24]
  403168:	stur	w3, [x29, #-28]
  40316c:	stur	w4, [x29, #-32]
  403170:	stur	w5, [x29, #-36]
  403174:	stur	w6, [x29, #-40]
  403178:	stur	w7, [x29, #-44]
  40317c:	ldur	x0, [x29, #-8]
  403180:	str	x0, [sp, #80]
  403184:	mov	x0, x8
  403188:	str	w9, [sp, #76]
  40318c:	str	x10, [sp, #64]
  403190:	bl	4257b4 <_Znwm@@Base>
  403194:	ldur	x1, [x29, #-16]
  403198:	ldur	x2, [x29, #-24]
  40319c:	ldur	w3, [x29, #-28]
  4031a0:	ldur	w4, [x29, #-32]
  4031a4:	ldur	w5, [x29, #-36]
  4031a8:	ldur	w6, [x29, #-40]
  4031ac:	ldur	w7, [x29, #-44]
  4031b0:	str	x0, [sp, #56]
  4031b4:	mov	x8, sp
  4031b8:	mov	w9, #0x1                   	// #1
  4031bc:	ldr	w11, [sp, #76]
  4031c0:	and	w12, w11, #0x1
  4031c4:	strb	w12, [x8]
  4031c8:	mov	x8, sp
  4031cc:	and	w12, w11, w9
  4031d0:	strb	w12, [x8, #8]
  4031d4:	mov	x8, sp
  4031d8:	and	w12, w11, w9
  4031dc:	strb	w12, [x8, #16]
  4031e0:	mov	x8, sp
  4031e4:	and	w9, w11, w9
  4031e8:	strb	w9, [x8, #24]
  4031ec:	mov	x8, sp
  4031f0:	str	wzr, [x8, #32]
  4031f4:	ldr	x8, [sp, #64]
  4031f8:	blr	x8
  4031fc:	b	403200 <printf@plt+0x1530>
  403200:	ldr	x8, [sp, #56]
  403204:	stur	x8, [x29, #-56]
  403208:	ldur	x1, [x29, #-56]
  40320c:	ldr	x0, [sp, #80]
  403210:	mov	x2, #0x78                  	// #120
  403214:	bl	4018a0 <memcpy@plt>
  403218:	ldur	x8, [x29, #-56]
  40321c:	str	x8, [sp, #48]
  403220:	cbz	x8, 40323c <printf@plt+0x156c>
  403224:	ldr	x0, [sp, #48]
  403228:	adrp	x8, 403000 <printf@plt+0x1330>
  40322c:	add	x8, x8, #0xec
  403230:	blr	x8
  403234:	ldr	x0, [sp, #48]
  403238:	bl	42588c <_ZdlPv@@Base>
  40323c:	ldp	x29, x30, [sp, #160]
  403240:	add	sp, sp, #0xb0
  403244:	ret
  403248:	stur	x0, [x29, #-64]
  40324c:	stur	w1, [x29, #-68]
  403250:	ldr	x0, [sp, #56]
  403254:	bl	42588c <_ZdlPv@@Base>
  403258:	ldur	x0, [x29, #-64]
  40325c:	bl	401c50 <_Unwind_Resume@plt>
  403260:	sub	sp, sp, #0xb0
  403264:	stp	x29, x30, [sp, #160]
  403268:	add	x29, sp, #0xa0
  40326c:	mov	x8, #0x78                  	// #120
  403270:	mov	w9, wzr
  403274:	adrp	x10, 402000 <printf@plt+0x330>
  403278:	add	x10, x10, #0xf64
  40327c:	stur	x0, [x29, #-8]
  403280:	stur	x1, [x29, #-16]
  403284:	stur	x2, [x29, #-24]
  403288:	stur	w3, [x29, #-28]
  40328c:	stur	w4, [x29, #-32]
  403290:	stur	w5, [x29, #-36]
  403294:	stur	w6, [x29, #-40]
  403298:	stur	w7, [x29, #-44]
  40329c:	ldur	x0, [x29, #-8]
  4032a0:	str	x0, [sp, #80]
  4032a4:	mov	x0, x8
  4032a8:	str	w9, [sp, #76]
  4032ac:	str	x10, [sp, #64]
  4032b0:	bl	4257b4 <_Znwm@@Base>
  4032b4:	ldur	x1, [x29, #-16]
  4032b8:	ldur	x2, [x29, #-24]
  4032bc:	ldur	w3, [x29, #-28]
  4032c0:	ldur	w4, [x29, #-32]
  4032c4:	ldur	w5, [x29, #-36]
  4032c8:	ldur	w6, [x29, #-40]
  4032cc:	ldur	w7, [x29, #-44]
  4032d0:	str	x0, [sp, #56]
  4032d4:	mov	x8, sp
  4032d8:	mov	w9, #0x1                   	// #1
  4032dc:	ldr	w11, [sp, #76]
  4032e0:	and	w12, w11, #0x1
  4032e4:	strb	w12, [x8]
  4032e8:	mov	x8, sp
  4032ec:	and	w12, w11, w9
  4032f0:	strb	w12, [x8, #8]
  4032f4:	mov	x8, sp
  4032f8:	and	w12, w9, w9
  4032fc:	strb	w12, [x8, #16]
  403300:	mov	x8, sp
  403304:	and	w9, w11, w9
  403308:	strb	w9, [x8, #24]
  40330c:	mov	x8, sp
  403310:	str	wzr, [x8, #32]
  403314:	ldr	x8, [sp, #64]
  403318:	blr	x8
  40331c:	b	403320 <printf@plt+0x1650>
  403320:	ldr	x8, [sp, #56]
  403324:	stur	x8, [x29, #-56]
  403328:	ldur	x1, [x29, #-56]
  40332c:	ldr	x0, [sp, #80]
  403330:	mov	x2, #0x78                  	// #120
  403334:	bl	4018a0 <memcpy@plt>
  403338:	ldur	x8, [x29, #-56]
  40333c:	str	x8, [sp, #48]
  403340:	cbz	x8, 40335c <printf@plt+0x168c>
  403344:	ldr	x0, [sp, #48]
  403348:	adrp	x8, 403000 <printf@plt+0x1330>
  40334c:	add	x8, x8, #0xec
  403350:	blr	x8
  403354:	ldr	x0, [sp, #48]
  403358:	bl	42588c <_ZdlPv@@Base>
  40335c:	ldp	x29, x30, [sp, #160]
  403360:	add	sp, sp, #0xb0
  403364:	ret
  403368:	stur	x0, [x29, #-64]
  40336c:	stur	w1, [x29, #-68]
  403370:	ldr	x0, [sp, #56]
  403374:	bl	42588c <_ZdlPv@@Base>
  403378:	ldur	x0, [x29, #-64]
  40337c:	bl	401c50 <_Unwind_Resume@plt>
  403380:	sub	sp, sp, #0xb0
  403384:	stp	x29, x30, [sp, #160]
  403388:	add	x29, sp, #0xa0
  40338c:	mov	x8, #0x78                  	// #120
  403390:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  403394:	add	x9, x9, #0x5e1
  403398:	mov	w10, wzr
  40339c:	adrp	x11, 402000 <printf@plt+0x330>
  4033a0:	add	x11, x11, #0xf64
  4033a4:	stur	x0, [x29, #-8]
  4033a8:	stur	x1, [x29, #-16]
  4033ac:	stur	w2, [x29, #-20]
  4033b0:	stur	w3, [x29, #-24]
  4033b4:	stur	w4, [x29, #-28]
  4033b8:	stur	w5, [x29, #-32]
  4033bc:	stur	w6, [x29, #-36]
  4033c0:	ldur	x0, [x29, #-8]
  4033c4:	stur	x0, [x29, #-72]
  4033c8:	mov	x0, x8
  4033cc:	str	x9, [sp, #80]
  4033d0:	str	w10, [sp, #76]
  4033d4:	str	x11, [sp, #64]
  4033d8:	bl	4257b4 <_Znwm@@Base>
  4033dc:	ldur	x1, [x29, #-16]
  4033e0:	ldur	w4, [x29, #-20]
  4033e4:	ldur	w5, [x29, #-24]
  4033e8:	ldur	w6, [x29, #-28]
  4033ec:	ldur	w7, [x29, #-32]
  4033f0:	ldur	w10, [x29, #-36]
  4033f4:	str	x0, [sp, #56]
  4033f8:	ldr	x2, [sp, #80]
  4033fc:	ldr	w3, [sp, #76]
  403400:	mov	x8, sp
  403404:	mov	w12, #0x1                   	// #1
  403408:	ldr	w13, [sp, #76]
  40340c:	and	w14, w13, #0x1
  403410:	strb	w14, [x8]
  403414:	mov	x8, sp
  403418:	and	w14, w13, w12
  40341c:	strb	w14, [x8, #8]
  403420:	mov	x8, sp
  403424:	and	w14, w13, w12
  403428:	strb	w14, [x8, #16]
  40342c:	mov	x8, sp
  403430:	and	w12, w12, w12
  403434:	strb	w12, [x8, #24]
  403438:	mov	x8, sp
  40343c:	str	w10, [x8, #32]
  403440:	ldr	x8, [sp, #64]
  403444:	blr	x8
  403448:	b	40344c <printf@plt+0x177c>
  40344c:	ldr	x8, [sp, #56]
  403450:	stur	x8, [x29, #-48]
  403454:	ldur	x1, [x29, #-48]
  403458:	ldur	x0, [x29, #-72]
  40345c:	mov	x2, #0x78                  	// #120
  403460:	bl	4018a0 <memcpy@plt>
  403464:	ldur	x8, [x29, #-48]
  403468:	str	x8, [sp, #48]
  40346c:	cbz	x8, 403488 <printf@plt+0x17b8>
  403470:	ldr	x0, [sp, #48]
  403474:	adrp	x8, 403000 <printf@plt+0x1330>
  403478:	add	x8, x8, #0xec
  40347c:	blr	x8
  403480:	ldr	x0, [sp, #48]
  403484:	bl	42588c <_ZdlPv@@Base>
  403488:	ldp	x29, x30, [sp, #160]
  40348c:	add	sp, sp, #0xb0
  403490:	ret
  403494:	stur	x0, [x29, #-56]
  403498:	stur	w1, [x29, #-60]
  40349c:	ldr	x0, [sp, #56]
  4034a0:	bl	42588c <_ZdlPv@@Base>
  4034a4:	ldur	x0, [x29, #-56]
  4034a8:	bl	401c50 <_Unwind_Resume@plt>
  4034ac:	sub	sp, sp, #0xb0
  4034b0:	stp	x29, x30, [sp, #160]
  4034b4:	add	x29, sp, #0xa0
  4034b8:	mov	x8, #0x78                  	// #120
  4034bc:	mov	w9, wzr
  4034c0:	adrp	x10, 402000 <printf@plt+0x330>
  4034c4:	add	x10, x10, #0xf64
  4034c8:	stur	x0, [x29, #-8]
  4034cc:	stur	x1, [x29, #-16]
  4034d0:	stur	x2, [x29, #-24]
  4034d4:	stur	w3, [x29, #-28]
  4034d8:	stur	w4, [x29, #-32]
  4034dc:	stur	w5, [x29, #-36]
  4034e0:	stur	w6, [x29, #-40]
  4034e4:	stur	w7, [x29, #-44]
  4034e8:	ldur	x0, [x29, #-8]
  4034ec:	str	x0, [sp, #80]
  4034f0:	mov	x0, x8
  4034f4:	str	w9, [sp, #76]
  4034f8:	str	x10, [sp, #64]
  4034fc:	bl	4257b4 <_Znwm@@Base>
  403500:	ldur	x1, [x29, #-16]
  403504:	ldur	x2, [x29, #-24]
  403508:	ldur	w3, [x29, #-28]
  40350c:	ldur	w4, [x29, #-32]
  403510:	ldur	w5, [x29, #-36]
  403514:	ldur	w6, [x29, #-40]
  403518:	ldur	w7, [x29, #-44]
  40351c:	str	x0, [sp, #56]
  403520:	mov	x8, sp
  403524:	mov	w9, #0x1                   	// #1
  403528:	and	w11, w9, #0x1
  40352c:	strb	w11, [x8]
  403530:	mov	x8, sp
  403534:	and	w11, w9, w9
  403538:	strb	w11, [x8, #8]
  40353c:	mov	x8, sp
  403540:	ldr	w11, [sp, #76]
  403544:	and	w12, w11, w9
  403548:	strb	w12, [x8, #16]
  40354c:	mov	x8, sp
  403550:	and	w9, w11, w9
  403554:	strb	w9, [x8, #24]
  403558:	mov	x8, sp
  40355c:	str	wzr, [x8, #32]
  403560:	ldr	x8, [sp, #64]
  403564:	blr	x8
  403568:	b	40356c <printf@plt+0x189c>
  40356c:	ldr	x8, [sp, #56]
  403570:	stur	x8, [x29, #-56]
  403574:	ldur	x1, [x29, #-56]
  403578:	ldr	x0, [sp, #80]
  40357c:	mov	x2, #0x78                  	// #120
  403580:	bl	4018a0 <memcpy@plt>
  403584:	ldur	x8, [x29, #-56]
  403588:	str	x8, [sp, #48]
  40358c:	cbz	x8, 4035a8 <printf@plt+0x18d8>
  403590:	ldr	x0, [sp, #48]
  403594:	adrp	x8, 403000 <printf@plt+0x1330>
  403598:	add	x8, x8, #0xec
  40359c:	blr	x8
  4035a0:	ldr	x0, [sp, #48]
  4035a4:	bl	42588c <_ZdlPv@@Base>
  4035a8:	ldp	x29, x30, [sp, #160]
  4035ac:	add	sp, sp, #0xb0
  4035b0:	ret
  4035b4:	stur	x0, [x29, #-64]
  4035b8:	stur	w1, [x29, #-68]
  4035bc:	ldr	x0, [sp, #56]
  4035c0:	bl	42588c <_ZdlPv@@Base>
  4035c4:	ldur	x0, [x29, #-64]
  4035c8:	bl	401c50 <_Unwind_Resume@plt>
  4035cc:	sub	sp, sp, #0xb0
  4035d0:	stp	x29, x30, [sp, #160]
  4035d4:	add	x29, sp, #0xa0
  4035d8:	mov	x8, #0x78                  	// #120
  4035dc:	mov	w9, wzr
  4035e0:	adrp	x10, 402000 <printf@plt+0x330>
  4035e4:	add	x10, x10, #0xf64
  4035e8:	stur	x0, [x29, #-8]
  4035ec:	stur	x1, [x29, #-16]
  4035f0:	stur	x2, [x29, #-24]
  4035f4:	stur	w3, [x29, #-28]
  4035f8:	stur	w4, [x29, #-32]
  4035fc:	stur	w5, [x29, #-36]
  403600:	stur	w6, [x29, #-40]
  403604:	stur	w7, [x29, #-44]
  403608:	ldur	x0, [x29, #-8]
  40360c:	str	x0, [sp, #80]
  403610:	mov	x0, x8
  403614:	str	w9, [sp, #76]
  403618:	str	x10, [sp, #64]
  40361c:	bl	4257b4 <_Znwm@@Base>
  403620:	ldur	x1, [x29, #-16]
  403624:	ldur	x2, [x29, #-24]
  403628:	ldur	w3, [x29, #-28]
  40362c:	ldur	w4, [x29, #-32]
  403630:	ldur	w5, [x29, #-36]
  403634:	ldur	w6, [x29, #-40]
  403638:	ldur	w7, [x29, #-44]
  40363c:	str	x0, [sp, #56]
  403640:	mov	x8, sp
  403644:	mov	w9, #0x1                   	// #1
  403648:	and	w11, w9, #0x1
  40364c:	strb	w11, [x8]
  403650:	mov	x8, sp
  403654:	ldr	w11, [sp, #76]
  403658:	and	w12, w11, w9
  40365c:	strb	w12, [x8, #8]
  403660:	mov	x8, sp
  403664:	and	w12, w11, w9
  403668:	strb	w12, [x8, #16]
  40366c:	mov	x8, sp
  403670:	and	w9, w11, w9
  403674:	strb	w9, [x8, #24]
  403678:	mov	x8, sp
  40367c:	str	wzr, [x8, #32]
  403680:	ldr	x8, [sp, #64]
  403684:	blr	x8
  403688:	b	40368c <printf@plt+0x19bc>
  40368c:	ldr	x8, [sp, #56]
  403690:	stur	x8, [x29, #-56]
  403694:	ldur	x1, [x29, #-56]
  403698:	ldr	x0, [sp, #80]
  40369c:	mov	x2, #0x78                  	// #120
  4036a0:	bl	4018a0 <memcpy@plt>
  4036a4:	ldur	x8, [x29, #-56]
  4036a8:	str	x8, [sp, #48]
  4036ac:	cbz	x8, 4036c8 <printf@plt+0x19f8>
  4036b0:	ldr	x0, [sp, #48]
  4036b4:	adrp	x8, 403000 <printf@plt+0x1330>
  4036b8:	add	x8, x8, #0xec
  4036bc:	blr	x8
  4036c0:	ldr	x0, [sp, #48]
  4036c4:	bl	42588c <_ZdlPv@@Base>
  4036c8:	ldp	x29, x30, [sp, #160]
  4036cc:	add	sp, sp, #0xb0
  4036d0:	ret
  4036d4:	stur	x0, [x29, #-64]
  4036d8:	stur	w1, [x29, #-68]
  4036dc:	ldr	x0, [sp, #56]
  4036e0:	bl	42588c <_ZdlPv@@Base>
  4036e4:	ldur	x0, [x29, #-64]
  4036e8:	bl	401c50 <_Unwind_Resume@plt>
  4036ec:	sub	sp, sp, #0x10
  4036f0:	str	x0, [sp, #8]
  4036f4:	ldr	x8, [sp, #8]
  4036f8:	ldr	w0, [x8, #104]
  4036fc:	add	sp, sp, #0x10
  403700:	ret
  403704:	sub	sp, sp, #0x10
  403708:	str	x0, [sp, #8]
  40370c:	ldr	x8, [sp, #8]
  403710:	ldr	w0, [x8, #92]
  403714:	add	sp, sp, #0x10
  403718:	ret
  40371c:	sub	sp, sp, #0x30
  403720:	stp	x29, x30, [sp, #32]
  403724:	add	x29, sp, #0x20
  403728:	stur	x0, [x29, #-8]
  40372c:	ldur	x8, [x29, #-8]
  403730:	ldr	w9, [x8, #92]
  403734:	mov	w10, #0x0                   	// #0
  403738:	str	x8, [sp, #16]
  40373c:	str	w10, [sp, #12]
  403740:	cbz	w9, 403764 <printf@plt+0x1a94>
  403744:	ldr	x8, [sp, #16]
  403748:	ldr	x0, [x8, #64]
  40374c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403750:	add	x1, x1, #0xf34
  403754:	bl	401b80 <strcmp@plt>
  403758:	cmp	w0, #0x0
  40375c:	cset	w9, eq  // eq = none
  403760:	str	w9, [sp, #12]
  403764:	ldr	w8, [sp, #12]
  403768:	and	w0, w8, #0x1
  40376c:	ldp	x29, x30, [sp, #32]
  403770:	add	sp, sp, #0x30
  403774:	ret
  403778:	sub	sp, sp, #0x30
  40377c:	stp	x29, x30, [sp, #32]
  403780:	add	x29, sp, #0x20
  403784:	stur	x0, [x29, #-8]
  403788:	ldur	x8, [x29, #-8]
  40378c:	ldr	w9, [x8, #92]
  403790:	mov	w10, #0x0                   	// #0
  403794:	str	x8, [sp, #16]
  403798:	str	w10, [sp, #12]
  40379c:	cbz	w9, 4037c0 <printf@plt+0x1af0>
  4037a0:	ldr	x8, [sp, #16]
  4037a4:	ldr	x0, [x8, #64]
  4037a8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  4037ac:	add	x1, x1, #0xf40
  4037b0:	bl	401b80 <strcmp@plt>
  4037b4:	cmp	w0, #0x0
  4037b8:	cset	w9, eq  // eq = none
  4037bc:	str	w9, [sp, #12]
  4037c0:	ldr	w8, [sp, #12]
  4037c4:	and	w0, w8, #0x1
  4037c8:	ldp	x29, x30, [sp, #32]
  4037cc:	add	sp, sp, #0x30
  4037d0:	ret
  4037d4:	sub	sp, sp, #0x30
  4037d8:	stp	x29, x30, [sp, #32]
  4037dc:	add	x29, sp, #0x20
  4037e0:	stur	x0, [x29, #-8]
  4037e4:	ldur	x8, [x29, #-8]
  4037e8:	ldr	w9, [x8, #92]
  4037ec:	mov	w10, #0x0                   	// #0
  4037f0:	str	x8, [sp, #16]
  4037f4:	str	w10, [sp, #12]
  4037f8:	cbz	w9, 40381c <printf@plt+0x1b4c>
  4037fc:	ldr	x8, [sp, #16]
  403800:	ldr	x0, [x8, #64]
  403804:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403808:	add	x1, x1, #0xf4e
  40380c:	bl	401b80 <strcmp@plt>
  403810:	cmp	w0, #0x0
  403814:	cset	w9, eq  // eq = none
  403818:	str	w9, [sp, #12]
  40381c:	ldr	w8, [sp, #12]
  403820:	and	w0, w8, #0x1
  403824:	ldp	x29, x30, [sp, #32]
  403828:	add	sp, sp, #0x30
  40382c:	ret
  403830:	sub	sp, sp, #0x30
  403834:	stp	x29, x30, [sp, #32]
  403838:	add	x29, sp, #0x20
  40383c:	stur	x0, [x29, #-8]
  403840:	ldur	x8, [x29, #-8]
  403844:	ldr	w9, [x8, #92]
  403848:	mov	w10, #0x0                   	// #0
  40384c:	str	x8, [sp, #16]
  403850:	str	w10, [sp, #12]
  403854:	cbz	w9, 403878 <printf@plt+0x1ba8>
  403858:	ldr	x8, [sp, #16]
  40385c:	ldr	x0, [x8, #64]
  403860:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403864:	add	x1, x1, #0xf59
  403868:	bl	401b80 <strcmp@plt>
  40386c:	cmp	w0, #0x0
  403870:	cset	w9, eq  // eq = none
  403874:	str	w9, [sp, #12]
  403878:	ldr	w8, [sp, #12]
  40387c:	and	w0, w8, #0x1
  403880:	ldp	x29, x30, [sp, #32]
  403884:	add	sp, sp, #0x30
  403888:	ret
  40388c:	sub	sp, sp, #0x30
  403890:	stp	x29, x30, [sp, #32]
  403894:	add	x29, sp, #0x20
  403898:	stur	x0, [x29, #-8]
  40389c:	ldur	x8, [x29, #-8]
  4038a0:	ldr	w9, [x8, #92]
  4038a4:	mov	w10, #0x0                   	// #0
  4038a8:	str	x8, [sp, #16]
  4038ac:	str	w10, [sp, #12]
  4038b0:	cbz	w9, 4038ec <printf@plt+0x1c1c>
  4038b4:	ldr	x8, [sp, #16]
  4038b8:	ldr	x0, [x8, #64]
  4038bc:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  4038c0:	add	x1, x1, #0xf67
  4038c4:	mov	x2, #0xa                   	// #10
  4038c8:	bl	401a90 <strncmp@plt>
  4038cc:	mov	w9, #0x0                   	// #0
  4038d0:	str	w9, [sp, #12]
  4038d4:	cbnz	w0, 4038ec <printf@plt+0x1c1c>
  4038d8:	ldr	x0, [sp, #16]
  4038dc:	bl	403900 <printf@plt+0x1c30>
  4038e0:	cmp	w0, #0x0
  4038e4:	cset	w8, eq  // eq = none
  4038e8:	str	w8, [sp, #12]
  4038ec:	ldr	w8, [sp, #12]
  4038f0:	and	w0, w8, #0x1
  4038f4:	ldp	x29, x30, [sp, #32]
  4038f8:	add	sp, sp, #0x30
  4038fc:	ret
  403900:	sub	sp, sp, #0x40
  403904:	stp	x29, x30, [sp, #48]
  403908:	add	x29, sp, #0x30
  40390c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  403910:	add	x8, x8, #0x1e
  403914:	mov	x2, #0x7                   	// #7
  403918:	stur	x0, [x29, #-16]
  40391c:	ldur	x9, [x29, #-16]
  403920:	ldr	x1, [x9, #64]
  403924:	mov	x0, x8
  403928:	str	x9, [sp, #16]
  40392c:	bl	401a90 <strncmp@plt>
  403930:	cbnz	w0, 4039fc <printf@plt+0x1d2c>
  403934:	ldr	x8, [sp, #16]
  403938:	ldr	x9, [x8, #64]
  40393c:	str	x9, [sp, #24]
  403940:	ldr	x8, [sp, #24]
  403944:	ldrb	w9, [x8]
  403948:	mov	w10, #0x0                   	// #0
  40394c:	str	w10, [sp, #12]
  403950:	cbz	w9, 403970 <printf@plt+0x1ca0>
  403954:	ldr	x8, [sp, #24]
  403958:	ldrb	w0, [x8]
  40395c:	bl	401950 <isspace@plt>
  403960:	cmp	w0, #0x0
  403964:	cset	w9, ne  // ne = any
  403968:	eor	w9, w9, #0x1
  40396c:	str	w9, [sp, #12]
  403970:	ldr	w8, [sp, #12]
  403974:	tbnz	w8, #0, 40397c <printf@plt+0x1cac>
  403978:	b	40398c <printf@plt+0x1cbc>
  40397c:	ldr	x8, [sp, #24]
  403980:	add	x8, x8, #0x1
  403984:	str	x8, [sp, #24]
  403988:	b	403940 <printf@plt+0x1c70>
  40398c:	ldr	x8, [sp, #24]
  403990:	ldrb	w9, [x8]
  403994:	mov	w10, #0x0                   	// #0
  403998:	str	w10, [sp, #8]
  40399c:	cbz	w9, 4039b8 <printf@plt+0x1ce8>
  4039a0:	ldr	x8, [sp, #24]
  4039a4:	ldrb	w0, [x8]
  4039a8:	bl	401950 <isspace@plt>
  4039ac:	cmp	w0, #0x0
  4039b0:	cset	w9, ne  // ne = any
  4039b4:	str	w9, [sp, #8]
  4039b8:	ldr	w8, [sp, #8]
  4039bc:	tbnz	w8, #0, 4039c4 <printf@plt+0x1cf4>
  4039c0:	b	4039d4 <printf@plt+0x1d04>
  4039c4:	ldr	x8, [sp, #24]
  4039c8:	add	x8, x8, #0x1
  4039cc:	str	x8, [sp, #24]
  4039d0:	b	40398c <printf@plt+0x1cbc>
  4039d4:	ldr	x8, [sp, #24]
  4039d8:	ldrb	w9, [x8]
  4039dc:	cbnz	w9, 4039ec <printf@plt+0x1d1c>
  4039e0:	mov	w8, #0xffffffff            	// #-1
  4039e4:	stur	w8, [x29, #-4]
  4039e8:	b	403a04 <printf@plt+0x1d34>
  4039ec:	ldr	x0, [sp, #24]
  4039f0:	bl	401a30 <atoi@plt>
  4039f4:	stur	w0, [x29, #-4]
  4039f8:	b	403a04 <printf@plt+0x1d34>
  4039fc:	mov	w8, #0xffffffff            	// #-1
  403a00:	stur	w8, [x29, #-4]
  403a04:	ldur	w0, [x29, #-4]
  403a08:	ldp	x29, x30, [sp, #48]
  403a0c:	add	sp, sp, #0x40
  403a10:	ret
  403a14:	sub	sp, sp, #0x30
  403a18:	stp	x29, x30, [sp, #32]
  403a1c:	add	x29, sp, #0x20
  403a20:	stur	x0, [x29, #-8]
  403a24:	ldur	x8, [x29, #-8]
  403a28:	ldr	w9, [x8, #92]
  403a2c:	mov	w10, #0x0                   	// #0
  403a30:	str	x8, [sp, #16]
  403a34:	str	w10, [sp, #12]
  403a38:	cbz	w9, 403a74 <printf@plt+0x1da4>
  403a3c:	ldr	x8, [sp, #16]
  403a40:	ldr	x0, [x8, #64]
  403a44:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403a48:	add	x1, x1, #0xf67
  403a4c:	mov	x2, #0xa                   	// #10
  403a50:	bl	401a90 <strncmp@plt>
  403a54:	mov	w9, #0x0                   	// #0
  403a58:	str	w9, [sp, #12]
  403a5c:	cbnz	w0, 403a74 <printf@plt+0x1da4>
  403a60:	ldr	x0, [sp, #16]
  403a64:	bl	403900 <printf@plt+0x1c30>
  403a68:	cmp	w0, #0x1
  403a6c:	cset	w8, eq  // eq = none
  403a70:	str	w8, [sp, #12]
  403a74:	ldr	w8, [sp, #12]
  403a78:	and	w0, w8, #0x1
  403a7c:	ldp	x29, x30, [sp, #32]
  403a80:	add	sp, sp, #0x30
  403a84:	ret
  403a88:	sub	sp, sp, #0x30
  403a8c:	stp	x29, x30, [sp, #32]
  403a90:	add	x29, sp, #0x20
  403a94:	stur	x0, [x29, #-8]
  403a98:	ldur	x8, [x29, #-8]
  403a9c:	ldr	w9, [x8, #92]
  403aa0:	mov	w10, #0x0                   	// #0
  403aa4:	str	x8, [sp, #16]
  403aa8:	str	w10, [sp, #12]
  403aac:	cbz	w9, 403ad0 <printf@plt+0x1e00>
  403ab0:	ldr	x8, [sp, #16]
  403ab4:	ldr	x0, [x8, #64]
  403ab8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403abc:	add	x1, x1, #0xf72
  403ac0:	bl	401b80 <strcmp@plt>
  403ac4:	cmp	w0, #0x0
  403ac8:	cset	w9, eq  // eq = none
  403acc:	str	w9, [sp, #12]
  403ad0:	ldr	w8, [sp, #12]
  403ad4:	and	w0, w8, #0x1
  403ad8:	ldp	x29, x30, [sp, #32]
  403adc:	add	sp, sp, #0x30
  403ae0:	ret
  403ae4:	sub	sp, sp, #0x30
  403ae8:	stp	x29, x30, [sp, #32]
  403aec:	add	x29, sp, #0x20
  403af0:	stur	x0, [x29, #-8]
  403af4:	ldur	x8, [x29, #-8]
  403af8:	ldr	w9, [x8, #92]
  403afc:	mov	w10, #0x0                   	// #0
  403b00:	str	x8, [sp, #16]
  403b04:	str	w10, [sp, #12]
  403b08:	cbz	w9, 403b30 <printf@plt+0x1e60>
  403b0c:	ldr	x8, [sp, #16]
  403b10:	ldr	x0, [x8, #64]
  403b14:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403b18:	add	x1, x1, #0xf7f
  403b1c:	mov	x2, #0xa                   	// #10
  403b20:	bl	401a90 <strncmp@plt>
  403b24:	cmp	w0, #0x0
  403b28:	cset	w9, eq  // eq = none
  403b2c:	str	w9, [sp, #12]
  403b30:	ldr	w8, [sp, #12]
  403b34:	and	w0, w8, #0x1
  403b38:	ldp	x29, x30, [sp, #32]
  403b3c:	add	sp, sp, #0x30
  403b40:	ret
  403b44:	sub	sp, sp, #0x30
  403b48:	stp	x29, x30, [sp, #32]
  403b4c:	add	x29, sp, #0x20
  403b50:	stur	x0, [x29, #-8]
  403b54:	ldur	x8, [x29, #-8]
  403b58:	ldr	w9, [x8, #92]
  403b5c:	mov	w10, #0x0                   	// #0
  403b60:	str	x8, [sp, #16]
  403b64:	str	w10, [sp, #12]
  403b68:	cbz	w9, 403b90 <printf@plt+0x1ec0>
  403b6c:	ldr	x8, [sp, #16]
  403b70:	ldr	x0, [x8, #64]
  403b74:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403b78:	add	x1, x1, #0xf8a
  403b7c:	mov	x2, #0xb                   	// #11
  403b80:	bl	401a90 <strncmp@plt>
  403b84:	cmp	w0, #0x0
  403b88:	cset	w9, eq  // eq = none
  403b8c:	str	w9, [sp, #12]
  403b90:	ldr	w8, [sp, #12]
  403b94:	and	w0, w8, #0x1
  403b98:	ldp	x29, x30, [sp, #32]
  403b9c:	add	sp, sp, #0x30
  403ba0:	ret
  403ba4:	sub	sp, sp, #0x30
  403ba8:	stp	x29, x30, [sp, #32]
  403bac:	add	x29, sp, #0x20
  403bb0:	stur	x0, [x29, #-8]
  403bb4:	ldur	x8, [x29, #-8]
  403bb8:	ldr	w9, [x8, #92]
  403bbc:	mov	w10, #0x0                   	// #0
  403bc0:	str	x8, [sp, #16]
  403bc4:	str	w10, [sp, #12]
  403bc8:	cbz	w9, 403bf0 <printf@plt+0x1f20>
  403bcc:	ldr	x8, [sp, #16]
  403bd0:	ldr	x0, [x8, #64]
  403bd4:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403bd8:	add	x1, x1, #0xf96
  403bdc:	mov	x2, #0xb                   	// #11
  403be0:	bl	401a90 <strncmp@plt>
  403be4:	cmp	w0, #0x0
  403be8:	cset	w9, eq  // eq = none
  403bec:	str	w9, [sp, #12]
  403bf0:	ldr	w8, [sp, #12]
  403bf4:	and	w0, w8, #0x1
  403bf8:	ldp	x29, x30, [sp, #32]
  403bfc:	add	sp, sp, #0x30
  403c00:	ret
  403c04:	sub	sp, sp, #0x30
  403c08:	stp	x29, x30, [sp, #32]
  403c0c:	add	x29, sp, #0x20
  403c10:	stur	x0, [x29, #-8]
  403c14:	ldur	x8, [x29, #-8]
  403c18:	ldr	w9, [x8, #92]
  403c1c:	mov	w10, #0x0                   	// #0
  403c20:	str	x8, [sp, #16]
  403c24:	str	w10, [sp, #12]
  403c28:	cbz	w9, 403c50 <printf@plt+0x1f80>
  403c2c:	ldr	x8, [sp, #16]
  403c30:	ldr	x0, [x8, #64]
  403c34:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403c38:	add	x1, x1, #0xfa2
  403c3c:	mov	x2, #0xb                   	// #11
  403c40:	bl	401a90 <strncmp@plt>
  403c44:	cmp	w0, #0x0
  403c48:	cset	w9, eq  // eq = none
  403c4c:	str	w9, [sp, #12]
  403c50:	ldr	w8, [sp, #12]
  403c54:	and	w0, w8, #0x1
  403c58:	ldp	x29, x30, [sp, #32]
  403c5c:	add	sp, sp, #0x30
  403c60:	ret
  403c64:	sub	sp, sp, #0x30
  403c68:	stp	x29, x30, [sp, #32]
  403c6c:	add	x29, sp, #0x20
  403c70:	stur	x0, [x29, #-8]
  403c74:	ldur	x8, [x29, #-8]
  403c78:	ldr	w9, [x8, #92]
  403c7c:	mov	w10, #0x0                   	// #0
  403c80:	str	x8, [sp, #16]
  403c84:	str	w10, [sp, #12]
  403c88:	cbz	w9, 403cb0 <printf@plt+0x1fe0>
  403c8c:	ldr	x8, [sp, #16]
  403c90:	ldr	x0, [x8, #64]
  403c94:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403c98:	add	x1, x1, #0xfae
  403c9c:	mov	x2, #0xb                   	// #11
  403ca0:	bl	401a90 <strncmp@plt>
  403ca4:	cmp	w0, #0x0
  403ca8:	cset	w9, eq  // eq = none
  403cac:	str	w9, [sp, #12]
  403cb0:	ldr	w8, [sp, #12]
  403cb4:	and	w0, w8, #0x1
  403cb8:	ldp	x29, x30, [sp, #32]
  403cbc:	add	sp, sp, #0x30
  403cc0:	ret
  403cc4:	sub	sp, sp, #0x30
  403cc8:	stp	x29, x30, [sp, #32]
  403ccc:	add	x29, sp, #0x20
  403cd0:	stur	x0, [x29, #-8]
  403cd4:	ldur	x8, [x29, #-8]
  403cd8:	ldr	w9, [x8, #92]
  403cdc:	mov	w10, #0x0                   	// #0
  403ce0:	str	x8, [sp, #16]
  403ce4:	str	w10, [sp, #12]
  403ce8:	cbz	w9, 403d10 <printf@plt+0x2040>
  403cec:	ldr	x8, [sp, #16]
  403cf0:	ldr	x0, [x8, #64]
  403cf4:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403cf8:	add	x1, x1, #0xfba
  403cfc:	mov	x2, #0xb                   	// #11
  403d00:	bl	401a90 <strncmp@plt>
  403d04:	cmp	w0, #0x0
  403d08:	cset	w9, eq  // eq = none
  403d0c:	str	w9, [sp, #12]
  403d10:	ldr	w8, [sp, #12]
  403d14:	and	w0, w8, #0x1
  403d18:	ldp	x29, x30, [sp, #32]
  403d1c:	add	sp, sp, #0x30
  403d20:	ret
  403d24:	sub	sp, sp, #0x30
  403d28:	stp	x29, x30, [sp, #32]
  403d2c:	add	x29, sp, #0x20
  403d30:	stur	x0, [x29, #-8]
  403d34:	ldur	x8, [x29, #-8]
  403d38:	ldr	w9, [x8, #92]
  403d3c:	mov	w10, #0x0                   	// #0
  403d40:	str	x8, [sp, #16]
  403d44:	str	w10, [sp, #12]
  403d48:	cbz	w9, 403d6c <printf@plt+0x209c>
  403d4c:	ldr	x8, [sp, #16]
  403d50:	ldr	x0, [x8, #64]
  403d54:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403d58:	add	x1, x1, #0xfc6
  403d5c:	bl	401b80 <strcmp@plt>
  403d60:	cmp	w0, #0x0
  403d64:	cset	w9, eq  // eq = none
  403d68:	str	w9, [sp, #12]
  403d6c:	ldr	w8, [sp, #12]
  403d70:	and	w0, w8, #0x1
  403d74:	ldp	x29, x30, [sp, #32]
  403d78:	add	sp, sp, #0x30
  403d7c:	ret
  403d80:	sub	sp, sp, #0x30
  403d84:	stp	x29, x30, [sp, #32]
  403d88:	add	x29, sp, #0x20
  403d8c:	stur	x0, [x29, #-8]
  403d90:	ldur	x8, [x29, #-8]
  403d94:	ldr	w9, [x8, #92]
  403d98:	mov	w10, #0x0                   	// #0
  403d9c:	str	x8, [sp, #16]
  403da0:	str	w10, [sp, #12]
  403da4:	cbz	w9, 403dc8 <printf@plt+0x20f8>
  403da8:	ldr	x8, [sp, #16]
  403dac:	ldr	x0, [x8, #64]
  403db0:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403db4:	add	x1, x1, #0xfd5
  403db8:	bl	401b80 <strcmp@plt>
  403dbc:	cmp	w0, #0x0
  403dc0:	cset	w9, eq  // eq = none
  403dc4:	str	w9, [sp, #12]
  403dc8:	ldr	w8, [sp, #12]
  403dcc:	and	w0, w8, #0x1
  403dd0:	ldp	x29, x30, [sp, #32]
  403dd4:	add	sp, sp, #0x30
  403dd8:	ret
  403ddc:	sub	sp, sp, #0x30
  403de0:	stp	x29, x30, [sp, #32]
  403de4:	add	x29, sp, #0x20
  403de8:	stur	x0, [x29, #-8]
  403dec:	ldur	x8, [x29, #-8]
  403df0:	ldr	w9, [x8, #92]
  403df4:	mov	w10, #0x0                   	// #0
  403df8:	str	x8, [sp, #16]
  403dfc:	str	w10, [sp, #12]
  403e00:	cbz	w9, 403e28 <printf@plt+0x2158>
  403e04:	ldr	x8, [sp, #16]
  403e08:	ldr	x0, [x8, #64]
  403e0c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403e10:	add	x1, x1, #0xfe4
  403e14:	mov	x2, #0xb                   	// #11
  403e18:	bl	401a90 <strncmp@plt>
  403e1c:	cmp	w0, #0x0
  403e20:	cset	w9, eq  // eq = none
  403e24:	str	w9, [sp, #12]
  403e28:	ldr	w8, [sp, #12]
  403e2c:	and	w0, w8, #0x1
  403e30:	ldp	x29, x30, [sp, #32]
  403e34:	add	sp, sp, #0x30
  403e38:	ret
  403e3c:	sub	sp, sp, #0x30
  403e40:	stp	x29, x30, [sp, #32]
  403e44:	add	x29, sp, #0x20
  403e48:	stur	x0, [x29, #-8]
  403e4c:	ldur	x8, [x29, #-8]
  403e50:	ldr	w9, [x8, #92]
  403e54:	mov	w10, #0x0                   	// #0
  403e58:	str	x8, [sp, #16]
  403e5c:	str	w10, [sp, #12]
  403e60:	cbz	w9, 403e88 <printf@plt+0x21b8>
  403e64:	ldr	x8, [sp, #16]
  403e68:	ldr	x0, [x8, #64]
  403e6c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403e70:	add	x1, x1, #0xff0
  403e74:	mov	x2, #0xb                   	// #11
  403e78:	bl	401a90 <strncmp@plt>
  403e7c:	cmp	w0, #0x0
  403e80:	cset	w9, eq  // eq = none
  403e84:	str	w9, [sp, #12]
  403e88:	ldr	w8, [sp, #12]
  403e8c:	and	w0, w8, #0x1
  403e90:	ldp	x29, x30, [sp, #32]
  403e94:	add	sp, sp, #0x30
  403e98:	ret
  403e9c:	sub	sp, sp, #0x30
  403ea0:	stp	x29, x30, [sp, #32]
  403ea4:	add	x29, sp, #0x20
  403ea8:	stur	x0, [x29, #-8]
  403eac:	ldur	x8, [x29, #-8]
  403eb0:	ldr	w9, [x8, #92]
  403eb4:	mov	w10, #0x0                   	// #0
  403eb8:	str	x8, [sp, #16]
  403ebc:	str	w10, [sp, #12]
  403ec0:	cbz	w9, 403ee8 <printf@plt+0x2218>
  403ec4:	ldr	x8, [sp, #16]
  403ec8:	ldr	x0, [x8, #64]
  403ecc:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  403ed0:	add	x1, x1, #0xffc
  403ed4:	mov	x2, #0xb                   	// #11
  403ed8:	bl	401a90 <strncmp@plt>
  403edc:	cmp	w0, #0x0
  403ee0:	cset	w9, eq  // eq = none
  403ee4:	str	w9, [sp, #12]
  403ee8:	ldr	w8, [sp, #12]
  403eec:	and	w0, w8, #0x1
  403ef0:	ldp	x29, x30, [sp, #32]
  403ef4:	add	sp, sp, #0x30
  403ef8:	ret
  403efc:	sub	sp, sp, #0x10
  403f00:	str	x0, [sp, #8]
  403f04:	ldr	x8, [sp, #8]
  403f08:	ldr	w0, [x8, #96]
  403f0c:	add	sp, sp, #0x10
  403f10:	ret
  403f14:	sub	sp, sp, #0x30
  403f18:	stp	x29, x30, [sp, #32]
  403f1c:	add	x29, sp, #0x20
  403f20:	stur	x0, [x29, #-8]
  403f24:	ldur	x8, [x29, #-8]
  403f28:	mov	x0, x8
  403f2c:	str	x8, [sp, #16]
  403f30:	bl	403704 <printf@plt+0x1a34>
  403f34:	mov	w9, #0x0                   	// #0
  403f38:	str	w9, [sp, #12]
  403f3c:	cbz	w0, 403f8c <printf@plt+0x22bc>
  403f40:	ldr	x8, [sp, #16]
  403f44:	ldr	x1, [x8, #64]
  403f48:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  403f4c:	add	x0, x0, #0x8
  403f50:	bl	401b80 <strcmp@plt>
  403f54:	mov	w9, #0x1                   	// #1
  403f58:	str	w9, [sp, #8]
  403f5c:	cbz	w0, 403f84 <printf@plt+0x22b4>
  403f60:	ldr	x8, [sp, #16]
  403f64:	ldr	x1, [x8, #64]
  403f68:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  403f6c:	add	x0, x0, #0x13
  403f70:	mov	x2, #0xa                   	// #10
  403f74:	bl	401a90 <strncmp@plt>
  403f78:	cmp	w0, #0x0
  403f7c:	cset	w9, eq  // eq = none
  403f80:	str	w9, [sp, #8]
  403f84:	ldr	w8, [sp, #8]
  403f88:	str	w8, [sp, #12]
  403f8c:	ldr	w8, [sp, #12]
  403f90:	and	w0, w8, #0x1
  403f94:	ldp	x29, x30, [sp, #32]
  403f98:	add	sp, sp, #0x30
  403f9c:	ret
  403fa0:	sub	sp, sp, #0x50
  403fa4:	stp	x29, x30, [sp, #64]
  403fa8:	add	x29, sp, #0x40
  403fac:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  403fb0:	add	x8, x8, #0x1e
  403fb4:	mov	x2, #0x7                   	// #7
  403fb8:	stur	x0, [x29, #-16]
  403fbc:	stur	x1, [x29, #-24]
  403fc0:	ldur	x9, [x29, #-16]
  403fc4:	ldr	x1, [x9, #64]
  403fc8:	mov	x0, x8
  403fcc:	str	x9, [sp, #24]
  403fd0:	bl	401a90 <strncmp@plt>
  403fd4:	cbnz	w0, 404144 <printf@plt+0x2474>
  403fd8:	ldr	x8, [sp, #24]
  403fdc:	ldr	x9, [x8, #64]
  403fe0:	str	x9, [sp, #32]
  403fe4:	ldr	x8, [sp, #32]
  403fe8:	ldrb	w9, [x8]
  403fec:	mov	w10, #0x0                   	// #0
  403ff0:	str	w10, [sp, #20]
  403ff4:	cbz	w9, 404014 <printf@plt+0x2344>
  403ff8:	ldr	x8, [sp, #32]
  403ffc:	ldrb	w0, [x8]
  404000:	bl	401950 <isspace@plt>
  404004:	cmp	w0, #0x0
  404008:	cset	w9, ne  // ne = any
  40400c:	eor	w9, w9, #0x1
  404010:	str	w9, [sp, #20]
  404014:	ldr	w8, [sp, #20]
  404018:	tbnz	w8, #0, 404020 <printf@plt+0x2350>
  40401c:	b	404030 <printf@plt+0x2360>
  404020:	ldr	x8, [sp, #32]
  404024:	add	x8, x8, #0x1
  404028:	str	x8, [sp, #32]
  40402c:	b	403fe4 <printf@plt+0x2314>
  404030:	ldr	x8, [sp, #32]
  404034:	ldrb	w9, [x8]
  404038:	mov	w10, #0x0                   	// #0
  40403c:	str	w10, [sp, #16]
  404040:	cbz	w9, 40405c <printf@plt+0x238c>
  404044:	ldr	x8, [sp, #32]
  404048:	ldrb	w0, [x8]
  40404c:	bl	401950 <isspace@plt>
  404050:	cmp	w0, #0x0
  404054:	cset	w9, ne  // ne = any
  404058:	str	w9, [sp, #16]
  40405c:	ldr	w8, [sp, #16]
  404060:	tbnz	w8, #0, 404068 <printf@plt+0x2398>
  404064:	b	404078 <printf@plt+0x23a8>
  404068:	ldr	x8, [sp, #32]
  40406c:	add	x8, x8, #0x1
  404070:	str	x8, [sp, #32]
  404074:	b	404030 <printf@plt+0x2360>
  404078:	ldr	x8, [sp, #32]
  40407c:	ldrb	w9, [x8]
  404080:	ldur	x8, [x29, #-24]
  404084:	strb	w9, [x8]
  404088:	ldr	x8, [sp, #32]
  40408c:	ldrb	w9, [x8]
  404090:	mov	w10, #0x0                   	// #0
  404094:	str	w10, [sp, #12]
  404098:	cbz	w9, 4040b8 <printf@plt+0x23e8>
  40409c:	ldr	x8, [sp, #32]
  4040a0:	ldrb	w0, [x8]
  4040a4:	bl	401950 <isspace@plt>
  4040a8:	cmp	w0, #0x0
  4040ac:	cset	w9, ne  // ne = any
  4040b0:	eor	w9, w9, #0x1
  4040b4:	str	w9, [sp, #12]
  4040b8:	ldr	w8, [sp, #12]
  4040bc:	tbnz	w8, #0, 4040c4 <printf@plt+0x23f4>
  4040c0:	b	4040d4 <printf@plt+0x2404>
  4040c4:	ldr	x8, [sp, #32]
  4040c8:	add	x8, x8, #0x1
  4040cc:	str	x8, [sp, #32]
  4040d0:	b	404088 <printf@plt+0x23b8>
  4040d4:	ldr	x8, [sp, #32]
  4040d8:	ldrb	w9, [x8]
  4040dc:	mov	w10, #0x0                   	// #0
  4040e0:	str	w10, [sp, #8]
  4040e4:	cbz	w9, 404100 <printf@plt+0x2430>
  4040e8:	ldr	x8, [sp, #32]
  4040ec:	ldrb	w0, [x8]
  4040f0:	bl	401950 <isspace@plt>
  4040f4:	cmp	w0, #0x0
  4040f8:	cset	w9, ne  // ne = any
  4040fc:	str	w9, [sp, #8]
  404100:	ldr	w8, [sp, #8]
  404104:	tbnz	w8, #0, 40410c <printf@plt+0x243c>
  404108:	b	40411c <printf@plt+0x244c>
  40410c:	ldr	x8, [sp, #32]
  404110:	add	x8, x8, #0x1
  404114:	str	x8, [sp, #32]
  404118:	b	4040d4 <printf@plt+0x2404>
  40411c:	ldr	x8, [sp, #32]
  404120:	ldrb	w9, [x8]
  404124:	cbnz	w9, 404134 <printf@plt+0x2464>
  404128:	mov	w8, #0xffffffff            	// #-1
  40412c:	stur	w8, [x29, #-4]
  404130:	b	40414c <printf@plt+0x247c>
  404134:	ldr	x0, [sp, #32]
  404138:	bl	401a30 <atoi@plt>
  40413c:	stur	w0, [x29, #-4]
  404140:	b	40414c <printf@plt+0x247c>
  404144:	mov	w8, #0xffffffff            	// #-1
  404148:	stur	w8, [x29, #-4]
  40414c:	ldur	w0, [x29, #-4]
  404150:	ldp	x29, x30, [sp, #64]
  404154:	add	sp, sp, #0x50
  404158:	ret
  40415c:	sub	sp, sp, #0x30
  404160:	stp	x29, x30, [sp, #32]
  404164:	add	x29, sp, #0x20
  404168:	stur	x0, [x29, #-8]
  40416c:	str	x1, [sp, #16]
  404170:	ldur	x8, [x29, #-8]
  404174:	ldr	x9, [x8, #112]
  404178:	str	x8, [sp, #8]
  40417c:	cbz	x9, 4041a0 <printf@plt+0x24d0>
  404180:	ldr	x8, [sp, #8]
  404184:	ldr	x9, [x8, #112]
  404188:	str	x9, [sp]
  40418c:	cbz	x9, 4041a0 <printf@plt+0x24d0>
  404190:	ldr	x0, [sp]
  404194:	bl	413078 <printf@plt+0x113a8>
  404198:	ldr	x0, [sp]
  40419c:	bl	42588c <_ZdlPv@@Base>
  4041a0:	ldr	x8, [sp, #16]
  4041a4:	ldr	x9, [sp, #8]
  4041a8:	str	x8, [x9, #112]
  4041ac:	ldp	x29, x30, [sp, #32]
  4041b0:	add	sp, sp, #0x30
  4041b4:	ret
  4041b8:	sub	sp, sp, #0x10
  4041bc:	str	x0, [sp, #8]
  4041c0:	ldr	x8, [sp, #8]
  4041c4:	ldr	x0, [x8, #112]
  4041c8:	add	sp, sp, #0x10
  4041cc:	ret
  4041d0:	sub	sp, sp, #0x10
  4041d4:	mov	x8, xzr
  4041d8:	mov	w9, #0xffffffff            	// #-1
  4041dc:	str	x0, [sp, #8]
  4041e0:	ldr	x10, [sp, #8]
  4041e4:	str	x8, [x10]
  4041e8:	str	x8, [x10, #8]
  4041ec:	str	x8, [x10, #16]
  4041f0:	str	wzr, [x10, #24]
  4041f4:	str	w9, [x10, #28]
  4041f8:	str	w9, [x10, #32]
  4041fc:	str	w9, [x10, #36]
  404200:	str	w9, [x10, #40]
  404204:	add	sp, sp, #0x10
  404208:	ret
  40420c:	sub	sp, sp, #0x30
  404210:	mov	x8, xzr
  404214:	str	x0, [sp, #40]
  404218:	str	x1, [sp, #32]
  40421c:	str	w2, [sp, #28]
  404220:	str	w3, [sp, #24]
  404224:	str	w4, [sp, #20]
  404228:	str	w5, [sp, #16]
  40422c:	str	w6, [sp, #12]
  404230:	ldr	x9, [sp, #40]
  404234:	str	x8, [x9]
  404238:	str	x8, [x9, #8]
  40423c:	ldr	x8, [sp, #32]
  404240:	str	x8, [x9, #16]
  404244:	ldr	w10, [sp, #28]
  404248:	str	w10, [x9, #24]
  40424c:	ldr	w10, [sp, #24]
  404250:	str	w10, [x9, #28]
  404254:	ldr	w10, [sp, #20]
  404258:	str	w10, [x9, #32]
  40425c:	ldr	w10, [sp, #16]
  404260:	str	w10, [x9, #36]
  404264:	ldr	w10, [sp, #12]
  404268:	str	w10, [x9, #40]
  40426c:	add	sp, sp, #0x30
  404270:	ret
  404274:	sub	sp, sp, #0x30
  404278:	stp	x29, x30, [sp, #32]
  40427c:	add	x29, sp, #0x20
  404280:	stur	x0, [x29, #-8]
  404284:	ldur	x8, [x29, #-8]
  404288:	ldr	x9, [x8, #16]
  40428c:	str	x8, [sp, #16]
  404290:	cbz	x9, 4042bc <printf@plt+0x25ec>
  404294:	ldr	x8, [sp, #16]
  404298:	ldr	x9, [x8, #16]
  40429c:	str	x9, [sp, #8]
  4042a0:	cbz	x9, 4042bc <printf@plt+0x25ec>
  4042a4:	ldr	x0, [sp, #8]
  4042a8:	adrp	x8, 403000 <printf@plt+0x1330>
  4042ac:	add	x8, x8, #0xec
  4042b0:	blr	x8
  4042b4:	ldr	x0, [sp, #8]
  4042b8:	bl	42588c <_ZdlPv@@Base>
  4042bc:	ldp	x29, x30, [sp, #32]
  4042c0:	add	sp, sp, #0x30
  4042c4:	ret
  4042c8:	sub	sp, sp, #0x10
  4042cc:	mov	x8, xzr
  4042d0:	str	x0, [sp, #8]
  4042d4:	ldr	x9, [sp, #8]
  4042d8:	str	x8, [x9]
  4042dc:	str	x8, [x9, #8]
  4042e0:	str	x8, [x9, #16]
  4042e4:	add	sp, sp, #0x10
  4042e8:	ret
  4042ec:	sub	sp, sp, #0x40
  4042f0:	stp	x29, x30, [sp, #48]
  4042f4:	add	x29, sp, #0x30
  4042f8:	stur	x0, [x29, #-8]
  4042fc:	ldur	x8, [x29, #-8]
  404300:	ldr	x9, [x8]
  404304:	stur	x9, [x29, #-16]
  404308:	str	x8, [sp, #24]
  40430c:	ldr	x8, [sp, #24]
  404310:	ldr	x9, [x8]
  404314:	stur	x9, [x29, #-16]
  404318:	ldur	x9, [x29, #-16]
  40431c:	cbz	x9, 404354 <printf@plt+0x2684>
  404320:	ldr	x8, [sp, #24]
  404324:	ldr	x9, [x8]
  404328:	ldr	x9, [x9]
  40432c:	str	x9, [x8]
  404330:	ldur	x9, [x29, #-16]
  404334:	str	x9, [sp, #16]
  404338:	cbz	x9, 404354 <printf@plt+0x2684>
  40433c:	ldr	x0, [sp, #16]
  404340:	adrp	x8, 404000 <printf@plt+0x2330>
  404344:	add	x8, x8, #0x274
  404348:	blr	x8
  40434c:	ldr	x0, [sp, #16]
  404350:	bl	42588c <_ZdlPv@@Base>
  404354:	ldr	x8, [sp, #24]
  404358:	ldr	x9, [x8]
  40435c:	mov	w10, #0x0                   	// #0
  404360:	str	w10, [sp, #12]
  404364:	cbz	x9, 404380 <printf@plt+0x26b0>
  404368:	ldr	x8, [sp, #24]
  40436c:	ldr	x9, [x8]
  404370:	ldr	x10, [x8, #8]
  404374:	cmp	x9, x10
  404378:	cset	w11, ne  // ne = any
  40437c:	str	w11, [sp, #12]
  404380:	ldr	w8, [sp, #12]
  404384:	tbnz	w8, #0, 40430c <printf@plt+0x263c>
  404388:	ldp	x29, x30, [sp, #48]
  40438c:	add	sp, sp, #0x40
  404390:	ret
  404394:	sub	sp, sp, #0x30
  404398:	stp	x29, x30, [sp, #32]
  40439c:	add	x29, sp, #0x20
  4043a0:	str	x0, [sp, #16]
  4043a4:	str	x1, [sp, #8]
  4043a8:	str	x2, [sp]
  4043ac:	ldr	x8, [sp, #8]
  4043b0:	ldr	w9, [x8, #24]
  4043b4:	ldr	x8, [sp]
  4043b8:	ldr	w10, [x8, #24]
  4043bc:	cmp	w9, w10
  4043c0:	b.ge	4043d0 <printf@plt+0x2700>  // b.tcont
  4043c4:	mov	w8, #0x1                   	// #1
  4043c8:	stur	w8, [x29, #-4]
  4043cc:	b	40445c <printf@plt+0x278c>
  4043d0:	ldr	x8, [sp, #8]
  4043d4:	ldr	w9, [x8, #24]
  4043d8:	ldr	x8, [sp]
  4043dc:	ldr	w10, [x8, #24]
  4043e0:	cmp	w9, w10
  4043e4:	b.le	4043f0 <printf@plt+0x2720>
  4043e8:	stur	wzr, [x29, #-4]
  4043ec:	b	40445c <printf@plt+0x278c>
  4043f0:	ldr	x8, [sp, #8]
  4043f4:	ldr	w0, [x8, #28]
  4043f8:	ldr	x8, [sp, #8]
  4043fc:	ldr	w1, [x8, #36]
  404400:	ldr	x8, [sp]
  404404:	ldr	w2, [x8, #28]
  404408:	ldr	x8, [sp]
  40440c:	ldr	w3, [x8, #36]
  404410:	bl	40446c <printf@plt+0x279c>
  404414:	cbz	w0, 40443c <printf@plt+0x276c>
  404418:	ldr	x8, [sp, #8]
  40441c:	ldr	w9, [x8, #32]
  404420:	ldr	x8, [sp]
  404424:	ldr	w10, [x8, #32]
  404428:	cmp	w9, w10
  40442c:	cset	w9, lt  // lt = tstop
  404430:	and	w9, w9, #0x1
  404434:	stur	w9, [x29, #-4]
  404438:	b	40445c <printf@plt+0x278c>
  40443c:	ldr	x8, [sp, #8]
  404440:	ldr	w9, [x8, #36]
  404444:	ldr	x8, [sp]
  404448:	ldr	w10, [x8, #36]
  40444c:	cmp	w9, w10
  404450:	cset	w9, lt  // lt = tstop
  404454:	and	w9, w9, #0x1
  404458:	stur	w9, [x29, #-4]
  40445c:	ldur	w0, [x29, #-4]
  404460:	ldp	x29, x30, [sp, #32]
  404464:	add	sp, sp, #0x30
  404468:	ret
  40446c:	sub	sp, sp, #0x20
  404470:	str	w0, [sp, #28]
  404474:	str	w1, [sp, #24]
  404478:	str	w2, [sp, #20]
  40447c:	str	w3, [sp, #16]
  404480:	ldr	w8, [sp, #28]
  404484:	ldr	w9, [sp, #16]
  404488:	mov	w10, #0x1                   	// #1
  40448c:	cmp	w8, w9
  404490:	str	w10, [sp, #12]
  404494:	b.gt	4044ac <printf@plt+0x27dc>
  404498:	ldr	w8, [sp, #24]
  40449c:	ldr	w9, [sp, #20]
  4044a0:	cmp	w8, w9
  4044a4:	cset	w8, lt  // lt = tstop
  4044a8:	str	w8, [sp, #12]
  4044ac:	ldr	w8, [sp, #12]
  4044b0:	eor	w8, w8, #0x1
  4044b4:	and	w0, w8, #0x1
  4044b8:	add	sp, sp, #0x20
  4044bc:	ret
  4044c0:	sub	sp, sp, #0x80
  4044c4:	stp	x29, x30, [sp, #112]
  4044c8:	add	x29, sp, #0x70
  4044cc:	mov	x8, #0x30                  	// #48
  4044d0:	adrp	x9, 404000 <printf@plt+0x2330>
  4044d4:	add	x9, x9, #0x20c
  4044d8:	stur	x0, [x29, #-8]
  4044dc:	stur	x1, [x29, #-16]
  4044e0:	stur	w2, [x29, #-20]
  4044e4:	stur	w3, [x29, #-24]
  4044e8:	stur	w4, [x29, #-28]
  4044ec:	stur	w5, [x29, #-32]
  4044f0:	stur	w6, [x29, #-36]
  4044f4:	ldur	x10, [x29, #-8]
  4044f8:	mov	x0, x8
  4044fc:	str	x9, [sp, #32]
  404500:	str	x10, [sp, #24]
  404504:	bl	4257b4 <_Znwm@@Base>
  404508:	ldur	x1, [x29, #-16]
  40450c:	ldur	w2, [x29, #-20]
  404510:	ldur	w3, [x29, #-24]
  404514:	ldur	w4, [x29, #-28]
  404518:	ldur	w5, [x29, #-32]
  40451c:	ldur	w6, [x29, #-36]
  404520:	str	x0, [sp, #16]
  404524:	ldr	x8, [sp, #32]
  404528:	blr	x8
  40452c:	b	404530 <printf@plt+0x2860>
  404530:	ldr	x8, [sp, #16]
  404534:	stur	x8, [x29, #-48]
  404538:	ldr	x9, [sp, #24]
  40453c:	ldr	x10, [x9]
  404540:	cbnz	x10, 404590 <printf@plt+0x28c0>
  404544:	ldur	x8, [x29, #-48]
  404548:	ldr	x9, [sp, #24]
  40454c:	str	x8, [x9]
  404550:	ldur	x8, [x29, #-48]
  404554:	str	x8, [x9, #8]
  404558:	ldur	x8, [x29, #-48]
  40455c:	str	x8, [x9, #16]
  404560:	ldur	x8, [x29, #-48]
  404564:	ldur	x10, [x29, #-48]
  404568:	str	x8, [x10, #8]
  40456c:	ldur	x8, [x29, #-48]
  404570:	ldur	x10, [x29, #-48]
  404574:	str	x8, [x10]
  404578:	b	4046b8 <printf@plt+0x29e8>
  40457c:	str	x0, [sp, #56]
  404580:	str	w1, [sp, #52]
  404584:	ldr	x0, [sp, #16]
  404588:	bl	42588c <_ZdlPv@@Base>
  40458c:	b	4046c4 <printf@plt+0x29f4>
  404590:	ldr	x8, [sp, #24]
  404594:	ldr	x9, [x8, #8]
  404598:	str	x9, [sp, #40]
  40459c:	ldr	x8, [sp, #40]
  4045a0:	ldr	x9, [sp, #24]
  4045a4:	ldr	x10, [x9]
  4045a8:	mov	w11, #0x0                   	// #0
  4045ac:	cmp	x8, x10
  4045b0:	str	w11, [sp, #12]
  4045b4:	b.eq	4045d4 <printf@plt+0x2904>  // b.none
  4045b8:	ldur	x1, [x29, #-48]
  4045bc:	ldr	x2, [sp, #40]
  4045c0:	ldr	x0, [sp, #24]
  4045c4:	bl	404394 <printf@plt+0x26c4>
  4045c8:	cmp	w0, #0x0
  4045cc:	cset	w8, ne  // ne = any
  4045d0:	str	w8, [sp, #12]
  4045d4:	ldr	w8, [sp, #12]
  4045d8:	tbnz	w8, #0, 4045e0 <printf@plt+0x2910>
  4045dc:	b	4045f0 <printf@plt+0x2920>
  4045e0:	ldr	x8, [sp, #40]
  4045e4:	ldr	x8, [x8, #8]
  4045e8:	str	x8, [sp, #40]
  4045ec:	b	40459c <printf@plt+0x28cc>
  4045f0:	ldur	x1, [x29, #-48]
  4045f4:	ldr	x2, [sp, #40]
  4045f8:	ldr	x0, [sp, #24]
  4045fc:	bl	404394 <printf@plt+0x26c4>
  404600:	cbz	w0, 404660 <printf@plt+0x2990>
  404604:	ldr	x8, [sp, #40]
  404608:	ldur	x9, [x29, #-48]
  40460c:	str	x8, [x9]
  404610:	ldur	x8, [x29, #-48]
  404614:	ldr	x9, [sp, #40]
  404618:	ldr	x9, [x9, #8]
  40461c:	str	x8, [x9]
  404620:	ldr	x8, [sp, #40]
  404624:	ldr	x8, [x8, #8]
  404628:	ldur	x9, [x29, #-48]
  40462c:	str	x8, [x9, #8]
  404630:	ldur	x8, [x29, #-48]
  404634:	ldr	x9, [sp, #40]
  404638:	str	x8, [x9, #8]
  40463c:	ldr	x8, [sp, #40]
  404640:	ldr	x9, [sp, #24]
  404644:	ldr	x10, [x9]
  404648:	cmp	x8, x10
  40464c:	b.ne	40465c <printf@plt+0x298c>  // b.any
  404650:	ldur	x8, [x29, #-48]
  404654:	ldr	x9, [sp, #24]
  404658:	str	x8, [x9]
  40465c:	b	4046b8 <printf@plt+0x29e8>
  404660:	ldr	x8, [sp, #40]
  404664:	ldr	x8, [x8]
  404668:	ldur	x9, [x29, #-48]
  40466c:	str	x8, [x9]
  404670:	ldr	x8, [sp, #40]
  404674:	ldur	x9, [x29, #-48]
  404678:	str	x8, [x9, #8]
  40467c:	ldur	x8, [x29, #-48]
  404680:	ldr	x9, [sp, #40]
  404684:	ldr	x9, [x9]
  404688:	str	x8, [x9, #8]
  40468c:	ldur	x8, [x29, #-48]
  404690:	ldr	x9, [sp, #40]
  404694:	str	x8, [x9]
  404698:	ldr	x8, [sp, #40]
  40469c:	ldr	x9, [sp, #24]
  4046a0:	ldr	x10, [x9, #8]
  4046a4:	cmp	x8, x10
  4046a8:	b.ne	4046b8 <printf@plt+0x29e8>  // b.any
  4046ac:	ldur	x8, [x29, #-48]
  4046b0:	ldr	x9, [sp, #24]
  4046b4:	str	x8, [x9, #8]
  4046b8:	ldp	x29, x30, [sp, #112]
  4046bc:	add	sp, sp, #0x80
  4046c0:	ret
  4046c4:	ldr	x0, [sp, #56]
  4046c8:	bl	401c50 <_Unwind_Resume@plt>
  4046cc:	sub	sp, sp, #0x30
  4046d0:	stp	x29, x30, [sp, #32]
  4046d4:	add	x29, sp, #0x20
  4046d8:	stur	x0, [x29, #-8]
  4046dc:	ldur	x8, [x29, #-8]
  4046e0:	ldr	x9, [x8, #16]
  4046e4:	ldr	x9, [x9]
  4046e8:	str	x9, [sp, #16]
  4046ec:	ldr	x9, [x8]
  4046f0:	ldr	x10, [x8, #8]
  4046f4:	cmp	x9, x10
  4046f8:	str	x8, [sp, #8]
  4046fc:	b.ne	404750 <printf@plt+0x2a80>  // b.any
  404700:	mov	x8, xzr
  404704:	ldr	x9, [sp, #8]
  404708:	str	x8, [x9]
  40470c:	ldr	x8, [x9, #8]
  404710:	cbz	x8, 40473c <printf@plt+0x2a6c>
  404714:	ldr	x8, [sp, #8]
  404718:	ldr	x9, [x8, #8]
  40471c:	str	x9, [sp]
  404720:	cbz	x9, 40473c <printf@plt+0x2a6c>
  404724:	ldr	x0, [sp]
  404728:	adrp	x8, 404000 <printf@plt+0x2330>
  40472c:	add	x8, x8, #0x274
  404730:	blr	x8
  404734:	ldr	x0, [sp]
  404738:	bl	42588c <_ZdlPv@@Base>
  40473c:	mov	x8, xzr
  404740:	ldr	x9, [sp, #8]
  404744:	str	x8, [x9, #8]
  404748:	str	x8, [x9, #16]
  40474c:	b	4047cc <printf@plt+0x2afc>
  404750:	ldr	x8, [sp, #8]
  404754:	ldr	x9, [x8]
  404758:	ldr	x10, [x8, #16]
  40475c:	cmp	x9, x10
  404760:	b.ne	404774 <printf@plt+0x2aa4>  // b.any
  404764:	ldr	x8, [sp, #8]
  404768:	ldr	x9, [x8]
  40476c:	ldr	x9, [x9]
  404770:	str	x9, [x8]
  404774:	ldr	x8, [sp, #8]
  404778:	ldr	x9, [x8, #8]
  40477c:	ldr	x10, [x8, #16]
  404780:	cmp	x9, x10
  404784:	b.ne	404798 <printf@plt+0x2ac8>  // b.any
  404788:	ldr	x8, [sp, #8]
  40478c:	ldr	x9, [x8, #8]
  404790:	ldr	x9, [x9, #8]
  404794:	str	x9, [x8, #8]
  404798:	ldr	x8, [sp, #8]
  40479c:	ldr	x9, [x8, #16]
  4047a0:	ldr	x9, [x9]
  4047a4:	ldr	x10, [x8, #16]
  4047a8:	ldr	x10, [x10, #8]
  4047ac:	str	x9, [x10]
  4047b0:	ldr	x9, [x8, #16]
  4047b4:	ldr	x9, [x9, #8]
  4047b8:	ldr	x10, [x8, #16]
  4047bc:	ldr	x10, [x10]
  4047c0:	str	x9, [x10, #8]
  4047c4:	ldr	x9, [sp, #16]
  4047c8:	str	x9, [x8, #16]
  4047cc:	ldp	x29, x30, [sp, #32]
  4047d0:	add	sp, sp, #0x30
  4047d4:	ret
  4047d8:	sub	sp, sp, #0x10
  4047dc:	str	x0, [sp, #8]
  4047e0:	ldr	x8, [sp, #8]
  4047e4:	ldr	x9, [x8]
  4047e8:	str	x9, [x8, #16]
  4047ec:	add	sp, sp, #0x10
  4047f0:	ret
  4047f4:	sub	sp, sp, #0x10
  4047f8:	str	x0, [sp, #8]
  4047fc:	ldr	x8, [sp, #8]
  404800:	ldr	x9, [x8, #8]
  404804:	str	x9, [x8, #16]
  404808:	add	sp, sp, #0x10
  40480c:	ret
  404810:	sub	sp, sp, #0x10
  404814:	str	x0, [sp, #8]
  404818:	ldr	x8, [sp, #8]
  40481c:	ldr	x8, [x8]
  404820:	cmp	x8, #0x0
  404824:	cset	w9, eq  // eq = none
  404828:	and	w0, w9, #0x1
  40482c:	add	sp, sp, #0x10
  404830:	ret
  404834:	sub	sp, sp, #0x10
  404838:	str	x0, [sp, #8]
  40483c:	ldr	x8, [sp, #8]
  404840:	ldr	x9, [x8, #16]
  404844:	ldr	x8, [x8, #8]
  404848:	cmp	x9, x8
  40484c:	cset	w10, eq  // eq = none
  404850:	and	w0, w10, #0x1
  404854:	add	sp, sp, #0x10
  404858:	ret
  40485c:	sub	sp, sp, #0x10
  404860:	str	x0, [sp, #8]
  404864:	ldr	x8, [sp, #8]
  404868:	ldr	x9, [x8, #16]
  40486c:	ldr	x8, [x8]
  404870:	cmp	x9, x8
  404874:	cset	w10, eq  // eq = none
  404878:	and	w0, w10, #0x1
  40487c:	add	sp, sp, #0x10
  404880:	ret
  404884:	sub	sp, sp, #0x10
  404888:	str	x0, [sp, #8]
  40488c:	ldr	x8, [sp, #8]
  404890:	ldr	x9, [x8, #16]
  404894:	ldr	x9, [x9, #8]
  404898:	str	x9, [x8, #16]
  40489c:	add	sp, sp, #0x10
  4048a0:	ret
  4048a4:	sub	sp, sp, #0x10
  4048a8:	str	x0, [sp, #8]
  4048ac:	ldr	x8, [sp, #8]
  4048b0:	ldr	x9, [x8, #16]
  4048b4:	ldr	x9, [x9]
  4048b8:	str	x9, [x8, #16]
  4048bc:	add	sp, sp, #0x10
  4048c0:	ret
  4048c4:	sub	sp, sp, #0x10
  4048c8:	str	x0, [sp, #8]
  4048cc:	ldr	x8, [sp, #8]
  4048d0:	ldr	x8, [x8, #16]
  4048d4:	ldr	x0, [x8, #16]
  4048d8:	add	sp, sp, #0x10
  4048dc:	ret
  4048e0:	sub	sp, sp, #0x20
  4048e4:	str	x0, [sp, #16]
  4048e8:	ldr	x8, [sp, #16]
  4048ec:	ldr	x9, [x8, #16]
  4048f0:	ldr	x9, [x9]
  4048f4:	str	x9, [x8, #16]
  4048f8:	ldr	x9, [x8, #16]
  4048fc:	ldr	x10, [x8]
  404900:	cmp	x9, x10
  404904:	str	x8, [sp, #8]
  404908:	b.ne	404918 <printf@plt+0x2c48>  // b.any
  40490c:	mov	x8, xzr
  404910:	str	x8, [sp, #24]
  404914:	b	404928 <printf@plt+0x2c58>
  404918:	ldr	x8, [sp, #8]
  40491c:	ldr	x9, [x8, #16]
  404920:	ldr	x9, [x9, #16]
  404924:	str	x9, [sp, #24]
  404928:	ldr	x0, [sp, #24]
  40492c:	add	sp, sp, #0x20
  404930:	ret
  404934:	sub	sp, sp, #0x20
  404938:	str	x0, [sp, #16]
  40493c:	ldr	x8, [sp, #16]
  404940:	ldr	x9, [x8, #16]
  404944:	ldr	x9, [x9, #8]
  404948:	str	x9, [x8, #16]
  40494c:	ldr	x9, [x8, #16]
  404950:	ldr	x10, [x8, #8]
  404954:	cmp	x9, x10
  404958:	str	x8, [sp, #8]
  40495c:	b.ne	40496c <printf@plt+0x2c9c>  // b.any
  404960:	mov	x8, xzr
  404964:	str	x8, [sp, #24]
  404968:	b	40497c <printf@plt+0x2cac>
  40496c:	ldr	x8, [sp, #8]
  404970:	ldr	x9, [x8, #16]
  404974:	ldr	x9, [x9, #16]
  404978:	str	x9, [sp, #24]
  40497c:	ldr	x0, [sp, #24]
  404980:	add	sp, sp, #0x20
  404984:	ret
  404988:	sub	sp, sp, #0x50
  40498c:	stp	x29, x30, [sp, #64]
  404990:	add	x29, sp, #0x40
  404994:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  404998:	add	x8, x8, #0xb28
  40499c:	stur	x0, [x29, #-8]
  4049a0:	stur	x1, [x29, #-16]
  4049a4:	ldur	x9, [x29, #-8]
  4049a8:	mov	x0, x9
  4049ac:	str	x8, [sp, #16]
  4049b0:	str	x9, [sp, #8]
  4049b4:	bl	404810 <printf@plt+0x2b40>
  4049b8:	cbz	w0, 4049d8 <printf@plt+0x2d08>
  4049bc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4049c0:	add	x0, x0, #0x26
  4049c4:	ldr	x1, [sp, #16]
  4049c8:	ldr	x2, [sp, #16]
  4049cc:	ldr	x3, [sp, #16]
  4049d0:	bl	41d068 <printf@plt+0x1b398>
  4049d4:	b	404ab8 <printf@plt+0x2de8>
  4049d8:	ldr	x8, [sp, #8]
  4049dc:	ldr	x9, [x8, #16]
  4049e0:	cbnz	x9, 4049f0 <printf@plt+0x2d20>
  4049e4:	ldr	x8, [sp, #8]
  4049e8:	ldr	x9, [x8]
  4049ec:	str	x9, [x8, #16]
  4049f0:	mov	x0, #0x30                  	// #48
  4049f4:	bl	4257b4 <_Znwm@@Base>
  4049f8:	ldur	x1, [x29, #-16]
  4049fc:	ldr	x8, [sp, #8]
  404a00:	ldr	x9, [x8, #16]
  404a04:	ldr	w2, [x9, #24]
  404a08:	ldr	x9, [x8, #16]
  404a0c:	ldr	w3, [x9, #28]
  404a10:	ldr	x9, [x8, #16]
  404a14:	ldr	w4, [x9, #32]
  404a18:	ldr	x9, [x8, #16]
  404a1c:	ldr	w5, [x9, #36]
  404a20:	ldr	x9, [x8, #16]
  404a24:	ldr	w6, [x9, #40]
  404a28:	str	x0, [sp]
  404a2c:	adrp	x9, 404000 <printf@plt+0x2330>
  404a30:	add	x9, x9, #0x20c
  404a34:	blr	x9
  404a38:	b	404a3c <printf@plt+0x2d6c>
  404a3c:	ldr	x8, [sp]
  404a40:	stur	x8, [x29, #-24]
  404a44:	ldr	x9, [sp, #8]
  404a48:	ldr	x10, [x9, #16]
  404a4c:	ldr	x11, [x9, #8]
  404a50:	cmp	x10, x11
  404a54:	b.ne	404a7c <printf@plt+0x2dac>  // b.any
  404a58:	ldur	x8, [x29, #-24]
  404a5c:	ldr	x9, [sp, #8]
  404a60:	str	x8, [x9, #8]
  404a64:	b	404a7c <printf@plt+0x2dac>
  404a68:	str	x0, [sp, #32]
  404a6c:	str	w1, [sp, #28]
  404a70:	ldr	x0, [sp]
  404a74:	bl	42588c <_ZdlPv@@Base>
  404a78:	b	404ac4 <printf@plt+0x2df4>
  404a7c:	ldur	x8, [x29, #-24]
  404a80:	ldr	x9, [sp, #8]
  404a84:	ldr	x10, [x9, #16]
  404a88:	ldr	x10, [x10]
  404a8c:	str	x8, [x10, #8]
  404a90:	ldr	x8, [x9, #16]
  404a94:	ldr	x8, [x8]
  404a98:	ldur	x10, [x29, #-24]
  404a9c:	str	x8, [x10]
  404aa0:	ldur	x8, [x29, #-24]
  404aa4:	ldr	x10, [x9, #16]
  404aa8:	str	x8, [x10]
  404aac:	ldr	x8, [x9, #16]
  404ab0:	ldur	x10, [x29, #-24]
  404ab4:	str	x8, [x10, #8]
  404ab8:	ldp	x29, x30, [sp, #64]
  404abc:	add	sp, sp, #0x50
  404ac0:	ret
  404ac4:	ldr	x0, [sp, #32]
  404ac8:	bl	401c50 <_Unwind_Resume@plt>
  404acc:	sub	sp, sp, #0x20
  404ad0:	str	x0, [sp, #24]
  404ad4:	str	x1, [sp, #16]
  404ad8:	ldr	x8, [sp, #24]
  404adc:	ldr	x9, [x8]
  404ae0:	str	x9, [x8, #16]
  404ae4:	str	x8, [sp, #8]
  404ae8:	ldr	x8, [sp, #8]
  404aec:	ldr	x9, [x8, #16]
  404af0:	ldr	x10, [x8, #8]
  404af4:	mov	w11, #0x0                   	// #0
  404af8:	cmp	x9, x10
  404afc:	str	w11, [sp, #4]
  404b00:	b.eq	404b20 <printf@plt+0x2e50>  // b.none
  404b04:	ldr	x8, [sp, #8]
  404b08:	ldr	x9, [x8, #16]
  404b0c:	ldr	x9, [x9, #16]
  404b10:	ldr	x10, [sp, #16]
  404b14:	cmp	x9, x10
  404b18:	cset	w11, ne  // ne = any
  404b1c:	str	w11, [sp, #4]
  404b20:	ldr	w8, [sp, #4]
  404b24:	tbnz	w8, #0, 404b2c <printf@plt+0x2e5c>
  404b28:	b	404b40 <printf@plt+0x2e70>
  404b2c:	ldr	x8, [sp, #8]
  404b30:	ldr	x9, [x8, #16]
  404b34:	ldr	x9, [x9]
  404b38:	str	x9, [x8, #16]
  404b3c:	b	404ae8 <printf@plt+0x2e18>
  404b40:	add	sp, sp, #0x20
  404b44:	ret
  404b48:	sub	sp, sp, #0x40
  404b4c:	stp	x29, x30, [sp, #48]
  404b50:	add	x29, sp, #0x30
  404b54:	adrp	x8, 404000 <printf@plt+0x2330>
  404b58:	add	x8, x8, #0x2c8
  404b5c:	adrp	x9, 402000 <printf@plt+0x330>
  404b60:	add	x9, x9, #0xc90
  404b64:	stur	x0, [x29, #-8]
  404b68:	ldur	x10, [x29, #-8]
  404b6c:	mov	x0, x10
  404b70:	str	x9, [sp, #16]
  404b74:	str	x10, [sp, #8]
  404b78:	blr	x8
  404b7c:	ldr	x8, [sp, #8]
  404b80:	add	x0, x8, #0x18
  404b84:	ldr	x9, [sp, #16]
  404b88:	blr	x9
  404b8c:	b	404b90 <printf@plt+0x2ec0>
  404b90:	ldp	x29, x30, [sp, #48]
  404b94:	add	sp, sp, #0x40
  404b98:	ret
  404b9c:	stur	x0, [x29, #-16]
  404ba0:	stur	w1, [x29, #-20]
  404ba4:	ldr	x0, [sp, #8]
  404ba8:	adrp	x8, 404000 <printf@plt+0x2330>
  404bac:	add	x8, x8, #0x2ec
  404bb0:	blr	x8
  404bb4:	ldur	x0, [x29, #-16]
  404bb8:	bl	401c50 <_Unwind_Resume@plt>
  404bbc:	sub	sp, sp, #0x70
  404bc0:	stp	x29, x30, [sp, #96]
  404bc4:	add	x29, sp, #0x60
  404bc8:	stur	x0, [x29, #-8]
  404bcc:	stur	x1, [x29, #-16]
  404bd0:	ldur	x8, [x29, #-8]
  404bd4:	ldur	x0, [x29, #-16]
  404bd8:	str	x8, [sp, #40]
  404bdc:	bl	412368 <printf@plt+0x10698>
  404be0:	cmp	w0, #0x0
  404be4:	cset	w9, le
  404be8:	tbnz	w9, #0, 404cb4 <printf@plt+0x2fe4>
  404bec:	mov	x0, #0x78                  	// #120
  404bf0:	bl	4257b4 <_Znwm@@Base>
  404bf4:	str	x0, [sp, #32]
  404bf8:	adrp	x8, 403000 <printf@plt+0x1330>
  404bfc:	add	x8, x8, #0x70
  404c00:	blr	x8
  404c04:	b	404c08 <printf@plt+0x2f38>
  404c08:	ldr	x8, [sp, #32]
  404c0c:	stur	x8, [x29, #-24]
  404c10:	ldr	x0, [sp, #40]
  404c14:	bl	4048c4 <printf@plt+0x2bf4>
  404c18:	str	x0, [sp, #48]
  404c1c:	ldur	x0, [x29, #-24]
  404c20:	ldr	x1, [sp, #48]
  404c24:	ldr	x8, [sp, #40]
  404c28:	add	x9, x8, #0x18
  404c2c:	ldur	x10, [x29, #-16]
  404c30:	str	x0, [sp, #24]
  404c34:	mov	x0, x9
  404c38:	str	x1, [sp, #16]
  404c3c:	mov	x1, x10
  404c40:	bl	402f08 <printf@plt+0x1238>
  404c44:	ldur	x8, [x29, #-16]
  404c48:	str	x0, [sp, #8]
  404c4c:	mov	x0, x8
  404c50:	bl	412368 <printf@plt+0x10698>
  404c54:	ldr	x8, [sp, #48]
  404c58:	ldr	w4, [x8, #76]
  404c5c:	ldr	x8, [sp, #48]
  404c60:	ldr	w5, [x8, #80]
  404c64:	ldr	x8, [sp, #48]
  404c68:	ldr	w6, [x8, #84]
  404c6c:	ldr	x8, [sp, #48]
  404c70:	ldr	w7, [x8, #88]
  404c74:	ldr	x8, [sp, #24]
  404c78:	str	w0, [sp, #4]
  404c7c:	mov	x0, x8
  404c80:	ldr	x1, [sp, #16]
  404c84:	ldr	x2, [sp, #8]
  404c88:	ldr	w3, [sp, #4]
  404c8c:	bl	4035cc <printf@plt+0x18fc>
  404c90:	ldur	x1, [x29, #-24]
  404c94:	ldr	x0, [sp, #40]
  404c98:	bl	404988 <printf@plt+0x2cb8>
  404c9c:	b	404cb4 <printf@plt+0x2fe4>
  404ca0:	stur	x0, [x29, #-32]
  404ca4:	stur	w1, [x29, #-36]
  404ca8:	ldr	x0, [sp, #32]
  404cac:	bl	42588c <_ZdlPv@@Base>
  404cb0:	b	404cc0 <printf@plt+0x2ff0>
  404cb4:	ldp	x29, x30, [sp, #96]
  404cb8:	add	sp, sp, #0x70
  404cbc:	ret
  404cc0:	ldur	x0, [x29, #-32]
  404cc4:	bl	401c50 <_Unwind_Resume@plt>
  404cc8:	sub	sp, sp, #0x90
  404ccc:	stp	x29, x30, [sp, #128]
  404cd0:	add	x29, sp, #0x80
  404cd4:	stur	x0, [x29, #-8]
  404cd8:	stur	x1, [x29, #-16]
  404cdc:	stur	x2, [x29, #-24]
  404ce0:	stur	w3, [x29, #-28]
  404ce4:	stur	w4, [x29, #-32]
  404ce8:	stur	w5, [x29, #-36]
  404cec:	stur	w6, [x29, #-40]
  404cf0:	stur	w7, [x29, #-44]
  404cf4:	ldur	x8, [x29, #-8]
  404cf8:	ldur	x0, [x29, #-24]
  404cfc:	str	x8, [sp, #48]
  404d00:	bl	412368 <printf@plt+0x10698>
  404d04:	cmp	w0, #0x0
  404d08:	cset	w9, le
  404d0c:	tbnz	w9, #0, 404dd0 <printf@plt+0x3100>
  404d10:	mov	x0, #0x78                  	// #120
  404d14:	bl	4257b4 <_Znwm@@Base>
  404d18:	str	x0, [sp, #40]
  404d1c:	adrp	x8, 403000 <printf@plt+0x1330>
  404d20:	add	x8, x8, #0x70
  404d24:	blr	x8
  404d28:	b	404d2c <printf@plt+0x305c>
  404d2c:	ldr	x8, [sp, #40]
  404d30:	stur	x8, [x29, #-56]
  404d34:	ldur	x0, [x29, #-56]
  404d38:	ldur	x1, [x29, #-16]
  404d3c:	ldr	x9, [sp, #48]
  404d40:	add	x10, x9, #0x18
  404d44:	ldur	x11, [x29, #-24]
  404d48:	str	x0, [sp, #32]
  404d4c:	mov	x0, x10
  404d50:	str	x1, [sp, #24]
  404d54:	mov	x1, x11
  404d58:	bl	402f08 <printf@plt+0x1238>
  404d5c:	ldur	x8, [x29, #-24]
  404d60:	str	x0, [sp, #16]
  404d64:	mov	x0, x8
  404d68:	bl	412368 <printf@plt+0x10698>
  404d6c:	ldur	w4, [x29, #-32]
  404d70:	ldur	w5, [x29, #-36]
  404d74:	ldur	w6, [x29, #-40]
  404d78:	ldur	w7, [x29, #-44]
  404d7c:	ldr	x8, [sp, #32]
  404d80:	str	w0, [sp, #12]
  404d84:	mov	x0, x8
  404d88:	ldr	x1, [sp, #24]
  404d8c:	ldr	x2, [sp, #16]
  404d90:	ldr	w3, [sp, #12]
  404d94:	bl	403140 <printf@plt+0x1470>
  404d98:	ldur	x1, [x29, #-56]
  404d9c:	ldur	w2, [x29, #-28]
  404da0:	ldur	w3, [x29, #-32]
  404da4:	ldur	w4, [x29, #-36]
  404da8:	ldur	w5, [x29, #-40]
  404dac:	ldur	w6, [x29, #-44]
  404db0:	ldr	x0, [sp, #48]
  404db4:	bl	4044c0 <printf@plt+0x27f0>
  404db8:	b	404dd0 <printf@plt+0x3100>
  404dbc:	str	x0, [sp, #64]
  404dc0:	str	w1, [sp, #60]
  404dc4:	ldr	x0, [sp, #40]
  404dc8:	bl	42588c <_ZdlPv@@Base>
  404dcc:	b	404ddc <printf@plt+0x310c>
  404dd0:	ldp	x29, x30, [sp, #128]
  404dd4:	add	sp, sp, #0x90
  404dd8:	ret
  404ddc:	ldr	x0, [sp, #64]
  404de0:	bl	401c50 <_Unwind_Resume@plt>
  404de4:	sub	sp, sp, #0xe0
  404de8:	stp	x29, x30, [sp, #208]
  404dec:	add	x29, sp, #0xd0
  404df0:	stur	x0, [x29, #-8]
  404df4:	stur	x1, [x29, #-16]
  404df8:	stur	x2, [x29, #-24]
  404dfc:	stur	w3, [x29, #-28]
  404e00:	stur	w4, [x29, #-32]
  404e04:	stur	w5, [x29, #-36]
  404e08:	stur	w6, [x29, #-40]
  404e0c:	stur	w7, [x29, #-44]
  404e10:	ldur	x8, [x29, #-8]
  404e14:	ldur	x0, [x29, #-24]
  404e18:	stur	x8, [x29, #-96]
  404e1c:	bl	412368 <printf@plt+0x10698>
  404e20:	cmp	w0, #0x0
  404e24:	cset	w9, le
  404e28:	tbnz	w9, #0, 404ff4 <printf@plt+0x3324>
  404e2c:	ldur	x0, [x29, #-24]
  404e30:	sub	x8, x29, #0x48
  404e34:	str	x8, [sp, #104]
  404e38:	mov	w9, wzr
  404e3c:	mov	w1, w9
  404e40:	bl	4123a8 <printf@plt+0x106d8>
  404e44:	ldr	x0, [sp, #104]
  404e48:	bl	412350 <printf@plt+0x10680>
  404e4c:	str	x0, [sp, #96]
  404e50:	b	404e54 <printf@plt+0x3184>
  404e54:	ldr	x0, [sp, #96]
  404e58:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  404e5c:	add	x1, x1, #0x56
  404e60:	mov	x2, #0x12                  	// #18
  404e64:	bl	401a90 <strncmp@plt>
  404e68:	sub	x8, x29, #0x48
  404e6c:	str	w0, [sp, #92]
  404e70:	mov	x0, x8
  404e74:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  404e78:	ldr	w9, [sp, #92]
  404e7c:	cbnz	w9, 404f34 <printf@plt+0x3264>
  404e80:	mov	x0, #0x78                  	// #120
  404e84:	bl	4257b4 <_Znwm@@Base>
  404e88:	str	x0, [sp, #80]
  404e8c:	adrp	x8, 403000 <printf@plt+0x1330>
  404e90:	add	x8, x8, #0x70
  404e94:	blr	x8
  404e98:	b	404e9c <printf@plt+0x31cc>
  404e9c:	ldr	x8, [sp, #80]
  404ea0:	stur	x8, [x29, #-56]
  404ea4:	ldur	x0, [x29, #-56]
  404ea8:	ldur	x1, [x29, #-16]
  404eac:	ldur	x9, [x29, #-96]
  404eb0:	add	x10, x9, #0x18
  404eb4:	ldur	x11, [x29, #-24]
  404eb8:	str	x0, [sp, #72]
  404ebc:	mov	x0, x10
  404ec0:	str	x1, [sp, #64]
  404ec4:	mov	x1, x11
  404ec8:	bl	402f08 <printf@plt+0x1238>
  404ecc:	ldur	x8, [x29, #-24]
  404ed0:	str	x0, [sp, #56]
  404ed4:	mov	x0, x8
  404ed8:	bl	412368 <printf@plt+0x10698>
  404edc:	ldur	w4, [x29, #-32]
  404ee0:	ldur	w5, [x29, #-36]
  404ee4:	ldur	w6, [x29, #-40]
  404ee8:	ldur	w7, [x29, #-44]
  404eec:	ldr	x8, [sp, #72]
  404ef0:	str	w0, [sp, #52]
  404ef4:	mov	x0, x8
  404ef8:	ldr	x1, [sp, #64]
  404efc:	ldr	x2, [sp, #56]
  404f00:	ldr	w3, [sp, #52]
  404f04:	bl	4034ac <printf@plt+0x17dc>
  404f08:	b	404fd4 <printf@plt+0x3304>
  404f0c:	stur	x0, [x29, #-80]
  404f10:	stur	w1, [x29, #-84]
  404f14:	sub	x0, x29, #0x48
  404f18:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  404f1c:	b	405000 <printf@plt+0x3330>
  404f20:	stur	x0, [x29, #-80]
  404f24:	stur	w1, [x29, #-84]
  404f28:	ldr	x0, [sp, #80]
  404f2c:	bl	42588c <_ZdlPv@@Base>
  404f30:	b	405000 <printf@plt+0x3330>
  404f34:	mov	x0, #0x78                  	// #120
  404f38:	bl	4257b4 <_Znwm@@Base>
  404f3c:	str	x0, [sp, #40]
  404f40:	adrp	x8, 403000 <printf@plt+0x1330>
  404f44:	add	x8, x8, #0x70
  404f48:	blr	x8
  404f4c:	b	404f50 <printf@plt+0x3280>
  404f50:	ldr	x8, [sp, #40]
  404f54:	stur	x8, [x29, #-56]
  404f58:	ldur	x0, [x29, #-56]
  404f5c:	ldur	x1, [x29, #-16]
  404f60:	ldur	x9, [x29, #-96]
  404f64:	add	x10, x9, #0x18
  404f68:	ldur	x11, [x29, #-24]
  404f6c:	str	x0, [sp, #32]
  404f70:	mov	x0, x10
  404f74:	str	x1, [sp, #24]
  404f78:	mov	x1, x11
  404f7c:	bl	402f08 <printf@plt+0x1238>
  404f80:	ldur	x8, [x29, #-24]
  404f84:	str	x0, [sp, #16]
  404f88:	mov	x0, x8
  404f8c:	bl	412368 <printf@plt+0x10698>
  404f90:	ldur	w4, [x29, #-32]
  404f94:	ldur	w5, [x29, #-36]
  404f98:	ldur	w6, [x29, #-40]
  404f9c:	ldur	w7, [x29, #-44]
  404fa0:	ldr	x8, [sp, #32]
  404fa4:	str	w0, [sp, #12]
  404fa8:	mov	x0, x8
  404fac:	ldr	x1, [sp, #24]
  404fb0:	ldr	x2, [sp, #16]
  404fb4:	ldr	w3, [sp, #12]
  404fb8:	bl	4035cc <printf@plt+0x18fc>
  404fbc:	b	404fd4 <printf@plt+0x3304>
  404fc0:	stur	x0, [x29, #-80]
  404fc4:	stur	w1, [x29, #-84]
  404fc8:	ldr	x0, [sp, #40]
  404fcc:	bl	42588c <_ZdlPv@@Base>
  404fd0:	b	405000 <printf@plt+0x3330>
  404fd4:	ldur	x1, [x29, #-56]
  404fd8:	ldur	w2, [x29, #-28]
  404fdc:	ldur	w3, [x29, #-32]
  404fe0:	ldur	w4, [x29, #-36]
  404fe4:	ldur	w5, [x29, #-40]
  404fe8:	ldur	w6, [x29, #-44]
  404fec:	ldur	x0, [x29, #-96]
  404ff0:	bl	4044c0 <printf@plt+0x27f0>
  404ff4:	ldp	x29, x30, [sp, #208]
  404ff8:	add	sp, sp, #0xe0
  404ffc:	ret
  405000:	ldur	x0, [x29, #-80]
  405004:	bl	401c50 <_Unwind_Resume@plt>
  405008:	sub	sp, sp, #0xa0
  40500c:	stp	x29, x30, [sp, #144]
  405010:	add	x29, sp, #0x90
  405014:	stur	x0, [x29, #-8]
  405018:	stur	x1, [x29, #-16]
  40501c:	stur	w2, [x29, #-20]
  405020:	stur	w3, [x29, #-24]
  405024:	stur	w4, [x29, #-28]
  405028:	stur	w5, [x29, #-32]
  40502c:	stur	w6, [x29, #-36]
  405030:	stur	w7, [x29, #-40]
  405034:	ldur	x0, [x29, #-8]
  405038:	ldur	w8, [x29, #-28]
  40503c:	ldur	w9, [x29, #-36]
  405040:	cmp	w8, w9
  405044:	str	x0, [sp, #72]
  405048:	b.ne	405194 <printf@plt+0x34c4>  // b.any
  40504c:	mov	x0, #0x78                  	// #120
  405050:	bl	4257b4 <_Znwm@@Base>
  405054:	str	x0, [sp, #64]
  405058:	adrp	x8, 403000 <printf@plt+0x1330>
  40505c:	add	x8, x8, #0x70
  405060:	blr	x8
  405064:	b	405068 <printf@plt+0x3398>
  405068:	ldr	x8, [sp, #64]
  40506c:	stur	x8, [x29, #-48]
  405070:	ldur	x0, [x29, #-48]
  405074:	ldur	x1, [x29, #-16]
  405078:	ldur	w9, [x29, #-28]
  40507c:	ldur	w10, [x29, #-36]
  405080:	str	x0, [sp, #56]
  405084:	mov	w0, w9
  405088:	str	x1, [sp, #48]
  40508c:	mov	w1, w10
  405090:	bl	4051a8 <printf@plt+0x34d8>
  405094:	ldur	w9, [x29, #-24]
  405098:	ldur	w1, [x29, #-32]
  40509c:	str	w0, [sp, #44]
  4050a0:	mov	w0, w9
  4050a4:	bl	4051a8 <printf@plt+0x34d8>
  4050a8:	ldur	w9, [x29, #-28]
  4050ac:	ldur	w1, [x29, #-36]
  4050b0:	str	w0, [sp, #40]
  4050b4:	mov	w0, w9
  4050b8:	bl	402c10 <printf@plt+0xf40>
  4050bc:	ldur	w9, [x29, #-24]
  4050c0:	ldur	w1, [x29, #-32]
  4050c4:	str	w0, [sp, #36]
  4050c8:	mov	w0, w9
  4050cc:	bl	402c10 <printf@plt+0xf40>
  4050d0:	ldur	w6, [x29, #-40]
  4050d4:	ldr	x8, [sp, #56]
  4050d8:	str	w0, [sp, #32]
  4050dc:	mov	x0, x8
  4050e0:	ldr	x1, [sp, #48]
  4050e4:	ldr	w2, [sp, #44]
  4050e8:	ldr	w3, [sp, #40]
  4050ec:	ldr	w4, [sp, #36]
  4050f0:	ldr	w5, [sp, #32]
  4050f4:	bl	403380 <printf@plt+0x16b0>
  4050f8:	ldur	x1, [x29, #-48]
  4050fc:	ldur	w2, [x29, #-20]
  405100:	ldur	w0, [x29, #-28]
  405104:	ldur	w9, [x29, #-36]
  405108:	str	x1, [sp, #24]
  40510c:	mov	w1, w9
  405110:	str	w2, [sp, #20]
  405114:	bl	4051a8 <printf@plt+0x34d8>
  405118:	ldur	w9, [x29, #-24]
  40511c:	ldur	w1, [x29, #-32]
  405120:	str	w0, [sp, #16]
  405124:	mov	w0, w9
  405128:	bl	4051a8 <printf@plt+0x34d8>
  40512c:	ldur	w9, [x29, #-28]
  405130:	ldur	w1, [x29, #-36]
  405134:	str	w0, [sp, #12]
  405138:	mov	w0, w9
  40513c:	bl	402c10 <printf@plt+0xf40>
  405140:	ldur	w9, [x29, #-24]
  405144:	ldur	w1, [x29, #-32]
  405148:	str	w0, [sp, #8]
  40514c:	mov	w0, w9
  405150:	bl	402c10 <printf@plt+0xf40>
  405154:	ldr	x8, [sp, #72]
  405158:	str	w0, [sp, #4]
  40515c:	mov	x0, x8
  405160:	ldr	x1, [sp, #24]
  405164:	ldr	w2, [sp, #20]
  405168:	ldr	w3, [sp, #16]
  40516c:	ldr	w4, [sp, #12]
  405170:	ldr	w5, [sp, #8]
  405174:	ldr	w6, [sp, #4]
  405178:	bl	4044c0 <printf@plt+0x27f0>
  40517c:	b	405194 <printf@plt+0x34c4>
  405180:	stur	x0, [x29, #-56]
  405184:	stur	w1, [x29, #-60]
  405188:	ldr	x0, [sp, #64]
  40518c:	bl	42588c <_ZdlPv@@Base>
  405190:	b	4051a0 <printf@plt+0x34d0>
  405194:	ldp	x29, x30, [sp, #144]
  405198:	add	sp, sp, #0xa0
  40519c:	ret
  4051a0:	ldur	x0, [x29, #-56]
  4051a4:	bl	401c50 <_Unwind_Resume@plt>
  4051a8:	sub	sp, sp, #0x10
  4051ac:	str	w0, [sp, #8]
  4051b0:	str	w1, [sp, #4]
  4051b4:	ldr	w8, [sp, #8]
  4051b8:	ldr	w9, [sp, #4]
  4051bc:	cmp	w8, w9
  4051c0:	b.ge	4051d0 <printf@plt+0x3500>  // b.tcont
  4051c4:	ldr	w8, [sp, #8]
  4051c8:	str	w8, [sp, #12]
  4051cc:	b	4051d8 <printf@plt+0x3508>
  4051d0:	ldr	w8, [sp, #4]
  4051d4:	str	w8, [sp, #12]
  4051d8:	ldr	w0, [sp, #12]
  4051dc:	add	sp, sp, #0x10
  4051e0:	ret
  4051e4:	sub	sp, sp, #0x170
  4051e8:	stp	x29, x30, [sp, #336]
  4051ec:	str	x28, [sp, #352]
  4051f0:	add	x29, sp, #0x150
  4051f4:	ldr	w8, [x29, #32]
  4051f8:	sub	x9, x29, #0x40
  4051fc:	stur	x0, [x29, #-8]
  405200:	stur	x1, [x29, #-16]
  405204:	stur	x2, [x29, #-24]
  405208:	stur	w3, [x29, #-28]
  40520c:	stur	w4, [x29, #-32]
  405210:	stur	w5, [x29, #-36]
  405214:	stur	w6, [x29, #-40]
  405218:	stur	w7, [x29, #-44]
  40521c:	stur	w8, [x29, #-48]
  405220:	ldur	x10, [x29, #-8]
  405224:	mov	x0, x9
  405228:	str	x10, [sp, #136]
  40522c:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  405230:	stur	wzr, [x29, #-76]
  405234:	ldur	x0, [x29, #-24]
  405238:	bl	412368 <printf@plt+0x10698>
  40523c:	str	w0, [sp, #132]
  405240:	b	405244 <printf@plt+0x3574>
  405244:	ldr	w8, [sp, #132]
  405248:	stur	w8, [x29, #-80]
  40524c:	ldur	x9, [x29, #-16]
  405250:	ldr	x9, [x9]
  405254:	cbnz	x9, 405270 <printf@plt+0x35a0>
  405258:	mov	w8, #0x1                   	// #1
  40525c:	stur	w8, [x29, #-96]
  405260:	b	4056dc <printf@plt+0x3a0c>
  405264:	stur	x0, [x29, #-88]
  405268:	stur	w1, [x29, #-92]
  40526c:	b	4056f4 <printf@plt+0x3a24>
  405270:	ldur	w8, [x29, #-76]
  405274:	ldur	w9, [x29, #-80]
  405278:	cmp	w8, w9
  40527c:	b.ge	405578 <printf@plt+0x38a8>  // b.tcont
  405280:	ldur	w8, [x29, #-76]
  405284:	add	w8, w8, #0x1
  405288:	ldur	w9, [x29, #-80]
  40528c:	mov	w10, wzr
  405290:	mov	w11, #0x1                   	// #1
  405294:	and	w12, w10, #0x1
  405298:	sturb	w12, [x29, #-113]
  40529c:	and	w10, w10, w11
  4052a0:	sturb	w10, [x29, #-137]
  4052a4:	mov	w10, #0x0                   	// #0
  4052a8:	cmp	w8, w9
  4052ac:	str	w10, [sp, #128]
  4052b0:	b.ge	40531c <printf@plt+0x364c>  // b.tcont
  4052b4:	ldur	x0, [x29, #-24]
  4052b8:	ldur	w1, [x29, #-76]
  4052bc:	sub	x8, x29, #0x70
  4052c0:	mov	w2, #0x2                   	// #2
  4052c4:	bl	412478 <printf@plt+0x107a8>
  4052c8:	b	4052cc <printf@plt+0x35fc>
  4052cc:	mov	w8, #0x1                   	// #1
  4052d0:	and	w8, w8, #0x1
  4052d4:	sturb	w8, [x29, #-113]
  4052d8:	sub	x0, x29, #0x88
  4052dc:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4052e0:	add	x1, x1, #0x69
  4052e4:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  4052e8:	b	4052ec <printf@plt+0x361c>
  4052ec:	mov	w8, #0x1                   	// #1
  4052f0:	and	w8, w8, #0x1
  4052f4:	sturb	w8, [x29, #-137]
  4052f8:	sub	x0, x29, #0x70
  4052fc:	sub	x1, x29, #0x88
  405300:	bl	4123ec <printf@plt+0x1071c>
  405304:	str	w0, [sp, #124]
  405308:	b	40530c <printf@plt+0x363c>
  40530c:	ldr	w8, [sp, #124]
  405310:	cmp	w8, #0x0
  405314:	cset	w9, ne  // ne = any
  405318:	str	w9, [sp, #128]
  40531c:	ldr	w8, [sp, #128]
  405320:	ldurb	w9, [x29, #-137]
  405324:	str	w8, [sp, #120]
  405328:	tbnz	w9, #0, 405330 <printf@plt+0x3660>
  40532c:	b	405338 <printf@plt+0x3668>
  405330:	sub	x0, x29, #0x88
  405334:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405338:	ldurb	w8, [x29, #-113]
  40533c:	tbnz	w8, #0, 405344 <printf@plt+0x3674>
  405340:	b	40534c <printf@plt+0x367c>
  405344:	sub	x0, x29, #0x70
  405348:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40534c:	ldr	w8, [sp, #120]
  405350:	tbnz	w8, #0, 405358 <printf@plt+0x3688>
  405354:	b	405544 <printf@plt+0x3874>
  405358:	ldur	w8, [x29, #-76]
  40535c:	add	w8, w8, #0x2
  405360:	stur	w8, [x29, #-76]
  405364:	ldur	w8, [x29, #-76]
  405368:	stur	w8, [x29, #-144]
  40536c:	ldur	w8, [x29, #-76]
  405370:	ldur	w9, [x29, #-80]
  405374:	mov	w10, #0x0                   	// #0
  405378:	cmp	w8, w9
  40537c:	str	w10, [sp, #116]
  405380:	b.ge	4053ac <printf@plt+0x36dc>  // b.tcont
  405384:	ldur	x0, [x29, #-24]
  405388:	ldur	w1, [x29, #-76]
  40538c:	bl	412518 <printf@plt+0x10848>
  405390:	str	w0, [sp, #112]
  405394:	b	405398 <printf@plt+0x36c8>
  405398:	ldr	w0, [sp, #112]
  40539c:	and	w8, w0, #0xff
  4053a0:	cmp	w8, #0x5d
  4053a4:	cset	w8, ne  // ne = any
  4053a8:	str	w8, [sp, #116]
  4053ac:	ldr	w8, [sp, #116]
  4053b0:	tbnz	w8, #0, 4053b8 <printf@plt+0x36e8>
  4053b4:	b	405408 <printf@plt+0x3738>
  4053b8:	ldur	w8, [x29, #-76]
  4053bc:	add	w8, w8, #0x1
  4053c0:	stur	w8, [x29, #-76]
  4053c4:	b	40536c <printf@plt+0x369c>
  4053c8:	stur	x0, [x29, #-88]
  4053cc:	stur	w1, [x29, #-92]
  4053d0:	b	4053f0 <printf@plt+0x3720>
  4053d4:	stur	x0, [x29, #-88]
  4053d8:	stur	w1, [x29, #-92]
  4053dc:	ldurb	w8, [x29, #-137]
  4053e0:	tbnz	w8, #0, 4053e8 <printf@plt+0x3718>
  4053e4:	b	4053f0 <printf@plt+0x3720>
  4053e8:	sub	x0, x29, #0x88
  4053ec:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4053f0:	ldurb	w8, [x29, #-113]
  4053f4:	tbnz	w8, #0, 4053fc <printf@plt+0x372c>
  4053f8:	b	405404 <printf@plt+0x3734>
  4053fc:	sub	x0, x29, #0x70
  405400:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405404:	b	4056f4 <printf@plt+0x3a24>
  405408:	ldur	w8, [x29, #-76]
  40540c:	cmp	w8, #0x0
  405410:	cset	w8, le
  405414:	tbnz	w8, #0, 405540 <printf@plt+0x3870>
  405418:	ldur	x0, [x29, #-24]
  40541c:	ldur	w1, [x29, #-144]
  405420:	ldur	w8, [x29, #-76]
  405424:	ldur	w9, [x29, #-144]
  405428:	subs	w2, w8, w9
  40542c:	sub	x8, x29, #0xa0
  405430:	bl	412478 <printf@plt+0x107a8>
  405434:	b	405438 <printf@plt+0x3768>
  405438:	ldur	x8, [x29, #-16]
  40543c:	ldr	x0, [x8]
  405440:	sub	x1, x29, #0xa0
  405444:	bl	405704 <printf@plt+0x3a34>
  405448:	str	x0, [sp, #104]
  40544c:	b	405450 <printf@plt+0x3780>
  405450:	ldr	x8, [sp, #104]
  405454:	stur	x8, [x29, #-72]
  405458:	ldur	x9, [x29, #-72]
  40545c:	cbz	x9, 405480 <printf@plt+0x37b0>
  405460:	ldur	x1, [x29, #-72]
  405464:	sub	x0, x29, #0x40
  405468:	bl	426e18 <_ZdlPvm@@Base+0x1560>
  40546c:	b	405470 <printf@plt+0x37a0>
  405470:	b	405528 <printf@plt+0x3858>
  405474:	stur	x0, [x29, #-88]
  405478:	stur	w1, [x29, #-92]
  40547c:	b	405534 <printf@plt+0x3864>
  405480:	add	x8, sp, #0x98
  405484:	sub	x0, x29, #0xa0
  405488:	mov	w9, wzr
  40548c:	mov	w1, w9
  405490:	bl	4123a8 <printf@plt+0x106d8>
  405494:	b	405498 <printf@plt+0x37c8>
  405498:	add	x0, sp, #0x98
  40549c:	bl	412350 <printf@plt+0x10680>
  4054a0:	str	x0, [sp, #96]
  4054a4:	b	4054a8 <printf@plt+0x37d8>
  4054a8:	ldr	x0, [sp, #96]
  4054ac:	bl	425450 <printf@plt+0x23780>
  4054b0:	str	x0, [sp, #88]
  4054b4:	b	4054b8 <printf@plt+0x37e8>
  4054b8:	add	x0, sp, #0x98
  4054bc:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4054c0:	ldr	x8, [sp, #88]
  4054c4:	str	x8, [sp, #168]
  4054c8:	ldur	x9, [x29, #-16]
  4054cc:	ldr	x0, [x9]
  4054d0:	ldr	x1, [sp, #168]
  4054d4:	bl	41de94 <printf@plt+0x1c1c4>
  4054d8:	str	w0, [sp, #84]
  4054dc:	b	4054e0 <printf@plt+0x3810>
  4054e0:	ldr	w8, [sp, #84]
  4054e4:	cbz	w8, 405528 <printf@plt+0x3858>
  4054e8:	ldur	x8, [x29, #-16]
  4054ec:	ldr	x0, [x8]
  4054f0:	ldr	x1, [sp, #168]
  4054f4:	bl	41e470 <printf@plt+0x1c7a0>
  4054f8:	str	w0, [sp, #80]
  4054fc:	b	405500 <printf@plt+0x3830>
  405500:	sub	x0, x29, #0x40
  405504:	ldr	w1, [sp, #80]
  405508:	bl	412598 <printf@plt+0x108c8>
  40550c:	b	405510 <printf@plt+0x3840>
  405510:	b	405528 <printf@plt+0x3858>
  405514:	stur	x0, [x29, #-88]
  405518:	stur	w1, [x29, #-92]
  40551c:	add	x0, sp, #0x98
  405520:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405524:	b	405534 <printf@plt+0x3864>
  405528:	sub	x0, x29, #0xa0
  40552c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405530:	b	405540 <printf@plt+0x3870>
  405534:	sub	x0, x29, #0xa0
  405538:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40553c:	b	4056f4 <printf@plt+0x3a24>
  405540:	b	405568 <printf@plt+0x3898>
  405544:	ldur	x0, [x29, #-24]
  405548:	ldur	w1, [x29, #-76]
  40554c:	bl	412518 <printf@plt+0x10848>
  405550:	str	w0, [sp, #76]
  405554:	b	405558 <printf@plt+0x3888>
  405558:	sub	x0, x29, #0x40
  40555c:	ldr	w1, [sp, #76]
  405560:	bl	412598 <printf@plt+0x108c8>
  405564:	b	405568 <printf@plt+0x3898>
  405568:	ldur	w8, [x29, #-76]
  40556c:	add	w8, w8, #0x1
  405570:	stur	w8, [x29, #-76]
  405574:	b	405270 <printf@plt+0x35a0>
  405578:	sub	x0, x29, #0x40
  40557c:	bl	412368 <printf@plt+0x10698>
  405580:	str	w0, [sp, #72]
  405584:	b	405588 <printf@plt+0x38b8>
  405588:	ldr	w8, [sp, #72]
  40558c:	cmp	w8, #0x0
  405590:	cset	w9, le
  405594:	tbnz	w9, #0, 4056d8 <printf@plt+0x3a08>
  405598:	mov	x0, #0x78                  	// #120
  40559c:	bl	4257b4 <_Znwm@@Base>
  4055a0:	str	x0, [sp, #64]
  4055a4:	b	4055a8 <printf@plt+0x38d8>
  4055a8:	ldr	x0, [sp, #64]
  4055ac:	adrp	x8, 403000 <printf@plt+0x1330>
  4055b0:	add	x8, x8, #0x70
  4055b4:	blr	x8
  4055b8:	b	4055bc <printf@plt+0x38ec>
  4055bc:	ldr	x8, [sp, #64]
  4055c0:	str	x8, [sp, #144]
  4055c4:	ldur	w9, [x29, #-48]
  4055c8:	cbz	w9, 40564c <printf@plt+0x397c>
  4055cc:	ldr	x0, [sp, #144]
  4055d0:	ldur	x1, [x29, #-16]
  4055d4:	ldr	x8, [sp, #136]
  4055d8:	add	x9, x8, #0x18
  4055dc:	str	x0, [sp, #56]
  4055e0:	mov	x0, x9
  4055e4:	sub	x9, x29, #0x40
  4055e8:	str	x1, [sp, #48]
  4055ec:	mov	x1, x9
  4055f0:	bl	402f08 <printf@plt+0x1238>
  4055f4:	str	x0, [sp, #40]
  4055f8:	b	4055fc <printf@plt+0x392c>
  4055fc:	sub	x0, x29, #0x40
  405600:	bl	412368 <printf@plt+0x10698>
  405604:	str	w0, [sp, #36]
  405608:	b	40560c <printf@plt+0x393c>
  40560c:	ldur	w4, [x29, #-32]
  405610:	ldur	w5, [x29, #-36]
  405614:	ldur	w6, [x29, #-40]
  405618:	ldur	w7, [x29, #-44]
  40561c:	ldr	x0, [sp, #56]
  405620:	ldr	x1, [sp, #48]
  405624:	ldr	x2, [sp, #40]
  405628:	ldr	w3, [sp, #36]
  40562c:	bl	4035cc <printf@plt+0x18fc>
  405630:	b	405634 <printf@plt+0x3964>
  405634:	b	4056b4 <printf@plt+0x39e4>
  405638:	stur	x0, [x29, #-88]
  40563c:	stur	w1, [x29, #-92]
  405640:	ldr	x0, [sp, #64]
  405644:	bl	42588c <_ZdlPv@@Base>
  405648:	b	4056f4 <printf@plt+0x3a24>
  40564c:	ldr	x0, [sp, #144]
  405650:	ldur	x1, [x29, #-16]
  405654:	ldr	x8, [sp, #136]
  405658:	add	x9, x8, #0x18
  40565c:	str	x0, [sp, #24]
  405660:	mov	x0, x9
  405664:	sub	x9, x29, #0x40
  405668:	str	x1, [sp, #16]
  40566c:	mov	x1, x9
  405670:	bl	402f08 <printf@plt+0x1238>
  405674:	str	x0, [sp, #8]
  405678:	b	40567c <printf@plt+0x39ac>
  40567c:	sub	x0, x29, #0x40
  405680:	bl	412368 <printf@plt+0x10698>
  405684:	str	w0, [sp, #4]
  405688:	b	40568c <printf@plt+0x39bc>
  40568c:	ldur	w4, [x29, #-32]
  405690:	ldur	w5, [x29, #-36]
  405694:	ldur	w6, [x29, #-40]
  405698:	ldur	w7, [x29, #-44]
  40569c:	ldr	x0, [sp, #24]
  4056a0:	ldr	x1, [sp, #16]
  4056a4:	ldr	x2, [sp, #8]
  4056a8:	ldr	w3, [sp, #4]
  4056ac:	bl	403260 <printf@plt+0x1590>
  4056b0:	b	4056b4 <printf@plt+0x39e4>
  4056b4:	ldr	x1, [sp, #144]
  4056b8:	ldur	w2, [x29, #-28]
  4056bc:	ldur	w3, [x29, #-32]
  4056c0:	ldur	w4, [x29, #-36]
  4056c4:	ldur	w5, [x29, #-40]
  4056c8:	ldur	w6, [x29, #-44]
  4056cc:	ldr	x0, [sp, #136]
  4056d0:	bl	4044c0 <printf@plt+0x27f0>
  4056d4:	b	4056d8 <printf@plt+0x3a08>
  4056d8:	stur	wzr, [x29, #-96]
  4056dc:	sub	x0, x29, #0x40
  4056e0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4056e4:	ldr	x28, [sp, #352]
  4056e8:	ldp	x29, x30, [sp, #336]
  4056ec:	add	sp, sp, #0x170
  4056f0:	ret
  4056f4:	sub	x0, x29, #0x40
  4056f8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4056fc:	ldur	x0, [x29, #-88]
  405700:	bl	401c50 <_Unwind_Resume@plt>
  405704:	sub	sp, sp, #0x70
  405708:	stp	x29, x30, [sp, #96]
  40570c:	add	x29, sp, #0x60
  405710:	stur	x0, [x29, #-16]
  405714:	stur	x1, [x29, #-24]
  405718:	ldur	x8, [x29, #-16]
  40571c:	cbz	x8, 40572c <printf@plt+0x3a5c>
  405720:	ldur	x0, [x29, #-24]
  405724:	bl	412600 <printf@plt+0x10930>
  405728:	cbz	w0, 405738 <printf@plt+0x3a68>
  40572c:	mov	x8, xzr
  405730:	stur	x8, [x29, #-8]
  405734:	b	4057c4 <printf@plt+0x3af4>
  405738:	ldur	x0, [x29, #-24]
  40573c:	add	x8, sp, #0x30
  405740:	str	x8, [sp, #24]
  405744:	mov	w9, wzr
  405748:	mov	w1, w9
  40574c:	bl	4123a8 <printf@plt+0x106d8>
  405750:	ldr	x0, [sp, #24]
  405754:	bl	412350 <printf@plt+0x10680>
  405758:	str	x0, [sp, #16]
  40575c:	b	405760 <printf@plt+0x3a90>
  405760:	ldr	x0, [sp, #16]
  405764:	bl	425450 <printf@plt+0x23780>
  405768:	str	x0, [sp, #8]
  40576c:	b	405770 <printf@plt+0x3aa0>
  405770:	add	x0, sp, #0x30
  405774:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405778:	ldr	x8, [sp, #8]
  40577c:	stur	x8, [x29, #-32]
  405780:	ldur	x0, [x29, #-16]
  405784:	ldur	x1, [x29, #-32]
  405788:	bl	41de94 <printf@plt+0x1c1c4>
  40578c:	cbz	w0, 4057bc <printf@plt+0x3aec>
  405790:	ldur	x0, [x29, #-16]
  405794:	ldur	x1, [x29, #-32]
  405798:	bl	41e470 <printf@plt+0x1c7a0>
  40579c:	bl	40d068 <printf@plt+0xb398>
  4057a0:	stur	x0, [x29, #-8]
  4057a4:	b	4057c4 <printf@plt+0x3af4>
  4057a8:	str	x0, [sp, #40]
  4057ac:	str	w1, [sp, #36]
  4057b0:	add	x0, sp, #0x30
  4057b4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4057b8:	b	4057d4 <printf@plt+0x3b04>
  4057bc:	mov	x8, xzr
  4057c0:	stur	x8, [x29, #-8]
  4057c4:	ldur	x0, [x29, #-8]
  4057c8:	ldp	x29, x30, [sp, #96]
  4057cc:	add	sp, sp, #0x70
  4057d0:	ret
  4057d4:	ldr	x0, [sp, #40]
  4057d8:	bl	401c50 <_Unwind_Resume@plt>
  4057dc:	sub	sp, sp, #0x10
  4057e0:	str	x0, [sp, #8]
  4057e4:	add	sp, sp, #0x10
  4057e8:	ret
  4057ec:	sub	sp, sp, #0x50
  4057f0:	stp	x29, x30, [sp, #64]
  4057f4:	add	x29, sp, #0x40
  4057f8:	mov	x8, #0x80                  	// #128
  4057fc:	adrp	x9, 405000 <printf@plt+0x3330>
  405800:	add	x9, x9, #0x8ac
  405804:	stur	x0, [x29, #-16]
  405808:	mov	x0, x8
  40580c:	str	x9, [sp, #16]
  405810:	bl	4257b4 <_Znwm@@Base>
  405814:	ldur	x1, [x29, #-16]
  405818:	str	x0, [sp, #8]
  40581c:	ldr	x8, [sp, #16]
  405820:	blr	x8
  405824:	b	405828 <printf@plt+0x3b58>
  405828:	ldr	x8, [sp, #8]
  40582c:	stur	x8, [x29, #-24]
  405830:	ldur	x0, [x29, #-24]
  405834:	mov	x9, xzr
  405838:	mov	x1, x9
  40583c:	mov	w10, wzr
  405840:	mov	w2, w10
  405844:	bl	41f534 <printf@plt+0x1d864>
  405848:	cbnz	w0, 40588c <printf@plt+0x3bbc>
  40584c:	ldur	x8, [x29, #-24]
  405850:	str	x8, [sp]
  405854:	cbz	x8, 40586c <printf@plt+0x3b9c>
  405858:	ldr	x8, [sp]
  40585c:	ldr	x9, [x8]
  405860:	ldr	x9, [x9, #8]
  405864:	mov	x0, x8
  405868:	blr	x9
  40586c:	mov	x8, xzr
  405870:	stur	x8, [x29, #-8]
  405874:	b	405894 <printf@plt+0x3bc4>
  405878:	str	x0, [sp, #32]
  40587c:	str	w1, [sp, #28]
  405880:	ldr	x0, [sp, #8]
  405884:	bl	42588c <_ZdlPv@@Base>
  405888:	b	4058a4 <printf@plt+0x3bd4>
  40588c:	ldur	x8, [x29, #-24]
  405890:	stur	x8, [x29, #-8]
  405894:	ldur	x0, [x29, #-8]
  405898:	ldp	x29, x30, [sp, #64]
  40589c:	add	sp, sp, #0x50
  4058a0:	ret
  4058a4:	ldr	x0, [sp, #32]
  4058a8:	bl	401c50 <_Unwind_Resume@plt>
  4058ac:	sub	sp, sp, #0x30
  4058b0:	stp	x29, x30, [sp, #32]
  4058b4:	add	x29, sp, #0x20
  4058b8:	adrp	x8, 428000 <_ZdlPvm@@Base+0x2748>
  4058bc:	add	x8, x8, #0xdd0
  4058c0:	add	x8, x8, #0x10
  4058c4:	stur	x0, [x29, #-8]
  4058c8:	str	x1, [sp, #16]
  4058cc:	ldur	x9, [x29, #-8]
  4058d0:	ldr	x1, [sp, #16]
  4058d4:	mov	x0, x9
  4058d8:	str	x8, [sp, #8]
  4058dc:	str	x9, [sp]
  4058e0:	bl	41d91c <printf@plt+0x1bc4c>
  4058e4:	ldr	x8, [sp, #8]
  4058e8:	ldr	x9, [sp]
  4058ec:	str	x8, [x9]
  4058f0:	ldp	x29, x30, [sp, #32]
  4058f4:	add	sp, sp, #0x30
  4058f8:	ret
  4058fc:	sub	sp, sp, #0x20
  405900:	stp	x29, x30, [sp, #16]
  405904:	add	x29, sp, #0x10
  405908:	str	x0, [sp, #8]
  40590c:	ldr	x0, [sp, #8]
  405910:	bl	41d9c8 <printf@plt+0x1bcf8>
  405914:	ldp	x29, x30, [sp, #16]
  405918:	add	sp, sp, #0x20
  40591c:	ret
  405920:	sub	sp, sp, #0x20
  405924:	stp	x29, x30, [sp, #16]
  405928:	add	x29, sp, #0x10
  40592c:	adrp	x8, 405000 <printf@plt+0x3330>
  405930:	add	x8, x8, #0x8fc
  405934:	str	x0, [sp, #8]
  405938:	ldr	x9, [sp, #8]
  40593c:	mov	x0, x9
  405940:	str	x9, [sp]
  405944:	blr	x8
  405948:	ldr	x0, [sp]
  40594c:	bl	42588c <_ZdlPv@@Base>
  405950:	ldp	x29, x30, [sp, #16]
  405954:	add	sp, sp, #0x20
  405958:	ret
  40595c:	sub	sp, sp, #0x20
  405960:	stp	x29, x30, [sp, #16]
  405964:	add	x29, sp, #0x10
  405968:	str	x0, [sp, #8]
  40596c:	ldr	x8, [sp, #8]
  405970:	str	wzr, [x8]
  405974:	str	wzr, [x8, #4]
  405978:	str	wzr, [x8, #8]
  40597c:	add	x0, x8, #0x10
  405980:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  405984:	ldp	x29, x30, [sp, #16]
  405988:	add	sp, sp, #0x20
  40598c:	ret
  405990:	sub	sp, sp, #0x20
  405994:	stp	x29, x30, [sp, #16]
  405998:	add	x29, sp, #0x10
  40599c:	str	x0, [sp, #8]
  4059a0:	ldr	x8, [sp, #8]
  4059a4:	add	x0, x8, #0x10
  4059a8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4059ac:	ldp	x29, x30, [sp, #16]
  4059b0:	add	sp, sp, #0x20
  4059b4:	ret
  4059b8:	sub	sp, sp, #0x50
  4059bc:	stp	x29, x30, [sp, #64]
  4059c0:	add	x29, sp, #0x40
  4059c4:	adrp	x8, 402000 <printf@plt+0x330>
  4059c8:	add	x8, x8, #0xc90
  4059cc:	adrp	x9, 404000 <printf@plt+0x2330>
  4059d0:	add	x9, x9, #0x2c8
  4059d4:	stur	x0, [x29, #-8]
  4059d8:	ldur	x10, [x29, #-8]
  4059dc:	str	wzr, [x10]
  4059e0:	str	wzr, [x10, #4]
  4059e4:	add	x11, x10, #0x8
  4059e8:	mov	x0, x11
  4059ec:	str	x9, [sp, #32]
  4059f0:	str	x10, [sp, #24]
  4059f4:	str	x11, [sp, #16]
  4059f8:	blr	x8
  4059fc:	ldr	x8, [sp, #24]
  405a00:	add	x9, x8, #0x18
  405a04:	mov	x0, x9
  405a08:	ldr	x10, [sp, #32]
  405a0c:	str	x9, [sp, #8]
  405a10:	blr	x10
  405a14:	b	405a18 <printf@plt+0x3d48>
  405a18:	ldr	x8, [sp, #24]
  405a1c:	add	x9, x8, #0x30
  405a20:	mov	x0, x9
  405a24:	adrp	x10, 404000 <printf@plt+0x2330>
  405a28:	add	x10, x10, #0x2c8
  405a2c:	str	x9, [sp]
  405a30:	blr	x10
  405a34:	b	405a38 <printf@plt+0x3d68>
  405a38:	mov	w8, #0x2                   	// #2
  405a3c:	ldr	x9, [sp, #24]
  405a40:	str	w8, [x9, #72]
  405a44:	str	wzr, [x9, #76]
  405a48:	add	x0, x9, #0x50
  405a4c:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  405a50:	b	405a54 <printf@plt+0x3d84>
  405a54:	ldp	x29, x30, [sp, #64]
  405a58:	add	sp, sp, #0x50
  405a5c:	ret
  405a60:	stur	x0, [x29, #-16]
  405a64:	stur	w1, [x29, #-20]
  405a68:	b	405aa0 <printf@plt+0x3dd0>
  405a6c:	stur	x0, [x29, #-16]
  405a70:	stur	w1, [x29, #-20]
  405a74:	b	405a90 <printf@plt+0x3dc0>
  405a78:	stur	x0, [x29, #-16]
  405a7c:	stur	w1, [x29, #-20]
  405a80:	ldr	x0, [sp]
  405a84:	adrp	x8, 404000 <printf@plt+0x2330>
  405a88:	add	x8, x8, #0x2ec
  405a8c:	blr	x8
  405a90:	ldr	x0, [sp, #8]
  405a94:	adrp	x8, 404000 <printf@plt+0x2330>
  405a98:	add	x8, x8, #0x2ec
  405a9c:	blr	x8
  405aa0:	ldr	x0, [sp, #16]
  405aa4:	adrp	x8, 402000 <printf@plt+0x330>
  405aa8:	add	x8, x8, #0xcb0
  405aac:	blr	x8
  405ab0:	ldur	x0, [x29, #-16]
  405ab4:	bl	401c50 <_Unwind_Resume@plt>
  405ab8:	sub	sp, sp, #0x30
  405abc:	stp	x29, x30, [sp, #32]
  405ac0:	add	x29, sp, #0x20
  405ac4:	adrp	x8, 404000 <printf@plt+0x2330>
  405ac8:	add	x8, x8, #0x2ec
  405acc:	adrp	x9, 402000 <printf@plt+0x330>
  405ad0:	add	x9, x9, #0xcb0
  405ad4:	stur	x0, [x29, #-8]
  405ad8:	ldur	x10, [x29, #-8]
  405adc:	add	x0, x10, #0x50
  405ae0:	str	x8, [sp, #16]
  405ae4:	str	x9, [sp, #8]
  405ae8:	str	x10, [sp]
  405aec:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405af0:	ldr	x8, [sp]
  405af4:	add	x0, x8, #0x30
  405af8:	ldr	x9, [sp, #16]
  405afc:	blr	x9
  405b00:	ldr	x8, [sp]
  405b04:	add	x0, x8, #0x18
  405b08:	ldr	x9, [sp, #16]
  405b0c:	blr	x9
  405b10:	ldr	x8, [sp]
  405b14:	add	x0, x8, #0x8
  405b18:	ldr	x9, [sp, #8]
  405b1c:	blr	x9
  405b20:	ldp	x29, x30, [sp, #32]
  405b24:	add	sp, sp, #0x30
  405b28:	ret
  405b2c:	sub	sp, sp, #0x90
  405b30:	stp	x29, x30, [sp, #128]
  405b34:	add	x29, sp, #0x80
  405b38:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  405b3c:	add	x8, x8, #0x244
  405b40:	adrp	x9, 442000 <_Znam@GLIBCXX_3.4>
  405b44:	add	x9, x9, #0x240
  405b48:	stur	x0, [x29, #-8]
  405b4c:	stur	x1, [x29, #-16]
  405b50:	stur	w2, [x29, #-20]
  405b54:	ldur	x10, [x29, #-8]
  405b58:	ldr	w11, [x8]
  405b5c:	str	x9, [sp, #24]
  405b60:	str	x10, [sp, #16]
  405b64:	cbnz	w11, 405b70 <printf@plt+0x3ea0>
  405b68:	ldur	w8, [x29, #-20]
  405b6c:	cbz	w8, 405df4 <printf@plt+0x4124>
  405b70:	ldr	x8, [sp, #16]
  405b74:	add	x0, x8, #0x18
  405b78:	bl	404810 <printf@plt+0x2b40>
  405b7c:	cbnz	w0, 405df4 <printf@plt+0x4124>
  405b80:	mov	w8, #0x1                   	// #1
  405b84:	stur	w8, [x29, #-36]
  405b88:	ldr	x9, [sp, #16]
  405b8c:	add	x0, x9, #0x18
  405b90:	bl	4047d8 <printf@plt+0x2b08>
  405b94:	ldr	x9, [sp, #16]
  405b98:	add	x0, x9, #0x30
  405b9c:	bl	4047d8 <printf@plt+0x2b08>
  405ba0:	ldr	x9, [sp, #24]
  405ba4:	ldr	w8, [x9]
  405ba8:	cbnz	w8, 405bbc <printf@plt+0x3eec>
  405bac:	ldur	x1, [x29, #-16]
  405bb0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  405bb4:	add	x0, x0, #0x6c
  405bb8:	bl	401890 <fputs@plt>
  405bbc:	ldr	x8, [sp, #16]
  405bc0:	add	x0, x8, #0x18
  405bc4:	bl	4048c4 <printf@plt+0x2bf4>
  405bc8:	stur	x0, [x29, #-32]
  405bcc:	ldur	x1, [x29, #-16]
  405bd0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  405bd4:	add	x0, x0, #0x70
  405bd8:	bl	401890 <fputs@plt>
  405bdc:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405be0:	add	x8, x8, #0xf68
  405be4:	ldr	w9, [x8]
  405be8:	cbz	w9, 405c1c <printf@plt+0x3f4c>
  405bec:	ldr	x8, [sp, #16]
  405bf0:	add	x0, x8, #0x30
  405bf4:	bl	404810 <printf@plt+0x2b40>
  405bf8:	cbnz	w0, 405c1c <printf@plt+0x3f4c>
  405bfc:	ldr	x8, [sp, #16]
  405c00:	add	x0, x8, #0x30
  405c04:	bl	4048c4 <printf@plt+0x2bf4>
  405c08:	stur	x0, [x29, #-48]
  405c0c:	ldur	x8, [x29, #-48]
  405c10:	ldr	x0, [x8, #64]
  405c14:	ldur	x1, [x29, #-16]
  405c18:	bl	401890 <fputs@plt>
  405c1c:	ldur	x1, [x29, #-16]
  405c20:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  405c24:	add	x0, x0, #0x8ea
  405c28:	bl	401890 <fputs@plt>
  405c2c:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405c30:	add	x8, x8, #0xf6c
  405c34:	ldr	w9, [x8]
  405c38:	cbz	w9, 405cf0 <printf@plt+0x4020>
  405c3c:	add	x0, sp, #0x40
  405c40:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  405c44:	add	x1, x1, #0x7a
  405c48:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  405c4c:	ldur	w0, [x29, #-36]
  405c50:	add	x8, sp, #0x30
  405c54:	bl	427890 <_ZdlPvm@@Base+0x1fd8>
  405c58:	b	405c5c <printf@plt+0x3f8c>
  405c5c:	add	x0, sp, #0x40
  405c60:	add	x1, sp, #0x30
  405c64:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  405c68:	b	405c6c <printf@plt+0x3f9c>
  405c6c:	add	x0, sp, #0x30
  405c70:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405c74:	add	x0, sp, #0x40
  405c78:	mov	w8, wzr
  405c7c:	mov	w1, w8
  405c80:	bl	412598 <printf@plt+0x108c8>
  405c84:	b	405c88 <printf@plt+0x3fb8>
  405c88:	ldur	x0, [x29, #-16]
  405c8c:	add	x8, sp, #0x40
  405c90:	str	x0, [sp, #8]
  405c94:	mov	x0, x8
  405c98:	bl	412350 <printf@plt+0x10680>
  405c9c:	str	x0, [sp]
  405ca0:	b	405ca4 <printf@plt+0x3fd4>
  405ca4:	ldr	x0, [sp, #8]
  405ca8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  405cac:	add	x1, x1, #0xd3a
  405cb0:	ldr	x2, [sp]
  405cb4:	bl	4018f0 <fprintf@plt>
  405cb8:	b	405cbc <printf@plt+0x3fec>
  405cbc:	add	x0, sp, #0x40
  405cc0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405cc4:	b	405d00 <printf@plt+0x4030>
  405cc8:	str	x0, [sp, #40]
  405ccc:	str	w1, [sp, #36]
  405cd0:	b	405ce4 <printf@plt+0x4014>
  405cd4:	str	x0, [sp, #40]
  405cd8:	str	w1, [sp, #36]
  405cdc:	add	x0, sp, #0x30
  405ce0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405ce4:	add	x0, sp, #0x40
  405ce8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  405cec:	b	405e00 <printf@plt+0x4130>
  405cf0:	ldur	x8, [x29, #-32]
  405cf4:	ldr	x0, [x8, #64]
  405cf8:	ldur	x1, [x29, #-16]
  405cfc:	bl	401890 <fputs@plt>
  405d00:	ldur	w8, [x29, #-36]
  405d04:	add	w8, w8, #0x1
  405d08:	stur	w8, [x29, #-36]
  405d0c:	ldur	x1, [x29, #-16]
  405d10:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  405d14:	add	x0, x0, #0x2ce
  405d18:	bl	401890 <fputs@plt>
  405d1c:	ldur	x9, [x29, #-32]
  405d20:	ldr	x9, [x9, #64]
  405d24:	ldur	x1, [x29, #-16]
  405d28:	mov	x0, x9
  405d2c:	bl	401890 <fputs@plt>
  405d30:	ldur	x1, [x29, #-16]
  405d34:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  405d38:	add	x9, x9, #0x2b2
  405d3c:	mov	x0, x9
  405d40:	bl	401890 <fputs@plt>
  405d44:	ldr	x9, [sp, #24]
  405d48:	ldr	w8, [x9]
  405d4c:	cbnz	w8, 405d64 <printf@plt+0x4094>
  405d50:	ldur	x1, [x29, #-16]
  405d54:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  405d58:	add	x0, x0, #0x82
  405d5c:	bl	401890 <fputs@plt>
  405d60:	b	405d74 <printf@plt+0x40a4>
  405d64:	ldur	x1, [x29, #-16]
  405d68:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  405d6c:	add	x0, x0, #0x89
  405d70:	bl	401890 <fputs@plt>
  405d74:	ldr	x8, [sp, #16]
  405d78:	add	x0, x8, #0x18
  405d7c:	bl	4048a4 <printf@plt+0x2bd4>
  405d80:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405d84:	add	x8, x8, #0xf68
  405d88:	ldr	w9, [x8]
  405d8c:	cbz	w9, 405dac <printf@plt+0x40dc>
  405d90:	ldr	x8, [sp, #16]
  405d94:	add	x0, x8, #0x30
  405d98:	bl	404810 <printf@plt+0x2b40>
  405d9c:	cbnz	w0, 405dac <printf@plt+0x40dc>
  405da0:	ldr	x8, [sp, #16]
  405da4:	add	x0, x8, #0x30
  405da8:	bl	4048a4 <printf@plt+0x2bd4>
  405dac:	ldr	x8, [sp, #16]
  405db0:	add	x0, x8, #0x18
  405db4:	bl	40485c <printf@plt+0x2b8c>
  405db8:	cmp	w0, #0x0
  405dbc:	cset	w9, ne  // ne = any
  405dc0:	eor	w9, w9, #0x1
  405dc4:	tbnz	w9, #0, 405bbc <printf@plt+0x3eec>
  405dc8:	ldur	x1, [x29, #-16]
  405dcc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  405dd0:	add	x0, x0, #0x5e0
  405dd4:	bl	401890 <fputs@plt>
  405dd8:	ldr	x8, [sp, #24]
  405ddc:	ldr	w9, [x8]
  405de0:	cbnz	w9, 405df4 <printf@plt+0x4124>
  405de4:	ldur	x1, [x29, #-16]
  405de8:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  405dec:	add	x0, x0, #0x8f
  405df0:	bl	401890 <fputs@plt>
  405df4:	ldp	x29, x30, [sp, #128]
  405df8:	add	sp, sp, #0x90
  405dfc:	ret
  405e00:	ldr	x0, [sp, #40]
  405e04:	bl	401c50 <_Unwind_Resume@plt>
  405e08:	sub	sp, sp, #0x30
  405e0c:	stp	x29, x30, [sp, #32]
  405e10:	add	x29, sp, #0x20
  405e14:	mov	x8, xzr
  405e18:	stur	x0, [x29, #-8]
  405e1c:	ldur	x9, [x29, #-8]
  405e20:	mov	x0, x9
  405e24:	str	x8, [sp, #16]
  405e28:	str	x9, [sp, #8]
  405e2c:	bl	405e7c <printf@plt+0x41ac>
  405e30:	ldr	x8, [sp, #16]
  405e34:	ldr	x9, [sp, #8]
  405e38:	str	x8, [x9, #16]
  405e3c:	str	x8, [x9, #24]
  405e40:	str	x8, [x9, #32]
  405e44:	str	x8, [x9, #40]
  405e48:	str	x8, [x9, #48]
  405e4c:	str	x8, [x9, #56]
  405e50:	str	x8, [x9, #64]
  405e54:	str	x8, [x9, #72]
  405e58:	str	x8, [x9, #80]
  405e5c:	str	x8, [x9, #88]
  405e60:	str	x8, [x9, #96]
  405e64:	str	x8, [x9, #104]
  405e68:	str	x8, [x9, #112]
  405e6c:	str	x8, [x9, #120]
  405e70:	ldp	x29, x30, [sp, #32]
  405e74:	add	sp, sp, #0x30
  405e78:	ret
  405e7c:	sub	sp, sp, #0x10
  405e80:	str	x0, [sp, #8]
  405e84:	ldr	x8, [sp, #8]
  405e88:	str	wzr, [x8]
  405e8c:	str	wzr, [x8, #4]
  405e90:	str	wzr, [x8, #8]
  405e94:	str	wzr, [x8, #12]
  405e98:	add	sp, sp, #0x10
  405e9c:	ret
  405ea0:	sub	sp, sp, #0x60
  405ea4:	stp	x29, x30, [sp, #80]
  405ea8:	add	x29, sp, #0x50
  405eac:	stur	x0, [x29, #-8]
  405eb0:	ldur	x8, [x29, #-8]
  405eb4:	stur	x8, [x29, #-24]
  405eb8:	ldur	x8, [x29, #-24]
  405ebc:	ldr	x9, [x8, #112]
  405ec0:	cbz	x9, 405f24 <printf@plt+0x4254>
  405ec4:	ldur	x8, [x29, #-24]
  405ec8:	ldr	x9, [x8, #112]
  405ecc:	stur	x9, [x29, #-16]
  405ed0:	ldr	x9, [x8, #112]
  405ed4:	ldr	x9, [x9]
  405ed8:	str	x9, [x8, #112]
  405edc:	ldur	x9, [x29, #-16]
  405ee0:	ldr	x9, [x9, #8]
  405ee4:	stur	x9, [x29, #-32]
  405ee8:	cbz	x9, 405ef4 <printf@plt+0x4224>
  405eec:	ldur	x0, [x29, #-32]
  405ef0:	bl	401b40 <_ZdaPv@plt>
  405ef4:	ldur	x8, [x29, #-16]
  405ef8:	ldr	x8, [x8, #16]
  405efc:	str	x8, [sp, #40]
  405f00:	cbz	x8, 405f0c <printf@plt+0x423c>
  405f04:	ldr	x0, [sp, #40]
  405f08:	bl	401b40 <_ZdaPv@plt>
  405f0c:	ldur	x8, [x29, #-16]
  405f10:	str	x8, [sp, #32]
  405f14:	cbz	x8, 405f20 <printf@plt+0x4250>
  405f18:	ldr	x0, [sp, #32]
  405f1c:	bl	42588c <_ZdlPv@@Base>
  405f20:	b	405eb8 <printf@plt+0x41e8>
  405f24:	ldur	x8, [x29, #-24]
  405f28:	ldr	x9, [x8, #120]
  405f2c:	cbz	x9, 405f90 <printf@plt+0x42c0>
  405f30:	ldur	x8, [x29, #-24]
  405f34:	ldr	x9, [x8, #120]
  405f38:	stur	x9, [x29, #-16]
  405f3c:	ldr	x9, [x8, #120]
  405f40:	ldr	x9, [x9]
  405f44:	str	x9, [x8, #120]
  405f48:	ldur	x9, [x29, #-16]
  405f4c:	ldr	x9, [x9, #8]
  405f50:	str	x9, [sp, #24]
  405f54:	cbz	x9, 405f60 <printf@plt+0x4290>
  405f58:	ldr	x0, [sp, #24]
  405f5c:	bl	401b40 <_ZdaPv@plt>
  405f60:	ldur	x8, [x29, #-16]
  405f64:	ldr	x8, [x8, #16]
  405f68:	str	x8, [sp, #16]
  405f6c:	cbz	x8, 405f78 <printf@plt+0x42a8>
  405f70:	ldr	x0, [sp, #16]
  405f74:	bl	401b40 <_ZdaPv@plt>
  405f78:	ldur	x8, [x29, #-16]
  405f7c:	str	x8, [sp, #8]
  405f80:	cbz	x8, 405f8c <printf@plt+0x42bc>
  405f84:	ldr	x0, [sp, #8]
  405f88:	bl	42588c <_ZdlPv@@Base>
  405f8c:	b	405f24 <printf@plt+0x4254>
  405f90:	ldp	x29, x30, [sp, #80]
  405f94:	add	sp, sp, #0x60
  405f98:	ret
  405f9c:	sub	sp, sp, #0x70
  405fa0:	stp	x29, x30, [sp, #96]
  405fa4:	add	x29, sp, #0x60
  405fa8:	stur	x0, [x29, #-8]
  405fac:	stur	x1, [x29, #-16]
  405fb0:	stur	x2, [x29, #-24]
  405fb4:	stur	x3, [x29, #-32]
  405fb8:	stur	x4, [x29, #-40]
  405fbc:	str	x5, [sp, #48]
  405fc0:	str	x6, [sp, #40]
  405fc4:	ldur	x0, [x29, #-8]
  405fc8:	ldur	x8, [x29, #-16]
  405fcc:	ldr	x8, [x8]
  405fd0:	str	x8, [sp, #32]
  405fd4:	str	x0, [sp, #24]
  405fd8:	ldr	x8, [sp, #32]
  405fdc:	cbz	x8, 406008 <printf@plt+0x4338>
  405fe0:	ldr	x8, [sp, #32]
  405fe4:	ldr	x0, [x8, #16]
  405fe8:	ldur	x1, [x29, #-32]
  405fec:	bl	401b80 <strcmp@plt>
  405ff0:	cbnz	w0, 405ff8 <printf@plt+0x4328>
  405ff4:	b	406008 <printf@plt+0x4338>
  405ff8:	ldr	x8, [sp, #32]
  405ffc:	ldr	x8, [x8]
  406000:	str	x8, [sp, #32]
  406004:	b	405fd8 <printf@plt+0x4308>
  406008:	ldr	x8, [sp, #32]
  40600c:	cbz	x8, 406044 <printf@plt+0x4374>
  406010:	ldur	x8, [x29, #-40]
  406014:	cbz	x8, 406044 <printf@plt+0x4374>
  406018:	ldur	x8, [x29, #-40]
  40601c:	ldrb	w9, [x8]
  406020:	cmp	w9, #0x3d
  406024:	b.eq	406044 <printf@plt+0x4374>  // b.none
  406028:	ldr	x1, [sp, #32]
  40602c:	ldur	x2, [x29, #-40]
  406030:	ldr	x3, [sp, #48]
  406034:	ldr	x4, [sp, #40]
  406038:	ldr	x0, [sp, #24]
  40603c:	bl	406150 <printf@plt+0x4480>
  406040:	b	406144 <printf@plt+0x4474>
  406044:	ldr	x8, [sp, #32]
  406048:	cbnz	x8, 406074 <printf@plt+0x43a4>
  40604c:	mov	x0, #0x18                  	// #24
  406050:	bl	4257b4 <_Znwm@@Base>
  406054:	str	x0, [sp, #32]
  406058:	ldur	x8, [x29, #-16]
  40605c:	ldr	x8, [x8]
  406060:	ldr	x9, [sp, #32]
  406064:	str	x8, [x9]
  406068:	ldr	x8, [sp, #32]
  40606c:	ldur	x9, [x29, #-16]
  406070:	str	x8, [x9]
  406074:	ldur	x8, [x29, #-40]
  406078:	cbz	x8, 40608c <printf@plt+0x43bc>
  40607c:	ldur	x8, [x29, #-40]
  406080:	ldrb	w9, [x8]
  406084:	cmp	w9, #0x3d
  406088:	b.eq	4060f0 <printf@plt+0x4420>  // b.none
  40608c:	ldr	x8, [sp, #48]
  406090:	cbnz	x8, 4060a0 <printf@plt+0x43d0>
  406094:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  406098:	add	x8, x8, #0x95
  40609c:	str	x8, [sp, #48]
  4060a0:	ldr	x8, [sp, #40]
  4060a4:	cbnz	x8, 4060b4 <printf@plt+0x43e4>
  4060a8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4060ac:	add	x8, x8, #0x9b
  4060b0:	str	x8, [sp, #40]
  4060b4:	ldur	x8, [x29, #-40]
  4060b8:	cbnz	x8, 4060c8 <printf@plt+0x43f8>
  4060bc:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4060c0:	add	x8, x8, #0xa2
  4060c4:	stur	x8, [x29, #-40]
  4060c8:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4060cc:	add	x8, x8, #0xf30
  4060d0:	ldr	x0, [x8]
  4060d4:	ldr	x2, [sp, #48]
  4060d8:	ldr	x3, [sp, #40]
  4060dc:	ldur	x4, [x29, #-32]
  4060e0:	ldur	x5, [x29, #-40]
  4060e4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4060e8:	add	x1, x1, #0xb2
  4060ec:	bl	4018f0 <fprintf@plt>
  4060f0:	ldur	x8, [x29, #-32]
  4060f4:	ldr	x9, [sp, #32]
  4060f8:	str	x8, [x9, #16]
  4060fc:	ldur	x8, [x29, #-40]
  406100:	ldr	x9, [sp, #32]
  406104:	str	x8, [x9, #8]
  406108:	ldur	x8, [x29, #-24]
  40610c:	str	x8, [sp, #16]
  406110:	cbz	x8, 40611c <printf@plt+0x444c>
  406114:	ldr	x0, [sp, #16]
  406118:	bl	401b40 <_ZdaPv@plt>
  40611c:	ldr	x8, [sp, #48]
  406120:	str	x8, [sp, #8]
  406124:	cbz	x8, 406130 <printf@plt+0x4460>
  406128:	ldr	x0, [sp, #8]
  40612c:	bl	401b40 <_ZdaPv@plt>
  406130:	ldr	x8, [sp, #40]
  406134:	str	x8, [sp]
  406138:	cbz	x8, 406144 <printf@plt+0x4474>
  40613c:	ldr	x0, [sp]
  406140:	bl	401b40 <_ZdaPv@plt>
  406144:	ldp	x29, x30, [sp, #96]
  406148:	add	sp, sp, #0x70
  40614c:	ret
  406150:	sub	sp, sp, #0x40
  406154:	stp	x29, x30, [sp, #48]
  406158:	add	x29, sp, #0x30
  40615c:	stur	x0, [x29, #-8]
  406160:	stur	x1, [x29, #-16]
  406164:	str	x2, [sp, #24]
  406168:	str	x3, [sp, #16]
  40616c:	str	x4, [sp, #8]
  406170:	ldur	x8, [x29, #-16]
  406174:	ldr	x8, [x8, #8]
  406178:	str	x8, [sp]
  40617c:	ldr	x8, [sp, #24]
  406180:	ldrb	w9, [x8]
  406184:	cmp	w9, #0x3d
  406188:	b.ne	40619c <printf@plt+0x44cc>  // b.any
  40618c:	ldr	x8, [sp, #24]
  406190:	add	x8, x8, #0x1
  406194:	str	x8, [sp, #24]
  406198:	b	40617c <printf@plt+0x44ac>
  40619c:	ldr	x8, [sp]
  4061a0:	ldrb	w9, [x8]
  4061a4:	cmp	w9, #0x3d
  4061a8:	b.ne	4061bc <printf@plt+0x44ec>  // b.any
  4061ac:	ldr	x8, [sp]
  4061b0:	add	x8, x8, #0x1
  4061b4:	str	x8, [sp]
  4061b8:	b	40619c <printf@plt+0x44cc>
  4061bc:	ldr	x0, [sp, #24]
  4061c0:	ldr	x1, [sp]
  4061c4:	bl	401b80 <strcmp@plt>
  4061c8:	cbz	w0, 406224 <printf@plt+0x4554>
  4061cc:	ldr	x8, [sp, #16]
  4061d0:	cbnz	x8, 4061e0 <printf@plt+0x4510>
  4061d4:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4061d8:	add	x8, x8, #0x95
  4061dc:	str	x8, [sp, #16]
  4061e0:	ldr	x8, [sp, #8]
  4061e4:	cbnz	x8, 4061f4 <printf@plt+0x4524>
  4061e8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4061ec:	add	x8, x8, #0x9b
  4061f0:	str	x8, [sp, #8]
  4061f4:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4061f8:	add	x8, x8, #0xf30
  4061fc:	ldr	x0, [x8]
  406200:	ldr	x2, [sp, #16]
  406204:	ldr	x3, [sp, #8]
  406208:	ldur	x8, [x29, #-16]
  40620c:	ldr	x4, [x8, #16]
  406210:	ldr	x5, [sp]
  406214:	ldr	x6, [sp, #24]
  406218:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40621c:	add	x1, x1, #0x10b
  406220:	bl	4018f0 <fprintf@plt>
  406224:	ldp	x29, x30, [sp, #48]
  406228:	add	sp, sp, #0x40
  40622c:	ret
  406230:	sub	sp, sp, #0x40
  406234:	stp	x29, x30, [sp, #48]
  406238:	add	x29, sp, #0x30
  40623c:	stur	x0, [x29, #-8]
  406240:	stur	x1, [x29, #-16]
  406244:	str	x2, [sp, #24]
  406248:	str	x3, [sp, #16]
  40624c:	str	x4, [sp, #8]
  406250:	str	x5, [sp]
  406254:	ldur	x8, [x29, #-8]
  406258:	add	x1, x8, #0x70
  40625c:	ldur	x2, [x29, #-16]
  406260:	ldr	x3, [sp, #24]
  406264:	ldr	x4, [sp, #16]
  406268:	ldr	x5, [sp, #8]
  40626c:	ldr	x6, [sp]
  406270:	mov	x0, x8
  406274:	bl	405f9c <printf@plt+0x42cc>
  406278:	ldp	x29, x30, [sp, #48]
  40627c:	add	sp, sp, #0x40
  406280:	ret
  406284:	sub	sp, sp, #0x40
  406288:	stp	x29, x30, [sp, #48]
  40628c:	add	x29, sp, #0x30
  406290:	stur	x0, [x29, #-8]
  406294:	stur	x1, [x29, #-16]
  406298:	str	x2, [sp, #24]
  40629c:	str	x3, [sp, #16]
  4062a0:	str	x4, [sp, #8]
  4062a4:	str	x5, [sp]
  4062a8:	ldur	x8, [x29, #-8]
  4062ac:	add	x1, x8, #0x78
  4062b0:	ldur	x2, [x29, #-16]
  4062b4:	ldr	x3, [sp, #24]
  4062b8:	ldr	x4, [sp, #16]
  4062bc:	ldr	x5, [sp, #8]
  4062c0:	ldr	x6, [sp]
  4062c4:	mov	x0, x8
  4062c8:	bl	405f9c <printf@plt+0x42cc>
  4062cc:	ldp	x29, x30, [sp, #48]
  4062d0:	add	sp, sp, #0x40
  4062d4:	ret
  4062d8:	sub	sp, sp, #0x30
  4062dc:	stp	x29, x30, [sp, #32]
  4062e0:	add	x29, sp, #0x20
  4062e4:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4062e8:	add	x8, x8, #0x1b
  4062ec:	stur	x0, [x29, #-8]
  4062f0:	str	x1, [sp, #16]
  4062f4:	ldur	x9, [x29, #-8]
  4062f8:	ldr	x0, [sp, #16]
  4062fc:	mov	x1, x8
  406300:	str	x9, [sp, #8]
  406304:	bl	401b80 <strcmp@plt>
  406308:	cbnz	w0, 406318 <printf@plt+0x4648>
  40630c:	ldr	x8, [sp, #8]
  406310:	str	wzr, [x8, #12]
  406314:	b	4063b4 <printf@plt+0x46e4>
  406318:	ldr	x0, [sp, #16]
  40631c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406320:	add	x1, x1, #0x10
  406324:	bl	401b80 <strcmp@plt>
  406328:	cbnz	w0, 406338 <printf@plt+0x4668>
  40632c:	ldr	x8, [sp, #8]
  406330:	str	wzr, [x8]
  406334:	b	4063b4 <printf@plt+0x46e4>
  406338:	ldr	x0, [sp, #16]
  40633c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  406340:	add	x1, x1, #0xf6f
  406344:	bl	401b80 <strcmp@plt>
  406348:	cbnz	w0, 406358 <printf@plt+0x4688>
  40634c:	ldr	x8, [sp, #8]
  406350:	str	wzr, [x8, #8]
  406354:	b	4063b4 <printf@plt+0x46e4>
  406358:	ldr	x0, [sp, #16]
  40635c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406360:	add	x1, x1, #0x152
  406364:	bl	401b80 <strcmp@plt>
  406368:	cbnz	w0, 406378 <printf@plt+0x46a8>
  40636c:	ldr	x8, [sp, #8]
  406370:	str	wzr, [x8, #8]
  406374:	b	4063b4 <printf@plt+0x46e4>
  406378:	ldr	x0, [sp, #16]
  40637c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  406380:	add	x1, x1, #0xf87
  406384:	bl	401b80 <strcmp@plt>
  406388:	cbnz	w0, 406398 <printf@plt+0x46c8>
  40638c:	ldr	x8, [sp, #8]
  406390:	str	wzr, [x8, #4]
  406394:	b	4063b4 <printf@plt+0x46e4>
  406398:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40639c:	add	x8, x8, #0xf30
  4063a0:	ldr	x0, [x8]
  4063a4:	ldr	x2, [sp, #16]
  4063a8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4063ac:	add	x1, x1, #0x155
  4063b0:	bl	4018f0 <fprintf@plt>
  4063b4:	ldp	x29, x30, [sp, #32]
  4063b8:	add	sp, sp, #0x30
  4063bc:	ret
  4063c0:	sub	sp, sp, #0x30
  4063c4:	stp	x29, x30, [sp, #32]
  4063c8:	add	x29, sp, #0x20
  4063cc:	stur	x0, [x29, #-8]
  4063d0:	str	x1, [sp, #16]
  4063d4:	ldur	x8, [x29, #-8]
  4063d8:	cbz	x8, 4063f0 <printf@plt+0x4720>
  4063dc:	ldur	x8, [x29, #-8]
  4063e0:	str	x8, [sp]
  4063e4:	cbz	x8, 4063f0 <printf@plt+0x4720>
  4063e8:	ldr	x0, [sp]
  4063ec:	bl	401b40 <_ZdaPv@plt>
  4063f0:	ldr	x0, [sp, #16]
  4063f4:	bl	4018e0 <strlen@plt>
  4063f8:	cmp	x0, #0x0
  4063fc:	cset	w8, ls  // ls = plast
  406400:	tbnz	w8, #0, 40647c <printf@plt+0x47ac>
  406404:	ldr	x0, [sp, #16]
  406408:	bl	401a30 <atoi@plt>
  40640c:	str	w0, [sp, #12]
  406410:	ldr	w8, [sp, #12]
  406414:	cmp	w8, #0x0
  406418:	cset	w8, lt  // lt = tstop
  40641c:	tbnz	w8, #0, 40642c <printf@plt+0x475c>
  406420:	ldr	w8, [sp, #12]
  406424:	cmp	w8, #0x1
  406428:	b.le	40644c <printf@plt+0x477c>
  40642c:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406430:	add	x8, x8, #0xf30
  406434:	ldr	x0, [x8]
  406438:	ldr	w2, [sp, #12]
  40643c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406440:	add	x1, x1, #0x187
  406444:	bl	4018f0 <fprintf@plt>
  406448:	str	wzr, [sp, #12]
  40644c:	ldr	w8, [sp, #12]
  406450:	cbnz	w8, 406464 <printf@plt+0x4794>
  406454:	ldr	x8, [sp, #16]
  406458:	mov	w9, #0x31                  	// #49
  40645c:	strb	w9, [x8]
  406460:	b	406470 <printf@plt+0x47a0>
  406464:	ldr	x8, [sp, #16]
  406468:	mov	w9, #0x30                  	// #48
  40646c:	strb	w9, [x8]
  406470:	ldr	x8, [sp, #16]
  406474:	mov	w9, #0x0                   	// #0
  406478:	strb	w9, [x8, #1]
  40647c:	ldr	x0, [sp, #16]
  406480:	ldp	x29, x30, [sp, #32]
  406484:	add	sp, sp, #0x30
  406488:	ret
  40648c:	sub	sp, sp, #0x30
  406490:	stp	x29, x30, [sp, #32]
  406494:	add	x29, sp, #0x20
  406498:	stur	x0, [x29, #-8]
  40649c:	str	x1, [sp, #16]
  4064a0:	ldur	x8, [x29, #-8]
  4064a4:	cbz	x8, 4064bc <printf@plt+0x47ec>
  4064a8:	ldur	x8, [x29, #-8]
  4064ac:	str	x8, [sp, #8]
  4064b0:	cbz	x8, 4064bc <printf@plt+0x47ec>
  4064b4:	ldr	x0, [sp, #8]
  4064b8:	bl	401b40 <_ZdaPv@plt>
  4064bc:	ldr	x0, [sp, #16]
  4064c0:	ldp	x29, x30, [sp, #32]
  4064c4:	add	sp, sp, #0x30
  4064c8:	ret
  4064cc:	sub	sp, sp, #0x140
  4064d0:	stp	x29, x30, [sp, #288]
  4064d4:	str	x28, [sp, #304]
  4064d8:	add	x29, sp, #0x120
  4064dc:	stur	x0, [x29, #-8]
  4064e0:	stur	x1, [x29, #-16]
  4064e4:	stur	x2, [x29, #-24]
  4064e8:	stur	x3, [x29, #-32]
  4064ec:	stur	x4, [x29, #-40]
  4064f0:	ldur	x8, [x29, #-8]
  4064f4:	ldur	x9, [x29, #-40]
  4064f8:	stur	x8, [x29, #-48]
  4064fc:	cbnz	x9, 40650c <printf@plt+0x483c>
  406500:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  406504:	add	x8, x8, #0x9b
  406508:	stur	x8, [x29, #-40]
  40650c:	ldur	x8, [x29, #-32]
  406510:	cbnz	x8, 406520 <printf@plt+0x4850>
  406514:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  406518:	add	x8, x8, #0x95
  40651c:	stur	x8, [x29, #-32]
  406520:	ldur	x0, [x29, #-16]
  406524:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406528:	add	x1, x1, #0x1b
  40652c:	bl	401b80 <strcmp@plt>
  406530:	cbnz	w0, 4065d4 <printf@plt+0x4904>
  406534:	mov	w8, #0x1                   	// #1
  406538:	ldur	x9, [x29, #-48]
  40653c:	str	w8, [x9, #12]
  406540:	ldr	x0, [x9, #40]
  406544:	ldur	x10, [x29, #-24]
  406548:	stur	x0, [x29, #-56]
  40654c:	mov	x0, x10
  406550:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406554:	ldur	x9, [x29, #-56]
  406558:	stur	x0, [x29, #-64]
  40655c:	mov	x0, x9
  406560:	ldur	x1, [x29, #-64]
  406564:	bl	40648c <printf@plt+0x47bc>
  406568:	ldur	x9, [x29, #-48]
  40656c:	str	x0, [x9, #40]
  406570:	ldr	x0, [x9, #72]
  406574:	ldur	x10, [x29, #-32]
  406578:	stur	x0, [x29, #-72]
  40657c:	mov	x0, x10
  406580:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406584:	ldur	x9, [x29, #-72]
  406588:	stur	x0, [x29, #-80]
  40658c:	mov	x0, x9
  406590:	ldur	x1, [x29, #-80]
  406594:	bl	40648c <printf@plt+0x47bc>
  406598:	ldur	x9, [x29, #-48]
  40659c:	str	x0, [x9, #72]
  4065a0:	ldr	x0, [x9, #104]
  4065a4:	ldur	x10, [x29, #-40]
  4065a8:	stur	x0, [x29, #-88]
  4065ac:	mov	x0, x10
  4065b0:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  4065b4:	ldur	x9, [x29, #-88]
  4065b8:	stur	x0, [x29, #-96]
  4065bc:	mov	x0, x9
  4065c0:	ldur	x1, [x29, #-96]
  4065c4:	bl	40648c <printf@plt+0x47bc>
  4065c8:	ldur	x9, [x29, #-48]
  4065cc:	str	x0, [x9, #104]
  4065d0:	b	4068a0 <printf@plt+0x4bd0>
  4065d4:	ldur	x0, [x29, #-16]
  4065d8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4065dc:	add	x1, x1, #0x10
  4065e0:	bl	401b80 <strcmp@plt>
  4065e4:	cbnz	w0, 406688 <printf@plt+0x49b8>
  4065e8:	mov	w8, #0x1                   	// #1
  4065ec:	ldur	x9, [x29, #-48]
  4065f0:	str	w8, [x9]
  4065f4:	ldr	x0, [x9, #16]
  4065f8:	ldur	x10, [x29, #-24]
  4065fc:	stur	x0, [x29, #-104]
  406600:	mov	x0, x10
  406604:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406608:	ldur	x9, [x29, #-104]
  40660c:	stur	x0, [x29, #-112]
  406610:	mov	x0, x9
  406614:	ldur	x1, [x29, #-112]
  406618:	bl	40648c <printf@plt+0x47bc>
  40661c:	ldur	x9, [x29, #-48]
  406620:	str	x0, [x9, #16]
  406624:	ldr	x0, [x9, #48]
  406628:	ldur	x10, [x29, #-32]
  40662c:	stur	x0, [x29, #-120]
  406630:	mov	x0, x10
  406634:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406638:	ldur	x9, [x29, #-120]
  40663c:	stur	x0, [x29, #-128]
  406640:	mov	x0, x9
  406644:	ldur	x1, [x29, #-128]
  406648:	bl	40648c <printf@plt+0x47bc>
  40664c:	ldur	x9, [x29, #-48]
  406650:	str	x0, [x9, #48]
  406654:	ldr	x0, [x9, #80]
  406658:	ldur	x10, [x29, #-40]
  40665c:	stur	x0, [x29, #-136]
  406660:	mov	x0, x10
  406664:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406668:	ldur	x9, [x29, #-136]
  40666c:	str	x0, [sp, #144]
  406670:	mov	x0, x9
  406674:	ldr	x1, [sp, #144]
  406678:	bl	40648c <printf@plt+0x47bc>
  40667c:	ldur	x9, [x29, #-48]
  406680:	str	x0, [x9, #80]
  406684:	b	4068a0 <printf@plt+0x4bd0>
  406688:	ldur	x0, [x29, #-16]
  40668c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  406690:	add	x1, x1, #0xf6f
  406694:	bl	401b80 <strcmp@plt>
  406698:	cbnz	w0, 40673c <printf@plt+0x4a6c>
  40669c:	mov	w8, #0x1                   	// #1
  4066a0:	ldur	x9, [x29, #-48]
  4066a4:	str	w8, [x9, #8]
  4066a8:	ldr	x0, [x9, #32]
  4066ac:	ldur	x10, [x29, #-24]
  4066b0:	str	x0, [sp, #136]
  4066b4:	mov	x0, x10
  4066b8:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  4066bc:	ldr	x9, [sp, #136]
  4066c0:	str	x0, [sp, #128]
  4066c4:	mov	x0, x9
  4066c8:	ldr	x1, [sp, #128]
  4066cc:	bl	40648c <printf@plt+0x47bc>
  4066d0:	ldur	x9, [x29, #-48]
  4066d4:	str	x0, [x9, #32]
  4066d8:	ldr	x0, [x9, #64]
  4066dc:	ldur	x10, [x29, #-32]
  4066e0:	str	x0, [sp, #120]
  4066e4:	mov	x0, x10
  4066e8:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  4066ec:	ldr	x9, [sp, #120]
  4066f0:	str	x0, [sp, #112]
  4066f4:	mov	x0, x9
  4066f8:	ldr	x1, [sp, #112]
  4066fc:	bl	40648c <printf@plt+0x47bc>
  406700:	ldur	x9, [x29, #-48]
  406704:	str	x0, [x9, #64]
  406708:	ldr	x0, [x9, #96]
  40670c:	ldur	x10, [x29, #-40]
  406710:	str	x0, [sp, #104]
  406714:	mov	x0, x10
  406718:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  40671c:	ldr	x9, [sp, #104]
  406720:	str	x0, [sp, #96]
  406724:	mov	x0, x9
  406728:	ldr	x1, [sp, #96]
  40672c:	bl	40648c <printf@plt+0x47bc>
  406730:	ldur	x9, [x29, #-48]
  406734:	str	x0, [x9, #96]
  406738:	b	4068a0 <printf@plt+0x4bd0>
  40673c:	ldur	x0, [x29, #-16]
  406740:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406744:	add	x1, x1, #0x152
  406748:	bl	401b80 <strcmp@plt>
  40674c:	cbnz	w0, 4067f0 <printf@plt+0x4b20>
  406750:	mov	w8, #0x1                   	// #1
  406754:	ldur	x9, [x29, #-48]
  406758:	str	w8, [x9, #8]
  40675c:	ldr	x0, [x9, #32]
  406760:	ldur	x10, [x29, #-24]
  406764:	str	x0, [sp, #88]
  406768:	mov	x0, x10
  40676c:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406770:	ldr	x9, [sp, #88]
  406774:	str	x0, [sp, #80]
  406778:	mov	x0, x9
  40677c:	ldr	x1, [sp, #80]
  406780:	bl	4063c0 <printf@plt+0x46f0>
  406784:	ldur	x9, [x29, #-48]
  406788:	str	x0, [x9, #32]
  40678c:	ldr	x0, [x9, #64]
  406790:	ldur	x10, [x29, #-32]
  406794:	str	x0, [sp, #72]
  406798:	mov	x0, x10
  40679c:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  4067a0:	ldr	x9, [sp, #72]
  4067a4:	str	x0, [sp, #64]
  4067a8:	mov	x0, x9
  4067ac:	ldr	x1, [sp, #64]
  4067b0:	bl	40648c <printf@plt+0x47bc>
  4067b4:	ldur	x9, [x29, #-48]
  4067b8:	str	x0, [x9, #64]
  4067bc:	ldr	x0, [x9, #96]
  4067c0:	ldur	x10, [x29, #-40]
  4067c4:	str	x0, [sp, #56]
  4067c8:	mov	x0, x10
  4067cc:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  4067d0:	ldr	x9, [sp, #56]
  4067d4:	str	x0, [sp, #48]
  4067d8:	mov	x0, x9
  4067dc:	ldr	x1, [sp, #48]
  4067e0:	bl	40648c <printf@plt+0x47bc>
  4067e4:	ldur	x9, [x29, #-48]
  4067e8:	str	x0, [x9, #96]
  4067ec:	b	4068a0 <printf@plt+0x4bd0>
  4067f0:	ldur	x0, [x29, #-16]
  4067f4:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  4067f8:	add	x1, x1, #0xf87
  4067fc:	bl	401b80 <strcmp@plt>
  406800:	cbnz	w0, 4068a0 <printf@plt+0x4bd0>
  406804:	mov	w8, #0x1                   	// #1
  406808:	ldur	x9, [x29, #-48]
  40680c:	str	w8, [x9, #4]
  406810:	ldr	x0, [x9, #24]
  406814:	ldur	x10, [x29, #-24]
  406818:	str	x0, [sp, #40]
  40681c:	mov	x0, x10
  406820:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406824:	ldr	x9, [sp, #40]
  406828:	str	x0, [sp, #32]
  40682c:	mov	x0, x9
  406830:	ldr	x1, [sp, #32]
  406834:	bl	40648c <printf@plt+0x47bc>
  406838:	ldur	x9, [x29, #-48]
  40683c:	str	x0, [x9, #24]
  406840:	ldr	x0, [x9, #56]
  406844:	ldur	x10, [x29, #-32]
  406848:	str	x0, [sp, #24]
  40684c:	mov	x0, x10
  406850:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406854:	ldr	x9, [sp, #24]
  406858:	str	x0, [sp, #16]
  40685c:	mov	x0, x9
  406860:	ldr	x1, [sp, #16]
  406864:	bl	40648c <printf@plt+0x47bc>
  406868:	ldur	x9, [x29, #-48]
  40686c:	str	x0, [x9, #56]
  406870:	ldr	x0, [x9, #88]
  406874:	ldur	x10, [x29, #-40]
  406878:	str	x0, [sp, #8]
  40687c:	mov	x0, x10
  406880:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  406884:	ldr	x9, [sp, #8]
  406888:	str	x0, [sp]
  40688c:	mov	x0, x9
  406890:	ldr	x1, [sp]
  406894:	bl	40648c <printf@plt+0x47bc>
  406898:	ldur	x9, [x29, #-48]
  40689c:	str	x0, [x9, #88]
  4068a0:	ldr	x28, [sp, #304]
  4068a4:	ldp	x29, x30, [sp, #288]
  4068a8:	add	sp, sp, #0x140
  4068ac:	ret
  4068b0:	sub	sp, sp, #0x40
  4068b4:	stp	x29, x30, [sp, #48]
  4068b8:	add	x29, sp, #0x30
  4068bc:	stur	x0, [x29, #-8]
  4068c0:	stur	x1, [x29, #-16]
  4068c4:	str	x2, [sp, #24]
  4068c8:	str	x3, [sp, #16]
  4068cc:	str	x4, [sp, #8]
  4068d0:	ldur	x8, [x29, #-8]
  4068d4:	ldur	x9, [x29, #-16]
  4068d8:	ldrb	w10, [x9]
  4068dc:	cmp	w10, #0x7b
  4068e0:	str	x8, [sp]
  4068e4:	b.ne	406904 <printf@plt+0x4c34>  // b.any
  4068e8:	ldur	x8, [x29, #-16]
  4068ec:	add	x1, x8, #0x1
  4068f0:	ldr	x2, [sp, #24]
  4068f4:	ldr	x3, [sp, #16]
  4068f8:	ldr	x4, [sp, #8]
  4068fc:	ldr	x0, [sp]
  406900:	bl	4064cc <printf@plt+0x47fc>
  406904:	ldur	x8, [x29, #-16]
  406908:	ldrb	w9, [x8]
  40690c:	cmp	w9, #0x7d
  406910:	b.ne	406924 <printf@plt+0x4c54>  // b.any
  406914:	ldur	x8, [x29, #-16]
  406918:	add	x1, x8, #0x1
  40691c:	ldr	x0, [sp]
  406920:	bl	4062d8 <printf@plt+0x4608>
  406924:	ldp	x29, x30, [sp, #48]
  406928:	add	sp, sp, #0x40
  40692c:	ret
  406930:	sub	sp, sp, #0x50
  406934:	stp	x29, x30, [sp, #64]
  406938:	add	x29, sp, #0x40
  40693c:	stur	x0, [x29, #-16]
  406940:	stur	w1, [x29, #-20]
  406944:	stur	w2, [x29, #-24]
  406948:	str	x3, [sp, #32]
  40694c:	str	x4, [sp, #24]
  406950:	str	x5, [sp, #16]
  406954:	str	x6, [sp, #8]
  406958:	str	w7, [sp, #4]
  40695c:	ldur	w8, [x29, #-20]
  406960:	cbnz	w8, 4069c0 <printf@plt+0x4cf0>
  406964:	ldr	x8, [sp, #16]
  406968:	cbnz	x8, 406978 <printf@plt+0x4ca8>
  40696c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  406970:	add	x8, x8, #0x95
  406974:	str	x8, [sp, #16]
  406978:	ldr	x8, [sp, #8]
  40697c:	cbnz	x8, 40698c <printf@plt+0x4cbc>
  406980:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  406984:	add	x8, x8, #0x9b
  406988:	str	x8, [sp, #8]
  40698c:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406990:	add	x8, x8, #0xf30
  406994:	ldr	x0, [x8]
  406998:	ldr	x2, [sp, #16]
  40699c:	ldr	x3, [sp, #8]
  4069a0:	ldr	x4, [sp, #24]
  4069a4:	ldr	x5, [sp, #32]
  4069a8:	ldur	w6, [x29, #-24]
  4069ac:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4069b0:	add	x1, x1, #0x1b2
  4069b4:	bl	4018f0 <fprintf@plt>
  4069b8:	stur	wzr, [x29, #-4]
  4069bc:	b	4069c8 <printf@plt+0x4cf8>
  4069c0:	ldr	w8, [sp, #4]
  4069c4:	stur	w8, [x29, #-4]
  4069c8:	ldur	w0, [x29, #-4]
  4069cc:	ldp	x29, x30, [sp, #64]
  4069d0:	add	sp, sp, #0x50
  4069d4:	ret
  4069d8:	sub	sp, sp, #0x70
  4069dc:	stp	x29, x30, [sp, #96]
  4069e0:	add	x29, sp, #0x60
  4069e4:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4069e8:	add	x8, x8, #0x211
  4069ec:	mov	x9, #0x2                   	// #2
  4069f0:	stur	x0, [x29, #-8]
  4069f4:	stur	x1, [x29, #-16]
  4069f8:	stur	w2, [x29, #-20]
  4069fc:	stur	x3, [x29, #-32]
  406a00:	stur	x4, [x29, #-40]
  406a04:	str	x5, [sp, #48]
  406a08:	str	x6, [sp, #40]
  406a0c:	ldur	x10, [x29, #-8]
  406a10:	ldur	x0, [x29, #-16]
  406a14:	mov	x1, x8
  406a18:	mov	x2, x9
  406a1c:	str	x10, [sp, #32]
  406a20:	bl	401a90 <strncmp@plt>
  406a24:	cbnz	w0, 406a7c <printf@plt+0x4dac>
  406a28:	ldur	w8, [x29, #-20]
  406a2c:	ldur	x9, [x29, #-16]
  406a30:	add	x0, x9, #0x2
  406a34:	str	w8, [sp, #28]
  406a38:	bl	401a30 <atoi@plt>
  406a3c:	ldr	w8, [sp, #28]
  406a40:	cmp	w8, w0
  406a44:	cset	w10, le
  406a48:	and	w1, w10, #0x1
  406a4c:	ldur	w2, [x29, #-20]
  406a50:	ldur	x3, [x29, #-16]
  406a54:	ldur	x4, [x29, #-32]
  406a58:	ldur	x5, [x29, #-40]
  406a5c:	ldr	x6, [sp, #48]
  406a60:	ldr	x9, [sp, #40]
  406a64:	ldr	w7, [x9]
  406a68:	ldr	x0, [sp, #32]
  406a6c:	bl	406930 <printf@plt+0x4c60>
  406a70:	ldr	x9, [sp, #40]
  406a74:	str	w0, [x9]
  406a78:	b	406d50 <printf@plt+0x5080>
  406a7c:	ldur	x0, [x29, #-16]
  406a80:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406a84:	add	x1, x1, #0x214
  406a88:	mov	x2, #0x2                   	// #2
  406a8c:	bl	401a90 <strncmp@plt>
  406a90:	cbnz	w0, 406ae8 <printf@plt+0x4e18>
  406a94:	ldur	w8, [x29, #-20]
  406a98:	ldur	x9, [x29, #-16]
  406a9c:	add	x0, x9, #0x2
  406aa0:	str	w8, [sp, #24]
  406aa4:	bl	401a30 <atoi@plt>
  406aa8:	ldr	w8, [sp, #24]
  406aac:	cmp	w8, w0
  406ab0:	cset	w10, ge  // ge = tcont
  406ab4:	and	w1, w10, #0x1
  406ab8:	ldur	w2, [x29, #-20]
  406abc:	ldur	x3, [x29, #-16]
  406ac0:	ldur	x4, [x29, #-32]
  406ac4:	ldur	x5, [x29, #-40]
  406ac8:	ldr	x6, [sp, #48]
  406acc:	ldr	x9, [sp, #40]
  406ad0:	ldr	w7, [x9]
  406ad4:	ldr	x0, [sp, #32]
  406ad8:	bl	406930 <printf@plt+0x4c60>
  406adc:	ldr	x9, [sp, #40]
  406ae0:	str	w0, [x9]
  406ae4:	b	406d50 <printf@plt+0x5080>
  406ae8:	ldur	x0, [x29, #-16]
  406aec:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406af0:	add	x1, x1, #0x217
  406af4:	mov	x2, #0x2                   	// #2
  406af8:	bl	401a90 <strncmp@plt>
  406afc:	cbnz	w0, 406b54 <printf@plt+0x4e84>
  406b00:	ldur	w8, [x29, #-20]
  406b04:	ldur	x9, [x29, #-16]
  406b08:	add	x0, x9, #0x2
  406b0c:	str	w8, [sp, #20]
  406b10:	bl	401a30 <atoi@plt>
  406b14:	ldr	w8, [sp, #20]
  406b18:	cmp	w8, w0
  406b1c:	cset	w10, eq  // eq = none
  406b20:	and	w1, w10, #0x1
  406b24:	ldur	w2, [x29, #-20]
  406b28:	ldur	x3, [x29, #-16]
  406b2c:	ldur	x4, [x29, #-32]
  406b30:	ldur	x5, [x29, #-40]
  406b34:	ldr	x6, [sp, #48]
  406b38:	ldr	x9, [sp, #40]
  406b3c:	ldr	w7, [x9]
  406b40:	ldr	x0, [sp, #32]
  406b44:	bl	406930 <printf@plt+0x4c60>
  406b48:	ldr	x9, [sp, #40]
  406b4c:	str	w0, [x9]
  406b50:	b	406d50 <printf@plt+0x5080>
  406b54:	ldur	x0, [x29, #-16]
  406b58:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406b5c:	add	x1, x1, #0x21a
  406b60:	mov	x2, #0x2                   	// #2
  406b64:	bl	401a90 <strncmp@plt>
  406b68:	cbnz	w0, 406bc0 <printf@plt+0x4ef0>
  406b6c:	ldur	w8, [x29, #-20]
  406b70:	ldur	x9, [x29, #-16]
  406b74:	add	x0, x9, #0x2
  406b78:	str	w8, [sp, #16]
  406b7c:	bl	401a30 <atoi@plt>
  406b80:	ldr	w8, [sp, #16]
  406b84:	cmp	w8, w0
  406b88:	cset	w10, ne  // ne = any
  406b8c:	and	w1, w10, #0x1
  406b90:	ldur	w2, [x29, #-20]
  406b94:	ldur	x3, [x29, #-16]
  406b98:	ldur	x4, [x29, #-32]
  406b9c:	ldur	x5, [x29, #-40]
  406ba0:	ldr	x6, [sp, #48]
  406ba4:	ldr	x9, [sp, #40]
  406ba8:	ldr	w7, [x9]
  406bac:	ldr	x0, [sp, #32]
  406bb0:	bl	406930 <printf@plt+0x4c60>
  406bb4:	ldr	x9, [sp, #40]
  406bb8:	str	w0, [x9]
  406bbc:	b	406d50 <printf@plt+0x5080>
  406bc0:	ldur	x0, [x29, #-16]
  406bc4:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  406bc8:	add	x1, x1, #0x8b3
  406bcc:	mov	x2, #0x1                   	// #1
  406bd0:	bl	401a90 <strncmp@plt>
  406bd4:	cbnz	w0, 406c2c <printf@plt+0x4f5c>
  406bd8:	ldur	w8, [x29, #-20]
  406bdc:	ldur	x9, [x29, #-16]
  406be0:	add	x0, x9, #0x2
  406be4:	str	w8, [sp, #12]
  406be8:	bl	401a30 <atoi@plt>
  406bec:	ldr	w8, [sp, #12]
  406bf0:	cmp	w8, w0
  406bf4:	cset	w10, lt  // lt = tstop
  406bf8:	and	w1, w10, #0x1
  406bfc:	ldur	w2, [x29, #-20]
  406c00:	ldur	x3, [x29, #-16]
  406c04:	ldur	x4, [x29, #-32]
  406c08:	ldur	x5, [x29, #-40]
  406c0c:	ldr	x6, [sp, #48]
  406c10:	ldr	x9, [sp, #40]
  406c14:	ldr	w7, [x9]
  406c18:	ldr	x0, [sp, #32]
  406c1c:	bl	406930 <printf@plt+0x4c60>
  406c20:	ldr	x9, [sp, #40]
  406c24:	str	w0, [x9]
  406c28:	b	406d50 <printf@plt+0x5080>
  406c2c:	ldur	x0, [x29, #-16]
  406c30:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406c34:	add	x1, x1, #0x2cf
  406c38:	mov	x2, #0x1                   	// #1
  406c3c:	bl	401a90 <strncmp@plt>
  406c40:	cbnz	w0, 406c98 <printf@plt+0x4fc8>
  406c44:	ldur	w8, [x29, #-20]
  406c48:	ldur	x9, [x29, #-16]
  406c4c:	add	x0, x9, #0x2
  406c50:	str	w8, [sp, #8]
  406c54:	bl	401a30 <atoi@plt>
  406c58:	ldr	w8, [sp, #8]
  406c5c:	cmp	w8, w0
  406c60:	cset	w10, gt
  406c64:	and	w1, w10, #0x1
  406c68:	ldur	w2, [x29, #-20]
  406c6c:	ldur	x3, [x29, #-16]
  406c70:	ldur	x4, [x29, #-32]
  406c74:	ldur	x5, [x29, #-40]
  406c78:	ldr	x6, [sp, #48]
  406c7c:	ldr	x9, [sp, #40]
  406c80:	ldr	w7, [x9]
  406c84:	ldr	x0, [sp, #32]
  406c88:	bl	406930 <printf@plt+0x4c60>
  406c8c:	ldr	x9, [sp, #40]
  406c90:	str	w0, [x9]
  406c94:	b	406d50 <printf@plt+0x5080>
  406c98:	ldur	x0, [x29, #-16]
  406c9c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406ca0:	add	x1, x1, #0x21b
  406ca4:	mov	x2, #0x1                   	// #1
  406ca8:	bl	401a90 <strncmp@plt>
  406cac:	cbnz	w0, 406d04 <printf@plt+0x5034>
  406cb0:	ldur	w8, [x29, #-20]
  406cb4:	ldur	x9, [x29, #-16]
  406cb8:	add	x0, x9, #0x1
  406cbc:	str	w8, [sp, #4]
  406cc0:	bl	401a30 <atoi@plt>
  406cc4:	ldr	w8, [sp, #4]
  406cc8:	cmp	w8, w0
  406ccc:	cset	w10, eq  // eq = none
  406cd0:	and	w1, w10, #0x1
  406cd4:	ldur	w2, [x29, #-20]
  406cd8:	ldur	x3, [x29, #-16]
  406cdc:	ldur	x4, [x29, #-32]
  406ce0:	ldur	x5, [x29, #-40]
  406ce4:	ldr	x6, [sp, #48]
  406ce8:	ldr	x9, [sp, #40]
  406cec:	ldr	w7, [x9]
  406cf0:	ldr	x0, [sp, #32]
  406cf4:	bl	406930 <printf@plt+0x4c60>
  406cf8:	ldr	x9, [sp, #40]
  406cfc:	str	w0, [x9]
  406d00:	b	406d50 <printf@plt+0x5080>
  406d04:	ldur	w8, [x29, #-20]
  406d08:	ldur	x0, [x29, #-16]
  406d0c:	str	w8, [sp]
  406d10:	bl	401a30 <atoi@plt>
  406d14:	ldr	w8, [sp]
  406d18:	cmp	w8, w0
  406d1c:	cset	w9, eq  // eq = none
  406d20:	and	w1, w9, #0x1
  406d24:	ldur	w2, [x29, #-20]
  406d28:	ldur	x3, [x29, #-16]
  406d2c:	ldur	x4, [x29, #-32]
  406d30:	ldur	x5, [x29, #-40]
  406d34:	ldr	x6, [sp, #48]
  406d38:	ldr	x10, [sp, #40]
  406d3c:	ldr	w7, [x10]
  406d40:	ldr	x0, [sp, #32]
  406d44:	bl	406930 <printf@plt+0x4c60>
  406d48:	ldr	x10, [sp, #40]
  406d4c:	str	w0, [x10]
  406d50:	ldp	x29, x30, [sp, #96]
  406d54:	add	sp, sp, #0x70
  406d58:	ret
  406d5c:	sub	sp, sp, #0x30
  406d60:	stp	x29, x30, [sp, #32]
  406d64:	add	x29, sp, #0x20
  406d68:	stur	x0, [x29, #-8]
  406d6c:	stur	w1, [x29, #-12]
  406d70:	ldur	x8, [x29, #-8]
  406d74:	ldr	w9, [x8, #12]
  406d78:	str	x8, [sp, #8]
  406d7c:	cbz	w9, 406da8 <printf@plt+0x50d8>
  406d80:	ldr	x8, [sp, #8]
  406d84:	ldr	x1, [x8, #40]
  406d88:	ldur	w2, [x29, #-12]
  406d8c:	ldr	x4, [x8, #72]
  406d90:	ldr	x5, [x8, #104]
  406d94:	add	x6, x8, #0xc
  406d98:	mov	x0, x8
  406d9c:	adrp	x3, 429000 <_ZdlPvm@@Base+0x3748>
  406da0:	add	x3, x3, #0x1b
  406da4:	bl	4069d8 <printf@plt+0x4d08>
  406da8:	ldp	x29, x30, [sp, #32]
  406dac:	add	sp, sp, #0x30
  406db0:	ret
  406db4:	sub	sp, sp, #0x30
  406db8:	stp	x29, x30, [sp, #32]
  406dbc:	add	x29, sp, #0x20
  406dc0:	stur	x0, [x29, #-8]
  406dc4:	stur	w1, [x29, #-12]
  406dc8:	ldur	x8, [x29, #-8]
  406dcc:	ldr	w9, [x8, #8]
  406dd0:	str	x8, [sp, #8]
  406dd4:	cbz	w9, 406e00 <printf@plt+0x5130>
  406dd8:	ldr	x8, [sp, #8]
  406ddc:	ldr	x1, [x8, #32]
  406de0:	ldur	w2, [x29, #-12]
  406de4:	ldr	x4, [x8, #64]
  406de8:	ldr	x5, [x8, #96]
  406dec:	add	x6, x8, #0x8
  406df0:	mov	x0, x8
  406df4:	adrp	x3, 428000 <_ZdlPvm@@Base+0x2748>
  406df8:	add	x3, x3, #0xf6f
  406dfc:	bl	4069d8 <printf@plt+0x4d08>
  406e00:	ldp	x29, x30, [sp, #32]
  406e04:	add	sp, sp, #0x30
  406e08:	ret
  406e0c:	sub	sp, sp, #0x30
  406e10:	stp	x29, x30, [sp, #32]
  406e14:	add	x29, sp, #0x20
  406e18:	stur	x0, [x29, #-8]
  406e1c:	stur	w1, [x29, #-12]
  406e20:	ldur	x8, [x29, #-8]
  406e24:	ldr	w9, [x8]
  406e28:	str	x8, [sp, #8]
  406e2c:	cbz	w9, 406e58 <printf@plt+0x5188>
  406e30:	ldr	x8, [sp, #8]
  406e34:	ldr	x1, [x8, #16]
  406e38:	ldur	w2, [x29, #-12]
  406e3c:	ldr	x4, [x8, #48]
  406e40:	ldr	x5, [x8, #80]
  406e44:	mov	x0, x8
  406e48:	adrp	x3, 429000 <_ZdlPvm@@Base+0x3748>
  406e4c:	add	x3, x3, #0x10
  406e50:	mov	x6, x8
  406e54:	bl	4069d8 <printf@plt+0x4d08>
  406e58:	ldp	x29, x30, [sp, #32]
  406e5c:	add	sp, sp, #0x30
  406e60:	ret
  406e64:	sub	sp, sp, #0x30
  406e68:	stp	x29, x30, [sp, #32]
  406e6c:	add	x29, sp, #0x20
  406e70:	stur	x0, [x29, #-8]
  406e74:	stur	w1, [x29, #-12]
  406e78:	ldur	x8, [x29, #-8]
  406e7c:	ldr	w9, [x8, #4]
  406e80:	str	x8, [sp, #8]
  406e84:	cbz	w9, 406eb0 <printf@plt+0x51e0>
  406e88:	ldr	x8, [sp, #8]
  406e8c:	ldr	x1, [x8, #24]
  406e90:	ldur	w2, [x29, #-12]
  406e94:	ldr	x4, [x8, #56]
  406e98:	ldr	x5, [x8, #88]
  406e9c:	add	x6, x8, #0x4
  406ea0:	mov	x0, x8
  406ea4:	adrp	x3, 428000 <_ZdlPvm@@Base+0x2748>
  406ea8:	add	x3, x3, #0xf87
  406eac:	bl	4069d8 <printf@plt+0x4d08>
  406eb0:	ldp	x29, x30, [sp, #32]
  406eb4:	add	sp, sp, #0x30
  406eb8:	ret
  406ebc:	sub	sp, sp, #0x30
  406ec0:	stp	x29, x30, [sp, #32]
  406ec4:	add	x29, sp, #0x20
  406ec8:	mov	x0, #0x320                 	// #800
  406ecc:	adrp	x8, 40c000 <printf@plt+0xa330>
  406ed0:	add	x8, x8, #0xa94
  406ed4:	str	x8, [sp, #8]
  406ed8:	bl	4257b4 <_Znwm@@Base>
  406edc:	str	x0, [sp]
  406ee0:	ldr	x8, [sp, #8]
  406ee4:	blr	x8
  406ee8:	b	406eec <printf@plt+0x521c>
  406eec:	ldr	x0, [sp]
  406ef0:	ldp	x29, x30, [sp, #32]
  406ef4:	add	sp, sp, #0x30
  406ef8:	ret
  406efc:	stur	x0, [x29, #-8]
  406f00:	stur	w1, [x29, #-12]
  406f04:	ldr	x0, [sp]
  406f08:	bl	42588c <_ZdlPv@@Base>
  406f0c:	ldur	x0, [x29, #-8]
  406f10:	bl	401c50 <_Unwind_Resume@plt>
  406f14:	sub	sp, sp, #0x30
  406f18:	stp	x29, x30, [sp, #32]
  406f1c:	add	x29, sp, #0x20
  406f20:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  406f24:	add	x8, x8, #0xb28
  406f28:	stur	x0, [x29, #-8]
  406f2c:	str	x1, [sp, #16]
  406f30:	ldr	x9, [sp, #16]
  406f34:	ldr	x0, [x9]
  406f38:	str	x8, [sp]
  406f3c:	bl	41ed3c <printf@plt+0x1d06c>
  406f40:	str	x0, [sp, #8]
  406f44:	ldr	x8, [sp, #8]
  406f48:	cbnz	x8, 406f64 <printf@plt+0x5294>
  406f4c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  406f50:	add	x0, x0, #0x21d
  406f54:	ldr	x1, [sp]
  406f58:	ldr	x2, [sp]
  406f5c:	ldr	x3, [sp]
  406f60:	bl	41d068 <printf@plt+0x1b398>
  406f64:	ldp	x29, x30, [sp, #32]
  406f68:	add	sp, sp, #0x30
  406f6c:	ret
  406f70:	sub	sp, sp, #0x40
  406f74:	stp	x29, x30, [sp, #48]
  406f78:	add	x29, sp, #0x30
  406f7c:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  406f80:	add	x8, x8, #0x4bd
  406f84:	stur	x0, [x29, #-8]
  406f88:	stur	x1, [x29, #-16]
  406f8c:	ldur	x0, [x29, #-16]
  406f90:	str	x8, [sp, #16]
  406f94:	bl	41ed3c <printf@plt+0x1d06c>
  406f98:	str	x0, [sp, #24]
  406f9c:	ldr	x0, [sp, #24]
  406fa0:	ldr	x1, [sp, #16]
  406fa4:	bl	401b80 <strcmp@plt>
  406fa8:	mov	w9, #0x1                   	// #1
  406fac:	str	w9, [sp, #12]
  406fb0:	cbz	w0, 406fd0 <printf@plt+0x5300>
  406fb4:	ldr	x0, [sp, #24]
  406fb8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  406fbc:	add	x1, x1, #0x412
  406fc0:	bl	401b80 <strcmp@plt>
  406fc4:	cmp	w0, #0x0
  406fc8:	cset	w8, eq  // eq = none
  406fcc:	str	w8, [sp, #12]
  406fd0:	ldr	w8, [sp, #12]
  406fd4:	and	w0, w8, #0x1
  406fd8:	ldp	x29, x30, [sp, #48]
  406fdc:	add	sp, sp, #0x40
  406fe0:	ret
  406fe4:	sub	sp, sp, #0x40
  406fe8:	stp	x29, x30, [sp, #48]
  406fec:	add	x29, sp, #0x30
  406ff0:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  406ff4:	add	x8, x8, #0x4bd
  406ff8:	stur	x0, [x29, #-16]
  406ffc:	str	x1, [sp, #24]
  407000:	ldr	x0, [sp, #24]
  407004:	str	x8, [sp, #8]
  407008:	bl	41ed3c <printf@plt+0x1d06c>
  40700c:	str	x0, [sp, #16]
  407010:	ldr	x0, [sp, #16]
  407014:	ldr	x1, [sp, #8]
  407018:	bl	401b80 <strcmp@plt>
  40701c:	cbnz	w0, 40702c <printf@plt+0x535c>
  407020:	ldr	x8, [sp, #24]
  407024:	stur	x8, [x29, #-8]
  407028:	b	40708c <printf@plt+0x53bc>
  40702c:	ldr	x0, [sp, #16]
  407030:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  407034:	add	x1, x1, #0x274
  407038:	bl	401b80 <strcmp@plt>
  40703c:	cbnz	w0, 407064 <printf@plt+0x5394>
  407040:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  407044:	add	x0, x0, #0x412
  407048:	mov	x8, xzr
  40704c:	mov	x1, x8
  407050:	mov	w9, wzr
  407054:	mov	w2, w9
  407058:	bl	41f474 <printf@plt+0x1d7a4>
  40705c:	stur	x0, [x29, #-8]
  407060:	b	40708c <printf@plt+0x53bc>
  407064:	ldr	x0, [sp, #16]
  407068:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40706c:	add	x1, x1, #0x412
  407070:	bl	401b80 <strcmp@plt>
  407074:	cbnz	w0, 407084 <printf@plt+0x53b4>
  407078:	ldr	x8, [sp, #24]
  40707c:	stur	x8, [x29, #-8]
  407080:	b	40708c <printf@plt+0x53bc>
  407084:	mov	x8, xzr
  407088:	stur	x8, [x29, #-8]
  40708c:	ldur	x0, [x29, #-8]
  407090:	ldp	x29, x30, [sp, #48]
  407094:	add	sp, sp, #0x40
  407098:	ret
  40709c:	sub	sp, sp, #0x20
  4070a0:	stp	x29, x30, [sp, #16]
  4070a4:	add	x29, sp, #0x10
  4070a8:	str	x0, [sp, #8]
  4070ac:	ldr	x8, [sp, #8]
  4070b0:	mov	x0, x8
  4070b4:	str	x8, [sp]
  4070b8:	bl	4070d8 <printf@plt+0x5408>
  4070bc:	ldr	x8, [sp]
  4070c0:	ldr	w9, [x8, #608]
  4070c4:	add	w9, w9, #0x1
  4070c8:	str	w9, [x8, #608]
  4070cc:	ldp	x29, x30, [sp, #16]
  4070d0:	add	sp, sp, #0x20
  4070d4:	ret
  4070d8:	sub	sp, sp, #0x30
  4070dc:	stp	x29, x30, [sp, #32]
  4070e0:	add	x29, sp, #0x20
  4070e4:	stur	x0, [x29, #-8]
  4070e8:	ldur	x8, [x29, #-8]
  4070ec:	add	x0, x8, #0xa0
  4070f0:	str	x8, [sp]
  4070f4:	bl	412368 <printf@plt+0x10698>
  4070f8:	cmp	w0, #0x0
  4070fc:	cset	w9, le
  407100:	tbnz	w9, #0, 4071d8 <printf@plt+0x5508>
  407104:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  407108:	add	x8, x8, #0xb50
  40710c:	ldr	w9, [x8]
  407110:	stur	w9, [x29, #-12]
  407114:	ldr	x8, [sp]
  407118:	add	x1, x8, #0xc8
  40711c:	mov	x0, x8
  407120:	bl	406f14 <printf@plt+0x5244>
  407124:	ldr	x8, [sp]
  407128:	ldr	w9, [x8, #268]
  40712c:	cbz	w9, 40716c <printf@plt+0x549c>
  407130:	ldr	x8, [sp]
  407134:	ldr	x1, [x8, #200]
  407138:	mov	x0, x8
  40713c:	bl	406f70 <printf@plt+0x52a0>
  407140:	cbnz	w0, 40716c <printf@plt+0x549c>
  407144:	ldr	x8, [sp]
  407148:	ldr	x1, [x8, #200]
  40714c:	mov	x0, x8
  407150:	bl	406fe4 <printf@plt+0x5314>
  407154:	str	x0, [sp, #8]
  407158:	ldr	x8, [sp, #8]
  40715c:	cbz	x8, 40716c <printf@plt+0x549c>
  407160:	ldr	x8, [sp, #8]
  407164:	ldr	x9, [sp]
  407168:	str	x8, [x9, #200]
  40716c:	ldr	x8, [sp]
  407170:	ldr	x0, [x8, #528]
  407174:	add	x1, x8, #0xc8
  407178:	add	x2, x8, #0xa0
  40717c:	ldr	w3, [x8, #608]
  407180:	ldr	w9, [x8, #180]
  407184:	ldr	w10, [x8, #208]
  407188:	ldur	w11, [x29, #-12]
  40718c:	mul	w10, w10, w11
  407190:	mov	w11, #0x48                  	// #72
  407194:	sdiv	w10, w10, w11
  407198:	subs	w4, w9, w10
  40719c:	ldr	w5, [x8, #176]
  4071a0:	ldr	w6, [x8, #180]
  4071a4:	ldr	w7, [x8, #184]
  4071a8:	bl	404cc8 <printf@plt+0x2ff8>
  4071ac:	ldr	x8, [sp]
  4071b0:	ldr	w9, [x8, #184]
  4071b4:	str	w9, [x8, #336]
  4071b8:	ldr	w9, [x8, #180]
  4071bc:	str	w9, [x8, #340]
  4071c0:	str	wzr, [x8, #264]
  4071c4:	ldr	w9, [x8, #184]
  4071c8:	str	w9, [x8, #188]
  4071cc:	str	wzr, [x8, #268]
  4071d0:	add	x0, x8, #0xa0
  4071d4:	bl	4274fc <_ZdlPvm@@Base+0x1c44>
  4071d8:	ldp	x29, x30, [sp, #32]
  4071dc:	add	sp, sp, #0x30
  4071e0:	ret
  4071e4:	sub	sp, sp, #0x30
  4071e8:	stp	x29, x30, [sp, #32]
  4071ec:	add	x29, sp, #0x20
  4071f0:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4071f4:	add	x8, x8, #0x240
  4071f8:	stur	x0, [x29, #-8]
  4071fc:	str	x1, [sp, #16]
  407200:	ldur	x9, [x29, #-8]
  407204:	ldr	w10, [x8]
  407208:	str	x9, [sp, #8]
  40720c:	cbnz	w10, 407228 <printf@plt+0x5558>
  407210:	ldr	x8, [sp, #8]
  407214:	add	x0, x8, #0x50
  407218:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40721c:	add	x1, x1, #0x240
  407220:	bl	416d24 <printf@plt+0x15054>
  407224:	b	40723c <printf@plt+0x556c>
  407228:	ldr	x8, [sp, #8]
  40722c:	add	x0, x8, #0x50
  407230:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407234:	add	x1, x1, #0x246
  407238:	bl	416d24 <printf@plt+0x15054>
  40723c:	ldp	x29, x30, [sp, #32]
  407240:	add	sp, sp, #0x30
  407244:	ret
  407248:	sub	sp, sp, #0x30
  40724c:	stp	x29, x30, [sp, #32]
  407250:	add	x29, sp, #0x20
  407254:	stur	x0, [x29, #-8]
  407258:	ldur	x8, [x29, #-8]
  40725c:	ldr	w9, [x8, #628]
  407260:	str	w9, [x8, #588]
  407264:	ldr	w9, [x8, #588]
  407268:	cmp	w9, #0x0
  40726c:	cset	w9, le
  407270:	str	x8, [sp, #16]
  407274:	tbnz	w9, #0, 4072a4 <printf@plt+0x55d4>
  407278:	ldr	x8, [sp, #16]
  40727c:	str	wzr, [x8, #592]
  407280:	mov	x0, x8
  407284:	bl	4073b0 <printf@plt+0x56e0>
  407288:	ldr	x8, [sp, #16]
  40728c:	ldr	w2, [x8, #584]
  407290:	ldr	w3, [x8, #580]
  407294:	str	w0, [sp, #12]
  407298:	mov	x0, x8
  40729c:	ldr	w1, [sp, #12]
  4072a0:	bl	4072b0 <printf@plt+0x55e0>
  4072a4:	ldp	x29, x30, [sp, #32]
  4072a8:	add	sp, sp, #0x30
  4072ac:	ret
  4072b0:	sub	sp, sp, #0x40
  4072b4:	stp	x29, x30, [sp, #48]
  4072b8:	add	x29, sp, #0x30
  4072bc:	mov	w8, #0xffffffff            	// #-1
  4072c0:	stur	x0, [x29, #-8]
  4072c4:	stur	w1, [x29, #-12]
  4072c8:	stur	w2, [x29, #-16]
  4072cc:	stur	w3, [x29, #-20]
  4072d0:	ldur	x9, [x29, #-8]
  4072d4:	ldr	w10, [x9, #592]
  4072d8:	cmp	w10, w8
  4072dc:	str	x9, [sp, #16]
  4072e0:	b.eq	4073a4 <printf@plt+0x56d4>  // b.none
  4072e4:	ldr	x8, [sp, #16]
  4072e8:	ldr	w9, [x8, #584]
  4072ec:	ldr	w10, [x8, #592]
  4072f0:	add	w9, w9, w10
  4072f4:	ldur	w10, [x29, #-12]
  4072f8:	ldur	w11, [x29, #-16]
  4072fc:	add	w10, w10, w11
  407300:	cmp	w9, w10
  407304:	b.eq	4073a4 <printf@plt+0x56d4>  // b.none
  407308:	ldr	x8, [sp, #16]
  40730c:	ldr	x0, [x8, #536]
  407310:	bl	4155cc <printf@plt+0x138fc>
  407314:	mov	w9, #0x1                   	// #1
  407318:	str	w9, [sp, #12]
  40731c:	cbnz	w0, 407334 <printf@plt+0x5664>
  407320:	ldr	x8, [sp, #16]
  407324:	ldr	w9, [x8, #656]
  407328:	cmp	w9, #0x0
  40732c:	cset	w9, ne  // ne = any
  407330:	str	w9, [sp, #12]
  407334:	ldr	w8, [sp, #12]
  407338:	and	w8, w8, #0x1
  40733c:	str	w8, [sp, #24]
  407340:	ldr	x9, [sp, #16]
  407344:	ldr	x0, [x9, #536]
  407348:	bl	415614 <printf@plt+0x13944>
  40734c:	ldur	w8, [x29, #-12]
  407350:	ldr	x9, [sp, #16]
  407354:	str	w8, [x9, #592]
  407358:	ldur	w8, [x29, #-16]
  40735c:	str	w8, [x9, #584]
  407360:	ldur	w8, [x29, #-20]
  407364:	ldr	w10, [x9, #576]
  407368:	cmp	w8, w10
  40736c:	b.gt	40737c <printf@plt+0x56ac>
  407370:	ldur	w8, [x29, #-20]
  407374:	ldr	x9, [sp, #16]
  407378:	str	w8, [x9, #580]
  40737c:	ldr	x8, [sp, #16]
  407380:	ldr	x0, [x8, #536]
  407384:	add	x1, x8, #0x50
  407388:	ldr	w3, [x8, #592]
  40738c:	ldr	w4, [x8, #584]
  407390:	ldr	w5, [x8, #576]
  407394:	ldr	w6, [sp, #24]
  407398:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  40739c:	add	x2, x2, #0x5e1
  4073a0:	bl	415f44 <printf@plt+0x14274>
  4073a4:	ldp	x29, x30, [sp, #48]
  4073a8:	add	sp, sp, #0x40
  4073ac:	ret
  4073b0:	sub	sp, sp, #0x20
  4073b4:	str	x0, [sp, #16]
  4073b8:	ldr	x8, [sp, #16]
  4073bc:	ldr	w9, [x8, #564]
  4073c0:	cmp	w9, #0x0
  4073c4:	cset	w9, le
  4073c8:	str	x8, [sp, #8]
  4073cc:	tbnz	w9, #0, 4073e0 <printf@plt+0x5710>
  4073d0:	ldr	x8, [sp, #8]
  4073d4:	ldr	w9, [x8, #596]
  4073d8:	str	w9, [sp, #28]
  4073dc:	b	4073ec <printf@plt+0x571c>
  4073e0:	ldr	x8, [sp, #8]
  4073e4:	ldr	w9, [x8, #588]
  4073e8:	str	w9, [sp, #28]
  4073ec:	ldr	w0, [sp, #28]
  4073f0:	add	sp, sp, #0x20
  4073f4:	ret
  4073f8:	sub	sp, sp, #0xb0
  4073fc:	stp	x29, x30, [sp, #160]
  407400:	add	x29, sp, #0xa0
  407404:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  407408:	add	x8, x8, #0x240
  40740c:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  407410:	add	x9, x9, #0xb28
  407414:	stur	x0, [x29, #-8]
  407418:	stur	x1, [x29, #-16]
  40741c:	ldur	x10, [x29, #-8]
  407420:	ldur	x1, [x29, #-16]
  407424:	mov	x0, x10
  407428:	stur	x8, [x29, #-32]
  40742c:	stur	x9, [x29, #-40]
  407430:	stur	x10, [x29, #-48]
  407434:	bl	40770c <printf@plt+0x5a3c>
  407438:	ldur	x8, [x29, #-48]
  40743c:	ldr	w11, [x8, #568]
  407440:	cmp	w11, #0x3
  407444:	b.ne	407474 <printf@plt+0x57a4>  // b.any
  407448:	ldur	x1, [x29, #-16]
  40744c:	ldur	x0, [x29, #-48]
  407450:	bl	4078a0 <printf@plt+0x5bd0>
  407454:	ldur	x8, [x29, #-48]
  407458:	ldr	x0, [x8, #536]
  40745c:	ldur	x9, [x29, #-16]
  407460:	ldr	x1, [x9, #64]
  407464:	ldur	x9, [x29, #-16]
  407468:	ldr	w2, [x9, #72]
  40746c:	bl	415ad8 <printf@plt+0x13e08>
  407470:	b	407700 <printf@plt+0x5a30>
  407474:	ldur	x8, [x29, #-48]
  407478:	ldr	x0, [x8, #536]
  40747c:	bl	4155cc <printf@plt+0x138fc>
  407480:	mov	w9, #0x1                   	// #1
  407484:	stur	w9, [x29, #-52]
  407488:	cbnz	w0, 4074a0 <printf@plt+0x57d0>
  40748c:	ldur	x8, [x29, #-48]
  407490:	ldr	w9, [x8, #656]
  407494:	cmp	w9, #0x0
  407498:	cset	w9, ne  // ne = any
  40749c:	stur	w9, [x29, #-52]
  4074a0:	ldur	w8, [x29, #-52]
  4074a4:	and	w8, w8, #0x1
  4074a8:	stur	w8, [x29, #-20]
  4074ac:	ldur	x9, [x29, #-48]
  4074b0:	ldr	x0, [x9, #536]
  4074b4:	bl	415614 <printf@plt+0x13944>
  4074b8:	ldur	x9, [x29, #-48]
  4074bc:	mov	x0, x9
  4074c0:	bl	40794c <printf@plt+0x5c7c>
  4074c4:	ldur	x9, [x29, #-48]
  4074c8:	ldr	w8, [x9, #568]
  4074cc:	stur	w8, [x29, #-56]
  4074d0:	cbz	w8, 4074f8 <printf@plt+0x5828>
  4074d4:	b	4074d8 <printf@plt+0x5808>
  4074d8:	ldur	w8, [x29, #-56]
  4074dc:	cmp	w8, #0x1
  4074e0:	b.eq	407540 <printf@plt+0x5870>  // b.none
  4074e4:	b	4074e8 <printf@plt+0x5818>
  4074e8:	ldur	w8, [x29, #-56]
  4074ec:	cmp	w8, #0x2
  4074f0:	b.eq	4075f0 <printf@plt+0x5920>  // b.none
  4074f4:	b	4076a0 <printf@plt+0x59d0>
  4074f8:	ldur	x8, [x29, #-32]
  4074fc:	ldr	w9, [x8]
  407500:	cmp	w9, #0x1
  407504:	b.ne	407524 <printf@plt+0x5854>  // b.any
  407508:	ldur	x8, [x29, #-48]
  40750c:	ldr	x0, [x8, #536]
  407510:	ldur	w2, [x29, #-20]
  407514:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407518:	add	x1, x1, #0x24b
  40751c:	bl	415c08 <printf@plt+0x13f38>
  407520:	b	40753c <printf@plt+0x586c>
  407524:	ldur	x8, [x29, #-48]
  407528:	ldr	x0, [x8, #536]
  40752c:	ldur	w2, [x29, #-20]
  407530:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407534:	add	x1, x1, #0x25a
  407538:	bl	415c08 <printf@plt+0x13f38>
  40753c:	b	4076b8 <printf@plt+0x59e8>
  407540:	ldur	x8, [x29, #-32]
  407544:	ldr	w9, [x8]
  407548:	cmp	w9, #0x1
  40754c:	b.ne	4075a0 <printf@plt+0x58d0>  // b.any
  407550:	ldur	x8, [x29, #-48]
  407554:	ldr	x0, [x8, #536]
  407558:	add	x1, x8, #0x50
  40755c:	stur	x0, [x29, #-64]
  407560:	mov	x0, x8
  407564:	stur	x1, [x29, #-72]
  407568:	bl	4073b0 <printf@plt+0x56e0>
  40756c:	ldur	x8, [x29, #-48]
  407570:	ldr	w4, [x8, #584]
  407574:	ldr	w5, [x8, #580]
  407578:	ldur	w6, [x29, #-20]
  40757c:	ldur	x9, [x29, #-64]
  407580:	stur	w0, [x29, #-76]
  407584:	mov	x0, x9
  407588:	ldur	x1, [x29, #-72]
  40758c:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x4748>
  407590:	add	x2, x2, #0x73e
  407594:	ldur	w3, [x29, #-76]
  407598:	bl	415f44 <printf@plt+0x14274>
  40759c:	b	4075ec <printf@plt+0x591c>
  4075a0:	ldur	x8, [x29, #-48]
  4075a4:	ldr	x0, [x8, #536]
  4075a8:	add	x1, x8, #0x50
  4075ac:	str	x0, [sp, #72]
  4075b0:	mov	x0, x8
  4075b4:	str	x1, [sp, #64]
  4075b8:	bl	4073b0 <printf@plt+0x56e0>
  4075bc:	ldur	x8, [x29, #-48]
  4075c0:	ldr	w4, [x8, #584]
  4075c4:	ldr	w5, [x8, #580]
  4075c8:	ldur	w6, [x29, #-20]
  4075cc:	ldr	x9, [sp, #72]
  4075d0:	str	w0, [sp, #60]
  4075d4:	mov	x0, x9
  4075d8:	ldr	x1, [sp, #64]
  4075dc:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  4075e0:	add	x2, x2, #0x269
  4075e4:	ldr	w3, [sp, #60]
  4075e8:	bl	415f44 <printf@plt+0x14274>
  4075ec:	b	4076b8 <printf@plt+0x59e8>
  4075f0:	ldur	x8, [x29, #-32]
  4075f4:	ldr	w9, [x8]
  4075f8:	cmp	w9, #0x1
  4075fc:	b.ne	407650 <printf@plt+0x5980>  // b.any
  407600:	ldur	x8, [x29, #-48]
  407604:	ldr	x0, [x8, #536]
  407608:	add	x1, x8, #0x50
  40760c:	str	x0, [sp, #48]
  407610:	mov	x0, x8
  407614:	str	x1, [sp, #40]
  407618:	bl	4073b0 <printf@plt+0x56e0>
  40761c:	ldur	x8, [x29, #-48]
  407620:	ldr	w4, [x8, #584]
  407624:	ldr	w5, [x8, #580]
  407628:	ldur	w6, [x29, #-20]
  40762c:	ldr	x9, [sp, #48]
  407630:	str	w0, [sp, #36]
  407634:	mov	x0, x9
  407638:	ldr	x1, [sp, #40]
  40763c:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  407640:	add	x2, x2, #0x276
  407644:	ldr	w3, [sp, #36]
  407648:	bl	415f44 <printf@plt+0x14274>
  40764c:	b	40769c <printf@plt+0x59cc>
  407650:	ldur	x8, [x29, #-48]
  407654:	ldr	x0, [x8, #536]
  407658:	add	x1, x8, #0x50
  40765c:	str	x0, [sp, #24]
  407660:	mov	x0, x8
  407664:	str	x1, [sp, #16]
  407668:	bl	4073b0 <printf@plt+0x56e0>
  40766c:	ldur	x8, [x29, #-48]
  407670:	ldr	w4, [x8, #584]
  407674:	ldr	w5, [x8, #580]
  407678:	ldur	w6, [x29, #-20]
  40767c:	ldr	x9, [sp, #24]
  407680:	str	w0, [sp, #12]
  407684:	mov	x0, x9
  407688:	ldr	x1, [sp, #16]
  40768c:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  407690:	add	x2, x2, #0x284
  407694:	ldr	w3, [sp, #12]
  407698:	bl	415f44 <printf@plt+0x14274>
  40769c:	b	4076b8 <printf@plt+0x59e8>
  4076a0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4076a4:	add	x0, x0, #0x292
  4076a8:	ldur	x1, [x29, #-40]
  4076ac:	ldur	x2, [x29, #-40]
  4076b0:	ldur	x3, [x29, #-40]
  4076b4:	bl	41d068 <printf@plt+0x1b398>
  4076b8:	ldur	x8, [x29, #-48]
  4076bc:	ldr	x0, [x8, #536]
  4076c0:	ldur	x9, [x29, #-16]
  4076c4:	ldr	x1, [x9, #64]
  4076c8:	ldur	x9, [x29, #-16]
  4076cc:	ldr	w2, [x9, #72]
  4076d0:	bl	415ad8 <printf@plt+0x13e08>
  4076d4:	ldur	x8, [x29, #-48]
  4076d8:	ldr	x0, [x8, #536]
  4076dc:	bl	415614 <printf@plt+0x13944>
  4076e0:	mov	w10, #0x3                   	// #3
  4076e4:	ldur	x8, [x29, #-48]
  4076e8:	str	w10, [x8, #568]
  4076ec:	mov	w10, #0x1                   	// #1
  4076f0:	str	w10, [x8, #516]
  4076f4:	str	wzr, [x8, #656]
  4076f8:	mov	x0, x8
  4076fc:	bl	407248 <printf@plt+0x5578>
  407700:	ldp	x29, x30, [sp, #160]
  407704:	add	sp, sp, #0xb0
  407708:	ret
  40770c:	sub	sp, sp, #0x40
  407710:	stp	x29, x30, [sp, #48]
  407714:	add	x29, sp, #0x30
  407718:	mov	w8, #0xffffffff            	// #-1
  40771c:	stur	x0, [x29, #-8]
  407720:	stur	x1, [x29, #-16]
  407724:	ldur	x9, [x29, #-8]
  407728:	ldr	w10, [x9, #280]
  40772c:	cmp	w10, w8
  407730:	str	x9, [sp, #24]
  407734:	b.ne	407744 <printf@plt+0x5a74>  // b.any
  407738:	ldr	x8, [sp, #24]
  40773c:	ldr	w9, [x8, #600]
  407740:	str	w9, [x8, #280]
  407744:	ldur	x8, [x29, #-16]
  407748:	ldr	x8, [x8]
  40774c:	ldr	x9, [sp, #24]
  407750:	ldr	x10, [x9, #272]
  407754:	cmp	x8, x10
  407758:	b.eq	4077c0 <printf@plt+0x5af0>  // b.none
  40775c:	ldr	x8, [sp, #24]
  407760:	ldr	x9, [x8, #272]
  407764:	cbz	x9, 407788 <printf@plt+0x5ab8>
  407768:	ldr	x8, [sp, #24]
  40776c:	ldr	x0, [x8, #272]
  407770:	bl	41ed3c <printf@plt+0x1d06c>
  407774:	ldr	x8, [sp, #24]
  407778:	str	x0, [sp, #16]
  40777c:	mov	x0, x8
  407780:	ldr	x1, [sp, #16]
  407784:	bl	40c040 <printf@plt+0xa370>
  407788:	ldur	x8, [x29, #-16]
  40778c:	ldr	x8, [x8]
  407790:	ldr	x9, [sp, #24]
  407794:	str	x8, [x9, #272]
  407798:	ldr	x8, [x9, #272]
  40779c:	cbz	x8, 4077c0 <printf@plt+0x5af0>
  4077a0:	ldr	x8, [sp, #24]
  4077a4:	ldr	x0, [x8, #272]
  4077a8:	bl	41ed3c <printf@plt+0x1d06c>
  4077ac:	ldr	x8, [sp, #24]
  4077b0:	str	x0, [sp, #8]
  4077b4:	mov	x0, x8
  4077b8:	ldr	x1, [sp, #8]
  4077bc:	bl	40c1a0 <printf@plt+0xa4d0>
  4077c0:	ldr	x8, [sp, #24]
  4077c4:	ldr	w9, [x8, #280]
  4077c8:	ldur	x10, [x29, #-16]
  4077cc:	ldr	w11, [x10, #8]
  4077d0:	cmp	w9, w11
  4077d4:	b.eq	407848 <printf@plt+0x5b78>  // b.none
  4077d8:	ldur	x1, [x29, #-16]
  4077dc:	ldr	x0, [sp, #24]
  4077e0:	bl	40c504 <printf@plt+0xa834>
  4077e4:	ldr	x8, [sp, #24]
  4077e8:	ldr	w9, [x8, #280]
  4077ec:	cmp	w9, #0x0
  4077f0:	cset	w9, le
  4077f4:	tbnz	w9, #0, 407824 <printf@plt+0x5b54>
  4077f8:	ldur	x8, [x29, #-16]
  4077fc:	ldr	w9, [x8, #8]
  407800:	cmp	w9, #0x0
  407804:	cset	w9, le
  407808:	tbnz	w9, #0, 407824 <printf@plt+0x5b54>
  40780c:	ldr	x8, [sp, #24]
  407810:	ldr	w1, [x8, #280]
  407814:	ldur	x9, [x29, #-16]
  407818:	ldr	w2, [x9, #8]
  40781c:	mov	x0, x8
  407820:	bl	40c45c <printf@plt+0xa78c>
  407824:	ldur	x8, [x29, #-16]
  407828:	ldr	w9, [x8, #8]
  40782c:	cmp	w9, #0x0
  407830:	cset	w9, le
  407834:	tbnz	w9, #0, 407848 <printf@plt+0x5b78>
  407838:	ldur	x8, [x29, #-16]
  40783c:	ldr	w9, [x8, #8]
  407840:	ldr	x8, [sp, #24]
  407844:	str	w9, [x8, #280]
  407848:	ldr	x8, [sp, #24]
  40784c:	add	x0, x8, #0x128
  407850:	ldur	x9, [x29, #-16]
  407854:	add	x1, x9, #0x18
  407858:	bl	41b538 <printf@plt+0x19868>
  40785c:	cbz	w0, 407894 <printf@plt+0x5bc4>
  407860:	ldr	x8, [sp, #24]
  407864:	ldr	x0, [x8, #536]
  407868:	bl	415930 <printf@plt+0x13c60>
  40786c:	ldur	x8, [x29, #-16]
  407870:	add	x1, x8, #0x18
  407874:	ldr	x8, [sp, #24]
  407878:	add	x0, x8, #0x128
  40787c:	mov	x2, #0x28                  	// #40
  407880:	bl	4018a0 <memcpy@plt>
  407884:	ldr	x8, [sp, #24]
  407888:	ldr	x0, [x8, #536]
  40788c:	add	x1, x8, #0x128
  407890:	bl	41565c <printf@plt+0x1398c>
  407894:	ldp	x29, x30, [sp, #48]
  407898:	add	sp, sp, #0x40
  40789c:	ret
  4078a0:	sub	sp, sp, #0x30
  4078a4:	stp	x29, x30, [sp, #32]
  4078a8:	add	x29, sp, #0x20
  4078ac:	stur	x0, [x29, #-8]
  4078b0:	str	x1, [sp, #16]
  4078b4:	ldur	x8, [x29, #-8]
  4078b8:	ldr	x0, [x8, #536]
  4078bc:	str	x8, [sp, #8]
  4078c0:	bl	414b70 <printf@plt+0x12ea0>
  4078c4:	cbz	w0, 407904 <printf@plt+0x5c34>
  4078c8:	ldr	x8, [sp, #8]
  4078cc:	ldr	w9, [x8, #336]
  4078d0:	ldr	x10, [sp, #16]
  4078d4:	ldr	w11, [x10, #80]
  4078d8:	cmp	w9, w11
  4078dc:	b.ge	407900 <printf@plt+0x5c30>  // b.tcont
  4078e0:	ldr	x8, [sp, #8]
  4078e4:	ldr	w9, [x8, #144]
  4078e8:	ldr	w10, [x8, #336]
  4078ec:	add	w9, w10, w9
  4078f0:	str	w9, [x8, #336]
  4078f4:	ldr	x0, [x8, #536]
  4078f8:	bl	4161e4 <printf@plt+0x14514>
  4078fc:	b	4078c8 <printf@plt+0x5bf8>
  407900:	b	407940 <printf@plt+0x5c70>
  407904:	ldr	x8, [sp, #8]
  407908:	ldr	w9, [x8, #340]
  40790c:	ldr	x10, [sp, #16]
  407910:	ldr	w11, [x10, #76]
  407914:	cmp	w9, w11
  407918:	b.ne	407934 <printf@plt+0x5c64>  // b.any
  40791c:	ldr	x8, [sp, #8]
  407920:	ldr	w9, [x8, #336]
  407924:	ldr	x10, [sp, #16]
  407928:	ldr	w11, [x10, #80]
  40792c:	cmp	w9, w11
  407930:	b.ge	407940 <printf@plt+0x5c70>  // b.tcont
  407934:	ldr	x8, [sp, #8]
  407938:	ldr	x0, [x8, #536]
  40793c:	bl	4161e4 <printf@plt+0x14514>
  407940:	ldp	x29, x30, [sp, #32]
  407944:	add	sp, sp, #0x30
  407948:	ret
  40794c:	sub	sp, sp, #0x20
  407950:	stp	x29, x30, [sp, #16]
  407954:	add	x29, sp, #0x10
  407958:	str	x0, [sp, #8]
  40795c:	ldr	x8, [sp, #8]
  407960:	ldr	x9, [x8, #552]
  407964:	str	x8, [sp]
  407968:	cbz	x9, 407994 <printf@plt+0x5cc4>
  40796c:	ldr	x8, [sp]
  407970:	ldr	x0, [x8, #536]
  407974:	bl	415614 <printf@plt+0x13944>
  407978:	ldr	x8, [sp]
  40797c:	ldr	x9, [x8, #552]
  407980:	mov	x0, x9
  407984:	bl	413e78 <printf@plt+0x121a8>
  407988:	mov	x8, xzr
  40798c:	ldr	x9, [sp]
  407990:	str	x8, [x9, #552]
  407994:	ldp	x29, x30, [sp, #16]
  407998:	add	sp, sp, #0x20
  40799c:	ret
  4079a0:	sub	sp, sp, #0x30
  4079a4:	stp	x29, x30, [sp, #32]
  4079a8:	add	x29, sp, #0x20
  4079ac:	stur	x0, [x29, #-8]
  4079b0:	str	x1, [sp, #16]
  4079b4:	ldur	x0, [x29, #-8]
  4079b8:	ldr	x8, [sp, #16]
  4079bc:	str	x0, [sp, #8]
  4079c0:	mov	x0, x8
  4079c4:	bl	403b44 <printf@plt+0x1e74>
  4079c8:	cbnz	w0, 407a14 <printf@plt+0x5d44>
  4079cc:	ldr	x0, [sp, #16]
  4079d0:	bl	403c04 <printf@plt+0x1f34>
  4079d4:	cbnz	w0, 407a14 <printf@plt+0x5d44>
  4079d8:	ldr	x0, [sp, #16]
  4079dc:	bl	403ba4 <printf@plt+0x1ed4>
  4079e0:	cbnz	w0, 407a14 <printf@plt+0x5d44>
  4079e4:	ldr	x0, [sp, #16]
  4079e8:	bl	403ae4 <printf@plt+0x1e14>
  4079ec:	cbnz	w0, 407a14 <printf@plt+0x5d44>
  4079f0:	ldr	x0, [sp, #16]
  4079f4:	bl	403c64 <printf@plt+0x1f94>
  4079f8:	cbnz	w0, 407a14 <printf@plt+0x5d44>
  4079fc:	ldr	x0, [sp, #16]
  407a00:	bl	403a14 <printf@plt+0x1d44>
  407a04:	cbnz	w0, 407a14 <printf@plt+0x5d44>
  407a08:	ldr	x0, [sp, #16]
  407a0c:	bl	40388c <printf@plt+0x1bbc>
  407a10:	cbz	w0, 407a20 <printf@plt+0x5d50>
  407a14:	ldr	x1, [sp, #16]
  407a18:	ldr	x0, [sp, #8]
  407a1c:	bl	407a2c <printf@plt+0x5d5c>
  407a20:	ldp	x29, x30, [sp, #32]
  407a24:	add	sp, sp, #0x30
  407a28:	ret
  407a2c:	sub	sp, sp, #0xb0
  407a30:	stp	x29, x30, [sp, #160]
  407a34:	add	x29, sp, #0xa0
  407a38:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  407a3c:	add	x8, x8, #0x2f6
  407a40:	mov	x2, #0x9                   	// #9
  407a44:	stur	x0, [x29, #-8]
  407a48:	stur	x1, [x29, #-16]
  407a4c:	ldur	x9, [x29, #-8]
  407a50:	ldur	x10, [x29, #-16]
  407a54:	ldr	x10, [x10, #64]
  407a58:	add	x10, x10, #0x7
  407a5c:	stur	x10, [x29, #-24]
  407a60:	ldur	x10, [x29, #-16]
  407a64:	ldr	x0, [x10, #64]
  407a68:	mov	x1, x8
  407a6c:	str	x9, [sp, #8]
  407a70:	bl	401a90 <strncmp@plt>
  407a74:	cbnz	w0, 407a88 <printf@plt+0x5db8>
  407a78:	ldur	x1, [x29, #-16]
  407a7c:	ldr	x0, [sp, #8]
  407a80:	bl	40a640 <printf@plt+0x8970>
  407a84:	b	408010 <printf@plt+0x6340>
  407a88:	ldur	x8, [x29, #-16]
  407a8c:	ldr	x0, [x8, #64]
  407a90:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407a94:	add	x1, x1, #0x300
  407a98:	mov	x2, #0x9                   	// #9
  407a9c:	bl	401a90 <strncmp@plt>
  407aa0:	cbnz	w0, 407ae0 <printf@plt+0x5e10>
  407aa4:	ldr	x8, [sp, #8]
  407aa8:	ldr	x0, [x8, #536]
  407aac:	bl	416120 <printf@plt+0x14450>
  407ab0:	cbz	w0, 407ad0 <printf@plt+0x5e00>
  407ab4:	ldr	x8, [sp, #8]
  407ab8:	add	x0, x8, #0x50
  407abc:	ldur	x9, [x29, #-16]
  407ac0:	ldr	x9, [x9, #64]
  407ac4:	add	x1, x9, #0x9
  407ac8:	bl	416d24 <printf@plt+0x15054>
  407acc:	b	407adc <printf@plt+0x5e0c>
  407ad0:	ldur	x1, [x29, #-16]
  407ad4:	ldr	x0, [sp, #8]
  407ad8:	bl	40a640 <printf@plt+0x8970>
  407adc:	b	408010 <printf@plt+0x6340>
  407ae0:	ldur	x8, [x29, #-16]
  407ae4:	ldr	x0, [x8, #64]
  407ae8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407aec:	add	x1, x1, #0x30a
  407af0:	mov	x2, #0x9                   	// #9
  407af4:	bl	401a90 <strncmp@plt>
  407af8:	cbnz	w0, 407b0c <printf@plt+0x5e3c>
  407afc:	ldur	x1, [x29, #-16]
  407b00:	ldr	x0, [sp, #8]
  407b04:	bl	40a6d4 <printf@plt+0x8a04>
  407b08:	b	408010 <printf@plt+0x6340>
  407b0c:	ldur	x0, [x29, #-16]
  407b10:	bl	40371c <printf@plt+0x1a4c>
  407b14:	cbz	w0, 407b24 <printf@plt+0x5e54>
  407b18:	ldr	x0, [sp, #8]
  407b1c:	bl	40843c <printf@plt+0x676c>
  407b20:	b	408010 <printf@plt+0x6340>
  407b24:	ldur	x0, [x29, #-16]
  407b28:	bl	403778 <printf@plt+0x1aa8>
  407b2c:	cbz	w0, 407b3c <printf@plt+0x5e6c>
  407b30:	ldr	x0, [sp, #8]
  407b34:	bl	409e88 <printf@plt+0x81b8>
  407b38:	b	408010 <printf@plt+0x6340>
  407b3c:	ldur	x0, [x29, #-24]
  407b40:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407b44:	add	x1, x1, #0x1a
  407b48:	mov	x2, #0x3                   	// #3
  407b4c:	bl	401a90 <strncmp@plt>
  407b50:	cbnz	w0, 407b70 <printf@plt+0x5ea0>
  407b54:	ldur	x8, [x29, #-24]
  407b58:	add	x8, x8, #0x3
  407b5c:	stur	x8, [x29, #-32]
  407b60:	ldur	x1, [x29, #-32]
  407b64:	ldr	x0, [sp, #8]
  407b68:	bl	40a274 <printf@plt+0x85a4>
  407b6c:	b	408010 <printf@plt+0x6340>
  407b70:	ldur	x0, [x29, #-24]
  407b74:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407b78:	add	x1, x1, #0xf
  407b7c:	mov	x2, #0x3                   	// #3
  407b80:	bl	401a90 <strncmp@plt>
  407b84:	cbnz	w0, 407bac <printf@plt+0x5edc>
  407b88:	mov	w8, #0x1                   	// #1
  407b8c:	ldr	x9, [sp, #8]
  407b90:	str	w8, [x9, #660]
  407b94:	add	x0, x9, #0x2a0
  407b98:	mov	w1, w8
  407b9c:	bl	406e0c <printf@plt+0x513c>
  407ba0:	ldr	x0, [sp, #8]
  407ba4:	bl	40a12c <printf@plt+0x845c>
  407ba8:	b	408010 <printf@plt+0x6340>
  407bac:	ldur	x0, [x29, #-24]
  407bb0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407bb4:	add	x1, x1, #0x314
  407bb8:	bl	401b80 <strcmp@plt>
  407bbc:	cbnz	w0, 407bcc <printf@plt+0x5efc>
  407bc0:	ldr	x0, [sp, #8]
  407bc4:	bl	408064 <printf@plt+0x6394>
  407bc8:	b	408010 <printf@plt+0x6340>
  407bcc:	ldur	x0, [x29, #-24]
  407bd0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407bd4:	add	x1, x1, #0x324
  407bd8:	bl	401b80 <strcmp@plt>
  407bdc:	cbnz	w0, 407bec <printf@plt+0x5f1c>
  407be0:	ldr	x0, [sp, #8]
  407be4:	bl	40807c <printf@plt+0x63ac>
  407be8:	b	408010 <printf@plt+0x6340>
  407bec:	ldur	x0, [x29, #-24]
  407bf0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407bf4:	add	x1, x1, #0x331
  407bf8:	bl	401b80 <strcmp@plt>
  407bfc:	cbnz	w0, 407c0c <printf@plt+0x5f3c>
  407c00:	ldr	x0, [sp, #8]
  407c04:	bl	408098 <printf@plt+0x63c8>
  407c08:	b	408010 <printf@plt+0x6340>
  407c0c:	ldur	x0, [x29, #-24]
  407c10:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407c14:	add	x1, x1, #0x5d
  407c18:	mov	x2, #0xb                   	// #11
  407c1c:	bl	401a90 <strncmp@plt>
  407c20:	cbnz	w0, 407c44 <printf@plt+0x5f74>
  407c24:	ldur	x8, [x29, #-24]
  407c28:	add	x8, x8, #0xb
  407c2c:	stur	x8, [x29, #-40]
  407c30:	ldur	x1, [x29, #-16]
  407c34:	ldur	x2, [x29, #-40]
  407c38:	ldr	x0, [sp, #8]
  407c3c:	bl	4080b4 <printf@plt+0x63e4>
  407c40:	b	408010 <printf@plt+0x6340>
  407c44:	ldur	x0, [x29, #-24]
  407c48:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  407c4c:	add	x1, x1, #0xf86
  407c50:	mov	x2, #0x3                   	// #3
  407c54:	bl	401a90 <strncmp@plt>
  407c58:	cbnz	w0, 407c84 <printf@plt+0x5fb4>
  407c5c:	ldur	x8, [x29, #-24]
  407c60:	add	x8, x8, #0x3
  407c64:	stur	x8, [x29, #-48]
  407c68:	mov	w9, #0x1                   	// #1
  407c6c:	ldr	x8, [sp, #8]
  407c70:	str	w9, [x8, #516]
  407c74:	ldur	x1, [x29, #-48]
  407c78:	mov	x0, x8
  407c7c:	bl	40801c <printf@plt+0x634c>
  407c80:	b	408010 <printf@plt+0x6340>
  407c84:	ldur	x0, [x29, #-16]
  407c88:	bl	4037d4 <printf@plt+0x1b04>
  407c8c:	cbz	w0, 407cac <printf@plt+0x5fdc>
  407c90:	mov	w8, #0x1                   	// #1
  407c94:	ldr	x9, [sp, #8]
  407c98:	str	w8, [x9, #516]
  407c9c:	str	w8, [x9, #392]
  407ca0:	mov	x0, x9
  407ca4:	bl	4084a8 <printf@plt+0x67d8>
  407ca8:	b	408010 <printf@plt+0x6340>
  407cac:	ldur	x0, [x29, #-24]
  407cb0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407cb4:	add	x1, x1, #0x33d
  407cb8:	mov	x2, #0x8                   	// #8
  407cbc:	bl	401a90 <strncmp@plt>
  407cc0:	cbnz	w0, 407ce0 <printf@plt+0x6010>
  407cc4:	mov	w8, #0x1                   	// #1
  407cc8:	ldr	x9, [sp, #8]
  407ccc:	str	w8, [x9, #516]
  407cd0:	str	wzr, [x9, #392]
  407cd4:	mov	x0, x9
  407cd8:	bl	4084a8 <printf@plt+0x67d8>
  407cdc:	b	408010 <printf@plt+0x6340>
  407ce0:	ldur	x0, [x29, #-24]
  407ce4:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  407ce8:	add	x1, x1, #0xf6e
  407cec:	mov	x2, #0x3                   	// #3
  407cf0:	bl	401a90 <strncmp@plt>
  407cf4:	cbnz	w0, 407d14 <printf@plt+0x6044>
  407cf8:	ldur	x8, [x29, #-24]
  407cfc:	add	x8, x8, #0x3
  407d00:	stur	x8, [x29, #-56]
  407d04:	ldur	x1, [x29, #-56]
  407d08:	ldr	x0, [sp, #8]
  407d0c:	bl	409b70 <printf@plt+0x7ea0>
  407d10:	b	408010 <printf@plt+0x6340>
  407d14:	ldur	x0, [x29, #-24]
  407d18:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407d1c:	add	x1, x1, #0x346
  407d20:	mov	x2, #0x3                   	// #3
  407d24:	bl	401a90 <strncmp@plt>
  407d28:	cbz	w0, 407d44 <printf@plt+0x6074>
  407d2c:	ldur	x0, [x29, #-24]
  407d30:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407d34:	add	x1, x1, #0x34a
  407d38:	mov	x2, #0x3                   	// #3
  407d3c:	bl	401a90 <strncmp@plt>
  407d40:	cbnz	w0, 407d60 <printf@plt+0x6090>
  407d44:	ldur	x8, [x29, #-24]
  407d48:	add	x8, x8, #0x3
  407d4c:	stur	x8, [x29, #-64]
  407d50:	ldur	x1, [x29, #-64]
  407d54:	ldr	x0, [sp, #8]
  407d58:	bl	40944c <printf@plt+0x777c>
  407d5c:	b	408010 <printf@plt+0x6340>
  407d60:	ldur	x0, [x29, #-24]
  407d64:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407d68:	add	x1, x1, #0x34e
  407d6c:	mov	x2, #0x3                   	// #3
  407d70:	bl	401a90 <strncmp@plt>
  407d74:	cbnz	w0, 407d94 <printf@plt+0x60c4>
  407d78:	ldur	x8, [x29, #-24]
  407d7c:	add	x8, x8, #0x3
  407d80:	stur	x8, [x29, #-72]
  407d84:	ldur	x1, [x29, #-72]
  407d88:	ldr	x0, [sp, #8]
  407d8c:	bl	4098cc <printf@plt+0x7bfc>
  407d90:	b	408010 <printf@plt+0x6340>
  407d94:	ldur	x0, [x29, #-24]
  407d98:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407d9c:	add	x1, x1, #0x352
  407da0:	mov	x2, #0x3                   	// #3
  407da4:	bl	401a90 <strncmp@plt>
  407da8:	cbnz	w0, 407dc8 <printf@plt+0x60f8>
  407dac:	ldur	x8, [x29, #-24]
  407db0:	add	x8, x8, #0x3
  407db4:	str	x8, [sp, #80]
  407db8:	ldr	x1, [sp, #80]
  407dbc:	ldr	x0, [sp, #8]
  407dc0:	bl	40992c <printf@plt+0x7c5c>
  407dc4:	b	408010 <printf@plt+0x6340>
  407dc8:	ldur	x0, [x29, #-24]
  407dcc:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407dd0:	add	x1, x1, #0x356
  407dd4:	mov	x2, #0x3                   	// #3
  407dd8:	bl	401a90 <strncmp@plt>
  407ddc:	cbnz	w0, 407dfc <printf@plt+0x612c>
  407de0:	ldur	x8, [x29, #-24]
  407de4:	add	x8, x8, #0x3
  407de8:	str	x8, [sp, #72]
  407dec:	ldr	x1, [sp, #72]
  407df0:	ldr	x0, [sp, #8]
  407df4:	bl	409974 <printf@plt+0x7ca4>
  407df8:	b	408010 <printf@plt+0x6340>
  407dfc:	ldur	x0, [x29, #-24]
  407e00:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407e04:	add	x1, x1, #0x35a
  407e08:	mov	x2, #0x3                   	// #3
  407e0c:	bl	401a90 <strncmp@plt>
  407e10:	cbnz	w0, 407e30 <printf@plt+0x6160>
  407e14:	ldur	x8, [x29, #-24]
  407e18:	add	x8, x8, #0x3
  407e1c:	str	x8, [sp, #64]
  407e20:	ldr	x1, [sp, #64]
  407e24:	ldr	x0, [sp, #8]
  407e28:	bl	4099bc <printf@plt+0x7cec>
  407e2c:	b	408010 <printf@plt+0x6340>
  407e30:	ldur	x0, [x29, #-24]
  407e34:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407e38:	add	x1, x1, #0x35e
  407e3c:	mov	x2, #0x3                   	// #3
  407e40:	bl	401a90 <strncmp@plt>
  407e44:	cbnz	w0, 407e64 <printf@plt+0x6194>
  407e48:	ldur	x8, [x29, #-24]
  407e4c:	add	x8, x8, #0x3
  407e50:	str	x8, [sp, #56]
  407e54:	ldr	x1, [sp, #56]
  407e58:	ldr	x0, [sp, #8]
  407e5c:	bl	409a08 <printf@plt+0x7d38>
  407e60:	b	408010 <printf@plt+0x6340>
  407e64:	ldur	x0, [x29, #-24]
  407e68:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407e6c:	add	x1, x1, #0x362
  407e70:	mov	x2, #0x3                   	// #3
  407e74:	bl	401a90 <strncmp@plt>
  407e78:	cbnz	w0, 407e98 <printf@plt+0x61c8>
  407e7c:	ldur	x8, [x29, #-24]
  407e80:	add	x8, x8, #0x3
  407e84:	str	x8, [sp, #48]
  407e88:	ldr	x1, [sp, #48]
  407e8c:	ldr	x0, [sp, #8]
  407e90:	bl	409a40 <printf@plt+0x7d70>
  407e94:	b	408010 <printf@plt+0x6340>
  407e98:	ldur	x0, [x29, #-24]
  407e9c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407ea0:	add	x1, x1, #0x366
  407ea4:	bl	401b80 <strcmp@plt>
  407ea8:	cbnz	w0, 407eb8 <printf@plt+0x61e8>
  407eac:	ldr	x0, [sp, #8]
  407eb0:	bl	409f40 <printf@plt+0x8270>
  407eb4:	b	408010 <printf@plt+0x6340>
  407eb8:	ldur	x0, [x29, #-24]
  407ebc:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407ec0:	add	x1, x1, #0x36d
  407ec4:	mov	x2, #0x9                   	// #9
  407ec8:	bl	401a90 <strncmp@plt>
  407ecc:	cbnz	w0, 407eec <printf@plt+0x621c>
  407ed0:	ldur	x8, [x29, #-24]
  407ed4:	add	x8, x8, #0x9
  407ed8:	str	x8, [sp, #40]
  407edc:	ldr	x1, [sp, #40]
  407ee0:	ldr	x0, [sp, #8]
  407ee4:	bl	40a008 <printf@plt+0x8338>
  407ee8:	b	408010 <printf@plt+0x6340>
  407eec:	ldur	x0, [x29, #-24]
  407ef0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407ef4:	add	x1, x1, #0x377
  407ef8:	mov	x2, #0x5                   	// #5
  407efc:	bl	401a90 <strncmp@plt>
  407f00:	cbnz	w0, 407f20 <printf@plt+0x6250>
  407f04:	ldur	x8, [x29, #-24]
  407f08:	add	x8, x8, #0x5
  407f0c:	str	x8, [sp, #32]
  407f10:	ldr	x1, [sp, #32]
  407f14:	ldr	x0, [sp, #8]
  407f18:	bl	40a0ac <printf@plt+0x83dc>
  407f1c:	b	408010 <printf@plt+0x6340>
  407f20:	ldur	x0, [x29, #-24]
  407f24:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407f28:	add	x1, x1, #0x37d
  407f2c:	bl	401b80 <strcmp@plt>
  407f30:	cbnz	w0, 407f44 <printf@plt+0x6274>
  407f34:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  407f38:	add	x8, x8, #0x24c
  407f3c:	str	wzr, [x8]
  407f40:	b	408010 <printf@plt+0x6340>
  407f44:	ldur	x0, [x29, #-24]
  407f48:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  407f4c:	add	x1, x1, #0xfcd
  407f50:	bl	401b80 <strcmp@plt>
  407f54:	cbnz	w0, 407f68 <printf@plt+0x6298>
  407f58:	ldur	x1, [x29, #-16]
  407f5c:	ldr	x0, [sp, #8]
  407f60:	bl	40a2fc <printf@plt+0x862c>
  407f64:	b	408010 <printf@plt+0x6340>
  407f68:	ldur	x0, [x29, #-24]
  407f6c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  407f70:	add	x1, x1, #0xfdc
  407f74:	bl	401b80 <strcmp@plt>
  407f78:	cbnz	w0, 407f88 <printf@plt+0x62b8>
  407f7c:	ldr	x0, [sp, #8]
  407f80:	bl	40a3e4 <printf@plt+0x8714>
  407f84:	b	408010 <printf@plt+0x6340>
  407f88:	ldur	x0, [x29, #-24]
  407f8c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407f90:	add	x1, x1, #0x38b
  407f94:	mov	x2, #0x5                   	// #5
  407f98:	bl	401a90 <strncmp@plt>
  407f9c:	cbnz	w0, 407fbc <printf@plt+0x62ec>
  407fa0:	ldur	x8, [x29, #-24]
  407fa4:	add	x8, x8, #0x4
  407fa8:	str	x8, [sp, #24]
  407fac:	ldr	x1, [sp, #24]
  407fb0:	ldr	x0, [sp, #8]
  407fb4:	bl	40a5a8 <printf@plt+0x88d8>
  407fb8:	b	408010 <printf@plt+0x6340>
  407fbc:	ldur	x0, [x29, #-24]
  407fc0:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  407fc4:	add	x1, x1, #0xff7
  407fc8:	mov	x2, #0x4                   	// #4
  407fcc:	bl	401a90 <strncmp@plt>
  407fd0:	cbnz	w0, 407ff0 <printf@plt+0x6320>
  407fd4:	ldur	x8, [x29, #-24]
  407fd8:	add	x8, x8, #0x3
  407fdc:	str	x8, [sp, #16]
  407fe0:	ldr	x1, [sp, #16]
  407fe4:	ldr	x0, [sp, #8]
  407fe8:	bl	40a44c <printf@plt+0x877c>
  407fec:	b	408010 <printf@plt+0x6340>
  407ff0:	ldur	x0, [x29, #-24]
  407ff4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  407ff8:	add	x1, x1, #0x3
  407ffc:	mov	x2, #0x4                   	// #4
  408000:	bl	401a90 <strncmp@plt>
  408004:	cbnz	w0, 408010 <printf@plt+0x6340>
  408008:	ldr	x0, [sp, #8]
  40800c:	bl	40a51c <printf@plt+0x884c>
  408010:	ldp	x29, x30, [sp, #160]
  408014:	add	sp, sp, #0xb0
  408018:	ret
  40801c:	sub	sp, sp, #0x30
  408020:	stp	x29, x30, [sp, #32]
  408024:	add	x29, sp, #0x20
  408028:	mov	w8, #0x1                   	// #1
  40802c:	stur	x0, [x29, #-8]
  408030:	str	x1, [sp, #16]
  408034:	ldur	x9, [x29, #-8]
  408038:	ldr	x0, [sp, #16]
  40803c:	str	w8, [sp, #12]
  408040:	str	x9, [sp]
  408044:	bl	401a30 <atoi@plt>
  408048:	ldr	x9, [sp]
  40804c:	str	w0, [x9, #652]
  408050:	ldr	w8, [sp, #12]
  408054:	str	w8, [x9, #648]
  408058:	ldp	x29, x30, [sp, #32]
  40805c:	add	sp, sp, #0x30
  408060:	ret
  408064:	sub	sp, sp, #0x10
  408068:	str	x0, [sp, #8]
  40806c:	ldr	x8, [sp, #8]
  408070:	str	wzr, [x8, #568]
  408074:	add	sp, sp, #0x10
  408078:	ret
  40807c:	sub	sp, sp, #0x10
  408080:	mov	w8, #0x2                   	// #2
  408084:	str	x0, [sp, #8]
  408088:	ldr	x9, [sp, #8]
  40808c:	str	w8, [x9, #568]
  408090:	add	sp, sp, #0x10
  408094:	ret
  408098:	sub	sp, sp, #0x10
  40809c:	mov	w8, #0x1                   	// #1
  4080a0:	str	x0, [sp, #8]
  4080a4:	ldr	x9, [sp, #8]
  4080a8:	str	w8, [x9, #568]
  4080ac:	add	sp, sp, #0x10
  4080b0:	ret
  4080b4:	sub	sp, sp, #0xf0
  4080b8:	stp	x29, x30, [sp, #224]
  4080bc:	add	x29, sp, #0xe0
  4080c0:	sub	x8, x29, #0x28
  4080c4:	stur	x0, [x29, #-8]
  4080c8:	stur	x1, [x29, #-16]
  4080cc:	stur	x2, [x29, #-24]
  4080d0:	ldur	x9, [x29, #-8]
  4080d4:	ldur	x0, [x29, #-24]
  4080d8:	str	x8, [sp, #40]
  4080dc:	str	x9, [sp, #32]
  4080e0:	bl	4081d0 <printf@plt+0x6500>
  4080e4:	ldr	x8, [sp, #40]
  4080e8:	str	x0, [sp, #24]
  4080ec:	mov	x0, x8
  4080f0:	ldr	x1, [sp, #24]
  4080f4:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  4080f8:	ldr	x0, [sp, #40]
  4080fc:	bl	412600 <printf@plt+0x10930>
  408100:	str	w0, [sp, #20]
  408104:	b	408108 <printf@plt+0x6438>
  408108:	ldr	w8, [sp, #20]
  40810c:	cbnz	w8, 4081a0 <printf@plt+0x64d0>
  408110:	ldur	x1, [x29, #-16]
  408114:	add	x0, sp, #0x30
  408118:	mov	x2, #0x78                  	// #120
  40811c:	bl	4018a0 <memcpy@plt>
  408120:	sub	x0, x29, #0x28
  408124:	bl	412350 <printf@plt+0x10680>
  408128:	str	x0, [sp, #8]
  40812c:	b	408130 <printf@plt+0x6460>
  408130:	add	x8, sp, #0x30
  408134:	ldr	x9, [sp, #8]
  408138:	str	x9, [x8, #64]
  40813c:	sub	x0, x29, #0x28
  408140:	bl	412368 <printf@plt+0x10698>
  408144:	str	w0, [sp, #4]
  408148:	b	40814c <printf@plt+0x647c>
  40814c:	add	x1, sp, #0x30
  408150:	ldr	w8, [sp, #4]
  408154:	str	w8, [sp, #120]
  408158:	ldr	x0, [sp, #32]
  40815c:	bl	4073f8 <printf@plt+0x5728>
  408160:	b	408164 <printf@plt+0x6494>
  408164:	add	x0, sp, #0x30
  408168:	adrp	x8, 403000 <printf@plt+0x1330>
  40816c:	add	x8, x8, #0xec
  408170:	blr	x8
  408174:	b	4081ac <printf@plt+0x64dc>
  408178:	stur	x0, [x29, #-48]
  40817c:	stur	w1, [x29, #-52]
  408180:	b	4081c0 <printf@plt+0x64f0>
  408184:	stur	x0, [x29, #-48]
  408188:	stur	w1, [x29, #-52]
  40818c:	add	x0, sp, #0x30
  408190:	adrp	x8, 403000 <printf@plt+0x1330>
  408194:	add	x8, x8, #0xec
  408198:	blr	x8
  40819c:	b	4081c0 <printf@plt+0x64f0>
  4081a0:	mov	w8, #0x3                   	// #3
  4081a4:	ldr	x9, [sp, #32]
  4081a8:	str	w8, [x9, #568]
  4081ac:	sub	x0, x29, #0x28
  4081b0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4081b4:	ldp	x29, x30, [sp, #224]
  4081b8:	add	sp, sp, #0xf0
  4081bc:	ret
  4081c0:	sub	x0, x29, #0x28
  4081c4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4081c8:	ldur	x0, [x29, #-48]
  4081cc:	bl	401c50 <_Unwind_Resume@plt>
  4081d0:	sub	sp, sp, #0xb0
  4081d4:	stp	x29, x30, [sp, #160]
  4081d8:	add	x29, sp, #0xa0
  4081dc:	mov	x8, #0x10                  	// #16
  4081e0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4081e4:	add	x1, x1, #0x5e1
  4081e8:	stur	x0, [x29, #-8]
  4081ec:	mov	x0, x8
  4081f0:	str	x1, [sp, #24]
  4081f4:	bl	4257b4 <_Znwm@@Base>
  4081f8:	str	x0, [sp, #16]
  4081fc:	ldr	x1, [sp, #24]
  408200:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  408204:	b	408208 <printf@plt+0x6538>
  408208:	ldr	x8, [sp, #16]
  40820c:	stur	x8, [x29, #-16]
  408210:	ldur	x8, [x29, #-8]
  408214:	mov	w9, #0x0                   	// #0
  408218:	str	w9, [sp, #12]
  40821c:	cbz	x8, 408234 <printf@plt+0x6564>
  408220:	ldur	x8, [x29, #-8]
  408224:	ldrb	w9, [x8]
  408228:	cmp	w9, #0x20
  40822c:	cset	w9, eq  // eq = none
  408230:	str	w9, [sp, #12]
  408234:	ldr	w8, [sp, #12]
  408238:	tbnz	w8, #0, 408240 <printf@plt+0x6570>
  40823c:	b	408264 <printf@plt+0x6594>
  408240:	ldur	x8, [x29, #-8]
  408244:	add	x8, x8, #0x1
  408248:	stur	x8, [x29, #-8]
  40824c:	b	408210 <printf@plt+0x6540>
  408250:	stur	x0, [x29, #-24]
  408254:	stur	w1, [x29, #-28]
  408258:	ldr	x0, [sp, #16]
  40825c:	bl	42588c <_ZdlPv@@Base>
  408260:	b	4083e4 <printf@plt+0x6714>
  408264:	ldur	x0, [x29, #-8]
  408268:	bl	4122d8 <printf@plt+0x10608>
  40826c:	cbz	w0, 4083d4 <printf@plt+0x6704>
  408270:	add	x8, sp, #0x20
  408274:	mov	x0, x8
  408278:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40827c:	add	x1, x1, #0xf1b
  408280:	str	x8, [sp]
  408284:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  408288:	ldur	x1, [x29, #-8]
  40828c:	add	x8, sp, #0x30
  408290:	ldr	x0, [sp]
  408294:	bl	412838 <printf@plt+0x10b68>
  408298:	b	40829c <printf@plt+0x65cc>
  40829c:	add	x8, sp, #0x40
  4082a0:	add	x0, sp, #0x30
  4082a4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4082a8:	add	x1, x1, #0xf26
  4082ac:	bl	412838 <printf@plt+0x10b68>
  4082b0:	b	4082b4 <printf@plt+0x65e4>
  4082b4:	add	x8, sp, #0x50
  4082b8:	add	x0, sp, #0x40
  4082bc:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4082c0:	add	x1, x1, #0xf29
  4082c4:	bl	412838 <printf@plt+0x10b68>
  4082c8:	b	4082cc <printf@plt+0x65fc>
  4082cc:	ldur	x1, [x29, #-8]
  4082d0:	sub	x8, x29, #0x40
  4082d4:	add	x0, sp, #0x50
  4082d8:	bl	412838 <printf@plt+0x10b68>
  4082dc:	b	4082e0 <printf@plt+0x6610>
  4082e0:	sub	x8, x29, #0x30
  4082e4:	sub	x0, x29, #0x40
  4082e8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4082ec:	add	x1, x1, #0x2ce
  4082f0:	bl	412838 <printf@plt+0x10b68>
  4082f4:	b	4082f8 <printf@plt+0x6628>
  4082f8:	ldur	x0, [x29, #-16]
  4082fc:	sub	x1, x29, #0x30
  408300:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  408304:	b	408308 <printf@plt+0x6638>
  408308:	sub	x0, x29, #0x30
  40830c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408310:	sub	x0, x29, #0x40
  408314:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408318:	add	x0, sp, #0x50
  40831c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408320:	add	x0, sp, #0x40
  408324:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408328:	add	x0, sp, #0x30
  40832c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408330:	add	x0, sp, #0x20
  408334:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408338:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  40833c:	add	x8, x8, #0x240
  408340:	ldr	w9, [x8]
  408344:	cbnz	w9, 4083d4 <printf@plt+0x6704>
  408348:	ldur	x0, [x29, #-16]
  40834c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408350:	add	x1, x1, #0xf35
  408354:	bl	426e18 <_ZdlPvm@@Base+0x1560>
  408358:	b	4083d4 <printf@plt+0x6704>
  40835c:	stur	x0, [x29, #-24]
  408360:	stur	w1, [x29, #-28]
  408364:	b	4083c8 <printf@plt+0x66f8>
  408368:	stur	x0, [x29, #-24]
  40836c:	stur	w1, [x29, #-28]
  408370:	b	4083c0 <printf@plt+0x66f0>
  408374:	stur	x0, [x29, #-24]
  408378:	stur	w1, [x29, #-28]
  40837c:	b	4083b8 <printf@plt+0x66e8>
  408380:	stur	x0, [x29, #-24]
  408384:	stur	w1, [x29, #-28]
  408388:	b	4083b0 <printf@plt+0x66e0>
  40838c:	stur	x0, [x29, #-24]
  408390:	stur	w1, [x29, #-28]
  408394:	b	4083a8 <printf@plt+0x66d8>
  408398:	stur	x0, [x29, #-24]
  40839c:	stur	w1, [x29, #-28]
  4083a0:	sub	x0, x29, #0x30
  4083a4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4083a8:	sub	x0, x29, #0x40
  4083ac:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4083b0:	add	x0, sp, #0x50
  4083b4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4083b8:	add	x0, sp, #0x40
  4083bc:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4083c0:	add	x0, sp, #0x30
  4083c4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4083c8:	add	x0, sp, #0x20
  4083cc:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4083d0:	b	4083e4 <printf@plt+0x6714>
  4083d4:	ldur	x0, [x29, #-16]
  4083d8:	ldp	x29, x30, [sp, #160]
  4083dc:	add	sp, sp, #0xb0
  4083e0:	ret
  4083e4:	ldur	x0, [x29, #-24]
  4083e8:	bl	401c50 <_Unwind_Resume@plt>
  4083ec:	sub	sp, sp, #0x30
  4083f0:	stp	x29, x30, [sp, #32]
  4083f4:	add	x29, sp, #0x20
  4083f8:	stur	x0, [x29, #-8]
  4083fc:	stur	w1, [x29, #-12]
  408400:	ldur	x0, [x29, #-8]
  408404:	str	x0, [sp, #8]
  408408:	ldur	w8, [x29, #-12]
  40840c:	cmp	w8, #0x0
  408410:	cset	w8, le
  408414:	tbnz	w8, #0, 408430 <printf@plt+0x6760>
  408418:	ldr	x0, [sp, #8]
  40841c:	bl	40843c <printf@plt+0x676c>
  408420:	ldur	w8, [x29, #-12]
  408424:	subs	w8, w8, #0x1
  408428:	stur	w8, [x29, #-12]
  40842c:	b	408408 <printf@plt+0x6738>
  408430:	ldp	x29, x30, [sp, #32]
  408434:	add	sp, sp, #0x30
  408438:	ret
  40843c:	sub	sp, sp, #0x20
  408440:	stp	x29, x30, [sp, #16]
  408444:	add	x29, sp, #0x10
  408448:	str	x0, [sp, #8]
  40844c:	ldr	x8, [sp, #8]
  408450:	ldr	w9, [x8, #572]
  408454:	str	x8, [sp]
  408458:	cbnz	w9, 408484 <printf@plt+0x67b4>
  40845c:	ldr	x8, [sp]
  408460:	ldr	x0, [x8, #536]
  408464:	bl	4161a4 <printf@plt+0x144d4>
  408468:	cbz	w0, 408484 <printf@plt+0x67b4>
  40846c:	ldr	x8, [sp]
  408470:	ldr	x0, [x8, #536]
  408474:	bl	416148 <printf@plt+0x14478>
  408478:	ldr	x8, [sp]
  40847c:	ldr	x0, [x8, #536]
  408480:	bl	4160b8 <printf@plt+0x143e8>
  408484:	ldr	x0, [sp]
  408488:	bl	4073b0 <printf@plt+0x56e0>
  40848c:	ldr	x8, [sp]
  408490:	ldr	w9, [x8, #584]
  408494:	add	w9, w0, w9
  408498:	str	w9, [x8, #336]
  40849c:	ldp	x29, x30, [sp, #16]
  4084a0:	add	sp, sp, #0x20
  4084a4:	ret
  4084a8:	sub	sp, sp, #0xd0
  4084ac:	stp	x29, x30, [sp, #192]
  4084b0:	add	x29, sp, #0xc0
  4084b4:	stur	x0, [x29, #-8]
  4084b8:	ldur	x8, [x29, #-8]
  4084bc:	ldr	w9, [x8, #376]
  4084c0:	cmp	w9, #0x1
  4084c4:	str	x8, [sp, #80]
  4084c8:	b.ne	408844 <printf@plt+0x6b74>  // b.any
  4084cc:	stur	wzr, [x29, #-24]
  4084d0:	ldr	x8, [sp, #80]
  4084d4:	ldr	x0, [x8, #528]
  4084d8:	bl	404810 <printf@plt+0x2b40>
  4084dc:	cbnz	w0, 408844 <printf@plt+0x6b74>
  4084e0:	ldr	x8, [sp, #80]
  4084e4:	ldr	x0, [x8, #528]
  4084e8:	bl	4046cc <printf@plt+0x29fc>
  4084ec:	ldr	x8, [sp, #80]
  4084f0:	ldr	x0, [x8, #528]
  4084f4:	bl	4048c4 <printf@plt+0x2bf4>
  4084f8:	stur	x0, [x29, #-16]
  4084fc:	stur	wzr, [x29, #-20]
  408500:	ldur	x0, [x29, #-16]
  408504:	bl	403efc <printf@plt+0x222c>
  408508:	cbz	w0, 408614 <printf@plt+0x6944>
  40850c:	ldur	x8, [x29, #-16]
  408510:	ldr	x8, [x8, #64]
  408514:	add	x0, x8, #0x14
  408518:	bl	4081d0 <printf@plt+0x6500>
  40851c:	sub	x8, x29, #0x28
  408520:	str	x0, [sp, #72]
  408524:	mov	x0, x8
  408528:	ldr	x1, [sp, #72]
  40852c:	str	x8, [sp, #64]
  408530:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  408534:	ldr	x0, [sp, #64]
  408538:	bl	412600 <printf@plt+0x10930>
  40853c:	str	w0, [sp, #60]
  408540:	b	408544 <printf@plt+0x6874>
  408544:	ldr	w8, [sp, #60]
  408548:	cbnz	w8, 4085a4 <printf@plt+0x68d4>
  40854c:	ldur	w8, [x29, #-24]
  408550:	cbz	w8, 408584 <printf@plt+0x68b4>
  408554:	ldr	x8, [sp, #80]
  408558:	add	x0, x8, #0x190
  40855c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408560:	add	x1, x1, #0xf27
  408564:	bl	426e18 <_ZdlPvm@@Base+0x1560>
  408568:	b	40856c <printf@plt+0x689c>
  40856c:	b	408584 <printf@plt+0x68b4>
  408570:	stur	x0, [x29, #-48]
  408574:	stur	w1, [x29, #-52]
  408578:	sub	x0, x29, #0x28
  40857c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408580:	b	408850 <printf@plt+0x6b80>
  408584:	mov	w8, #0x1                   	// #1
  408588:	stur	w8, [x29, #-24]
  40858c:	ldr	x9, [sp, #80]
  408590:	str	w8, [x9, #388]
  408594:	add	x0, x9, #0x190
  408598:	sub	x1, x29, #0x28
  40859c:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  4085a0:	b	4085a4 <printf@plt+0x68d4>
  4085a4:	ldr	x8, [sp, #80]
  4085a8:	ldr	x0, [x8, #528]
  4085ac:	bl	4046cc <printf@plt+0x29fc>
  4085b0:	b	4085b4 <printf@plt+0x68e4>
  4085b4:	ldr	x8, [sp, #80]
  4085b8:	ldr	x0, [x8, #528]
  4085bc:	bl	404810 <printf@plt+0x2b40>
  4085c0:	str	w0, [sp, #56]
  4085c4:	b	4085c8 <printf@plt+0x68f8>
  4085c8:	mov	w8, #0x0                   	// #0
  4085cc:	ldr	w9, [sp, #56]
  4085d0:	str	w8, [sp, #52]
  4085d4:	cbnz	w9, 4085fc <printf@plt+0x692c>
  4085d8:	ldr	x8, [sp, #80]
  4085dc:	ldr	x0, [x8, #528]
  4085e0:	bl	40485c <printf@plt+0x2b8c>
  4085e4:	str	w0, [sp, #48]
  4085e8:	b	4085ec <printf@plt+0x691c>
  4085ec:	ldr	w8, [sp, #48]
  4085f0:	cmp	w8, #0x0
  4085f4:	cset	w9, ne  // ne = any
  4085f8:	str	w9, [sp, #52]
  4085fc:	ldr	w8, [sp, #52]
  408600:	and	w8, w8, #0x1
  408604:	stur	w8, [x29, #-20]
  408608:	sub	x0, x29, #0x28
  40860c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408610:	b	408814 <printf@plt+0x6b44>
  408614:	ldur	x0, [x29, #-16]
  408618:	bl	403830 <printf@plt+0x1b60>
  40861c:	cbz	w0, 408630 <printf@plt+0x6960>
  408620:	mov	w8, #0x1                   	// #1
  408624:	ldr	x9, [sp, #80]
  408628:	str	w8, [x9, #388]
  40862c:	b	408844 <printf@plt+0x6b74>
  408630:	ldur	x0, [x29, #-16]
  408634:	bl	403704 <printf@plt+0x1a34>
  408638:	cbz	w0, 408694 <printf@plt+0x69c4>
  40863c:	ldur	x1, [x29, #-16]
  408640:	ldr	x0, [sp, #80]
  408644:	bl	4079a0 <printf@plt+0x5cd0>
  408648:	ldr	x8, [sp, #80]
  40864c:	ldr	x0, [x8, #528]
  408650:	bl	4046cc <printf@plt+0x29fc>
  408654:	ldr	x8, [sp, #80]
  408658:	ldr	x0, [x8, #528]
  40865c:	bl	404810 <printf@plt+0x2b40>
  408660:	mov	w9, #0x0                   	// #0
  408664:	str	w9, [sp, #44]
  408668:	cbnz	w0, 408684 <printf@plt+0x69b4>
  40866c:	ldr	x8, [sp, #80]
  408670:	ldr	x0, [x8, #528]
  408674:	bl	40485c <printf@plt+0x2b8c>
  408678:	cmp	w0, #0x0
  40867c:	cset	w9, ne  // ne = any
  408680:	str	w9, [sp, #44]
  408684:	ldr	w8, [sp, #44]
  408688:	and	w8, w8, #0x1
  40868c:	stur	w8, [x29, #-20]
  408690:	b	408814 <printf@plt+0x6b44>
  408694:	ldur	w8, [x29, #-24]
  408698:	cbz	w8, 40876c <printf@plt+0x6a9c>
  40869c:	ldur	x8, [x29, #-16]
  4086a0:	ldr	x1, [x8, #64]
  4086a4:	ldur	x8, [x29, #-16]
  4086a8:	ldr	w2, [x8, #72]
  4086ac:	sub	x8, x29, #0x58
  4086b0:	mov	x0, x8
  4086b4:	str	x8, [sp, #32]
  4086b8:	bl	426794 <_ZdlPvm@@Base+0xedc>
  4086bc:	sub	x8, x29, #0x48
  4086c0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4086c4:	add	x0, x0, #0xf27
  4086c8:	ldr	x1, [sp, #32]
  4086cc:	bl	412624 <printf@plt+0x10954>
  4086d0:	b	4086d4 <printf@plt+0x6a04>
  4086d4:	ldr	x8, [sp, #80]
  4086d8:	add	x0, x8, #0x190
  4086dc:	sub	x1, x29, #0x48
  4086e0:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  4086e4:	b	4086e8 <printf@plt+0x6a18>
  4086e8:	sub	x0, x29, #0x48
  4086ec:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4086f0:	sub	x0, x29, #0x58
  4086f4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4086f8:	ldr	x8, [sp, #80]
  4086fc:	ldr	x0, [x8, #528]
  408700:	bl	4046cc <printf@plt+0x29fc>
  408704:	ldr	x8, [sp, #80]
  408708:	ldr	x0, [x8, #528]
  40870c:	bl	404810 <printf@plt+0x2b40>
  408710:	mov	w9, #0x0                   	// #0
  408714:	str	w9, [sp, #28]
  408718:	cbnz	w0, 408734 <printf@plt+0x6a64>
  40871c:	ldr	x8, [sp, #80]
  408720:	ldr	x0, [x8, #528]
  408724:	bl	40485c <printf@plt+0x2b8c>
  408728:	cmp	w0, #0x0
  40872c:	cset	w9, ne  // ne = any
  408730:	str	w9, [sp, #28]
  408734:	ldr	w8, [sp, #28]
  408738:	and	w8, w8, #0x1
  40873c:	stur	w8, [x29, #-20]
  408740:	b	408814 <printf@plt+0x6b44>
  408744:	stur	x0, [x29, #-48]
  408748:	stur	w1, [x29, #-52]
  40874c:	b	408760 <printf@plt+0x6a90>
  408750:	stur	x0, [x29, #-48]
  408754:	stur	w1, [x29, #-52]
  408758:	sub	x0, x29, #0x48
  40875c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408760:	sub	x0, x29, #0x58
  408764:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408768:	b	408850 <printf@plt+0x6b80>
  40876c:	ldur	x8, [x29, #-16]
  408770:	ldr	x1, [x8, #64]
  408774:	ldur	x8, [x29, #-16]
  408778:	ldr	w2, [x8, #72]
  40877c:	add	x8, sp, #0x58
  408780:	mov	x0, x8
  408784:	str	x8, [sp, #16]
  408788:	bl	426794 <_ZdlPvm@@Base+0xedc>
  40878c:	ldr	x8, [sp, #80]
  408790:	add	x0, x8, #0x190
  408794:	ldr	x1, [sp, #16]
  408798:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  40879c:	b	4087a0 <printf@plt+0x6ad0>
  4087a0:	add	x0, sp, #0x58
  4087a4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4087a8:	mov	w8, #0x1                   	// #1
  4087ac:	stur	w8, [x29, #-24]
  4087b0:	ldr	x9, [sp, #80]
  4087b4:	str	w8, [x9, #388]
  4087b8:	ldr	x0, [x9, #528]
  4087bc:	bl	4046cc <printf@plt+0x29fc>
  4087c0:	ldr	x9, [sp, #80]
  4087c4:	ldr	x0, [x9, #528]
  4087c8:	bl	404810 <printf@plt+0x2b40>
  4087cc:	mov	w8, #0x0                   	// #0
  4087d0:	str	w8, [sp, #12]
  4087d4:	cbnz	w0, 4087f0 <printf@plt+0x6b20>
  4087d8:	ldr	x8, [sp, #80]
  4087dc:	ldr	x0, [x8, #528]
  4087e0:	bl	40485c <printf@plt+0x2b8c>
  4087e4:	cmp	w0, #0x0
  4087e8:	cset	w9, ne  // ne = any
  4087ec:	str	w9, [sp, #12]
  4087f0:	ldr	w8, [sp, #12]
  4087f4:	and	w8, w8, #0x1
  4087f8:	stur	w8, [x29, #-20]
  4087fc:	b	408814 <printf@plt+0x6b44>
  408800:	stur	x0, [x29, #-48]
  408804:	stur	w1, [x29, #-52]
  408808:	add	x0, sp, #0x58
  40880c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408810:	b	408850 <printf@plt+0x6b80>
  408814:	ldr	x8, [sp, #80]
  408818:	ldr	x0, [x8, #528]
  40881c:	bl	40485c <printf@plt+0x2b8c>
  408820:	mov	w9, #0x1                   	// #1
  408824:	str	w9, [sp, #8]
  408828:	cbz	w0, 40883c <printf@plt+0x6b6c>
  40882c:	ldur	w8, [x29, #-20]
  408830:	cmp	w8, #0x0
  408834:	cset	w8, ne  // ne = any
  408838:	str	w8, [sp, #8]
  40883c:	ldr	w8, [sp, #8]
  408840:	tbnz	w8, #0, 4084ec <printf@plt+0x681c>
  408844:	ldp	x29, x30, [sp, #192]
  408848:	add	sp, sp, #0xd0
  40884c:	ret
  408850:	ldur	x0, [x29, #-48]
  408854:	bl	401c50 <_Unwind_Resume@plt>
  408858:	sub	sp, sp, #0x70
  40885c:	stp	x29, x30, [sp, #96]
  408860:	add	x29, sp, #0x60
  408864:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  408868:	add	x8, x8, #0x240
  40886c:	stur	x0, [x29, #-8]
  408870:	stur	x1, [x29, #-16]
  408874:	ldur	x9, [x29, #-8]
  408878:	ldr	w10, [x8]
  40887c:	cmp	w10, #0x1
  408880:	str	x9, [sp, #24]
  408884:	b.ne	408990 <printf@plt+0x6cc0>  // b.any
  408888:	ldur	x8, [x29, #-16]
  40888c:	cbz	x8, 408990 <printf@plt+0x6cc0>
  408890:	ldr	x8, [sp, #24]
  408894:	add	x0, x8, #0x50
  408898:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40889c:	add	x1, x1, #0x2a6
  4088a0:	bl	416d24 <printf@plt+0x15054>
  4088a4:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4088a8:	add	x8, x8, #0xf6c
  4088ac:	ldr	w9, [x8]
  4088b0:	cbz	w9, 408968 <printf@plt+0x6c98>
  4088b4:	sub	x0, x29, #0x20
  4088b8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4088bc:	add	x1, x1, #0x7a
  4088c0:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  4088c4:	ldr	x8, [sp, #24]
  4088c8:	ldr	w0, [x8, #420]
  4088cc:	add	x8, sp, #0x30
  4088d0:	bl	427890 <_ZdlPvm@@Base+0x1fd8>
  4088d4:	b	4088d8 <printf@plt+0x6c08>
  4088d8:	sub	x0, x29, #0x20
  4088dc:	add	x1, sp, #0x30
  4088e0:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  4088e4:	b	4088e8 <printf@plt+0x6c18>
  4088e8:	add	x0, sp, #0x30
  4088ec:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4088f0:	sub	x0, x29, #0x20
  4088f4:	mov	w8, wzr
  4088f8:	mov	w1, w8
  4088fc:	bl	412598 <printf@plt+0x108c8>
  408900:	b	408904 <printf@plt+0x6c34>
  408904:	ldr	x8, [sp, #24]
  408908:	add	x0, x8, #0x50
  40890c:	sub	x9, x29, #0x20
  408910:	str	x0, [sp, #16]
  408914:	mov	x0, x9
  408918:	bl	412350 <printf@plt+0x10680>
  40891c:	str	x0, [sp, #8]
  408920:	b	408924 <printf@plt+0x6c54>
  408924:	ldr	x0, [sp, #16]
  408928:	ldr	x1, [sp, #8]
  40892c:	bl	416d24 <printf@plt+0x15054>
  408930:	b	408934 <printf@plt+0x6c64>
  408934:	sub	x0, x29, #0x20
  408938:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40893c:	b	408978 <printf@plt+0x6ca8>
  408940:	str	x0, [sp, #40]
  408944:	str	w1, [sp, #36]
  408948:	b	40895c <printf@plt+0x6c8c>
  40894c:	str	x0, [sp, #40]
  408950:	str	w1, [sp, #36]
  408954:	add	x0, sp, #0x30
  408958:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40895c:	sub	x0, x29, #0x20
  408960:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408964:	b	40899c <printf@plt+0x6ccc>
  408968:	ldr	x8, [sp, #24]
  40896c:	add	x0, x8, #0x50
  408970:	add	x1, x8, #0x1f0
  408974:	bl	417180 <printf@plt+0x154b0>
  408978:	ldr	x8, [sp, #24]
  40897c:	add	x0, x8, #0x50
  408980:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408984:	add	x1, x1, #0x2b0
  408988:	bl	416d24 <printf@plt+0x15054>
  40898c:	bl	416ef4 <printf@plt+0x15224>
  408990:	ldp	x29, x30, [sp, #96]
  408994:	add	sp, sp, #0x70
  408998:	ret
  40899c:	ldr	x0, [sp, #40]
  4089a0:	bl	401c50 <_Unwind_Resume@plt>
  4089a4:	sub	sp, sp, #0x70
  4089a8:	stp	x29, x30, [sp, #96]
  4089ac:	add	x29, sp, #0x60
  4089b0:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4089b4:	add	x8, x8, #0x240
  4089b8:	stur	x0, [x29, #-8]
  4089bc:	stur	x1, [x29, #-16]
  4089c0:	ldur	x9, [x29, #-8]
  4089c4:	ldr	w10, [x8]
  4089c8:	str	x9, [sp, #24]
  4089cc:	cbnz	w10, 408ad4 <printf@plt+0x6e04>
  4089d0:	ldur	x8, [x29, #-16]
  4089d4:	cbz	x8, 408ad4 <printf@plt+0x6e04>
  4089d8:	ldr	x8, [sp, #24]
  4089dc:	add	x0, x8, #0x50
  4089e0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4089e4:	add	x1, x1, #0x2b7
  4089e8:	bl	416d24 <printf@plt+0x15054>
  4089ec:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4089f0:	add	x8, x8, #0xf6c
  4089f4:	ldr	w9, [x8]
  4089f8:	cbz	w9, 408ab0 <printf@plt+0x6de0>
  4089fc:	sub	x0, x29, #0x20
  408a00:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408a04:	add	x1, x1, #0x7a
  408a08:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  408a0c:	ldr	x8, [sp, #24]
  408a10:	ldr	w0, [x8, #420]
  408a14:	add	x8, sp, #0x30
  408a18:	bl	427890 <_ZdlPvm@@Base+0x1fd8>
  408a1c:	b	408a20 <printf@plt+0x6d50>
  408a20:	sub	x0, x29, #0x20
  408a24:	add	x1, sp, #0x30
  408a28:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  408a2c:	b	408a30 <printf@plt+0x6d60>
  408a30:	add	x0, sp, #0x30
  408a34:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408a38:	sub	x0, x29, #0x20
  408a3c:	mov	w8, wzr
  408a40:	mov	w1, w8
  408a44:	bl	412598 <printf@plt+0x108c8>
  408a48:	b	408a4c <printf@plt+0x6d7c>
  408a4c:	ldr	x8, [sp, #24]
  408a50:	add	x0, x8, #0x50
  408a54:	sub	x9, x29, #0x20
  408a58:	str	x0, [sp, #16]
  408a5c:	mov	x0, x9
  408a60:	bl	412350 <printf@plt+0x10680>
  408a64:	str	x0, [sp, #8]
  408a68:	b	408a6c <printf@plt+0x6d9c>
  408a6c:	ldr	x0, [sp, #16]
  408a70:	ldr	x1, [sp, #8]
  408a74:	bl	416d24 <printf@plt+0x15054>
  408a78:	b	408a7c <printf@plt+0x6dac>
  408a7c:	sub	x0, x29, #0x20
  408a80:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408a84:	b	408ac0 <printf@plt+0x6df0>
  408a88:	str	x0, [sp, #40]
  408a8c:	str	w1, [sp, #36]
  408a90:	b	408aa4 <printf@plt+0x6dd4>
  408a94:	str	x0, [sp, #40]
  408a98:	str	w1, [sp, #36]
  408a9c:	add	x0, sp, #0x30
  408aa0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408aa4:	sub	x0, x29, #0x20
  408aa8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408aac:	b	408ae0 <printf@plt+0x6e10>
  408ab0:	ldr	x8, [sp, #24]
  408ab4:	add	x0, x8, #0x50
  408ab8:	add	x1, x8, #0x1f0
  408abc:	bl	417180 <printf@plt+0x154b0>
  408ac0:	ldr	x8, [sp, #24]
  408ac4:	add	x0, x8, #0x50
  408ac8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  408acc:	add	x1, x1, #0x6dd
  408ad0:	bl	416d24 <printf@plt+0x15054>
  408ad4:	ldp	x29, x30, [sp, #96]
  408ad8:	add	sp, sp, #0x70
  408adc:	ret
  408ae0:	ldr	x0, [sp, #40]
  408ae4:	bl	401c50 <_Unwind_Resume@plt>
  408ae8:	sub	sp, sp, #0x170
  408aec:	stp	x29, x30, [sp, #336]
  408af0:	str	x28, [sp, #352]
  408af4:	add	x29, sp, #0x150
  408af8:	stur	x0, [x29, #-8]
  408afc:	ldur	x8, [x29, #-8]
  408b00:	add	x0, x8, #0x1f0
  408b04:	str	x8, [sp, #120]
  408b08:	bl	412600 <printf@plt+0x10930>
  408b0c:	cbnz	w0, 409020 <printf@plt+0x7350>
  408b10:	mov	x8, xzr
  408b14:	stur	x8, [x29, #-16]
  408b18:	ldr	x8, [sp, #120]
  408b1c:	ldr	x0, [x8, #536]
  408b20:	bl	4155cc <printf@plt+0x138fc>
  408b24:	mov	w9, #0x1                   	// #1
  408b28:	str	w9, [sp, #116]
  408b2c:	cbnz	w0, 408b44 <printf@plt+0x6e74>
  408b30:	ldr	x8, [sp, #120]
  408b34:	ldr	w9, [x8, #656]
  408b38:	cmp	w9, #0x0
  408b3c:	cset	w9, ne  // ne = any
  408b40:	str	w9, [sp, #116]
  408b44:	ldr	w8, [sp, #116]
  408b48:	and	w8, w8, #0x1
  408b4c:	stur	w8, [x29, #-20]
  408b50:	ldr	x9, [sp, #120]
  408b54:	ldr	w8, [x9, #488]
  408b58:	cmp	w8, #0x7
  408b5c:	b.le	408b6c <printf@plt+0x6e9c>
  408b60:	mov	w8, #0x7                   	// #7
  408b64:	ldr	x9, [sp, #120]
  408b68:	str	w8, [x9, #488]
  408b6c:	ldr	x8, [sp, #120]
  408b70:	ldr	x0, [x8, #536]
  408b74:	bl	415614 <printf@plt+0x13944>
  408b78:	mov	w9, #0x1                   	// #1
  408b7c:	ldr	x8, [sp, #120]
  408b80:	str	w9, [x8, #516]
  408b84:	ldr	w9, [x8, #520]
  408b88:	add	w9, w9, #0x2
  408b8c:	ldr	w10, [x8, #488]
  408b90:	cmp	w9, w10
  408b94:	b.le	408ca4 <printf@plt+0x6fd4>
  408b98:	ldr	x8, [sp, #120]
  408b9c:	ldr	w9, [x8, #420]
  408ba0:	add	w9, w9, #0x1
  408ba4:	str	w9, [x8, #420]
  408ba8:	sub	x0, x29, #0x58
  408bac:	adrp	x10, 402000 <printf@plt+0x330>
  408bb0:	add	x10, x10, #0x9ac
  408bb4:	blr	x10
  408bb8:	mov	x0, #0x78                  	// #120
  408bbc:	bl	4257b4 <_Znwm@@Base>
  408bc0:	str	x0, [sp, #104]
  408bc4:	b	408bc8 <printf@plt+0x6ef8>
  408bc8:	ldr	x0, [sp, #104]
  408bcc:	adrp	x8, 403000 <printf@plt+0x1330>
  408bd0:	add	x8, x8, #0x70
  408bd4:	blr	x8
  408bd8:	b	408bdc <printf@plt+0x6f0c>
  408bdc:	ldr	x8, [sp, #104]
  408be0:	stur	x8, [x29, #-16]
  408be4:	ldur	x0, [x29, #-16]
  408be8:	ldr	x9, [sp, #120]
  408bec:	add	x10, x9, #0x1a8
  408bf0:	add	x1, x9, #0x1f0
  408bf4:	str	x0, [sp, #96]
  408bf8:	mov	x0, x10
  408bfc:	bl	402f08 <printf@plt+0x1238>
  408c00:	str	x0, [sp, #88]
  408c04:	b	408c08 <printf@plt+0x6f38>
  408c08:	ldr	x8, [sp, #120]
  408c0c:	add	x0, x8, #0x1f0
  408c10:	bl	412368 <printf@plt+0x10698>
  408c14:	str	w0, [sp, #84]
  408c18:	b	408c1c <printf@plt+0x6f4c>
  408c1c:	ldr	x8, [sp, #120]
  408c20:	ldr	w4, [x8, #420]
  408c24:	ldr	w5, [x8, #488]
  408c28:	ldr	w6, [x8, #420]
  408c2c:	ldr	w7, [x8, #488]
  408c30:	ldr	x0, [sp, #96]
  408c34:	sub	x1, x29, #0x58
  408c38:	ldr	x2, [sp, #88]
  408c3c:	ldr	w3, [sp, #84]
  408c40:	bl	403140 <printf@plt+0x1470>
  408c44:	b	408c48 <printf@plt+0x6f78>
  408c48:	ldr	x8, [sp, #120]
  408c4c:	add	x0, x8, #0x1b8
  408c50:	ldur	x1, [x29, #-16]
  408c54:	ldr	w2, [x8, #420]
  408c58:	ldr	w3, [x8, #420]
  408c5c:	ldr	w4, [x8, #420]
  408c60:	ldr	w5, [x8, #420]
  408c64:	ldr	w6, [x8, #420]
  408c68:	bl	4044c0 <printf@plt+0x27f0>
  408c6c:	b	408c70 <printf@plt+0x6fa0>
  408c70:	sub	x0, x29, #0x58
  408c74:	bl	412380 <printf@plt+0x106b0>
  408c78:	b	408ca4 <printf@plt+0x6fd4>
  408c7c:	stur	x0, [x29, #-96]
  408c80:	stur	w1, [x29, #-100]
  408c84:	b	408c98 <printf@plt+0x6fc8>
  408c88:	stur	x0, [x29, #-96]
  408c8c:	stur	w1, [x29, #-100]
  408c90:	ldr	x0, [sp, #104]
  408c94:	bl	42588c <_ZdlPv@@Base>
  408c98:	sub	x0, x29, #0x58
  408c9c:	bl	412380 <printf@plt+0x106b0>
  408ca0:	b	409030 <printf@plt+0x7360>
  408ca4:	ldr	x8, [sp, #120]
  408ca8:	add	x0, x8, #0x50
  408cac:	bl	416ef4 <printf@plt+0x15224>
  408cb0:	bl	416ef4 <printf@plt+0x15224>
  408cb4:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408cb8:	add	x8, x8, #0xf70
  408cbc:	ldr	w9, [x8]
  408cc0:	cbz	w9, 408db8 <printf@plt+0x70e8>
  408cc4:	ldr	x8, [sp, #120]
  408cc8:	ldr	x0, [x8, #536]
  408ccc:	bl	416120 <printf@plt+0x14450>
  408cd0:	cbnz	w0, 408ce0 <printf@plt+0x7010>
  408cd4:	ldr	x8, [sp, #120]
  408cd8:	ldr	x0, [x8, #536]
  408cdc:	bl	41600c <printf@plt+0x1433c>
  408ce0:	ldr	x8, [sp, #120]
  408ce4:	ldr	w9, [x8, #488]
  408ce8:	cmp	w9, #0x4
  408cec:	b.ge	408d60 <printf@plt+0x7090>  // b.tcont
  408cf0:	ldr	x8, [sp, #120]
  408cf4:	add	x0, x8, #0x50
  408cf8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408cfc:	add	x1, x1, #0x2bd
  408d00:	bl	416d24 <printf@plt+0x15054>
  408d04:	ldr	x8, [sp, #120]
  408d08:	add	x9, x8, #0x50
  408d0c:	add	x1, x8, #0x1f0
  408d10:	mov	x0, x9
  408d14:	bl	417180 <printf@plt+0x154b0>
  408d18:	ldr	x8, [sp, #120]
  408d1c:	add	x9, x8, #0x50
  408d20:	mov	x0, x9
  408d24:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408d28:	add	x1, x1, #0x2d1
  408d2c:	bl	416d24 <printf@plt+0x15054>
  408d30:	bl	416ef4 <printf@plt+0x15224>
  408d34:	ldur	x1, [x29, #-16]
  408d38:	ldr	x8, [sp, #120]
  408d3c:	mov	x0, x8
  408d40:	bl	408858 <printf@plt+0x6b88>
  408d44:	ldr	x8, [sp, #120]
  408d48:	add	x0, x8, #0x50
  408d4c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408d50:	add	x1, x1, #0x2d9
  408d54:	bl	416d24 <printf@plt+0x15054>
  408d58:	bl	416ef4 <printf@plt+0x15224>
  408d5c:	b	408db4 <printf@plt+0x70e4>
  408d60:	ldr	x8, [sp, #120]
  408d64:	add	x0, x8, #0x50
  408d68:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408d6c:	add	x1, x1, #0x2de
  408d70:	bl	416d24 <printf@plt+0x15054>
  408d74:	ldr	x8, [sp, #120]
  408d78:	add	x9, x8, #0x50
  408d7c:	add	x1, x8, #0x1f0
  408d80:	mov	x0, x9
  408d84:	bl	417180 <printf@plt+0x154b0>
  408d88:	bl	416ef4 <printf@plt+0x15224>
  408d8c:	ldur	x1, [x29, #-16]
  408d90:	ldr	x8, [sp, #120]
  408d94:	mov	x0, x8
  408d98:	bl	408858 <printf@plt+0x6b88>
  408d9c:	ldr	x8, [sp, #120]
  408da0:	add	x0, x8, #0x50
  408da4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408da8:	add	x1, x1, #0x2d9
  408dac:	bl	416d24 <printf@plt+0x15054>
  408db0:	bl	416ef4 <printf@plt+0x15224>
  408db4:	b	408e74 <printf@plt+0x71a4>
  408db8:	ldr	x8, [sp, #120]
  408dbc:	add	x0, x8, #0x50
  408dc0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408dc4:	add	x1, x1, #0x2e2
  408dc8:	bl	416d24 <printf@plt+0x15054>
  408dcc:	ldr	x8, [sp, #120]
  408dd0:	add	x9, x8, #0x50
  408dd4:	ldr	w1, [x8, #488]
  408dd8:	mov	x0, x9
  408ddc:	bl	4171e8 <printf@plt+0x15518>
  408de0:	ldur	x1, [x29, #-16]
  408de4:	ldr	x8, [sp, #120]
  408de8:	mov	x0, x8
  408dec:	bl	4089a4 <printf@plt+0x6cd4>
  408df0:	ldr	x8, [sp, #120]
  408df4:	add	x0, x8, #0x50
  408df8:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  408dfc:	add	x9, x9, #0x2cf
  408e00:	mov	x1, x9
  408e04:	str	x9, [sp, #72]
  408e08:	bl	416d24 <printf@plt+0x15054>
  408e0c:	ldr	x8, [sp, #120]
  408e10:	add	x9, x8, #0x50
  408e14:	add	x1, x8, #0x1f0
  408e18:	mov	x0, x9
  408e1c:	bl	417180 <printf@plt+0x154b0>
  408e20:	bl	416ef4 <printf@plt+0x15224>
  408e24:	ldur	x1, [x29, #-16]
  408e28:	ldr	x8, [sp, #120]
  408e2c:	mov	x0, x8
  408e30:	bl	408858 <printf@plt+0x6b88>
  408e34:	ldr	x8, [sp, #120]
  408e38:	add	x0, x8, #0x50
  408e3c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  408e40:	add	x1, x1, #0x2e5
  408e44:	bl	416d24 <printf@plt+0x15054>
  408e48:	ldr	x8, [sp, #120]
  408e4c:	add	x9, x8, #0x50
  408e50:	ldr	w1, [x8, #488]
  408e54:	mov	x0, x9
  408e58:	bl	4171e8 <printf@plt+0x15518>
  408e5c:	ldr	x8, [sp, #120]
  408e60:	add	x9, x8, #0x50
  408e64:	mov	x0, x9
  408e68:	ldr	x1, [sp, #72]
  408e6c:	bl	416d24 <printf@plt+0x15054>
  408e70:	bl	416ef4 <printf@plt+0x15224>
  408e74:	add	x0, sp, #0xa8
  408e78:	adrp	x8, 402000 <printf@plt+0x330>
  408e7c:	add	x8, x8, #0x9ac
  408e80:	blr	x8
  408e84:	mov	x0, #0x78                  	// #120
  408e88:	bl	4257b4 <_Znwm@@Base>
  408e8c:	str	x0, [sp, #64]
  408e90:	b	408e94 <printf@plt+0x71c4>
  408e94:	ldr	x0, [sp, #64]
  408e98:	adrp	x8, 403000 <printf@plt+0x1330>
  408e9c:	add	x8, x8, #0x70
  408ea0:	blr	x8
  408ea4:	b	408ea8 <printf@plt+0x71d8>
  408ea8:	ldr	x8, [sp, #64]
  408eac:	str	x8, [sp, #160]
  408eb0:	ldr	x0, [sp, #160]
  408eb4:	ldr	x9, [sp, #120]
  408eb8:	add	x10, x9, #0x1a8
  408ebc:	add	x11, x9, #0x38
  408ec0:	add	x8, sp, #0x90
  408ec4:	str	x0, [sp, #56]
  408ec8:	mov	x0, x11
  408ecc:	str	x10, [sp, #48]
  408ed0:	bl	4028e0 <printf@plt+0xc10>
  408ed4:	b	408ed8 <printf@plt+0x7208>
  408ed8:	ldr	x0, [sp, #48]
  408edc:	add	x1, sp, #0x90
  408ee0:	bl	402f08 <printf@plt+0x1238>
  408ee4:	str	x0, [sp, #40]
  408ee8:	b	408eec <printf@plt+0x721c>
  408eec:	ldr	x8, [sp, #120]
  408ef0:	add	x0, x8, #0x38
  408ef4:	add	x8, sp, #0x80
  408ef8:	bl	4028e0 <printf@plt+0xc10>
  408efc:	b	408f00 <printf@plt+0x7230>
  408f00:	add	x0, sp, #0x80
  408f04:	bl	412368 <printf@plt+0x10698>
  408f08:	str	w0, [sp, #36]
  408f0c:	b	408f10 <printf@plt+0x7240>
  408f10:	ldr	x8, [sp, #120]
  408f14:	ldr	w4, [x8, #420]
  408f18:	ldr	w5, [x8, #488]
  408f1c:	ldr	w6, [x8, #420]
  408f20:	ldr	w7, [x8, #488]
  408f24:	ldr	x0, [sp, #56]
  408f28:	add	x1, sp, #0xa8
  408f2c:	ldr	x2, [sp, #40]
  408f30:	ldr	w3, [sp, #36]
  408f34:	bl	403140 <printf@plt+0x1470>
  408f38:	b	408f3c <printf@plt+0x726c>
  408f3c:	add	x0, sp, #0x80
  408f40:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408f44:	add	x0, sp, #0x90
  408f48:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  408f4c:	ldr	x8, [sp, #120]
  408f50:	add	x0, x8, #0x1d0
  408f54:	ldr	x1, [sp, #160]
  408f58:	ldr	w2, [x8, #420]
  408f5c:	ldr	w3, [x8, #420]
  408f60:	ldr	w4, [x8, #420]
  408f64:	ldr	w5, [x8, #420]
  408f68:	ldr	w6, [x8, #420]
  408f6c:	bl	4044c0 <printf@plt+0x27f0>
  408f70:	b	408f74 <printf@plt+0x72a4>
  408f74:	ldr	x8, [sp, #120]
  408f78:	ldr	x0, [x8, #536]
  408f7c:	add	x1, x8, #0x50
  408f80:	str	x0, [sp, #24]
  408f84:	mov	x0, x8
  408f88:	str	x1, [sp, #16]
  408f8c:	bl	4073b0 <printf@plt+0x56e0>
  408f90:	str	w0, [sp, #12]
  408f94:	b	408f98 <printf@plt+0x72c8>
  408f98:	ldr	x8, [sp, #120]
  408f9c:	ldr	w4, [x8, #584]
  408fa0:	ldr	w5, [x8, #580]
  408fa4:	ldur	w6, [x29, #-20]
  408fa8:	ldr	x0, [sp, #24]
  408fac:	ldr	x1, [sp, #16]
  408fb0:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  408fb4:	add	x2, x2, #0x5e1
  408fb8:	ldr	w3, [sp, #12]
  408fbc:	bl	415f44 <printf@plt+0x14274>
  408fc0:	b	408fc4 <printf@plt+0x72f4>
  408fc4:	add	x0, sp, #0xa8
  408fc8:	bl	412380 <printf@plt+0x106b0>
  408fcc:	b	409020 <printf@plt+0x7350>
  408fd0:	stur	x0, [x29, #-96]
  408fd4:	stur	w1, [x29, #-100]
  408fd8:	b	409014 <printf@plt+0x7344>
  408fdc:	stur	x0, [x29, #-96]
  408fe0:	stur	w1, [x29, #-100]
  408fe4:	ldr	x0, [sp, #64]
  408fe8:	bl	42588c <_ZdlPv@@Base>
  408fec:	b	409014 <printf@plt+0x7344>
  408ff0:	stur	x0, [x29, #-96]
  408ff4:	stur	w1, [x29, #-100]
  408ff8:	b	40900c <printf@plt+0x733c>
  408ffc:	stur	x0, [x29, #-96]
  409000:	stur	w1, [x29, #-100]
  409004:	add	x0, sp, #0x80
  409008:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40900c:	add	x0, sp, #0x90
  409010:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409014:	add	x0, sp, #0xa8
  409018:	bl	412380 <printf@plt+0x106b0>
  40901c:	b	409030 <printf@plt+0x7360>
  409020:	ldr	x28, [sp, #352]
  409024:	ldp	x29, x30, [sp, #336]
  409028:	add	sp, sp, #0x170
  40902c:	ret
  409030:	ldur	x0, [x29, #-96]
  409034:	bl	401c50 <_Unwind_Resume@plt>
  409038:	sub	sp, sp, #0x40
  40903c:	stp	x29, x30, [sp, #48]
  409040:	add	x29, sp, #0x30
  409044:	stur	x0, [x29, #-8]
  409048:	stur	w1, [x29, #-12]
  40904c:	ldur	x8, [x29, #-8]
  409050:	ldur	w9, [x29, #-12]
  409054:	str	x8, [sp, #24]
  409058:	cbnz	w9, 40911c <printf@plt+0x744c>
  40905c:	stur	wzr, [x29, #-16]
  409060:	ldur	w8, [x29, #-16]
  409064:	ldr	x9, [sp, #24]
  409068:	add	x0, x9, #0x1f0
  40906c:	str	w8, [sp, #20]
  409070:	bl	412368 <printf@plt+0x10698>
  409074:	mov	w8, #0x0                   	// #0
  409078:	ldr	w10, [sp, #20]
  40907c:	cmp	w10, w0
  409080:	str	w8, [sp, #16]
  409084:	b.ge	4090d8 <printf@plt+0x7408>  // b.tcont
  409088:	ldr	x8, [sp, #24]
  40908c:	add	x0, x8, #0x1f0
  409090:	ldur	w1, [x29, #-16]
  409094:	bl	41269c <printf@plt+0x109cc>
  409098:	ldrb	w9, [x0]
  40909c:	mov	w10, #0x1                   	// #1
  4090a0:	cmp	w9, #0x2e
  4090a4:	str	w10, [sp, #12]
  4090a8:	b.eq	4090d0 <printf@plt+0x7400>  // b.none
  4090ac:	ldr	x8, [sp, #24]
  4090b0:	add	x0, x8, #0x1f0
  4090b4:	ldur	w1, [x29, #-16]
  4090b8:	bl	41269c <printf@plt+0x109cc>
  4090bc:	ldrb	w0, [x0]
  4090c0:	bl	409178 <printf@plt+0x74a8>
  4090c4:	cmp	w0, #0x0
  4090c8:	cset	w9, ne  // ne = any
  4090cc:	str	w9, [sp, #12]
  4090d0:	ldr	w8, [sp, #12]
  4090d4:	str	w8, [sp, #16]
  4090d8:	ldr	w8, [sp, #16]
  4090dc:	tbnz	w8, #0, 4090e4 <printf@plt+0x7414>
  4090e0:	b	40911c <printf@plt+0x744c>
  4090e4:	ldr	x8, [sp, #24]
  4090e8:	add	x0, x8, #0x1f0
  4090ec:	ldur	w1, [x29, #-16]
  4090f0:	bl	41269c <printf@plt+0x109cc>
  4090f4:	ldrb	w9, [x0]
  4090f8:	cmp	w9, #0x2e
  4090fc:	b.ne	40910c <printf@plt+0x743c>  // b.any
  409100:	ldur	w8, [x29, #-12]
  409104:	add	w8, w8, #0x1
  409108:	stur	w8, [x29, #-12]
  40910c:	ldur	w8, [x29, #-16]
  409110:	add	w8, w8, #0x1
  409114:	stur	w8, [x29, #-16]
  409118:	b	409060 <printf@plt+0x7390>
  40911c:	ldur	w8, [x29, #-12]
  409120:	add	w8, w8, #0x1
  409124:	ldr	x9, [sp, #24]
  409128:	str	w8, [x9, #488]
  40912c:	ldr	w8, [x9, #488]
  409130:	cmp	w8, #0x2
  409134:	b.lt	40916c <printf@plt+0x749c>  // b.tstop
  409138:	ldr	x8, [sp, #24]
  40913c:	ldr	w9, [x8, #488]
  409140:	adrp	x10, 442000 <_Znam@GLIBCXX_3.4>
  409144:	add	x10, x10, #0x248
  409148:	ldr	w11, [x10]
  40914c:	cmp	w9, w11
  409150:	b.gt	40916c <printf@plt+0x749c>
  409154:	ldr	x8, [sp, #24]
  409158:	ldr	w9, [x8, #416]
  40915c:	add	w9, w9, #0x1
  409160:	str	w9, [x8, #416]
  409164:	mov	x0, x8
  409168:	bl	4091b4 <printf@plt+0x74e4>
  40916c:	ldp	x29, x30, [sp, #48]
  409170:	add	sp, sp, #0x40
  409174:	ret
  409178:	sub	sp, sp, #0x10
  40917c:	strb	w0, [sp, #15]
  409180:	ldrb	w8, [sp, #15]
  409184:	mov	w9, #0x0                   	// #0
  409188:	cmp	w8, #0x30
  40918c:	str	w9, [sp, #8]
  409190:	b.lt	4091a4 <printf@plt+0x74d4>  // b.tstop
  409194:	ldrb	w8, [sp, #15]
  409198:	cmp	w8, #0x39
  40919c:	cset	w8, le
  4091a0:	str	w8, [sp, #8]
  4091a4:	ldr	w8, [sp, #8]
  4091a8:	and	w0, w8, #0x1
  4091ac:	add	sp, sp, #0x10
  4091b0:	ret
  4091b4:	sub	sp, sp, #0xd0
  4091b8:	stp	x29, x30, [sp, #192]
  4091bc:	add	x29, sp, #0xc0
  4091c0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4091c4:	add	x8, x8, #0xf68
  4091c8:	stur	x0, [x29, #-8]
  4091cc:	ldur	x9, [x29, #-8]
  4091d0:	ldr	w10, [x8]
  4091d4:	str	x9, [sp, #64]
  4091d8:	cbz	w10, 409438 <printf@plt+0x7768>
  4091dc:	ldr	x8, [sp, #64]
  4091e0:	ldr	x0, [x8, #536]
  4091e4:	bl	415614 <printf@plt+0x13944>
  4091e8:	ldr	x8, [sp, #64]
  4091ec:	add	x9, x8, #0x50
  4091f0:	mov	x0, x9
  4091f4:	bl	416a6c <printf@plt+0x14d9c>
  4091f8:	ldr	x8, [sp, #64]
  4091fc:	add	x9, x8, #0x50
  409200:	add	x10, x8, #0x38
  409204:	mov	x0, x10
  409208:	str	x9, [sp, #56]
  40920c:	bl	402674 <printf@plt+0x9a4>
  409210:	ldr	x8, [sp, #56]
  409214:	str	x0, [sp, #48]
  409218:	mov	x0, x8
  40921c:	ldr	x1, [sp, #48]
  409220:	bl	4169c8 <printf@plt+0x14cf8>
  409224:	ldr	x8, [sp, #64]
  409228:	add	x9, x8, #0x38
  40922c:	mov	x10, xzr
  409230:	mov	x1, x10
  409234:	mov	x0, x1
  409238:	mov	x1, x10
  40923c:	mov	x2, x10
  409240:	mov	w3, #0x1                   	// #1
  409244:	str	x9, [sp, #40]
  409248:	bl	428468 <_ZdlPvm@@Base+0x2bb0>
  40924c:	ldr	x8, [sp, #40]
  409250:	str	x0, [sp, #32]
  409254:	mov	x0, x8
  409258:	ldr	x1, [sp, #32]
  40925c:	bl	402700 <printf@plt+0xa30>
  409260:	sub	x0, x29, #0x18
  409264:	adrp	x1, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409268:	add	x1, x1, #0xf48
  40926c:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  409270:	sub	x0, x29, #0x28
  409274:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  409278:	add	x1, x1, #0x1a8
  40927c:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  409280:	b	409284 <printf@plt+0x75b4>
  409284:	sub	x0, x29, #0x18
  409288:	sub	x1, x29, #0x28
  40928c:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  409290:	b	409294 <printf@plt+0x75c4>
  409294:	sub	x0, x29, #0x28
  409298:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40929c:	ldr	x8, [sp, #64]
  4092a0:	ldr	w0, [x8, #416]
  4092a4:	sub	x8, x29, #0x48
  4092a8:	bl	427890 <_ZdlPvm@@Base+0x1fd8>
  4092ac:	b	4092b0 <printf@plt+0x75e0>
  4092b0:	sub	x0, x29, #0x18
  4092b4:	sub	x1, x29, #0x48
  4092b8:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  4092bc:	b	4092c0 <printf@plt+0x75f0>
  4092c0:	sub	x0, x29, #0x48
  4092c4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4092c8:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4092cc:	add	x8, x8, #0x240
  4092d0:	ldr	w9, [x8]
  4092d4:	cbnz	w9, 409350 <printf@plt+0x7680>
  4092d8:	sub	x0, x29, #0x58
  4092dc:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4092e0:	add	x1, x1, #0x2e9
  4092e4:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  4092e8:	b	4092ec <printf@plt+0x761c>
  4092ec:	sub	x0, x29, #0x18
  4092f0:	sub	x1, x29, #0x58
  4092f4:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  4092f8:	b	4092fc <printf@plt+0x762c>
  4092fc:	sub	x0, x29, #0x58
  409300:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409304:	b	409394 <printf@plt+0x76c4>
  409308:	stur	x0, [x29, #-48]
  40930c:	stur	w1, [x29, #-52]
  409310:	b	40942c <printf@plt+0x775c>
  409314:	stur	x0, [x29, #-48]
  409318:	stur	w1, [x29, #-52]
  40931c:	sub	x0, x29, #0x28
  409320:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409324:	b	40942c <printf@plt+0x775c>
  409328:	stur	x0, [x29, #-48]
  40932c:	stur	w1, [x29, #-52]
  409330:	sub	x0, x29, #0x48
  409334:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409338:	b	40942c <printf@plt+0x775c>
  40933c:	stur	x0, [x29, #-48]
  409340:	stur	w1, [x29, #-52]
  409344:	sub	x0, x29, #0x58
  409348:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40934c:	b	40942c <printf@plt+0x775c>
  409350:	add	x0, sp, #0x58
  409354:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  409358:	add	x1, x1, #0x2f0
  40935c:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  409360:	b	409364 <printf@plt+0x7694>
  409364:	sub	x0, x29, #0x18
  409368:	add	x1, sp, #0x58
  40936c:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  409370:	b	409374 <printf@plt+0x76a4>
  409374:	add	x0, sp, #0x58
  409378:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40937c:	b	409394 <printf@plt+0x76c4>
  409380:	stur	x0, [x29, #-48]
  409384:	stur	w1, [x29, #-52]
  409388:	add	x0, sp, #0x58
  40938c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409390:	b	40942c <printf@plt+0x775c>
  409394:	sub	x0, x29, #0x18
  409398:	mov	w8, wzr
  40939c:	mov	w1, w8
  4093a0:	bl	412598 <printf@plt+0x108c8>
  4093a4:	b	4093a8 <printf@plt+0x76d8>
  4093a8:	ldr	x8, [sp, #64]
  4093ac:	add	x0, x8, #0x38
  4093b0:	add	x9, sp, #0x48
  4093b4:	str	x0, [sp, #24]
  4093b8:	mov	x0, x9
  4093bc:	sub	x1, x29, #0x18
  4093c0:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  4093c4:	b	4093c8 <printf@plt+0x76f8>
  4093c8:	ldr	x0, [sp, #24]
  4093cc:	add	x1, sp, #0x48
  4093d0:	bl	4027e4 <printf@plt+0xb14>
  4093d4:	b	4093d8 <printf@plt+0x7708>
  4093d8:	add	x0, sp, #0x48
  4093dc:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4093e0:	ldr	x8, [sp, #64]
  4093e4:	add	x0, x8, #0x50
  4093e8:	add	x9, x8, #0x38
  4093ec:	str	x0, [sp, #16]
  4093f0:	mov	x0, x9
  4093f4:	bl	402674 <printf@plt+0x9a4>
  4093f8:	str	x0, [sp, #8]
  4093fc:	b	409400 <printf@plt+0x7730>
  409400:	ldr	x0, [sp, #16]
  409404:	ldr	x1, [sp, #8]
  409408:	bl	4169c8 <printf@plt+0x14cf8>
  40940c:	b	409410 <printf@plt+0x7740>
  409410:	sub	x0, x29, #0x18
  409414:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409418:	b	409438 <printf@plt+0x7768>
  40941c:	stur	x0, [x29, #-48]
  409420:	stur	w1, [x29, #-52]
  409424:	add	x0, sp, #0x48
  409428:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40942c:	sub	x0, x29, #0x18
  409430:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409434:	b	409444 <printf@plt+0x7774>
  409438:	ldp	x29, x30, [sp, #192]
  40943c:	add	sp, sp, #0xd0
  409440:	ret
  409444:	ldur	x0, [x29, #-48]
  409448:	bl	401c50 <_Unwind_Resume@plt>
  40944c:	sub	sp, sp, #0x90
  409450:	stp	x29, x30, [sp, #128]
  409454:	add	x29, sp, #0x80
  409458:	stur	x0, [x29, #-8]
  40945c:	stur	x1, [x29, #-16]
  409460:	ldur	x8, [x29, #-8]
  409464:	ldur	x0, [x29, #-16]
  409468:	str	x8, [sp, #40]
  40946c:	bl	401a30 <atoi@plt>
  409470:	stur	w0, [x29, #-28]
  409474:	ldr	x8, [sp, #40]
  409478:	add	x0, x8, #0x1f0
  40947c:	bl	4274fc <_ZdlPvm@@Base+0x1c44>
  409480:	ldr	x8, [sp, #40]
  409484:	ldr	x0, [x8, #528]
  409488:	bl	4048a4 <printf@plt+0x2bd4>
  40948c:	ldr	x8, [sp, #40]
  409490:	ldr	x0, [x8, #528]
  409494:	bl	40485c <printf@plt+0x2b8c>
  409498:	cbnz	w0, 4096ec <printf@plt+0x7a1c>
  40949c:	ldr	x8, [sp, #40]
  4094a0:	ldr	x0, [x8, #528]
  4094a4:	bl	4048c4 <printf@plt+0x2bf4>
  4094a8:	stur	x0, [x29, #-24]
  4094ac:	ldur	x8, [x29, #-24]
  4094b0:	ldr	w9, [x8, #80]
  4094b4:	stur	w9, [x29, #-32]
  4094b8:	ldur	x0, [x29, #-24]
  4094bc:	bl	403efc <printf@plt+0x222c>
  4094c0:	cbz	w0, 409578 <printf@plt+0x78a8>
  4094c4:	ldur	x8, [x29, #-24]
  4094c8:	ldr	x8, [x8, #64]
  4094cc:	add	x0, x8, #0x14
  4094d0:	bl	4081d0 <printf@plt+0x6500>
  4094d4:	sub	x8, x29, #0x30
  4094d8:	str	x0, [sp, #32]
  4094dc:	mov	x0, x8
  4094e0:	ldr	x1, [sp, #32]
  4094e4:	str	x8, [sp, #24]
  4094e8:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  4094ec:	ldr	x0, [sp, #24]
  4094f0:	bl	412600 <printf@plt+0x10930>
  4094f4:	str	w0, [sp, #20]
  4094f8:	b	4094fc <printf@plt+0x782c>
  4094fc:	ldr	w8, [sp, #20]
  409500:	cbnz	w8, 40956c <printf@plt+0x789c>
  409504:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409508:	add	x8, x8, #0xf6c
  40950c:	mov	w9, #0x1                   	// #1
  409510:	str	w9, [x8]
  409514:	ldur	w9, [x29, #-32]
  409518:	ldur	x8, [x29, #-24]
  40951c:	ldr	w10, [x8, #80]
  409520:	cmp	w9, w10
  409524:	b.ge	409558 <printf@plt+0x7888>  // b.tcont
  409528:	ldr	x8, [sp, #40]
  40952c:	add	x0, x8, #0x1f0
  409530:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  409534:	add	x1, x1, #0xf27
  409538:	bl	426e18 <_ZdlPvm@@Base+0x1560>
  40953c:	b	409540 <printf@plt+0x7870>
  409540:	b	409558 <printf@plt+0x7888>
  409544:	stur	x0, [x29, #-56]
  409548:	stur	w1, [x29, #-60]
  40954c:	sub	x0, x29, #0x30
  409550:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409554:	b	409730 <printf@plt+0x7a60>
  409558:	ldr	x8, [sp, #40]
  40955c:	add	x0, x8, #0x1f0
  409560:	sub	x1, x29, #0x30
  409564:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  409568:	b	40956c <printf@plt+0x789c>
  40956c:	sub	x0, x29, #0x30
  409570:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409574:	b	409698 <printf@plt+0x79c8>
  409578:	ldur	x0, [x29, #-24]
  40957c:	bl	403b44 <printf@plt+0x1e74>
  409580:	cbnz	w0, 4095b4 <printf@plt+0x78e4>
  409584:	ldur	x0, [x29, #-24]
  409588:	bl	403c04 <printf@plt+0x1f34>
  40958c:	cbnz	w0, 4095b4 <printf@plt+0x78e4>
  409590:	ldur	x0, [x29, #-24]
  409594:	bl	403ba4 <printf@plt+0x1ed4>
  409598:	cbnz	w0, 4095b4 <printf@plt+0x78e4>
  40959c:	ldur	x0, [x29, #-24]
  4095a0:	bl	403ae4 <printf@plt+0x1e14>
  4095a4:	cbnz	w0, 4095b4 <printf@plt+0x78e4>
  4095a8:	ldur	x0, [x29, #-24]
  4095ac:	bl	403c64 <printf@plt+0x1f94>
  4095b0:	cbz	w0, 4095c4 <printf@plt+0x78f4>
  4095b4:	ldur	x1, [x29, #-24]
  4095b8:	ldr	x0, [sp, #40]
  4095bc:	bl	407a2c <printf@plt+0x5d5c>
  4095c0:	b	409698 <printf@plt+0x79c8>
  4095c4:	ldur	x0, [x29, #-24]
  4095c8:	bl	403a14 <printf@plt+0x1d44>
  4095cc:	cbz	w0, 4095e0 <printf@plt+0x7910>
  4095d0:	mov	w8, #0x1                   	// #1
  4095d4:	ldr	x9, [sp, #40]
  4095d8:	str	w8, [x9, #572]
  4095dc:	b	409698 <printf@plt+0x79c8>
  4095e0:	ldur	x0, [x29, #-24]
  4095e4:	bl	40388c <printf@plt+0x1bbc>
  4095e8:	cbz	w0, 4095f8 <printf@plt+0x7928>
  4095ec:	ldr	x8, [sp, #40]
  4095f0:	str	wzr, [x8, #572]
  4095f4:	b	409698 <printf@plt+0x79c8>
  4095f8:	ldur	x0, [x29, #-24]
  4095fc:	bl	4036ec <printf@plt+0x1a1c>
  409600:	cbnz	w0, 409698 <printf@plt+0x79c8>
  409604:	ldur	x0, [x29, #-24]
  409608:	bl	403704 <printf@plt+0x1a34>
  40960c:	cbnz	w0, 409698 <printf@plt+0x79c8>
  409610:	ldur	w8, [x29, #-32]
  409614:	ldur	x9, [x29, #-24]
  409618:	ldr	w10, [x9, #80]
  40961c:	cmp	w8, w10
  409620:	b.ge	409638 <printf@plt+0x7968>  // b.tcont
  409624:	ldr	x8, [sp, #40]
  409628:	add	x0, x8, #0x1f0
  40962c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  409630:	add	x1, x1, #0xf27
  409634:	bl	426e18 <_ZdlPvm@@Base+0x1560>
  409638:	ldur	x8, [x29, #-24]
  40963c:	ldr	w9, [x8, #88]
  409640:	stur	w9, [x29, #-32]
  409644:	ldur	x8, [x29, #-24]
  409648:	ldr	x1, [x8, #64]
  40964c:	ldur	x8, [x29, #-24]
  409650:	ldr	w2, [x8, #72]
  409654:	add	x8, sp, #0x30
  409658:	mov	x0, x8
  40965c:	str	x8, [sp, #8]
  409660:	bl	426794 <_ZdlPvm@@Base+0xedc>
  409664:	ldr	x8, [sp, #40]
  409668:	add	x0, x8, #0x1f0
  40966c:	ldr	x1, [sp, #8]
  409670:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  409674:	b	409678 <printf@plt+0x79a8>
  409678:	add	x0, sp, #0x30
  40967c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409680:	b	409698 <printf@plt+0x79c8>
  409684:	stur	x0, [x29, #-56]
  409688:	stur	w1, [x29, #-60]
  40968c:	add	x0, sp, #0x30
  409690:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  409694:	b	409730 <printf@plt+0x7a60>
  409698:	ldr	x8, [sp, #40]
  40969c:	ldr	x0, [x8, #528]
  4096a0:	bl	4048a4 <printf@plt+0x2bd4>
  4096a4:	ldr	x8, [sp, #40]
  4096a8:	ldr	x0, [x8, #528]
  4096ac:	bl	4048c4 <printf@plt+0x2bf4>
  4096b0:	stur	x0, [x29, #-24]
  4096b4:	ldr	x8, [sp, #40]
  4096b8:	ldr	x0, [x8, #528]
  4096bc:	bl	40485c <printf@plt+0x2b8c>
  4096c0:	mov	w9, #0x0                   	// #0
  4096c4:	str	w9, [sp, #4]
  4096c8:	cbnz	w0, 4096e4 <printf@plt+0x7a14>
  4096cc:	ldur	x0, [x29, #-24]
  4096d0:	bl	403a88 <printf@plt+0x1db8>
  4096d4:	cmp	w0, #0x0
  4096d8:	cset	w8, ne  // ne = any
  4096dc:	eor	w8, w8, #0x1
  4096e0:	str	w8, [sp, #4]
  4096e4:	ldr	w8, [sp, #4]
  4096e8:	tbnz	w8, #0, 4094b8 <printf@plt+0x77e8>
  4096ec:	ldur	w1, [x29, #-28]
  4096f0:	ldr	x0, [sp, #40]
  4096f4:	bl	409038 <printf@plt+0x7368>
  4096f8:	ldr	x0, [sp, #40]
  4096fc:	bl	408ae8 <printf@plt+0x6e18>
  409700:	mov	x8, xzr
  409704:	ldr	x9, [sp, #40]
  409708:	str	x8, [x9, #272]
  40970c:	ldr	x0, [x9, #528]
  409710:	bl	4048c4 <printf@plt+0x2bf4>
  409714:	stur	x0, [x29, #-24]
  409718:	ldr	x8, [sp, #40]
  40971c:	ldr	x0, [x8, #528]
  409720:	bl	404884 <printf@plt+0x2bb4>
  409724:	ldp	x29, x30, [sp, #128]
  409728:	add	sp, sp, #0x90
  40972c:	ret
  409730:	ldur	x0, [x29, #-56]
  409734:	bl	401c50 <_Unwind_Resume@plt>
  409738:	sub	sp, sp, #0x50
  40973c:	stp	x29, x30, [sp, #64]
  409740:	add	x29, sp, #0x40
  409744:	mov	w8, #0x1                   	// #1
  409748:	stur	x0, [x29, #-8]
  40974c:	ldur	x9, [x29, #-8]
  409750:	ldr	x0, [x9, #528]
  409754:	str	w8, [sp, #28]
  409758:	str	x9, [sp, #16]
  40975c:	bl	4048c4 <printf@plt+0x2bf4>
  409760:	stur	x0, [x29, #-16]
  409764:	ldr	w8, [sp, #28]
  409768:	stur	w8, [x29, #-20]
  40976c:	ldr	x9, [sp, #16]
  409770:	ldr	x0, [x9, #528]
  409774:	bl	404834 <printf@plt+0x2b64>
  409778:	cbnz	w0, 40984c <printf@plt+0x7b7c>
  40977c:	ldr	x8, [sp, #16]
  409780:	ldr	x0, [x8, #528]
  409784:	bl	4048a4 <printf@plt+0x2bd4>
  409788:	ldr	x8, [sp, #16]
  40978c:	ldr	x0, [x8, #528]
  409790:	bl	4048c4 <printf@plt+0x2bf4>
  409794:	str	x0, [sp, #32]
  409798:	ldr	x0, [sp, #32]
  40979c:	bl	403704 <printf@plt+0x1a34>
  4097a0:	cbnz	w0, 4097bc <printf@plt+0x7aec>
  4097a4:	ldr	x8, [sp, #32]
  4097a8:	ldr	x1, [x8]
  4097ac:	ldr	x0, [sp, #16]
  4097b0:	bl	40985c <printf@plt+0x7b8c>
  4097b4:	cbnz	w0, 4097bc <printf@plt+0x7aec>
  4097b8:	stur	wzr, [x29, #-20]
  4097bc:	ldr	x8, [sp, #16]
  4097c0:	ldr	x0, [x8, #528]
  4097c4:	bl	4048a4 <printf@plt+0x2bd4>
  4097c8:	ldur	w8, [x29, #-20]
  4097cc:	mov	w9, #0x0                   	// #0
  4097d0:	str	w9, [sp, #12]
  4097d4:	cbz	w8, 40981c <printf@plt+0x7b4c>
  4097d8:	ldr	x8, [sp, #16]
  4097dc:	ldr	x0, [x8, #528]
  4097e0:	bl	40485c <printf@plt+0x2b8c>
  4097e4:	mov	w9, #0x0                   	// #0
  4097e8:	str	w9, [sp, #12]
  4097ec:	cbnz	w0, 40981c <printf@plt+0x7b4c>
  4097f0:	ldr	x0, [sp, #32]
  4097f4:	bl	403a14 <printf@plt+0x1d44>
  4097f8:	mov	w8, #0x0                   	// #0
  4097fc:	str	w8, [sp, #12]
  409800:	cbnz	w0, 40981c <printf@plt+0x7b4c>
  409804:	ldr	x0, [sp, #32]
  409808:	bl	40371c <printf@plt+0x1a4c>
  40980c:	cmp	w0, #0x0
  409810:	cset	w8, ne  // ne = any
  409814:	eor	w8, w8, #0x1
  409818:	str	w8, [sp, #12]
  40981c:	ldr	w8, [sp, #12]
  409820:	tbnz	w8, #0, 409788 <printf@plt+0x7ab8>
  409824:	ldr	x8, [sp, #16]
  409828:	ldr	x0, [x8, #528]
  40982c:	bl	4048c4 <printf@plt+0x2bf4>
  409830:	ldur	x8, [x29, #-16]
  409834:	cmp	x0, x8
  409838:	b.eq	40984c <printf@plt+0x7b7c>  // b.none
  40983c:	ldr	x8, [sp, #16]
  409840:	ldr	x0, [x8, #528]
  409844:	bl	404884 <printf@plt+0x2bb4>
  409848:	b	409824 <printf@plt+0x7b54>
  40984c:	ldur	w0, [x29, #-20]
  409850:	ldp	x29, x30, [sp, #64]
  409854:	add	sp, sp, #0x50
  409858:	ret
  40985c:	sub	sp, sp, #0x40
  409860:	stp	x29, x30, [sp, #48]
  409864:	add	x29, sp, #0x30
  409868:	stur	x0, [x29, #-16]
  40986c:	str	x1, [sp, #24]
  409870:	ldr	x8, [sp, #24]
  409874:	cbz	x8, 4098b8 <printf@plt+0x7be8>
  409878:	ldr	x0, [sp, #24]
  40987c:	bl	41ed3c <printf@plt+0x1d06c>
  409880:	str	x0, [sp, #16]
  409884:	ldr	x8, [sp, #16]
  409888:	mov	w9, #0x0                   	// #0
  40988c:	str	w9, [sp, #12]
  409890:	cbz	x8, 4098a8 <printf@plt+0x7bd8>
  409894:	ldr	x8, [sp, #16]
  409898:	ldrb	w9, [x8]
  40989c:	cmp	w9, #0x43
  4098a0:	cset	w9, eq  // eq = none
  4098a4:	str	w9, [sp, #12]
  4098a8:	ldr	w8, [sp, #12]
  4098ac:	and	w8, w8, #0x1
  4098b0:	stur	w8, [x29, #-4]
  4098b4:	b	4098bc <printf@plt+0x7bec>
  4098b8:	stur	wzr, [x29, #-4]
  4098bc:	ldur	w0, [x29, #-4]
  4098c0:	ldp	x29, x30, [sp, #48]
  4098c4:	add	sp, sp, #0x40
  4098c8:	ret
  4098cc:	sub	sp, sp, #0x30
  4098d0:	stp	x29, x30, [sp, #32]
  4098d4:	add	x29, sp, #0x20
  4098d8:	mov	w8, #0xffffffff            	// #-1
  4098dc:	stur	x0, [x29, #-8]
  4098e0:	str	x1, [sp, #16]
  4098e4:	ldur	x9, [x29, #-8]
  4098e8:	ldr	w10, [x9, #576]
  4098ec:	cmp	w10, w8
  4098f0:	str	x9, [sp, #8]
  4098f4:	b.ne	409908 <printf@plt+0x7c38>  // b.any
  4098f8:	ldr	x0, [sp, #16]
  4098fc:	bl	401a30 <atoi@plt>
  409900:	ldr	x8, [sp, #8]
  409904:	str	w0, [x8, #576]
  409908:	ldr	x0, [sp, #16]
  40990c:	bl	401a30 <atoi@plt>
  409910:	ldr	x8, [sp, #8]
  409914:	str	w0, [x8, #644]
  409918:	mov	w9, #0x1                   	// #1
  40991c:	str	w9, [x8, #640]
  409920:	ldp	x29, x30, [sp, #32]
  409924:	add	sp, sp, #0x30
  409928:	ret
  40992c:	sub	sp, sp, #0x30
  409930:	stp	x29, x30, [sp, #32]
  409934:	add	x29, sp, #0x20
  409938:	mov	w8, #0x1                   	// #1
  40993c:	stur	x0, [x29, #-8]
  409940:	str	x1, [sp, #16]
  409944:	ldur	x9, [x29, #-8]
  409948:	ldr	x0, [sp, #16]
  40994c:	str	w8, [sp, #12]
  409950:	str	x9, [sp]
  409954:	bl	401a30 <atoi@plt>
  409958:	ldr	x9, [sp]
  40995c:	str	w0, [x9, #636]
  409960:	ldr	w8, [sp, #12]
  409964:	str	w8, [x9, #632]
  409968:	ldp	x29, x30, [sp, #32]
  40996c:	add	sp, sp, #0x30
  409970:	ret
  409974:	sub	sp, sp, #0x30
  409978:	stp	x29, x30, [sp, #32]
  40997c:	add	x29, sp, #0x20
  409980:	mov	w8, #0x1                   	// #1
  409984:	stur	x0, [x29, #-8]
  409988:	str	x1, [sp, #16]
  40998c:	ldur	x9, [x29, #-8]
  409990:	ldr	x0, [sp, #16]
  409994:	str	w8, [sp, #12]
  409998:	str	x9, [sp]
  40999c:	bl	401a30 <atoi@plt>
  4099a0:	ldr	x9, [sp]
  4099a4:	str	w0, [x9, #628]
  4099a8:	ldr	w8, [sp, #12]
  4099ac:	str	w8, [x9, #624]
  4099b0:	ldp	x29, x30, [sp, #32]
  4099b4:	add	sp, sp, #0x30
  4099b8:	ret
  4099bc:	sub	sp, sp, #0x30
  4099c0:	stp	x29, x30, [sp, #32]
  4099c4:	add	x29, sp, #0x20
  4099c8:	stur	x0, [x29, #-8]
  4099cc:	str	x1, [sp, #16]
  4099d0:	ldur	x8, [x29, #-8]
  4099d4:	ldr	w9, [x8, #572]
  4099d8:	str	x8, [sp, #8]
  4099dc:	cbz	w9, 4099fc <printf@plt+0x7d2c>
  4099e0:	mov	w8, #0x2                   	// #2
  4099e4:	ldr	x9, [sp, #8]
  4099e8:	str	w8, [x9, #564]
  4099ec:	ldr	x0, [sp, #16]
  4099f0:	bl	401a30 <atoi@plt>
  4099f4:	ldr	x9, [sp, #8]
  4099f8:	str	w0, [x9, #596]
  4099fc:	ldp	x29, x30, [sp, #32]
  409a00:	add	sp, sp, #0x30
  409a04:	ret
  409a08:	sub	sp, sp, #0x30
  409a0c:	stp	x29, x30, [sp, #32]
  409a10:	add	x29, sp, #0x20
  409a14:	stur	x0, [x29, #-8]
  409a18:	str	x1, [sp, #16]
  409a1c:	ldur	x8, [x29, #-8]
  409a20:	ldr	x0, [sp, #16]
  409a24:	str	x8, [sp, #8]
  409a28:	bl	401a30 <atoi@plt>
  409a2c:	ldr	x8, [sp, #8]
  409a30:	str	w0, [x8, #604]
  409a34:	ldp	x29, x30, [sp, #32]
  409a38:	add	sp, sp, #0x30
  409a3c:	ret
  409a40:	sub	sp, sp, #0x40
  409a44:	stp	x29, x30, [sp, #48]
  409a48:	add	x29, sp, #0x30
  409a4c:	stur	x0, [x29, #-8]
  409a50:	stur	x1, [x29, #-16]
  409a54:	ldur	x8, [x29, #-8]
  409a58:	ldr	x0, [x8, #528]
  409a5c:	str	x8, [sp, #8]
  409a60:	bl	404810 <printf@plt+0x2b40>
  409a64:	cbnz	w0, 409b64 <printf@plt+0x7e94>
  409a68:	ldr	x8, [sp, #8]
  409a6c:	ldr	x0, [x8, #528]
  409a70:	bl	4048c4 <printf@plt+0x2bf4>
  409a74:	str	x0, [sp, #24]
  409a78:	ldr	x8, [sp, #8]
  409a7c:	ldr	x0, [x8, #528]
  409a80:	bl	4048c4 <printf@plt+0x2bf4>
  409a84:	str	x0, [sp, #16]
  409a88:	ldr	x0, [sp, #16]
  409a8c:	bl	403704 <printf@plt+0x1a34>
  409a90:	mov	w8, #0x0                   	// #0
  409a94:	str	w8, [sp, #4]
  409a98:	cbz	w0, 409ab8 <printf@plt+0x7de8>
  409a9c:	ldr	x8, [sp, #8]
  409aa0:	ldr	x0, [x8, #528]
  409aa4:	bl	40485c <printf@plt+0x2b8c>
  409aa8:	cmp	w0, #0x0
  409aac:	cset	w9, ne  // ne = any
  409ab0:	eor	w9, w9, #0x1
  409ab4:	str	w9, [sp, #4]
  409ab8:	ldr	w8, [sp, #4]
  409abc:	tbnz	w8, #0, 409ac4 <printf@plt+0x7df4>
  409ac0:	b	409b24 <printf@plt+0x7e54>
  409ac4:	ldr	x0, [sp, #16]
  409ac8:	bl	4037d4 <printf@plt+0x1b04>
  409acc:	cbz	w0, 409b04 <printf@plt+0x7e34>
  409ad0:	ldr	x8, [sp, #16]
  409ad4:	ldr	x9, [sp, #24]
  409ad8:	cmp	x8, x9
  409adc:	b.eq	409b00 <printf@plt+0x7e30>  // b.none
  409ae0:	ldr	x8, [sp, #8]
  409ae4:	ldr	x0, [x8, #528]
  409ae8:	bl	404884 <printf@plt+0x2bb4>
  409aec:	ldr	x8, [sp, #8]
  409af0:	ldr	x0, [x8, #528]
  409af4:	bl	4048c4 <printf@plt+0x2bf4>
  409af8:	str	x0, [sp, #16]
  409afc:	b	409ad0 <printf@plt+0x7e00>
  409b00:	b	409b64 <printf@plt+0x7e94>
  409b04:	ldr	x8, [sp, #8]
  409b08:	ldr	x0, [x8, #528]
  409b0c:	bl	4048a4 <printf@plt+0x2bd4>
  409b10:	ldr	x8, [sp, #8]
  409b14:	ldr	x0, [x8, #528]
  409b18:	bl	4048c4 <printf@plt+0x2bf4>
  409b1c:	str	x0, [sp, #16]
  409b20:	b	409a88 <printf@plt+0x7db8>
  409b24:	ldr	x8, [sp, #16]
  409b28:	ldr	x9, [sp, #24]
  409b2c:	cmp	x8, x9
  409b30:	b.eq	409b54 <printf@plt+0x7e84>  // b.none
  409b34:	ldr	x8, [sp, #8]
  409b38:	ldr	x0, [x8, #528]
  409b3c:	bl	404884 <printf@plt+0x2bb4>
  409b40:	ldr	x8, [sp, #8]
  409b44:	ldr	x0, [x8, #528]
  409b48:	bl	4048c4 <printf@plt+0x2bf4>
  409b4c:	str	x0, [sp, #16]
  409b50:	b	409b24 <printf@plt+0x7e54>
  409b54:	ldur	x0, [x29, #-16]
  409b58:	bl	401a30 <atoi@plt>
  409b5c:	ldr	x8, [sp, #8]
  409b60:	str	w0, [x8, #600]
  409b64:	ldp	x29, x30, [sp, #48]
  409b68:	add	sp, sp, #0x40
  409b6c:	ret
  409b70:	sub	sp, sp, #0x30
  409b74:	stp	x29, x30, [sp, #32]
  409b78:	add	x29, sp, #0x20
  409b7c:	mov	w8, #0x1                   	// #1
  409b80:	stur	x0, [x29, #-8]
  409b84:	str	x1, [sp, #16]
  409b88:	ldur	x9, [x29, #-8]
  409b8c:	ldr	x0, [sp, #16]
  409b90:	str	w8, [sp, #8]
  409b94:	str	x9, [sp]
  409b98:	bl	401a30 <atoi@plt>
  409b9c:	str	w0, [sp, #12]
  409ba0:	ldr	x0, [sp]
  409ba4:	bl	4073b0 <printf@plt+0x56e0>
  409ba8:	ldr	x9, [sp]
  409bac:	ldr	w8, [x9, #584]
  409bb0:	add	w8, w0, w8
  409bb4:	str	w8, [x9, #336]
  409bb8:	ldr	w8, [sp, #8]
  409bbc:	str	w8, [x9, #516]
  409bc0:	ldr	w10, [x9, #572]
  409bc4:	ldr	w11, [sp, #12]
  409bc8:	cmp	w10, w11
  409bcc:	b.eq	409bfc <printf@plt+0x7f2c>  // b.none
  409bd0:	ldr	w8, [sp, #12]
  409bd4:	cbz	w8, 409bf0 <printf@plt+0x7f20>
  409bd8:	ldr	x8, [sp]
  409bdc:	ldr	x0, [x8, #536]
  409be0:	ldr	w2, [x8, #656]
  409be4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  409be8:	add	x1, x1, #0x5e1
  409bec:	bl	415c08 <printf@plt+0x13f38>
  409bf0:	ldr	w8, [sp, #12]
  409bf4:	ldr	x9, [sp]
  409bf8:	str	w8, [x9, #572]
  409bfc:	ldp	x29, x30, [sp, #32]
  409c00:	add	sp, sp, #0x30
  409c04:	ret
  409c08:	sub	sp, sp, #0x60
  409c0c:	stp	x29, x30, [sp, #80]
  409c10:	add	x29, sp, #0x50
  409c14:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  409c18:	add	x8, x8, #0x24b
  409c1c:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  409c20:	add	x9, x9, #0x25a
  409c24:	stur	x0, [x29, #-8]
  409c28:	ldur	x10, [x29, #-8]
  409c2c:	ldr	w11, [x10, #648]
  409c30:	stur	x8, [x29, #-24]
  409c34:	stur	x9, [x29, #-32]
  409c38:	str	x10, [sp, #40]
  409c3c:	cbz	w11, 409e7c <printf@plt+0x81ac>
  409c40:	ldr	x8, [sp, #40]
  409c44:	str	wzr, [x8, #648]
  409c48:	ldr	w9, [x8, #652]
  409c4c:	cmp	w9, #0x0
  409c50:	cset	w9, le
  409c54:	tbnz	w9, #0, 409df4 <printf@plt+0x8124>
  409c58:	ldr	x8, [sp, #40]
  409c5c:	ldr	w9, [x8, #560]
  409c60:	cbnz	w9, 409cf8 <printf@plt+0x8028>
  409c64:	ldr	x8, [sp, #40]
  409c68:	ldr	x0, [x8, #536]
  409c6c:	bl	4155cc <printf@plt+0x138fc>
  409c70:	mov	w9, #0x1                   	// #1
  409c74:	str	w9, [sp, #36]
  409c78:	cbnz	w0, 409c90 <printf@plt+0x7fc0>
  409c7c:	ldr	x8, [sp, #40]
  409c80:	ldr	w9, [x8, #656]
  409c84:	cmp	w9, #0x0
  409c88:	cset	w9, ne  // ne = any
  409c8c:	str	w9, [sp, #36]
  409c90:	ldr	w8, [sp, #36]
  409c94:	and	w8, w8, #0x1
  409c98:	stur	w8, [x29, #-12]
  409c9c:	ldr	x9, [sp, #40]
  409ca0:	ldr	x0, [x9, #536]
  409ca4:	bl	415614 <printf@plt+0x13944>
  409ca8:	mov	w8, #0x1                   	// #1
  409cac:	ldr	x9, [sp, #40]
  409cb0:	str	w8, [x9, #516]
  409cb4:	adrp	x10, 442000 <_Znam@GLIBCXX_3.4>
  409cb8:	add	x10, x10, #0x240
  409cbc:	ldr	w8, [x10]
  409cc0:	cmp	w8, #0x1
  409cc4:	b.ne	409ce0 <printf@plt+0x8010>  // b.any
  409cc8:	ldr	x8, [sp, #40]
  409ccc:	ldr	x0, [x8, #536]
  409cd0:	ldur	w2, [x29, #-12]
  409cd4:	ldur	x1, [x29, #-24]
  409cd8:	bl	415c08 <printf@plt+0x13f38>
  409cdc:	b	409cf4 <printf@plt+0x8024>
  409ce0:	ldr	x8, [sp, #40]
  409ce4:	ldr	x0, [x8, #536]
  409ce8:	ldur	w2, [x29, #-12]
  409cec:	ldur	x1, [x29, #-32]
  409cf0:	bl	415c08 <printf@plt+0x13f38>
  409cf4:	b	409df0 <printf@plt+0x8120>
  409cf8:	ldr	x8, [sp, #40]
  409cfc:	ldr	x0, [x8, #536]
  409d00:	bl	4164e4 <printf@plt+0x14814>
  409d04:	ldur	x8, [x29, #-24]
  409d08:	str	x0, [sp, #24]
  409d0c:	mov	x0, x8
  409d10:	ldr	x1, [sp, #24]
  409d14:	bl	401b80 <strcmp@plt>
  409d18:	cbz	w0, 409dd4 <printf@plt+0x8104>
  409d1c:	ldr	x8, [sp, #40]
  409d20:	ldr	x0, [x8, #536]
  409d24:	bl	4164e4 <printf@plt+0x14814>
  409d28:	ldur	x8, [x29, #-32]
  409d2c:	str	x0, [sp, #16]
  409d30:	mov	x0, x8
  409d34:	ldr	x1, [sp, #16]
  409d38:	bl	401b80 <strcmp@plt>
  409d3c:	cbz	w0, 409dd4 <printf@plt+0x8104>
  409d40:	ldr	x8, [sp, #40]
  409d44:	ldr	x0, [x8, #536]
  409d48:	bl	4155cc <printf@plt+0x138fc>
  409d4c:	mov	w9, #0x1                   	// #1
  409d50:	str	w9, [sp, #12]
  409d54:	cbnz	w0, 409d6c <printf@plt+0x809c>
  409d58:	ldr	x8, [sp, #40]
  409d5c:	ldr	w9, [x8, #656]
  409d60:	cmp	w9, #0x0
  409d64:	cset	w9, ne  // ne = any
  409d68:	str	w9, [sp, #12]
  409d6c:	ldr	w8, [sp, #12]
  409d70:	and	w8, w8, #0x1
  409d74:	stur	w8, [x29, #-16]
  409d78:	ldr	x9, [sp, #40]
  409d7c:	ldr	x0, [x9, #536]
  409d80:	bl	415614 <printf@plt+0x13944>
  409d84:	mov	w8, #0x1                   	// #1
  409d88:	ldr	x9, [sp, #40]
  409d8c:	str	w8, [x9, #516]
  409d90:	adrp	x10, 442000 <_Znam@GLIBCXX_3.4>
  409d94:	add	x10, x10, #0x240
  409d98:	ldr	w8, [x10]
  409d9c:	cmp	w8, #0x1
  409da0:	b.ne	409dbc <printf@plt+0x80ec>  // b.any
  409da4:	ldr	x8, [sp, #40]
  409da8:	ldr	x0, [x8, #536]
  409dac:	ldur	w2, [x29, #-16]
  409db0:	ldur	x1, [x29, #-24]
  409db4:	bl	415c08 <printf@plt+0x13f38>
  409db8:	b	409dd0 <printf@plt+0x8100>
  409dbc:	ldr	x8, [sp, #40]
  409dc0:	ldr	x0, [x8, #536]
  409dc4:	ldur	w2, [x29, #-16]
  409dc8:	ldur	x1, [x29, #-32]
  409dcc:	bl	415c08 <printf@plt+0x13f38>
  409dd0:	b	409df0 <printf@plt+0x8120>
  409dd4:	ldr	x8, [sp, #40]
  409dd8:	ldr	x0, [x8, #536]
  409ddc:	bl	416120 <printf@plt+0x14450>
  409de0:	cbz	w0, 409df0 <printf@plt+0x8120>
  409de4:	ldr	x8, [sp, #40]
  409de8:	ldr	x0, [x8, #536]
  409dec:	bl	4160b8 <printf@plt+0x143e8>
  409df0:	b	409e70 <printf@plt+0x81a0>
  409df4:	ldr	x8, [sp, #40]
  409df8:	ldr	w9, [x8, #560]
  409dfc:	cmp	w9, #0x0
  409e00:	cset	w9, le
  409e04:	tbnz	w9, #0, 409e70 <printf@plt+0x81a0>
  409e08:	ldr	x8, [sp, #40]
  409e0c:	ldr	w9, [x8, #656]
  409e10:	mov	w10, #0x1                   	// #1
  409e14:	str	w10, [sp, #8]
  409e18:	cbnz	w9, 409e34 <printf@plt+0x8164>
  409e1c:	ldr	x8, [sp, #40]
  409e20:	ldr	x0, [x8, #536]
  409e24:	bl	4155cc <printf@plt+0x138fc>
  409e28:	cmp	w0, #0x0
  409e2c:	cset	w9, ne  // ne = any
  409e30:	str	w9, [sp, #8]
  409e34:	ldr	w8, [sp, #8]
  409e38:	and	w8, w8, #0x1
  409e3c:	ldr	x9, [sp, #40]
  409e40:	str	w8, [x9, #656]
  409e44:	ldr	x0, [x9, #536]
  409e48:	bl	415614 <printf@plt+0x13944>
  409e4c:	mov	w8, #0x1                   	// #1
  409e50:	ldr	x9, [sp, #40]
  409e54:	str	w8, [x9, #516]
  409e58:	ldr	x10, [x9, #536]
  409e5c:	ldr	w2, [x9, #656]
  409e60:	mov	x0, x10
  409e64:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  409e68:	add	x1, x1, #0x5e1
  409e6c:	bl	415c08 <printf@plt+0x13f38>
  409e70:	ldr	x8, [sp, #40]
  409e74:	ldr	w9, [x8, #652]
  409e78:	str	w9, [x8, #560]
  409e7c:	ldp	x29, x30, [sp, #80]
  409e80:	add	sp, sp, #0x60
  409e84:	ret
  409e88:	sub	sp, sp, #0x20
  409e8c:	stp	x29, x30, [sp, #16]
  409e90:	add	x29, sp, #0x10
  409e94:	str	x0, [sp, #8]
  409e98:	ldr	x8, [sp, #8]
  409e9c:	ldr	w9, [x8, #560]
  409ea0:	cmp	w9, #0x0
  409ea4:	cset	w9, le
  409ea8:	str	x8, [sp]
  409eac:	tbnz	w9, #0, 409f0c <printf@plt+0x823c>
  409eb0:	ldr	x8, [sp]
  409eb4:	ldr	w9, [x8, #560]
  409eb8:	cmp	w9, #0x1
  409ebc:	b.le	409edc <printf@plt+0x820c>
  409ec0:	ldr	x8, [sp]
  409ec4:	ldr	x0, [x8, #536]
  409ec8:	bl	416120 <printf@plt+0x14450>
  409ecc:	cbz	w0, 409edc <printf@plt+0x820c>
  409ed0:	ldr	x8, [sp]
  409ed4:	ldr	x0, [x8, #536]
  409ed8:	bl	4160b8 <printf@plt+0x143e8>
  409edc:	ldr	x8, [sp]
  409ee0:	ldr	w9, [x8, #560]
  409ee4:	subs	w9, w9, #0x1
  409ee8:	str	w9, [x8, #560]
  409eec:	ldr	w9, [x8, #560]
  409ef0:	cbnz	w9, 409f0c <printf@plt+0x823c>
  409ef4:	ldr	x8, [sp]
  409ef8:	ldr	x0, [x8, #536]
  409efc:	bl	415614 <printf@plt+0x13944>
  409f00:	mov	w9, #0x1                   	// #1
  409f04:	ldr	x8, [sp]
  409f08:	str	w9, [x8, #516]
  409f0c:	ldp	x29, x30, [sp, #16]
  409f10:	add	sp, sp, #0x20
  409f14:	ret
  409f18:	sub	sp, sp, #0x20
  409f1c:	stp	x29, x30, [sp, #16]
  409f20:	add	x29, sp, #0x10
  409f24:	str	x0, [sp, #8]
  409f28:	ldr	x8, [sp, #8]
  409f2c:	ldr	x0, [x8, #536]
  409f30:	bl	415614 <printf@plt+0x13944>
  409f34:	ldp	x29, x30, [sp, #16]
  409f38:	add	sp, sp, #0x20
  409f3c:	ret
  409f40:	sub	sp, sp, #0x60
  409f44:	stp	x29, x30, [sp, #80]
  409f48:	add	x29, sp, #0x50
  409f4c:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  409f50:	add	x8, x8, #0x244
  409f54:	mov	x9, xzr
  409f58:	mov	x1, x9
  409f5c:	mov	w3, #0x1                   	// #1
  409f60:	stur	x0, [x29, #-8]
  409f64:	ldur	x10, [x29, #-8]
  409f68:	add	x0, x10, #0x50
  409f6c:	stur	x8, [x29, #-16]
  409f70:	stur	x1, [x29, #-24]
  409f74:	stur	x9, [x29, #-32]
  409f78:	stur	w3, [x29, #-36]
  409f7c:	str	x10, [sp, #32]
  409f80:	bl	416a6c <printf@plt+0x14d9c>
  409f84:	ldur	x8, [x29, #-16]
  409f88:	str	wzr, [x8]
  409f8c:	ldr	x9, [sp, #32]
  409f90:	add	x10, x9, #0x38
  409f94:	ldur	x1, [x29, #-24]
  409f98:	mov	x0, x1
  409f9c:	ldur	x1, [x29, #-32]
  409fa0:	ldur	x2, [x29, #-32]
  409fa4:	ldur	w3, [x29, #-36]
  409fa8:	str	x10, [sp, #24]
  409fac:	bl	428468 <_ZdlPvm@@Base+0x2bb0>
  409fb0:	ldr	x8, [sp, #24]
  409fb4:	str	x0, [sp, #16]
  409fb8:	mov	x0, x8
  409fbc:	ldr	x1, [sp, #16]
  409fc0:	bl	402700 <printf@plt+0xa30>
  409fc4:	ldr	x8, [sp, #32]
  409fc8:	add	x0, x8, #0x38
  409fcc:	bl	402838 <printf@plt+0xb68>
  409fd0:	ldr	x8, [sp, #32]
  409fd4:	add	x0, x8, #0x50
  409fd8:	add	x9, x8, #0x38
  409fdc:	str	x0, [sp, #8]
  409fe0:	mov	x0, x9
  409fe4:	bl	402674 <printf@plt+0x9a4>
  409fe8:	ldr	x8, [sp, #8]
  409fec:	str	x0, [sp]
  409ff0:	mov	x0, x8
  409ff4:	ldr	x1, [sp]
  409ff8:	bl	4169c8 <printf@plt+0x14cf8>
  409ffc:	ldp	x29, x30, [sp, #80]
  40a000:	add	sp, sp, #0x60
  40a004:	ret
  40a008:	sub	sp, sp, #0x30
  40a00c:	stp	x29, x30, [sp, #32]
  40a010:	add	x29, sp, #0x20
  40a014:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a018:	add	x8, x8, #0xf68
  40a01c:	stur	x0, [x29, #-8]
  40a020:	str	x1, [sp, #16]
  40a024:	ldr	w9, [x8]
  40a028:	cbnz	w9, 40a0a0 <printf@plt+0x83d0>
  40a02c:	mov	w8, #0x1                   	// #1
  40a030:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a034:	add	x9, x9, #0xf68
  40a038:	str	w8, [x9]
  40a03c:	ldr	x8, [sp, #16]
  40a040:	mov	w9, #0x0                   	// #0
  40a044:	str	w9, [sp, #12]
  40a048:	cbz	x8, 40a074 <printf@plt+0x83a4>
  40a04c:	ldr	x8, [sp, #16]
  40a050:	ldrb	w9, [x8]
  40a054:	mov	w10, #0x0                   	// #0
  40a058:	str	w10, [sp, #12]
  40a05c:	cbz	w9, 40a074 <printf@plt+0x83a4>
  40a060:	ldr	x8, [sp, #16]
  40a064:	ldrb	w9, [x8]
  40a068:	cmp	w9, #0x20
  40a06c:	cset	w9, eq  // eq = none
  40a070:	str	w9, [sp, #12]
  40a074:	ldr	w8, [sp, #12]
  40a078:	tbnz	w8, #0, 40a080 <printf@plt+0x83b0>
  40a07c:	b	40a090 <printf@plt+0x83c0>
  40a080:	ldr	x8, [sp, #16]
  40a084:	add	x8, x8, #0x1
  40a088:	str	x8, [sp, #16]
  40a08c:	b	40a03c <printf@plt+0x836c>
  40a090:	ldr	x1, [sp, #16]
  40a094:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a098:	add	x0, x0, #0xf48
  40a09c:	bl	426b50 <_ZdlPvm@@Base+0x1298>
  40a0a0:	ldp	x29, x30, [sp, #32]
  40a0a4:	add	sp, sp, #0x30
  40a0a8:	ret
  40a0ac:	sub	sp, sp, #0x50
  40a0b0:	stp	x29, x30, [sp, #64]
  40a0b4:	add	x29, sp, #0x40
  40a0b8:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a0bc:	add	x8, x8, #0xf58
  40a0c0:	add	x9, sp, #0x20
  40a0c4:	stur	x0, [x29, #-8]
  40a0c8:	stur	x1, [x29, #-16]
  40a0cc:	ldur	x1, [x29, #-16]
  40a0d0:	mov	x0, x9
  40a0d4:	str	x8, [sp, #8]
  40a0d8:	str	x9, [sp]
  40a0dc:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40a0e0:	ldr	x0, [sp, #8]
  40a0e4:	ldr	x1, [sp]
  40a0e8:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  40a0ec:	b	40a0f0 <printf@plt+0x8420>
  40a0f0:	add	x0, sp, #0x20
  40a0f4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40a0f8:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a0fc:	add	x0, x0, #0xf58
  40a100:	mov	w1, #0xa                   	// #10
  40a104:	bl	412598 <printf@plt+0x108c8>
  40a108:	ldp	x29, x30, [sp, #64]
  40a10c:	add	sp, sp, #0x50
  40a110:	ret
  40a114:	str	x0, [sp, #24]
  40a118:	str	w1, [sp, #20]
  40a11c:	add	x0, sp, #0x20
  40a120:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40a124:	ldr	x0, [sp, #24]
  40a128:	bl	401c50 <_Unwind_Resume@plt>
  40a12c:	sub	sp, sp, #0x30
  40a130:	stp	x29, x30, [sp, #32]
  40a134:	add	x29, sp, #0x20
  40a138:	stur	x0, [x29, #-8]
  40a13c:	ldur	x8, [x29, #-8]
  40a140:	stur	wzr, [x29, #-12]
  40a144:	ldr	x0, [x8, #536]
  40a148:	str	x8, [sp, #8]
  40a14c:	bl	4160b8 <printf@plt+0x143e8>
  40a150:	ldr	x8, [sp, #8]
  40a154:	ldr	w9, [x8, #564]
  40a158:	cmp	w9, #0x0
  40a15c:	cset	w9, le
  40a160:	tbnz	w9, #0, 40a18c <printf@plt+0x84bc>
  40a164:	ldr	x8, [sp, #8]
  40a168:	ldr	w9, [x8, #564]
  40a16c:	subs	w9, w9, #0x1
  40a170:	str	w9, [x8, #564]
  40a174:	ldr	w9, [x8, #564]
  40a178:	cmp	w9, #0x0
  40a17c:	cset	w9, le
  40a180:	tbnz	w9, #0, 40a18c <printf@plt+0x84bc>
  40a184:	mov	w8, #0x1                   	// #1
  40a188:	stur	w8, [x29, #-12]
  40a18c:	ldr	x8, [sp, #8]
  40a190:	ldr	w9, [x8, #624]
  40a194:	cbnz	w9, 40a1b8 <printf@plt+0x84e8>
  40a198:	ldr	x8, [sp, #8]
  40a19c:	ldr	w9, [x8, #632]
  40a1a0:	cbnz	w9, 40a1b8 <printf@plt+0x84e8>
  40a1a4:	ldr	x8, [sp, #8]
  40a1a8:	ldr	w9, [x8, #640]
  40a1ac:	cbnz	w9, 40a1b8 <printf@plt+0x84e8>
  40a1b0:	ldur	w8, [x29, #-12]
  40a1b4:	cbz	w8, 40a22c <printf@plt+0x855c>
  40a1b8:	ldr	x8, [sp, #8]
  40a1bc:	ldr	w9, [x8, #624]
  40a1c0:	cbz	w9, 40a1d8 <printf@plt+0x8508>
  40a1c4:	ldur	w8, [x29, #-12]
  40a1c8:	cbnz	w8, 40a1d8 <printf@plt+0x8508>
  40a1cc:	ldr	x8, [sp, #8]
  40a1d0:	ldr	w9, [x8, #628]
  40a1d4:	str	w9, [x8, #588]
  40a1d8:	ldr	x8, [sp, #8]
  40a1dc:	ldr	w9, [x8, #632]
  40a1e0:	cbnz	w9, 40a1f0 <printf@plt+0x8520>
  40a1e4:	ldr	x8, [sp, #8]
  40a1e8:	ldr	w9, [x8, #584]
  40a1ec:	str	w9, [x8, #636]
  40a1f0:	ldr	x8, [sp, #8]
  40a1f4:	ldr	w9, [x8, #640]
  40a1f8:	cbnz	w9, 40a208 <printf@plt+0x8538>
  40a1fc:	ldr	x8, [sp, #8]
  40a200:	ldr	w9, [x8, #580]
  40a204:	str	w9, [x8, #644]
  40a208:	ldr	x0, [sp, #8]
  40a20c:	bl	4073b0 <printf@plt+0x56e0>
  40a210:	ldr	x8, [sp, #8]
  40a214:	ldr	w2, [x8, #636]
  40a218:	ldr	w3, [x8, #644]
  40a21c:	str	w0, [sp, #4]
  40a220:	mov	x0, x8
  40a224:	ldr	w1, [sp, #4]
  40a228:	bl	4072b0 <printf@plt+0x55e0>
  40a22c:	ldur	w8, [x29, #-12]
  40a230:	ldr	x9, [sp, #8]
  40a234:	str	w8, [x9, #624]
  40a238:	str	wzr, [x9, #640]
  40a23c:	str	wzr, [x9, #632]
  40a240:	mov	x0, x9
  40a244:	bl	409c08 <printf@plt+0x7f38>
  40a248:	ldr	x0, [sp, #8]
  40a24c:	bl	4073b0 <printf@plt+0x56e0>
  40a250:	ldr	x9, [sp, #8]
  40a254:	ldr	w8, [x9, #584]
  40a258:	add	w8, w0, w8
  40a25c:	str	w8, [x9, #336]
  40a260:	mov	w8, #0x1                   	// #1
  40a264:	str	w8, [x9, #516]
  40a268:	ldp	x29, x30, [sp, #32]
  40a26c:	add	sp, sp, #0x30
  40a270:	ret
  40a274:	sub	sp, sp, #0x30
  40a278:	stp	x29, x30, [sp, #32]
  40a27c:	add	x29, sp, #0x20
  40a280:	stur	x0, [x29, #-8]
  40a284:	str	x1, [sp, #16]
  40a288:	ldur	x8, [x29, #-8]
  40a28c:	ldr	x0, [sp, #16]
  40a290:	str	x8, [sp]
  40a294:	bl	401a30 <atoi@plt>
  40a298:	str	w0, [sp, #12]
  40a29c:	ldr	x0, [sp, #16]
  40a2a0:	bl	401a30 <atoi@plt>
  40a2a4:	ldr	x8, [sp]
  40a2a8:	str	w0, [x8, #656]
  40a2ac:	add	x0, x8, #0x2a0
  40a2b0:	ldr	w1, [x8, #656]
  40a2b4:	bl	406d5c <printf@plt+0x508c>
  40a2b8:	ldr	w8, [sp, #12]
  40a2bc:	cmp	w8, #0x0
  40a2c0:	cset	w8, le
  40a2c4:	tbnz	w8, #0, 40a2e4 <printf@plt+0x8614>
  40a2c8:	ldr	x8, [sp]
  40a2cc:	ldr	x0, [x8, #536]
  40a2d0:	bl	41600c <printf@plt+0x1433c>
  40a2d4:	ldr	w9, [sp, #12]
  40a2d8:	subs	w9, w9, #0x1
  40a2dc:	str	w9, [sp, #12]
  40a2e0:	b	40a2b8 <printf@plt+0x85e8>
  40a2e4:	mov	w8, #0x1                   	// #1
  40a2e8:	ldr	x9, [sp]
  40a2ec:	str	w8, [x9, #516]
  40a2f0:	ldp	x29, x30, [sp, #32]
  40a2f4:	add	sp, sp, #0x30
  40a2f8:	ret
  40a2fc:	sub	sp, sp, #0x40
  40a300:	stp	x29, x30, [sp, #48]
  40a304:	add	x29, sp, #0x30
  40a308:	stur	x0, [x29, #-8]
  40a30c:	stur	x1, [x29, #-16]
  40a310:	ldur	x8, [x29, #-8]
  40a314:	ldur	x0, [x29, #-16]
  40a318:	str	x8, [sp, #16]
  40a31c:	bl	4041b8 <printf@plt+0x24e8>
  40a320:	str	x0, [sp, #24]
  40a324:	ldr	x8, [sp, #24]
  40a328:	cbz	x8, 40a3cc <printf@plt+0x86fc>
  40a32c:	mov	w8, wzr
  40a330:	ldr	x9, [sp, #16]
  40a334:	str	wzr, [x9, #664]
  40a338:	ldr	x0, [x9, #536]
  40a33c:	str	w8, [sp, #12]
  40a340:	bl	4159fc <printf@plt+0x13d2c>
  40a344:	ldr	x9, [sp, #16]
  40a348:	ldr	x0, [x9, #536]
  40a34c:	bl	415614 <printf@plt+0x13944>
  40a350:	ldr	x9, [sp, #16]
  40a354:	ldr	x10, [x9, #536]
  40a358:	mov	x0, x10
  40a35c:	bl	415ff4 <printf@plt+0x14324>
  40a360:	ldr	x0, [sp, #24]
  40a364:	ldr	x9, [sp, #16]
  40a368:	ldr	w1, [x9, #576]
  40a36c:	bl	41316c <printf@plt+0x1149c>
  40a370:	ldr	x0, [sp, #24]
  40a374:	ldr	x9, [sp, #16]
  40a378:	ldr	w1, [x9, #584]
  40a37c:	bl	413348 <printf@plt+0x11678>
  40a380:	ldr	x0, [sp, #24]
  40a384:	ldr	w1, [sp, #12]
  40a388:	bl	4133b4 <printf@plt+0x116e4>
  40a38c:	ldr	x9, [sp, #16]
  40a390:	ldr	x0, [x9, #536]
  40a394:	bl	4155cc <printf@plt+0x138fc>
  40a398:	mov	w8, #0x1                   	// #1
  40a39c:	str	w8, [sp, #8]
  40a3a0:	cbnz	w0, 40a3b8 <printf@plt+0x86e8>
  40a3a4:	ldr	x8, [sp, #16]
  40a3a8:	ldr	w9, [x8, #656]
  40a3ac:	cmp	w9, #0x0
  40a3b0:	cset	w9, ne  // ne = any
  40a3b4:	str	w9, [sp, #8]
  40a3b8:	ldr	w8, [sp, #8]
  40a3bc:	and	w8, w8, #0x1
  40a3c0:	ldr	x9, [sp, #16]
  40a3c4:	str	w8, [x9, #668]
  40a3c8:	str	wzr, [x9, #656]
  40a3cc:	ldr	x8, [sp, #24]
  40a3d0:	ldr	x9, [sp, #16]
  40a3d4:	str	x8, [x9, #552]
  40a3d8:	ldp	x29, x30, [sp, #48]
  40a3dc:	add	sp, sp, #0x40
  40a3e0:	ret
  40a3e4:	sub	sp, sp, #0x20
  40a3e8:	stp	x29, x30, [sp, #16]
  40a3ec:	add	x29, sp, #0x10
  40a3f0:	str	x0, [sp, #8]
  40a3f4:	ldr	x8, [sp, #8]
  40a3f8:	ldr	x9, [x8, #552]
  40a3fc:	str	x8, [sp]
  40a400:	cbz	x9, 40a42c <printf@plt+0x875c>
  40a404:	ldr	x8, [sp]
  40a408:	ldr	x0, [x8, #536]
  40a40c:	bl	415614 <printf@plt+0x13944>
  40a410:	ldr	x8, [sp]
  40a414:	ldr	x9, [x8, #536]
  40a418:	mov	x0, x9
  40a41c:	bl	415ff4 <printf@plt+0x14324>
  40a420:	ldr	x8, [sp]
  40a424:	ldr	x0, [x8, #552]
  40a428:	bl	413e78 <printf@plt+0x121a8>
  40a42c:	mov	x8, xzr
  40a430:	ldr	x9, [sp]
  40a434:	str	x8, [x9, #552]
  40a438:	mov	x0, x9
  40a43c:	bl	407248 <printf@plt+0x5578>
  40a440:	ldp	x29, x30, [sp, #16]
  40a444:	add	sp, sp, #0x20
  40a448:	ret
  40a44c:	sub	sp, sp, #0x40
  40a450:	stp	x29, x30, [sp, #48]
  40a454:	add	x29, sp, #0x30
  40a458:	stur	x0, [x29, #-8]
  40a45c:	stur	x1, [x29, #-16]
  40a460:	ldur	x8, [x29, #-8]
  40a464:	ldr	x9, [x8, #552]
  40a468:	str	x8, [sp, #16]
  40a46c:	cbz	x9, 40a510 <printf@plt+0x8840>
  40a470:	ldur	x8, [x29, #-16]
  40a474:	ldrb	w0, [x8]
  40a478:	bl	401950 <isspace@plt>
  40a47c:	cbz	w0, 40a490 <printf@plt+0x87c0>
  40a480:	ldur	x8, [x29, #-16]
  40a484:	add	x8, x8, #0x1
  40a488:	stur	x8, [x29, #-16]
  40a48c:	b	40a470 <printf@plt+0x87a0>
  40a490:	ldur	x8, [x29, #-16]
  40a494:	add	x8, x8, #0x1
  40a498:	stur	x8, [x29, #-16]
  40a49c:	ldr	x8, [sp, #16]
  40a4a0:	ldr	x0, [x8, #552]
  40a4a4:	ldur	x9, [x29, #-16]
  40a4a8:	str	x0, [sp, #8]
  40a4ac:	mov	x0, x9
  40a4b0:	bl	401a30 <atoi@plt>
  40a4b4:	ldr	x8, [sp, #16]
  40a4b8:	ldr	w10, [x8, #584]
  40a4bc:	add	w10, w0, w10
  40a4c0:	mov	x0, x8
  40a4c4:	str	w10, [sp, #4]
  40a4c8:	bl	4073b0 <printf@plt+0x56e0>
  40a4cc:	ldr	w10, [sp, #4]
  40a4d0:	add	w1, w10, w0
  40a4d4:	ldr	x0, [sp, #8]
  40a4d8:	bl	4142b4 <printf@plt+0x125e4>
  40a4dc:	stur	w0, [x29, #-20]
  40a4e0:	ldur	w10, [x29, #-20]
  40a4e4:	cmp	w10, #0x0
  40a4e8:	cset	w10, le
  40a4ec:	tbnz	w10, #0, 40a510 <printf@plt+0x8840>
  40a4f0:	ldr	x8, [sp, #16]
  40a4f4:	ldr	x0, [x8, #536]
  40a4f8:	bl	415614 <printf@plt+0x13944>
  40a4fc:	ldr	x8, [sp, #16]
  40a500:	ldr	x9, [x8, #552]
  40a504:	ldur	w1, [x29, #-20]
  40a508:	mov	x0, x9
  40a50c:	bl	413998 <printf@plt+0x11cc8>
  40a510:	ldp	x29, x30, [sp, #48]
  40a514:	add	sp, sp, #0x40
  40a518:	ret
  40a51c:	sub	sp, sp, #0x40
  40a520:	stp	x29, x30, [sp, #48]
  40a524:	add	x29, sp, #0x30
  40a528:	stur	x0, [x29, #-8]
  40a52c:	ldur	x8, [x29, #-8]
  40a530:	ldr	x9, [x8, #552]
  40a534:	str	x8, [sp, #24]
  40a538:	cbz	x9, 40a59c <printf@plt+0x88cc>
  40a53c:	ldr	x8, [sp, #24]
  40a540:	ldr	x0, [x8, #552]
  40a544:	ldr	w9, [x8, #584]
  40a548:	str	x0, [sp, #16]
  40a54c:	mov	x0, x8
  40a550:	str	w9, [sp, #12]
  40a554:	bl	4073b0 <printf@plt+0x56e0>
  40a558:	ldr	w9, [sp, #12]
  40a55c:	add	w1, w9, w0
  40a560:	ldr	x0, [sp, #16]
  40a564:	bl	4142b4 <printf@plt+0x125e4>
  40a568:	stur	w0, [x29, #-12]
  40a56c:	ldur	w9, [x29, #-12]
  40a570:	cmp	w9, #0x0
  40a574:	cset	w9, le
  40a578:	tbnz	w9, #0, 40a59c <printf@plt+0x88cc>
  40a57c:	ldr	x8, [sp, #24]
  40a580:	ldr	x0, [x8, #536]
  40a584:	bl	415614 <printf@plt+0x13944>
  40a588:	ldr	x8, [sp, #24]
  40a58c:	ldr	x9, [x8, #552]
  40a590:	ldur	w1, [x29, #-12]
  40a594:	mov	x0, x9
  40a598:	bl	413998 <printf@plt+0x11cc8>
  40a59c:	ldp	x29, x30, [sp, #48]
  40a5a0:	add	sp, sp, #0x40
  40a5a4:	ret
  40a5a8:	sub	sp, sp, #0x30
  40a5ac:	stp	x29, x30, [sp, #32]
  40a5b0:	add	x29, sp, #0x20
  40a5b4:	stur	x0, [x29, #-8]
  40a5b8:	str	x1, [sp, #16]
  40a5bc:	ldur	x8, [x29, #-8]
  40a5c0:	ldr	x9, [x8, #552]
  40a5c4:	str	x8, [sp, #8]
  40a5c8:	cbz	x9, 40a634 <printf@plt+0x8964>
  40a5cc:	ldr	x0, [sp, #16]
  40a5d0:	bl	401a30 <atoi@plt>
  40a5d4:	ldr	x8, [sp, #8]
  40a5d8:	ldr	w9, [x8, #664]
  40a5dc:	cmp	w0, w9
  40a5e0:	b.ge	40a5f0 <printf@plt+0x8920>  // b.tcont
  40a5e4:	ldr	x8, [sp, #8]
  40a5e8:	ldr	w9, [x8, #656]
  40a5ec:	str	w9, [x8, #668]
  40a5f0:	ldr	x0, [sp, #16]
  40a5f4:	bl	401a30 <atoi@plt>
  40a5f8:	ldr	x8, [sp, #8]
  40a5fc:	str	w0, [x8, #664]
  40a600:	ldr	x0, [x8, #536]
  40a604:	bl	415614 <printf@plt+0x13944>
  40a608:	ldr	x8, [sp, #8]
  40a60c:	ldr	x9, [x8, #552]
  40a610:	ldr	w1, [x8, #664]
  40a614:	mov	x0, x9
  40a618:	bl	413998 <printf@plt+0x11cc8>
  40a61c:	ldr	x8, [sp, #8]
  40a620:	ldr	x0, [x8, #536]
  40a624:	ldr	w2, [x8, #668]
  40a628:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40a62c:	add	x1, x1, #0x5e1
  40a630:	bl	415c08 <printf@plt+0x13f38>
  40a634:	ldp	x29, x30, [sp, #32]
  40a638:	add	sp, sp, #0x30
  40a63c:	ret
  40a640:	sub	sp, sp, #0x30
  40a644:	stp	x29, x30, [sp, #32]
  40a648:	add	x29, sp, #0x20
  40a64c:	stur	x0, [x29, #-8]
  40a650:	str	x1, [sp, #16]
  40a654:	ldur	x8, [x29, #-8]
  40a658:	ldr	x1, [sp, #16]
  40a65c:	mov	x0, x8
  40a660:	str	x8, [sp, #8]
  40a664:	bl	40770c <printf@plt+0x5a3c>
  40a668:	ldr	x8, [sp, #8]
  40a66c:	ldr	x0, [x8, #536]
  40a670:	bl	415614 <printf@plt+0x13944>
  40a674:	ldr	x8, [sp, #8]
  40a678:	ldr	x9, [x8, #536]
  40a67c:	mov	x0, x9
  40a680:	bl	415ff4 <printf@plt+0x14324>
  40a684:	ldr	x8, [sp, #8]
  40a688:	add	x0, x8, #0x50
  40a68c:	ldr	x9, [sp, #16]
  40a690:	ldr	x9, [x9, #64]
  40a694:	add	x1, x9, #0x9
  40a698:	bl	416d24 <printf@plt+0x15054>
  40a69c:	ldr	x8, [sp, #16]
  40a6a0:	ldr	w10, [x8, #76]
  40a6a4:	ldr	x8, [sp, #8]
  40a6a8:	str	w10, [x8, #340]
  40a6ac:	ldr	x9, [sp, #16]
  40a6b0:	ldr	w10, [x9, #88]
  40a6b4:	str	w10, [x8, #336]
  40a6b8:	ldr	x9, [sp, #16]
  40a6bc:	ldr	w10, [x9, #84]
  40a6c0:	str	w10, [x8, #344]
  40a6c4:	str	wzr, [x8, #516]
  40a6c8:	ldp	x29, x30, [sp, #32]
  40a6cc:	add	sp, sp, #0x30
  40a6d0:	ret
  40a6d4:	sub	sp, sp, #0x30
  40a6d8:	stp	x29, x30, [sp, #32]
  40a6dc:	add	x29, sp, #0x20
  40a6e0:	stur	x0, [x29, #-8]
  40a6e4:	str	x1, [sp, #16]
  40a6e8:	ldur	x8, [x29, #-8]
  40a6ec:	ldr	x1, [sp, #16]
  40a6f0:	mov	x0, x8
  40a6f4:	str	x8, [sp, #8]
  40a6f8:	bl	40770c <printf@plt+0x5a3c>
  40a6fc:	ldr	x8, [sp, #8]
  40a700:	ldr	x0, [x8, #536]
  40a704:	bl	416120 <printf@plt+0x14450>
  40a708:	cbz	w0, 40a728 <printf@plt+0x8a58>
  40a70c:	ldr	x8, [sp, #8]
  40a710:	add	x0, x8, #0x50
  40a714:	ldr	x9, [sp, #16]
  40a718:	ldr	x9, [x9, #64]
  40a71c:	add	x1, x9, #0x9
  40a720:	bl	416d24 <printf@plt+0x15054>
  40a724:	b	40a734 <printf@plt+0x8a64>
  40a728:	ldr	x1, [sp, #16]
  40a72c:	ldr	x0, [sp, #8]
  40a730:	bl	40a640 <printf@plt+0x8970>
  40a734:	ldp	x29, x30, [sp, #32]
  40a738:	add	sp, sp, #0x30
  40a73c:	ret
  40a740:	sub	sp, sp, #0x30
  40a744:	stp	x29, x30, [sp, #32]
  40a748:	add	x29, sp, #0x20
  40a74c:	stur	x0, [x29, #-8]
  40a750:	stur	w1, [x29, #-12]
  40a754:	str	w2, [sp, #16]
  40a758:	ldur	x8, [x29, #-8]
  40a75c:	ldur	w9, [x29, #-12]
  40a760:	ldr	w10, [x8, #584]
  40a764:	subs	w0, w9, w10
  40a768:	str	x8, [sp, #8]
  40a76c:	bl	401980 <abs@plt>
  40a770:	ldr	x8, [sp, #8]
  40a774:	ldr	w9, [x8, #584]
  40a778:	ldr	w10, [x8, #580]
  40a77c:	add	w9, w9, w10
  40a780:	ldr	w10, [sp, #16]
  40a784:	subs	w9, w9, w10
  40a788:	str	w0, [sp, #4]
  40a78c:	mov	w0, w9
  40a790:	bl	401980 <abs@plt>
  40a794:	ldr	w9, [sp, #4]
  40a798:	subs	w0, w9, w0
  40a79c:	bl	401980 <abs@plt>
  40a7a0:	cmp	w0, #0x2
  40a7a4:	cset	w9, le
  40a7a8:	and	w0, w9, #0x1
  40a7ac:	ldp	x29, x30, [sp, #32]
  40a7b0:	add	sp, sp, #0x30
  40a7b4:	ret
  40a7b8:	sub	sp, sp, #0x30
  40a7bc:	stp	x29, x30, [sp, #32]
  40a7c0:	add	x29, sp, #0x20
  40a7c4:	stur	x0, [x29, #-8]
  40a7c8:	ldur	x8, [x29, #-8]
  40a7cc:	ldr	x0, [x8, #528]
  40a7d0:	str	x8, [sp, #8]
  40a7d4:	bl	404810 <printf@plt+0x2b40>
  40a7d8:	cbnz	w0, 40a8e8 <printf@plt+0x8c18>
  40a7dc:	ldr	x8, [sp, #8]
  40a7e0:	ldr	x0, [x8, #528]
  40a7e4:	bl	4047d8 <printf@plt+0x2b08>
  40a7e8:	ldr	x8, [sp, #8]
  40a7ec:	ldr	x0, [x8, #528]
  40a7f0:	bl	4048c4 <printf@plt+0x2bf4>
  40a7f4:	str	x0, [sp, #16]
  40a7f8:	ldr	x1, [sp, #16]
  40a7fc:	ldr	x0, [sp, #8]
  40a800:	bl	40a8f4 <printf@plt+0x8c24>
  40a804:	ldr	x8, [sp, #16]
  40a808:	ldr	x0, [x8, #64]
  40a80c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40a810:	add	x1, x1, #0x391
  40a814:	bl	401b80 <strcmp@plt>
  40a818:	cbnz	w0, 40a820 <printf@plt+0x8b50>
  40a81c:	bl	4025fc <printf@plt+0x92c>
  40a820:	ldr	x0, [sp, #16]
  40a824:	bl	403704 <printf@plt+0x1a34>
  40a828:	cbz	w0, 40a83c <printf@plt+0x8b6c>
  40a82c:	ldr	x1, [sp, #16]
  40a830:	ldr	x0, [sp, #8]
  40a834:	bl	407a2c <printf@plt+0x5d5c>
  40a838:	b	40a890 <printf@plt+0x8bc0>
  40a83c:	ldr	x0, [sp, #16]
  40a840:	bl	4036ec <printf@plt+0x1a1c>
  40a844:	cbz	w0, 40a858 <printf@plt+0x8b88>
  40a848:	ldr	x1, [sp, #16]
  40a84c:	ldr	x0, [sp, #8]
  40a850:	bl	4071e4 <printf@plt+0x5514>
  40a854:	b	40a890 <printf@plt+0x8bc0>
  40a858:	ldr	x8, [sp, #8]
  40a85c:	add	x0, x8, #0x2a0
  40a860:	ldr	w1, [x8, #656]
  40a864:	bl	406d5c <printf@plt+0x508c>
  40a868:	ldr	x8, [sp, #8]
  40a86c:	add	x0, x8, #0x2a0
  40a870:	ldr	w1, [x8, #660]
  40a874:	bl	406e0c <printf@plt+0x513c>
  40a878:	ldr	x8, [sp, #8]
  40a87c:	str	wzr, [x8, #660]
  40a880:	str	wzr, [x8, #656]
  40a884:	ldr	x1, [sp, #16]
  40a888:	mov	x0, x8
  40a88c:	bl	40a9d0 <printf@plt+0x8d00>
  40a890:	ldr	x8, [sp, #8]
  40a894:	add	x0, x8, #0x2a0
  40a898:	ldr	w1, [x8, #572]
  40a89c:	bl	406db4 <printf@plt+0x50e4>
  40a8a0:	ldr	x8, [sp, #8]
  40a8a4:	add	x0, x8, #0x2a0
  40a8a8:	ldr	w1, [x8, #560]
  40a8ac:	bl	406e64 <printf@plt+0x5194>
  40a8b0:	ldr	x8, [sp, #8]
  40a8b4:	ldr	x0, [x8, #528]
  40a8b8:	bl	404810 <printf@plt+0x2b40>
  40a8bc:	cbnz	w0, 40a8cc <printf@plt+0x8bfc>
  40a8c0:	ldr	x8, [sp, #8]
  40a8c4:	ldr	x0, [x8, #528]
  40a8c8:	bl	4048a4 <printf@plt+0x2bd4>
  40a8cc:	ldr	x8, [sp, #8]
  40a8d0:	ldr	x0, [x8, #528]
  40a8d4:	bl	40485c <printf@plt+0x2b8c>
  40a8d8:	cmp	w0, #0x0
  40a8dc:	cset	w9, ne  // ne = any
  40a8e0:	eor	w9, w9, #0x1
  40a8e4:	tbnz	w9, #0, 40a7e8 <printf@plt+0x8b18>
  40a8e8:	ldp	x29, x30, [sp, #32]
  40a8ec:	add	sp, sp, #0x30
  40a8f0:	ret
  40a8f4:	sub	sp, sp, #0x60
  40a8f8:	stp	x29, x30, [sp, #80]
  40a8fc:	add	x29, sp, #0x50
  40a900:	stur	x0, [x29, #-8]
  40a904:	stur	x1, [x29, #-16]
  40a908:	ldur	x8, [x29, #-8]
  40a90c:	ldur	x9, [x29, #-16]
  40a910:	str	x8, [sp, #16]
  40a914:	cbz	x9, 40a9c4 <printf@plt+0x8cf4>
  40a918:	ldur	x0, [x29, #-16]
  40a91c:	bl	403704 <printf@plt+0x1a34>
  40a920:	cbz	w0, 40a9c4 <printf@plt+0x8cf4>
  40a924:	ldur	x8, [x29, #-16]
  40a928:	ldr	x0, [x8, #64]
  40a92c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40a930:	add	x1, x1, #0xca6
  40a934:	mov	x2, #0xb                   	// #11
  40a938:	bl	401a90 <strncmp@plt>
  40a93c:	cbnz	w0, 40a9c4 <printf@plt+0x8cf4>
  40a940:	ldur	x8, [x29, #-16]
  40a944:	ldr	x8, [x8, #64]
  40a948:	add	x8, x8, #0xb
  40a94c:	sub	x9, x29, #0x18
  40a950:	stur	x8, [x29, #-24]
  40a954:	ldur	x0, [x29, #-24]
  40a958:	mov	x1, x9
  40a95c:	str	x9, [sp, #8]
  40a960:	bl	41160c <printf@plt+0xf93c>
  40a964:	stur	x0, [x29, #-32]
  40a968:	ldur	x0, [x29, #-24]
  40a96c:	ldr	x1, [sp, #8]
  40a970:	bl	41160c <printf@plt+0xf93c>
  40a974:	str	x0, [sp, #40]
  40a978:	ldur	x0, [x29, #-24]
  40a97c:	ldr	x1, [sp, #8]
  40a980:	bl	41160c <printf@plt+0xf93c>
  40a984:	ldur	x8, [x29, #-24]
  40a988:	mov	x0, x8
  40a98c:	ldr	x1, [sp, #8]
  40a990:	bl	41160c <printf@plt+0xf93c>
  40a994:	str	x0, [sp, #32]
  40a998:	ldur	x0, [x29, #-24]
  40a99c:	ldr	x1, [sp, #8]
  40a9a0:	bl	41160c <printf@plt+0xf93c>
  40a9a4:	str	x0, [sp, #24]
  40a9a8:	ldr	x8, [sp, #16]
  40a9ac:	add	x0, x8, #0x2a0
  40a9b0:	ldur	x1, [x29, #-32]
  40a9b4:	ldr	x2, [sp, #40]
  40a9b8:	ldr	x3, [sp, #32]
  40a9bc:	ldr	x4, [sp, #24]
  40a9c0:	bl	4068b0 <printf@plt+0x4be0>
  40a9c4:	ldp	x29, x30, [sp, #80]
  40a9c8:	add	sp, sp, #0x60
  40a9cc:	ret
  40a9d0:	sub	sp, sp, #0x30
  40a9d4:	stp	x29, x30, [sp, #32]
  40a9d8:	add	x29, sp, #0x20
  40a9dc:	stur	x0, [x29, #-8]
  40a9e0:	str	x1, [sp, #16]
  40a9e4:	ldur	x8, [x29, #-8]
  40a9e8:	ldr	x1, [sp, #16]
  40a9ec:	mov	x0, x8
  40a9f0:	str	x8, [sp, #8]
  40a9f4:	bl	40770c <printf@plt+0x5a3c>
  40a9f8:	ldr	x1, [sp, #16]
  40a9fc:	ldr	x0, [sp, #8]
  40aa00:	bl	4078a0 <printf@plt+0x5bd0>
  40aa04:	ldr	x8, [sp, #8]
  40aa08:	ldr	x0, [x8, #536]
  40aa0c:	ldr	x9, [sp, #16]
  40aa10:	ldr	x1, [x9, #64]
  40aa14:	ldr	x9, [sp, #16]
  40aa18:	ldr	w2, [x9, #72]
  40aa1c:	bl	415ad8 <printf@plt+0x13e08>
  40aa20:	ldr	x8, [sp, #16]
  40aa24:	ldr	w10, [x8, #76]
  40aa28:	ldr	x8, [sp, #8]
  40aa2c:	str	w10, [x8, #340]
  40aa30:	ldr	x9, [sp, #16]
  40aa34:	ldr	w10, [x9, #88]
  40aa38:	str	w10, [x8, #336]
  40aa3c:	ldr	x9, [sp, #16]
  40aa40:	ldr	w10, [x9, #84]
  40aa44:	str	w10, [x8, #344]
  40aa48:	str	wzr, [x8, #516]
  40aa4c:	ldp	x29, x30, [sp, #32]
  40aa50:	add	sp, sp, #0x30
  40aa54:	ret
  40aa58:	sub	sp, sp, #0x40
  40aa5c:	stp	x29, x30, [sp, #48]
  40aa60:	add	x29, sp, #0x30
  40aa64:	stur	x0, [x29, #-16]
  40aa68:	str	x1, [sp, #24]
  40aa6c:	str	w2, [sp, #20]
  40aa70:	ldur	x8, [x29, #-16]
  40aa74:	ldr	x9, [sp, #24]
  40aa78:	str	x8, [sp, #8]
  40aa7c:	cbz	x9, 40aad0 <printf@plt+0x8e00>
  40aa80:	ldr	x0, [sp, #24]
  40aa84:	bl	403a14 <printf@plt+0x1d44>
  40aa88:	cbz	w0, 40aaa4 <printf@plt+0x8dd4>
  40aa8c:	ldr	x8, [sp, #8]
  40aa90:	add	x0, x8, #0x2a0
  40aa94:	mov	w1, #0x1                   	// #1
  40aa98:	bl	406db4 <printf@plt+0x50e4>
  40aa9c:	stur	wzr, [x29, #-4]
  40aaa0:	b	40aaf8 <printf@plt+0x8e28>
  40aaa4:	ldr	x0, [sp, #24]
  40aaa8:	bl	40388c <printf@plt+0x1bbc>
  40aaac:	cbz	w0, 40aad0 <printf@plt+0x8e00>
  40aab0:	ldr	x8, [sp, #8]
  40aab4:	add	x0, x8, #0x2a0
  40aab8:	mov	w9, wzr
  40aabc:	mov	w1, w9
  40aac0:	bl	406db4 <printf@plt+0x50e4>
  40aac4:	mov	w9, #0x1                   	// #1
  40aac8:	stur	w9, [x29, #-4]
  40aacc:	b	40aaf8 <printf@plt+0x8e28>
  40aad0:	ldr	x8, [sp, #8]
  40aad4:	add	x0, x8, #0x2a0
  40aad8:	ldr	w9, [sp, #20]
  40aadc:	cmp	w9, #0x0
  40aae0:	cset	w9, ne  // ne = any
  40aae4:	eor	w9, w9, #0x1
  40aae8:	and	w1, w9, #0x1
  40aaec:	bl	406db4 <printf@plt+0x50e4>
  40aaf0:	ldr	w9, [sp, #20]
  40aaf4:	stur	w9, [x29, #-4]
  40aaf8:	ldur	w0, [x29, #-4]
  40aafc:	ldp	x29, x30, [sp, #48]
  40ab00:	add	sp, sp, #0x40
  40ab04:	ret
  40ab08:	sub	sp, sp, #0x30
  40ab0c:	stp	x29, x30, [sp, #32]
  40ab10:	add	x29, sp, #0x20
  40ab14:	stur	x0, [x29, #-8]
  40ab18:	str	x1, [sp, #16]
  40ab1c:	str	w2, [sp, #12]
  40ab20:	ldur	x8, [x29, #-8]
  40ab24:	ldr	x0, [sp, #16]
  40ab28:	str	x8, [sp]
  40ab2c:	bl	403b44 <printf@plt+0x1e74>
  40ab30:	cbz	w0, 40ab48 <printf@plt+0x8e78>
  40ab34:	ldr	x0, [sp, #16]
  40ab38:	bl	403900 <printf@plt+0x1c30>
  40ab3c:	ldr	x8, [sp]
  40ab40:	str	w0, [x8, #588]
  40ab44:	b	40abd4 <printf@plt+0x8f04>
  40ab48:	ldr	x0, [sp, #16]
  40ab4c:	bl	403ba4 <printf@plt+0x1ed4>
  40ab50:	cbz	w0, 40ab68 <printf@plt+0x8e98>
  40ab54:	ldr	x0, [sp, #16]
  40ab58:	bl	403900 <printf@plt+0x1c30>
  40ab5c:	ldr	x8, [sp]
  40ab60:	str	w0, [x8, #584]
  40ab64:	b	40abd4 <printf@plt+0x8f04>
  40ab68:	ldr	x0, [sp, #16]
  40ab6c:	bl	403c04 <printf@plt+0x1f34>
  40ab70:	cbz	w0, 40ab90 <printf@plt+0x8ec0>
  40ab74:	ldr	x0, [sp, #16]
  40ab78:	bl	403900 <printf@plt+0x1c30>
  40ab7c:	ldr	x8, [sp]
  40ab80:	str	w0, [x8, #596]
  40ab84:	mov	w9, #0x2                   	// #2
  40ab88:	str	w9, [x8, #564]
  40ab8c:	b	40abd4 <printf@plt+0x8f04>
  40ab90:	ldr	x0, [sp, #16]
  40ab94:	bl	403f14 <printf@plt+0x2244>
  40ab98:	cbnz	w0, 40abb0 <printf@plt+0x8ee0>
  40ab9c:	ldr	w8, [sp, #12]
  40aba0:	cbz	w8, 40abd4 <printf@plt+0x8f04>
  40aba4:	ldr	x0, [sp, #16]
  40aba8:	bl	40371c <printf@plt+0x1a4c>
  40abac:	cbz	w0, 40abd4 <printf@plt+0x8f04>
  40abb0:	ldr	x8, [sp]
  40abb4:	ldr	w9, [x8, #564]
  40abb8:	cmp	w9, #0x0
  40abbc:	cset	w9, le
  40abc0:	tbnz	w9, #0, 40abd4 <printf@plt+0x8f04>
  40abc4:	ldr	x8, [sp]
  40abc8:	ldr	w9, [x8, #564]
  40abcc:	subs	w9, w9, #0x1
  40abd0:	str	w9, [x8, #564]
  40abd4:	ldp	x29, x30, [sp, #32]
  40abd8:	add	sp, sp, #0x30
  40abdc:	ret
  40abe0:	sub	sp, sp, #0x30
  40abe4:	stp	x29, x30, [sp, #32]
  40abe8:	add	x29, sp, #0x20
  40abec:	mov	w8, #0xffffffff            	// #-1
  40abf0:	stur	x0, [x29, #-8]
  40abf4:	str	x1, [sp, #16]
  40abf8:	str	w2, [sp, #12]
  40abfc:	ldur	x9, [x29, #-8]
  40ac00:	str	w8, [sp, #8]
  40ac04:	ldr	x10, [sp, #16]
  40ac08:	str	x9, [sp]
  40ac0c:	cbz	x10, 40ac88 <printf@plt+0x8fb8>
  40ac10:	ldr	x0, [sp, #16]
  40ac14:	bl	403f14 <printf@plt+0x2244>
  40ac18:	cbnz	w0, 40ac30 <printf@plt+0x8f60>
  40ac1c:	ldr	w8, [sp, #12]
  40ac20:	cbz	w8, 40ac88 <printf@plt+0x8fb8>
  40ac24:	ldr	x0, [sp, #16]
  40ac28:	bl	40371c <printf@plt+0x1a4c>
  40ac2c:	cbz	w0, 40ac88 <printf@plt+0x8fb8>
  40ac30:	ldr	x8, [sp]
  40ac34:	ldr	x0, [x8, #528]
  40ac38:	bl	404810 <printf@plt+0x2b40>
  40ac3c:	cbnz	w0, 40ac88 <printf@plt+0x8fb8>
  40ac40:	ldr	x8, [sp]
  40ac44:	ldr	x0, [x8, #528]
  40ac48:	bl	4048e0 <printf@plt+0x2c10>
  40ac4c:	ldr	x8, [sp, #16]
  40ac50:	cbnz	x8, 40ac70 <printf@plt+0x8fa0>
  40ac54:	ldr	x8, [sp]
  40ac58:	ldr	x0, [x8, #528]
  40ac5c:	bl	4047d8 <printf@plt+0x2b08>
  40ac60:	ldr	x8, [sp]
  40ac64:	add	x0, x8, #0x2a0
  40ac68:	bl	405e7c <printf@plt+0x41ac>
  40ac6c:	b	40ac88 <printf@plt+0x8fb8>
  40ac70:	ldr	x8, [sp, #16]
  40ac74:	ldr	w9, [x8, #80]
  40ac78:	str	w9, [sp, #8]
  40ac7c:	ldr	x8, [sp]
  40ac80:	ldr	x0, [x8, #528]
  40ac84:	bl	404884 <printf@plt+0x2bb4>
  40ac88:	ldr	w0, [sp, #8]
  40ac8c:	ldp	x29, x30, [sp, #32]
  40ac90:	add	sp, sp, #0x30
  40ac94:	ret
  40ac98:	sub	sp, sp, #0x70
  40ac9c:	stp	x29, x30, [sp, #96]
  40aca0:	add	x29, sp, #0x60
  40aca4:	adrp	x8, 428000 <_ZdlPvm@@Base+0x2748>
  40aca8:	add	x8, x8, #0xfc6
  40acac:	add	x9, sp, #0x30
  40acb0:	stur	x0, [x29, #-8]
  40acb4:	stur	x1, [x29, #-16]
  40acb8:	ldur	x10, [x29, #-8]
  40acbc:	ldr	x0, [x10, #528]
  40acc0:	str	x8, [sp, #24]
  40acc4:	str	x9, [sp, #16]
  40acc8:	str	x10, [sp, #8]
  40accc:	bl	4048c4 <printf@plt+0x2bf4>
  40acd0:	stur	x0, [x29, #-32]
  40acd4:	ldr	x8, [sp, #8]
  40acd8:	ldr	x0, [x8, #528]
  40acdc:	ldur	x1, [x29, #-16]
  40ace0:	bl	404acc <printf@plt+0x2dfc>
  40ace4:	ldr	x8, [sp, #8]
  40ace8:	ldr	x0, [x8, #528]
  40acec:	bl	404884 <printf@plt+0x2bb4>
  40acf0:	ldr	x8, [sp, #8]
  40acf4:	ldr	x0, [x8, #528]
  40acf8:	ldr	x9, [sp, #16]
  40acfc:	str	x0, [sp]
  40ad00:	mov	x0, x9
  40ad04:	ldr	x1, [sp, #24]
  40ad08:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40ad0c:	ldr	x0, [sp]
  40ad10:	ldr	x1, [sp, #16]
  40ad14:	bl	404bbc <printf@plt+0x2eec>
  40ad18:	b	40ad1c <printf@plt+0x904c>
  40ad1c:	add	x0, sp, #0x30
  40ad20:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40ad24:	ldr	x8, [sp, #8]
  40ad28:	ldr	x0, [x8, #528]
  40ad2c:	bl	4048a4 <printf@plt+0x2bd4>
  40ad30:	ldr	x8, [sp, #8]
  40ad34:	ldr	x0, [x8, #528]
  40ad38:	bl	4048c4 <printf@plt+0x2bf4>
  40ad3c:	stur	x0, [x29, #-24]
  40ad40:	ldr	x8, [sp, #8]
  40ad44:	ldr	x0, [x8, #528]
  40ad48:	ldur	x1, [x29, #-32]
  40ad4c:	bl	404acc <printf@plt+0x2dfc>
  40ad50:	ldur	x0, [x29, #-24]
  40ad54:	ldp	x29, x30, [sp, #96]
  40ad58:	add	sp, sp, #0x70
  40ad5c:	ret
  40ad60:	str	x0, [sp, #40]
  40ad64:	str	w1, [sp, #36]
  40ad68:	add	x0, sp, #0x30
  40ad6c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40ad70:	ldr	x0, [sp, #40]
  40ad74:	bl	401c50 <_Unwind_Resume@plt>
  40ad78:	sub	sp, sp, #0x60
  40ad7c:	stp	x29, x30, [sp, #80]
  40ad80:	add	x29, sp, #0x50
  40ad84:	stur	x0, [x29, #-8]
  40ad88:	ldur	x8, [x29, #-8]
  40ad8c:	ldr	x0, [x8, #528]
  40ad90:	str	x8, [sp, #24]
  40ad94:	bl	4048c4 <printf@plt+0x2bf4>
  40ad98:	stur	x0, [x29, #-16]
  40ad9c:	ldr	x8, [sp, #24]
  40ada0:	ldr	x0, [x8, #528]
  40ada4:	bl	4057dc <printf@plt+0x3b0c>
  40ada8:	ldr	x8, [sp, #24]
  40adac:	ldr	x0, [x8, #528]
  40adb0:	bl	4048c4 <printf@plt+0x2bf4>
  40adb4:	bl	403704 <printf@plt+0x1a34>
  40adb8:	cbz	w0, 40adcc <printf@plt+0x90fc>
  40adbc:	ldr	x8, [sp, #24]
  40adc0:	ldr	x0, [x8, #528]
  40adc4:	bl	404884 <printf@plt+0x2bb4>
  40adc8:	b	40ada8 <printf@plt+0x90d8>
  40adcc:	ldr	x8, [sp, #24]
  40add0:	ldr	x0, [x8, #528]
  40add4:	sub	x9, x29, #0x20
  40add8:	str	x0, [sp, #16]
  40addc:	mov	x0, x9
  40ade0:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  40ade4:	add	x1, x1, #0xfd5
  40ade8:	str	x9, [sp, #8]
  40adec:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40adf0:	ldr	x0, [sp, #16]
  40adf4:	ldr	x1, [sp, #8]
  40adf8:	bl	404bbc <printf@plt+0x2eec>
  40adfc:	b	40ae00 <printf@plt+0x9130>
  40ae00:	sub	x0, x29, #0x20
  40ae04:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40ae08:	ldur	x8, [x29, #-16]
  40ae0c:	ldr	x9, [sp, #24]
  40ae10:	ldr	x0, [x9, #528]
  40ae14:	str	x8, [sp]
  40ae18:	bl	4048c4 <printf@plt+0x2bf4>
  40ae1c:	ldr	x8, [sp]
  40ae20:	cmp	x8, x0
  40ae24:	b.eq	40ae4c <printf@plt+0x917c>  // b.none
  40ae28:	ldr	x8, [sp, #24]
  40ae2c:	ldr	x0, [x8, #528]
  40ae30:	bl	4048a4 <printf@plt+0x2bd4>
  40ae34:	b	40ae08 <printf@plt+0x9138>
  40ae38:	str	x0, [sp, #40]
  40ae3c:	str	w1, [sp, #36]
  40ae40:	sub	x0, x29, #0x20
  40ae44:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40ae48:	b	40ae64 <printf@plt+0x9194>
  40ae4c:	ldr	x8, [sp, #24]
  40ae50:	ldr	x0, [x8, #528]
  40ae54:	bl	4057dc <printf@plt+0x3b0c>
  40ae58:	ldp	x29, x30, [sp, #80]
  40ae5c:	add	sp, sp, #0x60
  40ae60:	ret
  40ae64:	ldr	x0, [sp, #40]
  40ae68:	bl	401c50 <_Unwind_Resume@plt>
  40ae6c:	sub	sp, sp, #0x70
  40ae70:	stp	x29, x30, [sp, #96]
  40ae74:	add	x29, sp, #0x60
  40ae78:	adrp	x8, 428000 <_ZdlPvm@@Base+0x2748>
  40ae7c:	add	x8, x8, #0xffc
  40ae80:	sub	x9, x29, #0x28
  40ae84:	stur	x0, [x29, #-8]
  40ae88:	stur	x1, [x29, #-16]
  40ae8c:	ldur	x10, [x29, #-8]
  40ae90:	ldr	x0, [x10, #528]
  40ae94:	str	x8, [sp, #32]
  40ae98:	str	x9, [sp, #24]
  40ae9c:	str	x10, [sp, #16]
  40aea0:	bl	4048c4 <printf@plt+0x2bf4>
  40aea4:	stur	x0, [x29, #-24]
  40aea8:	ldr	x8, [sp, #16]
  40aeac:	ldr	x0, [x8, #528]
  40aeb0:	ldur	x1, [x29, #-16]
  40aeb4:	bl	404acc <printf@plt+0x2dfc>
  40aeb8:	ldr	x8, [sp, #16]
  40aebc:	ldr	x0, [x8, #528]
  40aec0:	bl	404884 <printf@plt+0x2bb4>
  40aec4:	ldr	x8, [sp, #16]
  40aec8:	ldr	x0, [x8, #528]
  40aecc:	ldr	x9, [sp, #24]
  40aed0:	str	x0, [sp, #8]
  40aed4:	mov	x0, x9
  40aed8:	ldr	x1, [sp, #32]
  40aedc:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40aee0:	ldr	x0, [sp, #8]
  40aee4:	ldr	x1, [sp, #24]
  40aee8:	bl	404bbc <printf@plt+0x2eec>
  40aeec:	b	40aef0 <printf@plt+0x9220>
  40aef0:	sub	x0, x29, #0x28
  40aef4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40aef8:	ldr	x8, [sp, #16]
  40aefc:	ldr	x0, [x8, #528]
  40af00:	bl	4048a4 <printf@plt+0x2bd4>
  40af04:	ldr	x8, [sp, #16]
  40af08:	ldr	x0, [x8, #528]
  40af0c:	ldur	x1, [x29, #-24]
  40af10:	bl	404acc <printf@plt+0x2dfc>
  40af14:	ldp	x29, x30, [sp, #96]
  40af18:	add	sp, sp, #0x70
  40af1c:	ret
  40af20:	str	x0, [sp, #48]
  40af24:	str	w1, [sp, #44]
  40af28:	sub	x0, x29, #0x28
  40af2c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40af30:	ldr	x0, [sp, #48]
  40af34:	bl	401c50 <_Unwind_Resume@plt>
  40af38:	sub	sp, sp, #0x40
  40af3c:	stp	x29, x30, [sp, #48]
  40af40:	add	x29, sp, #0x30
  40af44:	stur	x0, [x29, #-8]
  40af48:	ldur	x8, [x29, #-8]
  40af4c:	ldr	x0, [x8, #528]
  40af50:	str	x8, [sp, #16]
  40af54:	bl	4048c4 <printf@plt+0x2bf4>
  40af58:	stur	x0, [x29, #-16]
  40af5c:	ldr	x8, [sp, #16]
  40af60:	ldr	x0, [x8, #528]
  40af64:	bl	404834 <printf@plt+0x2b64>
  40af68:	cbnz	w0, 40b024 <printf@plt+0x9354>
  40af6c:	ldr	x8, [sp, #16]
  40af70:	ldr	x0, [x8, #528]
  40af74:	bl	4048c4 <printf@plt+0x2bf4>
  40af78:	str	x0, [sp, #24]
  40af7c:	ldr	x0, [sp, #24]
  40af80:	bl	403e3c <printf@plt+0x216c>
  40af84:	cbz	w0, 40afb8 <printf@plt+0x92e8>
  40af88:	ldr	x8, [sp, #16]
  40af8c:	ldr	x0, [x8, #528]
  40af90:	bl	4046cc <printf@plt+0x29fc>
  40af94:	ldr	x8, [sp, #24]
  40af98:	ldur	x9, [x29, #-16]
  40af9c:	cmp	x8, x9
  40afa0:	b.ne	40afb4 <printf@plt+0x92e4>  // b.any
  40afa4:	ldr	x8, [sp, #16]
  40afa8:	ldr	x0, [x8, #528]
  40afac:	bl	4048c4 <printf@plt+0x2bf4>
  40afb0:	stur	x0, [x29, #-16]
  40afb4:	b	40afc4 <printf@plt+0x92f4>
  40afb8:	ldr	x8, [sp, #16]
  40afbc:	ldr	x0, [x8, #528]
  40afc0:	bl	4048a4 <printf@plt+0x2bd4>
  40afc4:	ldr	x8, [sp, #16]
  40afc8:	ldr	x0, [x8, #528]
  40afcc:	bl	40485c <printf@plt+0x2b8c>
  40afd0:	mov	w9, #0x0                   	// #0
  40afd4:	str	w9, [sp, #12]
  40afd8:	cbnz	w0, 40aff4 <printf@plt+0x9324>
  40afdc:	ldr	x0, [sp, #24]
  40afe0:	bl	40371c <printf@plt+0x1a4c>
  40afe4:	cmp	w0, #0x0
  40afe8:	cset	w8, ne  // ne = any
  40afec:	eor	w8, w8, #0x1
  40aff0:	str	w8, [sp, #12]
  40aff4:	ldr	w8, [sp, #12]
  40aff8:	tbnz	w8, #0, 40af6c <printf@plt+0x929c>
  40affc:	ldr	x8, [sp, #16]
  40b000:	ldr	x0, [x8, #528]
  40b004:	bl	4048c4 <printf@plt+0x2bf4>
  40b008:	ldur	x8, [x29, #-16]
  40b00c:	cmp	x0, x8
  40b010:	b.eq	40b024 <printf@plt+0x9354>  // b.none
  40b014:	ldr	x8, [sp, #16]
  40b018:	ldr	x0, [x8, #528]
  40b01c:	bl	404884 <printf@plt+0x2bb4>
  40b020:	b	40affc <printf@plt+0x932c>
  40b024:	ldp	x29, x30, [sp, #48]
  40b028:	add	sp, sp, #0x40
  40b02c:	ret
  40b030:	sub	sp, sp, #0x40
  40b034:	stp	x29, x30, [sp, #48]
  40b038:	add	x29, sp, #0x30
  40b03c:	mov	w8, #0x1                   	// #1
  40b040:	stur	x0, [x29, #-8]
  40b044:	ldur	x9, [x29, #-8]
  40b048:	stur	w8, [x29, #-20]
  40b04c:	str	wzr, [sp, #24]
  40b050:	ldr	x0, [x9, #528]
  40b054:	str	x9, [sp, #16]
  40b058:	bl	404810 <printf@plt+0x2b40>
  40b05c:	cbnz	w0, 40b160 <printf@plt+0x9490>
  40b060:	ldr	x8, [sp, #16]
  40b064:	ldr	x0, [x8, #528]
  40b068:	bl	4047d8 <printf@plt+0x2b08>
  40b06c:	ldr	x8, [sp, #16]
  40b070:	add	x0, x8, #0x2a0
  40b074:	bl	405e7c <printf@plt+0x41ac>
  40b078:	mov	w9, #0x1                   	// #1
  40b07c:	stur	w9, [x29, #-20]
  40b080:	ldr	x8, [sp, #16]
  40b084:	ldr	x0, [x8, #528]
  40b088:	bl	4048c4 <printf@plt+0x2bf4>
  40b08c:	stur	x0, [x29, #-16]
  40b090:	ldur	x1, [x29, #-16]
  40b094:	ldr	x0, [sp, #16]
  40b098:	bl	40a8f4 <printf@plt+0x8c24>
  40b09c:	ldur	x1, [x29, #-16]
  40b0a0:	ldr	w2, [sp, #24]
  40b0a4:	ldr	x0, [sp, #16]
  40b0a8:	bl	40aa58 <printf@plt+0x8d88>
  40b0ac:	str	w0, [sp, #24]
  40b0b0:	ldur	w9, [x29, #-20]
  40b0b4:	cbz	w9, 40b0ec <printf@plt+0x941c>
  40b0b8:	ldur	w8, [x29, #-20]
  40b0bc:	cbz	w8, 40b0ec <printf@plt+0x941c>
  40b0c0:	ldr	w8, [sp, #24]
  40b0c4:	cbz	w8, 40b0ec <printf@plt+0x941c>
  40b0c8:	ldr	x0, [sp, #16]
  40b0cc:	bl	409738 <printf@plt+0x7a68>
  40b0d0:	cbz	w0, 40b0ec <printf@plt+0x941c>
  40b0d4:	ldr	x0, [sp, #16]
  40b0d8:	bl	40af38 <printf@plt+0x9268>
  40b0dc:	ldr	x8, [sp, #16]
  40b0e0:	ldr	x0, [x8, #528]
  40b0e4:	bl	4048c4 <printf@plt+0x2bf4>
  40b0e8:	stur	x0, [x29, #-16]
  40b0ec:	ldur	x0, [x29, #-16]
  40b0f0:	bl	403f14 <printf@plt+0x2244>
  40b0f4:	mov	w8, #0x1                   	// #1
  40b0f8:	str	w8, [sp, #12]
  40b0fc:	cbnz	w0, 40b12c <printf@plt+0x945c>
  40b100:	ldr	w8, [sp, #24]
  40b104:	mov	w9, #0x0                   	// #0
  40b108:	str	w9, [sp, #8]
  40b10c:	cbz	w8, 40b124 <printf@plt+0x9454>
  40b110:	ldur	x0, [x29, #-16]
  40b114:	bl	40371c <printf@plt+0x1a4c>
  40b118:	cmp	w0, #0x0
  40b11c:	cset	w8, ne  // ne = any
  40b120:	str	w8, [sp, #8]
  40b124:	ldr	w8, [sp, #8]
  40b128:	str	w8, [sp, #12]
  40b12c:	ldr	w8, [sp, #12]
  40b130:	and	w8, w8, #0x1
  40b134:	stur	w8, [x29, #-20]
  40b138:	ldr	x9, [sp, #16]
  40b13c:	ldr	x0, [x9, #528]
  40b140:	bl	4048a4 <printf@plt+0x2bd4>
  40b144:	ldr	x8, [sp, #16]
  40b148:	ldr	x0, [x8, #528]
  40b14c:	bl	40485c <printf@plt+0x2b8c>
  40b150:	cmp	w0, #0x0
  40b154:	cset	w9, ne  // ne = any
  40b158:	eor	w9, w9, #0x1
  40b15c:	tbnz	w9, #0, 40b080 <printf@plt+0x93b0>
  40b160:	ldp	x29, x30, [sp, #48]
  40b164:	add	sp, sp, #0x40
  40b168:	ret
  40b16c:	sub	sp, sp, #0x50
  40b170:	stp	x29, x30, [sp, #64]
  40b174:	add	x29, sp, #0x40
  40b178:	mov	x8, xzr
  40b17c:	stur	x0, [x29, #-8]
  40b180:	ldur	x9, [x29, #-8]
  40b184:	stur	x8, [x29, #-16]
  40b188:	stur	x8, [x29, #-24]
  40b18c:	stur	wzr, [x29, #-28]
  40b190:	str	wzr, [sp, #32]
  40b194:	str	wzr, [sp, #28]
  40b198:	ldr	x0, [x9, #528]
  40b19c:	str	x9, [sp, #16]
  40b1a0:	bl	404810 <printf@plt+0x2b40>
  40b1a4:	cbnz	w0, 40b380 <printf@plt+0x96b0>
  40b1a8:	ldr	x8, [sp, #16]
  40b1ac:	ldr	x0, [x8, #528]
  40b1b0:	bl	4047d8 <printf@plt+0x2b08>
  40b1b4:	ldr	x8, [sp, #16]
  40b1b8:	add	x0, x8, #0x2a0
  40b1bc:	bl	405e7c <printf@plt+0x41ac>
  40b1c0:	ldr	x8, [sp, #16]
  40b1c4:	ldr	x0, [x8, #528]
  40b1c8:	bl	4048c4 <printf@plt+0x2bf4>
  40b1cc:	stur	x0, [x29, #-16]
  40b1d0:	ldr	x8, [sp, #16]
  40b1d4:	ldr	x0, [x8, #528]
  40b1d8:	bl	4048c4 <printf@plt+0x2bf4>
  40b1dc:	stur	x0, [x29, #-24]
  40b1e0:	ldur	x1, [x29, #-24]
  40b1e4:	ldr	x0, [sp, #16]
  40b1e8:	bl	40a8f4 <printf@plt+0x8c24>
  40b1ec:	ldur	x1, [x29, #-24]
  40b1f0:	ldr	w2, [sp, #28]
  40b1f4:	ldr	x0, [sp, #16]
  40b1f8:	bl	40aa58 <printf@plt+0x8d88>
  40b1fc:	str	w0, [sp, #28]
  40b200:	ldur	x0, [x29, #-24]
  40b204:	bl	403e3c <printf@plt+0x216c>
  40b208:	cbz	w0, 40b214 <printf@plt+0x9544>
  40b20c:	mov	w8, #0x1                   	// #1
  40b210:	stur	w8, [x29, #-28]
  40b214:	ldur	x0, [x29, #-24]
  40b218:	bl	403cc4 <printf@plt+0x1ff4>
  40b21c:	cbz	w0, 40b228 <printf@plt+0x9558>
  40b220:	mov	w8, #0x1                   	// #1
  40b224:	str	w8, [sp, #32]
  40b228:	ldur	x0, [x29, #-24]
  40b22c:	bl	403f14 <printf@plt+0x2244>
  40b230:	cbnz	w0, 40b248 <printf@plt+0x9578>
  40b234:	ldr	w8, [sp, #28]
  40b238:	cbz	w8, 40b33c <printf@plt+0x966c>
  40b23c:	ldur	x0, [x29, #-24]
  40b240:	bl	40371c <printf@plt+0x1a4c>
  40b244:	cbz	w0, 40b33c <printf@plt+0x966c>
  40b248:	ldr	x8, [sp, #16]
  40b24c:	ldr	x0, [x8, #528]
  40b250:	bl	4048a4 <printf@plt+0x2bd4>
  40b254:	ldr	x8, [sp, #16]
  40b258:	ldr	x0, [x8, #528]
  40b25c:	bl	4048c4 <printf@plt+0x2bf4>
  40b260:	stur	x0, [x29, #-24]
  40b264:	ldur	x1, [x29, #-24]
  40b268:	ldr	x0, [sp, #16]
  40b26c:	bl	40a8f4 <printf@plt+0x8c24>
  40b270:	ldur	x1, [x29, #-24]
  40b274:	ldr	w2, [sp, #28]
  40b278:	ldr	x0, [sp, #16]
  40b27c:	bl	40aa58 <printf@plt+0x8d88>
  40b280:	str	w0, [sp, #28]
  40b284:	ldr	x8, [sp, #16]
  40b288:	ldr	x0, [x8, #528]
  40b28c:	bl	40485c <printf@plt+0x2b8c>
  40b290:	cbz	w0, 40b2b4 <printf@plt+0x95e4>
  40b294:	ldur	w8, [x29, #-28]
  40b298:	cbz	w8, 40b2b0 <printf@plt+0x95e0>
  40b29c:	ldr	w8, [sp, #32]
  40b2a0:	cbnz	w8, 40b2b0 <printf@plt+0x95e0>
  40b2a4:	ldur	x1, [x29, #-16]
  40b2a8:	ldr	x0, [sp, #16]
  40b2ac:	bl	40ae6c <printf@plt+0x919c>
  40b2b0:	b	40b380 <printf@plt+0x96b0>
  40b2b4:	ldur	x0, [x29, #-24]
  40b2b8:	bl	403f14 <printf@plt+0x2244>
  40b2bc:	mov	w8, #0x1                   	// #1
  40b2c0:	str	w8, [sp, #12]
  40b2c4:	cbnz	w0, 40b2f8 <printf@plt+0x9628>
  40b2c8:	ldr	w8, [sp, #28]
  40b2cc:	cbz	w8, 40b2e4 <printf@plt+0x9614>
  40b2d0:	ldur	x0, [x29, #-24]
  40b2d4:	bl	40371c <printf@plt+0x1a4c>
  40b2d8:	mov	w8, #0x1                   	// #1
  40b2dc:	str	w8, [sp, #12]
  40b2e0:	cbnz	w0, 40b2f8 <printf@plt+0x9628>
  40b2e4:	ldur	x0, [x29, #-24]
  40b2e8:	bl	403ddc <printf@plt+0x210c>
  40b2ec:	cmp	w0, #0x0
  40b2f0:	cset	w8, ne  // ne = any
  40b2f4:	str	w8, [sp, #12]
  40b2f8:	ldr	w8, [sp, #12]
  40b2fc:	tbnz	w8, #0, 40b248 <printf@plt+0x9578>
  40b300:	ldur	w8, [x29, #-28]
  40b304:	cbz	w8, 40b32c <printf@plt+0x965c>
  40b308:	ldr	w8, [sp, #32]
  40b30c:	cbnz	w8, 40b32c <printf@plt+0x965c>
  40b310:	ldur	x1, [x29, #-16]
  40b314:	ldr	x0, [sp, #16]
  40b318:	bl	40ae6c <printf@plt+0x919c>
  40b31c:	ldr	x8, [sp, #16]
  40b320:	ldr	x0, [x8, #528]
  40b324:	ldur	x1, [x29, #-24]
  40b328:	bl	404acc <printf@plt+0x2dfc>
  40b32c:	stur	wzr, [x29, #-28]
  40b330:	str	wzr, [sp, #32]
  40b334:	ldur	x8, [x29, #-24]
  40b338:	stur	x8, [x29, #-16]
  40b33c:	ldr	x8, [sp, #16]
  40b340:	ldr	x0, [x8, #528]
  40b344:	bl	4048a4 <printf@plt+0x2bd4>
  40b348:	ldr	x8, [sp, #16]
  40b34c:	ldr	x0, [x8, #528]
  40b350:	bl	40485c <printf@plt+0x2b8c>
  40b354:	cmp	w0, #0x0
  40b358:	cset	w9, ne  // ne = any
  40b35c:	eor	w9, w9, #0x1
  40b360:	tbnz	w9, #0, 40b1d0 <printf@plt+0x9500>
  40b364:	ldur	w8, [x29, #-28]
  40b368:	cbz	w8, 40b380 <printf@plt+0x96b0>
  40b36c:	ldr	w8, [sp, #32]
  40b370:	cbnz	w8, 40b380 <printf@plt+0x96b0>
  40b374:	ldur	x1, [x29, #-16]
  40b378:	ldr	x0, [sp, #16]
  40b37c:	bl	40ae6c <printf@plt+0x919c>
  40b380:	ldp	x29, x30, [sp, #64]
  40b384:	add	sp, sp, #0x50
  40b388:	ret
  40b38c:	sub	sp, sp, #0x30
  40b390:	str	x0, [sp, #40]
  40b394:	str	w1, [sp, #36]
  40b398:	str	x2, [sp, #24]
  40b39c:	str	x3, [sp, #16]
  40b3a0:	str	x4, [sp, #8]
  40b3a4:	ldr	w8, [sp, #36]
  40b3a8:	str	w8, [sp, #4]
  40b3ac:	cbz	w8, 40b3ec <printf@plt+0x971c>
  40b3b0:	b	40b3b4 <printf@plt+0x96e4>
  40b3b4:	ldr	w8, [sp, #4]
  40b3b8:	cmp	w8, #0x1
  40b3bc:	b.eq	40b3d4 <printf@plt+0x9704>  // b.none
  40b3c0:	b	40b3c4 <printf@plt+0x96f4>
  40b3c4:	ldr	w8, [sp, #4]
  40b3c8:	cmp	w8, #0x2
  40b3cc:	b.eq	40b3d8 <printf@plt+0x9708>  // b.none
  40b3d0:	b	40b410 <printf@plt+0x9740>
  40b3d4:	b	40b410 <printf@plt+0x9740>
  40b3d8:	ldr	x8, [sp, #8]
  40b3dc:	ldr	w9, [x8, #80]
  40b3e0:	ldr	x8, [sp, #24]
  40b3e4:	str	w9, [x8]
  40b3e8:	b	40b410 <printf@plt+0x9740>
  40b3ec:	ldr	x8, [sp, #8]
  40b3f0:	ldr	w9, [x8, #80]
  40b3f4:	ldr	x8, [sp, #24]
  40b3f8:	str	w9, [x8]
  40b3fc:	ldr	x8, [sp, #8]
  40b400:	ldr	w9, [x8, #88]
  40b404:	ldr	x8, [sp, #16]
  40b408:	str	w9, [x8]
  40b40c:	b	40b410 <printf@plt+0x9740>
  40b410:	add	sp, sp, #0x30
  40b414:	ret
  40b418:	sub	sp, sp, #0x30
  40b41c:	stp	x29, x30, [sp, #32]
  40b420:	add	x29, sp, #0x20
  40b424:	stur	x0, [x29, #-8]
  40b428:	str	x1, [sp, #16]
  40b42c:	ldur	x8, [x29, #-8]
  40b430:	ldr	x0, [x8, #528]
  40b434:	str	x8, [sp, #8]
  40b438:	bl	404884 <printf@plt+0x2bb4>
  40b43c:	ldr	x0, [sp, #8]
  40b440:	bl	40ad78 <printf@plt+0x90a8>
  40b444:	ldp	x29, x30, [sp, #32]
  40b448:	add	sp, sp, #0x30
  40b44c:	ret
  40b450:	sub	sp, sp, #0x170
  40b454:	stp	x29, x30, [sp, #336]
  40b458:	str	x28, [sp, #352]
  40b45c:	add	x29, sp, #0x150
  40b460:	mov	x8, xzr
  40b464:	mov	w9, #0x3                   	// #3
  40b468:	mov	x10, #0x30                  	// #48
  40b46c:	mov	w2, #0xffffffff            	// #-1
  40b470:	stur	x0, [x29, #-8]
  40b474:	ldur	x11, [x29, #-8]
  40b478:	stur	x8, [x29, #-24]
  40b47c:	stur	x8, [x29, #-32]
  40b480:	stur	x8, [x29, #-40]
  40b484:	stur	w9, [x29, #-44]
  40b488:	stur	wzr, [x29, #-48]
  40b48c:	stur	wzr, [x29, #-52]
  40b490:	stur	wzr, [x29, #-56]
  40b494:	stur	wzr, [x29, #-60]
  40b498:	mov	x0, x10
  40b49c:	stur	w2, [x29, #-164]
  40b4a0:	str	x11, [sp, #160]
  40b4a4:	bl	4257b4 <_Znwm@@Base>
  40b4a8:	ldr	x8, [sp, #160]
  40b4ac:	add	x1, x8, #0x50
  40b4b0:	str	x0, [sp, #152]
  40b4b4:	ldur	w2, [x29, #-164]
  40b4b8:	bl	412fe0 <printf@plt+0x11310>
  40b4bc:	b	40b4c0 <printf@plt+0x97f0>
  40b4c0:	ldr	x8, [sp, #152]
  40b4c4:	stur	x8, [x29, #-72]
  40b4c8:	mov	x9, xzr
  40b4cc:	stur	x9, [x29, #-96]
  40b4d0:	mov	w10, #0x4c                  	// #76
  40b4d4:	sturb	w10, [x29, #-97]
  40b4d8:	stur	wzr, [x29, #-104]
  40b4dc:	ldr	x9, [sp, #160]
  40b4e0:	ldr	w10, [x9, #584]
  40b4e4:	stur	w10, [x29, #-108]
  40b4e8:	mov	x0, x9
  40b4ec:	bl	40b030 <printf@plt+0x9360>
  40b4f0:	ldr	x8, [sp, #160]
  40b4f4:	ldr	x0, [x8, #528]
  40b4f8:	bl	4057dc <printf@plt+0x3b0c>
  40b4fc:	ldr	x0, [sp, #160]
  40b500:	bl	40b16c <printf@plt+0x949c>
  40b504:	ldr	x8, [sp, #160]
  40b508:	ldr	x0, [x8, #528]
  40b50c:	bl	4057dc <printf@plt+0x3b0c>
  40b510:	ldr	x8, [sp, #160]
  40b514:	ldr	x0, [x8, #528]
  40b518:	bl	404810 <printf@plt+0x2b40>
  40b51c:	cbnz	w0, 40bdb8 <printf@plt+0xa0e8>
  40b520:	ldr	x8, [sp, #160]
  40b524:	ldr	x0, [x8, #528]
  40b528:	bl	4047d8 <printf@plt+0x2b08>
  40b52c:	ldr	x8, [sp, #160]
  40b530:	add	x0, x8, #0x2a0
  40b534:	bl	405e7c <printf@plt+0x41ac>
  40b538:	ldr	x8, [sp, #160]
  40b53c:	ldr	x0, [x8, #528]
  40b540:	bl	4048c4 <printf@plt+0x2bf4>
  40b544:	stur	x0, [x29, #-16]
  40b548:	ldur	x0, [x29, #-16]
  40b54c:	bl	403f14 <printf@plt+0x2244>
  40b550:	cbz	w0, 40b5e8 <printf@plt+0x9918>
  40b554:	ldr	x8, [sp, #160]
  40b558:	ldr	x0, [x8, #528]
  40b55c:	bl	4048e0 <printf@plt+0x2c10>
  40b560:	stur	x0, [x29, #-16]
  40b564:	ldur	x1, [x29, #-16]
  40b568:	ldr	x0, [sp, #160]
  40b56c:	bl	40a8f4 <printf@plt+0x8c24>
  40b570:	ldr	x8, [sp, #160]
  40b574:	ldr	x0, [x8, #528]
  40b578:	bl	40485c <printf@plt+0x2b8c>
  40b57c:	cbz	w0, 40b5c8 <printf@plt+0x98f8>
  40b580:	ldur	x8, [x29, #-72]
  40b584:	cbz	x8, 40b5c4 <printf@plt+0x98f4>
  40b588:	ldur	x8, [x29, #-72]
  40b58c:	str	x8, [sp, #144]
  40b590:	cbz	x8, 40b5a4 <printf@plt+0x98d4>
  40b594:	ldr	x0, [sp, #144]
  40b598:	bl	413078 <printf@plt+0x113a8>
  40b59c:	ldr	x0, [sp, #144]
  40b5a0:	bl	42588c <_ZdlPv@@Base>
  40b5a4:	mov	x8, xzr
  40b5a8:	stur	x8, [x29, #-72]
  40b5ac:	b	40b5c4 <printf@plt+0x98f4>
  40b5b0:	stur	x0, [x29, #-80]
  40b5b4:	stur	w1, [x29, #-84]
  40b5b8:	ldr	x0, [sp, #152]
  40b5bc:	bl	42588c <_ZdlPv@@Base>
  40b5c0:	b	40be0c <printf@plt+0xa13c>
  40b5c4:	b	40bdfc <printf@plt+0xa12c>
  40b5c8:	ldur	x8, [x29, #-16]
  40b5cc:	stur	x8, [x29, #-24]
  40b5d0:	stur	wzr, [x29, #-52]
  40b5d4:	ldur	w9, [x29, #-48]
  40b5d8:	cbz	w9, 40b5e4 <printf@plt+0x9914>
  40b5dc:	ldur	x8, [x29, #-16]
  40b5e0:	stur	x8, [x29, #-40]
  40b5e4:	stur	wzr, [x29, #-48]
  40b5e8:	ldur	x1, [x29, #-16]
  40b5ec:	ldur	w2, [x29, #-104]
  40b5f0:	ldr	x0, [sp, #160]
  40b5f4:	bl	40aa58 <printf@plt+0x8d88>
  40b5f8:	stur	w0, [x29, #-104]
  40b5fc:	ldur	x1, [x29, #-16]
  40b600:	ldur	w2, [x29, #-104]
  40b604:	ldr	x0, [sp, #160]
  40b608:	bl	40ab08 <printf@plt+0x8e38>
  40b60c:	ldur	x0, [x29, #-16]
  40b610:	bl	403cc4 <printf@plt+0x1ff4>
  40b614:	cbz	w0, 40b72c <printf@plt+0x9a5c>
  40b618:	ldur	w8, [x29, #-44]
  40b61c:	cmp	w8, #0x1
  40b620:	b.ne	40b700 <printf@plt+0x9a30>  // b.any
  40b624:	ldur	x8, [x29, #-32]
  40b628:	cbz	x8, 40b700 <printf@plt+0x9a30>
  40b62c:	ldr	x8, [sp, #160]
  40b630:	ldr	x0, [x8, #528]
  40b634:	bl	404884 <printf@plt+0x2bb4>
  40b638:	ldr	x0, [sp, #160]
  40b63c:	bl	40ad78 <printf@plt+0x90a8>
  40b640:	ldur	x0, [x29, #-32]
  40b644:	ldur	x1, [x29, #-72]
  40b648:	bl	40415c <printf@plt+0x248c>
  40b64c:	mov	x0, #0x30                  	// #48
  40b650:	bl	4257b4 <_Znwm@@Base>
  40b654:	ldr	x8, [sp, #160]
  40b658:	add	x1, x8, #0x50
  40b65c:	str	x0, [sp, #136]
  40b660:	mov	w2, #0xffffffff            	// #-1
  40b664:	bl	412fe0 <printf@plt+0x11310>
  40b668:	b	40b66c <printf@plt+0x999c>
  40b66c:	ldr	x8, [sp, #136]
  40b670:	stur	x8, [x29, #-72]
  40b674:	ldr	x9, [sp, #160]
  40b678:	ldr	x0, [x9, #528]
  40b67c:	sub	x10, x29, #0x80
  40b680:	str	x0, [sp, #128]
  40b684:	mov	x0, x10
  40b688:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40b68c:	add	x1, x1, #0x399
  40b690:	str	x10, [sp, #120]
  40b694:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40b698:	ldr	x0, [sp, #128]
  40b69c:	ldr	x1, [sp, #120]
  40b6a0:	bl	404bbc <printf@plt+0x2eec>
  40b6a4:	b	40b6a8 <printf@plt+0x99d8>
  40b6a8:	sub	x0, x29, #0x80
  40b6ac:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40b6b0:	ldur	x8, [x29, #-96]
  40b6b4:	cbz	x8, 40b6f4 <printf@plt+0x9a24>
  40b6b8:	ldur	x8, [x29, #-72]
  40b6bc:	ldr	x0, [x8]
  40b6c0:	ldur	x1, [x29, #-96]
  40b6c4:	bl	412ba0 <printf@plt+0x10ed0>
  40b6c8:	b	40b6f4 <printf@plt+0x9a24>
  40b6cc:	stur	x0, [x29, #-80]
  40b6d0:	stur	w1, [x29, #-84]
  40b6d4:	ldr	x0, [sp, #136]
  40b6d8:	bl	42588c <_ZdlPv@@Base>
  40b6dc:	b	40be0c <printf@plt+0xa13c>
  40b6e0:	stur	x0, [x29, #-80]
  40b6e4:	stur	w1, [x29, #-84]
  40b6e8:	sub	x0, x29, #0x80
  40b6ec:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40b6f0:	b	40be0c <printf@plt+0xa13c>
  40b6f4:	mov	x8, xzr
  40b6f8:	stur	x8, [x29, #-32]
  40b6fc:	stur	x8, [x29, #-40]
  40b700:	stur	wzr, [x29, #-44]
  40b704:	mov	w8, #0x1                   	// #1
  40b708:	stur	w8, [x29, #-48]
  40b70c:	ldur	x0, [x29, #-16]
  40b710:	bl	403900 <printf@plt+0x1c30>
  40b714:	stur	w0, [x29, #-52]
  40b718:	mov	w8, #0x4c                  	// #76
  40b71c:	sturb	w8, [x29, #-97]
  40b720:	stur	wzr, [x29, #-56]
  40b724:	stur	wzr, [x29, #-60]
  40b728:	b	40b93c <printf@plt+0x9c6c>
  40b72c:	ldur	x0, [x29, #-16]
  40b730:	bl	403e3c <printf@plt+0x216c>
  40b734:	cbz	w0, 40b7e0 <printf@plt+0x9b10>
  40b738:	mov	w8, #0x1                   	// #1
  40b73c:	stur	w8, [x29, #-44]
  40b740:	ldur	x0, [x29, #-16]
  40b744:	sub	x1, x29, #0x61
  40b748:	bl	403fa0 <printf@plt+0x22d0>
  40b74c:	stur	w0, [x29, #-56]
  40b750:	mov	w8, #0x4c                  	// #76
  40b754:	sturb	w8, [x29, #-97]
  40b758:	ldur	x0, [x29, #-72]
  40b75c:	ldur	w1, [x29, #-56]
  40b760:	bl	414280 <printf@plt+0x125b0>
  40b764:	stur	w0, [x29, #-52]
  40b768:	ldr	x9, [sp, #160]
  40b76c:	ldr	w8, [x9, #584]
  40b770:	mov	x0, x9
  40b774:	str	w8, [sp, #116]
  40b778:	bl	4073b0 <printf@plt+0x56e0>
  40b77c:	ldr	w8, [sp, #116]
  40b780:	add	w10, w8, w0
  40b784:	ldur	w11, [x29, #-56]
  40b788:	add	w10, w11, w10
  40b78c:	stur	w10, [x29, #-56]
  40b790:	ldur	x0, [x29, #-72]
  40b794:	ldur	w10, [x29, #-52]
  40b798:	add	w1, w10, #0x1
  40b79c:	bl	4143d8 <printf@plt+0x12708>
  40b7a0:	stur	w0, [x29, #-60]
  40b7a4:	ldur	w8, [x29, #-60]
  40b7a8:	cmp	w8, #0x0
  40b7ac:	cset	w8, le
  40b7b0:	tbnz	w8, #0, 40b7dc <printf@plt+0x9b0c>
  40b7b4:	ldr	x8, [sp, #160]
  40b7b8:	ldr	w9, [x8, #584]
  40b7bc:	mov	x0, x8
  40b7c0:	str	w9, [sp, #112]
  40b7c4:	bl	4073b0 <printf@plt+0x56e0>
  40b7c8:	ldr	w9, [sp, #112]
  40b7cc:	add	w10, w9, w0
  40b7d0:	ldur	w11, [x29, #-60]
  40b7d4:	add	w10, w11, w10
  40b7d8:	stur	w10, [x29, #-60]
  40b7dc:	b	40b93c <printf@plt+0x9c6c>
  40b7e0:	ldur	x0, [x29, #-16]
  40b7e4:	bl	403e9c <printf@plt+0x21cc>
  40b7e8:	cbz	w0, 40b918 <printf@plt+0x9c48>
  40b7ec:	ldur	w8, [x29, #-44]
  40b7f0:	cbnz	w8, 40b8b8 <printf@plt+0x9be8>
  40b7f4:	ldur	x8, [x29, #-32]
  40b7f8:	cbz	x8, 40b8b8 <printf@plt+0x9be8>
  40b7fc:	ldr	x8, [sp, #160]
  40b800:	ldr	x0, [x8, #528]
  40b804:	bl	404884 <printf@plt+0x2bb4>
  40b808:	ldr	x0, [sp, #160]
  40b80c:	bl	40ad78 <printf@plt+0x90a8>
  40b810:	ldur	x0, [x29, #-32]
  40b814:	ldur	x1, [x29, #-72]
  40b818:	bl	40415c <printf@plt+0x248c>
  40b81c:	mov	x0, #0x30                  	// #48
  40b820:	bl	4257b4 <_Znwm@@Base>
  40b824:	ldr	x8, [sp, #160]
  40b828:	add	x1, x8, #0x50
  40b82c:	str	x0, [sp, #104]
  40b830:	mov	w2, #0xffffffff            	// #-1
  40b834:	bl	412fe0 <printf@plt+0x11310>
  40b838:	b	40b83c <printf@plt+0x9b6c>
  40b83c:	ldr	x8, [sp, #104]
  40b840:	stur	x8, [x29, #-72]
  40b844:	ldr	x9, [sp, #160]
  40b848:	ldr	x0, [x9, #528]
  40b84c:	sub	x10, x29, #0x90
  40b850:	str	x0, [sp, #96]
  40b854:	mov	x0, x10
  40b858:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40b85c:	add	x1, x1, #0x3ac
  40b860:	str	x10, [sp, #88]
  40b864:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40b868:	ldr	x0, [sp, #96]
  40b86c:	ldr	x1, [sp, #88]
  40b870:	bl	404bbc <printf@plt+0x2eec>
  40b874:	b	40b878 <printf@plt+0x9ba8>
  40b878:	sub	x0, x29, #0x90
  40b87c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40b880:	mov	x8, xzr
  40b884:	stur	x8, [x29, #-32]
  40b888:	stur	x8, [x29, #-40]
  40b88c:	b	40b8b8 <printf@plt+0x9be8>
  40b890:	stur	x0, [x29, #-80]
  40b894:	stur	w1, [x29, #-84]
  40b898:	ldr	x0, [sp, #104]
  40b89c:	bl	42588c <_ZdlPv@@Base>
  40b8a0:	b	40be0c <printf@plt+0xa13c>
  40b8a4:	stur	x0, [x29, #-80]
  40b8a8:	stur	w1, [x29, #-84]
  40b8ac:	sub	x0, x29, #0x90
  40b8b0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40b8b4:	b	40be0c <printf@plt+0xa13c>
  40b8b8:	ldur	x8, [x29, #-96]
  40b8bc:	cbz	x8, 40b8d0 <printf@plt+0x9c00>
  40b8c0:	ldur	x8, [x29, #-72]
  40b8c4:	ldr	x0, [x8]
  40b8c8:	ldur	x1, [x29, #-96]
  40b8cc:	bl	412ba0 <printf@plt+0x10ed0>
  40b8d0:	mov	w8, #0x2                   	// #2
  40b8d4:	stur	w8, [x29, #-44]
  40b8d8:	mov	w9, #0x1                   	// #1
  40b8dc:	stur	w9, [x29, #-52]
  40b8e0:	stur	wzr, [x29, #-56]
  40b8e4:	ldur	x0, [x29, #-72]
  40b8e8:	mov	w1, w8
  40b8ec:	bl	4143d8 <printf@plt+0x12708>
  40b8f0:	ldr	x10, [sp, #160]
  40b8f4:	ldr	w8, [x10, #584]
  40b8f8:	add	w8, w0, w8
  40b8fc:	mov	x0, x10
  40b900:	str	w8, [sp, #84]
  40b904:	bl	4073b0 <printf@plt+0x56e0>
  40b908:	ldr	w8, [sp, #84]
  40b90c:	add	w9, w8, w0
  40b910:	stur	w9, [x29, #-60]
  40b914:	b	40b93c <printf@plt+0x9c6c>
  40b918:	ldur	x0, [x29, #-16]
  40b91c:	bl	403704 <printf@plt+0x1a34>
  40b920:	cbnz	w0, 40b93c <printf@plt+0x9c6c>
  40b924:	ldur	w1, [x29, #-44]
  40b928:	ldur	x4, [x29, #-16]
  40b92c:	ldr	x0, [sp, #160]
  40b930:	sub	x2, x29, #0x38
  40b934:	sub	x3, x29, #0x3c
  40b938:	bl	40b38c <printf@plt+0x96bc>
  40b93c:	ldur	x0, [x29, #-16]
  40b940:	bl	403cc4 <printf@plt+0x1ff4>
  40b944:	cbnz	w0, 40b960 <printf@plt+0x9c90>
  40b948:	ldur	x0, [x29, #-16]
  40b94c:	bl	403e3c <printf@plt+0x216c>
  40b950:	cbnz	w0, 40b960 <printf@plt+0x9c90>
  40b954:	ldur	x0, [x29, #-16]
  40b958:	bl	403e9c <printf@plt+0x21cc>
  40b95c:	cbz	w0, 40b98c <printf@plt+0x9cbc>
  40b960:	ldur	x8, [x29, #-24]
  40b964:	cbz	x8, 40b98c <printf@plt+0x9cbc>
  40b968:	ldur	x8, [x29, #-32]
  40b96c:	cbnz	x8, 40b98c <printf@plt+0x9cbc>
  40b970:	ldur	x1, [x29, #-24]
  40b974:	ldr	x0, [sp, #160]
  40b978:	bl	40ac98 <printf@plt+0x8fc8>
  40b97c:	stur	x0, [x29, #-32]
  40b980:	mov	x8, xzr
  40b984:	stur	x8, [x29, #-24]
  40b988:	b	40bad4 <printf@plt+0x9e04>
  40b98c:	ldur	x0, [x29, #-16]
  40b990:	bl	403ae4 <printf@plt+0x1e14>
  40b994:	cbz	w0, 40ba08 <printf@plt+0x9d38>
  40b998:	ldur	x8, [x29, #-32]
  40b99c:	cbz	x8, 40ba08 <printf@plt+0x9d38>
  40b9a0:	ldr	x0, [sp, #160]
  40b9a4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40b9a8:	add	x1, x1, #0x3bf
  40b9ac:	bl	40b418 <printf@plt+0x9748>
  40b9b0:	ldur	x0, [x29, #-32]
  40b9b4:	ldur	x1, [x29, #-72]
  40b9b8:	bl	40415c <printf@plt+0x248c>
  40b9bc:	mov	x0, #0x30                  	// #48
  40b9c0:	bl	4257b4 <_Znwm@@Base>
  40b9c4:	ldr	x8, [sp, #160]
  40b9c8:	add	x1, x8, #0x50
  40b9cc:	str	x0, [sp, #72]
  40b9d0:	mov	w2, #0xffffffff            	// #-1
  40b9d4:	bl	412fe0 <printf@plt+0x11310>
  40b9d8:	b	40b9dc <printf@plt+0x9d0c>
  40b9dc:	ldr	x8, [sp, #72]
  40b9e0:	stur	x8, [x29, #-72]
  40b9e4:	mov	x9, xzr
  40b9e8:	stur	x9, [x29, #-32]
  40b9ec:	stur	x9, [x29, #-40]
  40b9f0:	b	40bad4 <printf@plt+0x9e04>
  40b9f4:	stur	x0, [x29, #-80]
  40b9f8:	stur	w1, [x29, #-84]
  40b9fc:	ldr	x0, [sp, #72]
  40ba00:	bl	42588c <_ZdlPv@@Base>
  40ba04:	b	40be0c <printf@plt+0xa13c>
  40ba08:	ldur	x0, [x29, #-16]
  40ba0c:	bl	403ddc <printf@plt+0x210c>
  40ba10:	cbz	w0, 40bad4 <printf@plt+0x9e04>
  40ba14:	ldur	x8, [x29, #-16]
  40ba18:	ldr	x8, [x8, #64]
  40ba1c:	stur	x8, [x29, #-96]
  40ba20:	ldur	w9, [x29, #-44]
  40ba24:	cbnz	w9, 40ba38 <printf@plt+0x9d68>
  40ba28:	ldur	x8, [x29, #-72]
  40ba2c:	ldr	x0, [x8]
  40ba30:	ldur	x1, [x29, #-96]
  40ba34:	bl	412d9c <printf@plt+0x110cc>
  40ba38:	ldur	x8, [x29, #-72]
  40ba3c:	ldr	x0, [x8]
  40ba40:	ldur	x1, [x29, #-96]
  40ba44:	bl	412998 <printf@plt+0x10cc8>
  40ba48:	cbnz	w0, 40bad4 <printf@plt+0x9e04>
  40ba4c:	ldur	x8, [x29, #-32]
  40ba50:	cbz	x8, 40bac4 <printf@plt+0x9df4>
  40ba54:	ldr	x0, [sp, #160]
  40ba58:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40ba5c:	add	x1, x1, #0x3ca
  40ba60:	bl	40b418 <printf@plt+0x9748>
  40ba64:	ldur	x0, [x29, #-32]
  40ba68:	ldur	x1, [x29, #-72]
  40ba6c:	bl	40415c <printf@plt+0x248c>
  40ba70:	mov	x0, #0x30                  	// #48
  40ba74:	bl	4257b4 <_Znwm@@Base>
  40ba78:	ldr	x8, [sp, #160]
  40ba7c:	add	x1, x8, #0x50
  40ba80:	str	x0, [sp, #64]
  40ba84:	mov	w2, #0xffffffff            	// #-1
  40ba88:	bl	412fe0 <printf@plt+0x11310>
  40ba8c:	b	40ba90 <printf@plt+0x9dc0>
  40ba90:	ldr	x8, [sp, #64]
  40ba94:	stur	x8, [x29, #-72]
  40ba98:	mov	x9, xzr
  40ba9c:	stur	x9, [x29, #-32]
  40baa0:	mov	w10, #0x3                   	// #3
  40baa4:	stur	w10, [x29, #-44]
  40baa8:	stur	x9, [x29, #-40]
  40baac:	b	40bac4 <printf@plt+0x9df4>
  40bab0:	stur	x0, [x29, #-80]
  40bab4:	stur	w1, [x29, #-84]
  40bab8:	ldr	x0, [sp, #64]
  40babc:	bl	42588c <_ZdlPv@@Base>
  40bac0:	b	40be0c <printf@plt+0xa13c>
  40bac4:	ldur	x8, [x29, #-72]
  40bac8:	ldr	x0, [x8]
  40bacc:	ldur	x1, [x29, #-96]
  40bad0:	bl	412ba0 <printf@plt+0x10ed0>
  40bad4:	ldur	x0, [x29, #-16]
  40bad8:	bl	403704 <printf@plt+0x1a34>
  40badc:	cbz	w0, 40baec <printf@plt+0x9e1c>
  40bae0:	ldur	x0, [x29, #-16]
  40bae4:	bl	403e3c <printf@plt+0x216c>
  40bae8:	cbz	w0, 40bba4 <printf@plt+0x9ed4>
  40baec:	ldur	x8, [x29, #-32]
  40baf0:	cbz	x8, 40bba4 <printf@plt+0x9ed4>
  40baf4:	ldur	w8, [x29, #-52]
  40baf8:	cbz	w8, 40bb18 <printf@plt+0x9e48>
  40bafc:	ldur	x0, [x29, #-72]
  40bb00:	ldur	w1, [x29, #-52]
  40bb04:	ldur	w2, [x29, #-56]
  40bb08:	ldur	w3, [x29, #-60]
  40bb0c:	ldurb	w4, [x29, #-97]
  40bb10:	bl	413270 <printf@plt+0x115a0>
  40bb14:	cbnz	w0, 40bba4 <printf@plt+0x9ed4>
  40bb18:	ldur	w8, [x29, #-52]
  40bb1c:	cbnz	w8, 40bb34 <printf@plt+0x9e64>
  40bb20:	ldr	x0, [sp, #160]
  40bb24:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40bb28:	add	x1, x1, #0x3d7
  40bb2c:	bl	40b418 <printf@plt+0x9748>
  40bb30:	b	40bb44 <printf@plt+0x9e74>
  40bb34:	ldr	x0, [sp, #160]
  40bb38:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40bb3c:	add	x1, x1, #0x3e9
  40bb40:	bl	40b418 <printf@plt+0x9748>
  40bb44:	ldur	x0, [x29, #-32]
  40bb48:	ldur	x1, [x29, #-72]
  40bb4c:	bl	40415c <printf@plt+0x248c>
  40bb50:	mov	x0, #0x30                  	// #48
  40bb54:	bl	4257b4 <_Znwm@@Base>
  40bb58:	ldr	x8, [sp, #160]
  40bb5c:	add	x1, x8, #0x50
  40bb60:	str	x0, [sp, #56]
  40bb64:	mov	w2, #0xffffffff            	// #-1
  40bb68:	bl	412fe0 <printf@plt+0x11310>
  40bb6c:	b	40bb70 <printf@plt+0x9ea0>
  40bb70:	ldr	x8, [sp, #56]
  40bb74:	stur	x8, [x29, #-72]
  40bb78:	mov	x9, xzr
  40bb7c:	stur	x9, [x29, #-32]
  40bb80:	mov	w10, #0x3                   	// #3
  40bb84:	stur	w10, [x29, #-44]
  40bb88:	stur	x9, [x29, #-40]
  40bb8c:	b	40bba4 <printf@plt+0x9ed4>
  40bb90:	stur	x0, [x29, #-80]
  40bb94:	stur	w1, [x29, #-84]
  40bb98:	ldr	x0, [sp, #56]
  40bb9c:	bl	42588c <_ZdlPv@@Base>
  40bba0:	b	40be0c <printf@plt+0xa13c>
  40bba4:	ldr	x8, [sp, #160]
  40bba8:	ldr	x0, [x8, #528]
  40bbac:	bl	4048e0 <printf@plt+0x2c10>
  40bbb0:	stur	x0, [x29, #-16]
  40bbb4:	ldur	x1, [x29, #-16]
  40bbb8:	ldr	x0, [sp, #160]
  40bbbc:	bl	40a8f4 <printf@plt+0x8c24>
  40bbc0:	ldur	x8, [x29, #-16]
  40bbc4:	cbnz	x8, 40bbf8 <printf@plt+0x9f28>
  40bbc8:	ldur	w8, [x29, #-48]
  40bbcc:	cbz	w8, 40bbf4 <printf@plt+0x9f24>
  40bbd0:	ldr	x8, [sp, #160]
  40bbd4:	ldr	x0, [x8, #528]
  40bbd8:	bl	4047d8 <printf@plt+0x2b08>
  40bbdc:	ldr	x8, [sp, #160]
  40bbe0:	add	x0, x8, #0x2a0
  40bbe4:	bl	405e7c <printf@plt+0x41ac>
  40bbe8:	ldur	x8, [x29, #-16]
  40bbec:	stur	x8, [x29, #-40]
  40bbf0:	stur	wzr, [x29, #-48]
  40bbf4:	b	40bcc8 <printf@plt+0x9ff8>
  40bbf8:	ldur	x0, [x29, #-16]
  40bbfc:	bl	403f14 <printf@plt+0x2244>
  40bc00:	cbnz	w0, 40bc18 <printf@plt+0x9f48>
  40bc04:	ldur	w8, [x29, #-104]
  40bc08:	cbz	w8, 40bcc8 <printf@plt+0x9ff8>
  40bc0c:	ldur	x0, [x29, #-16]
  40bc10:	bl	40371c <printf@plt+0x1a4c>
  40bc14:	cbz	w0, 40bcc8 <printf@plt+0x9ff8>
  40bc18:	ldr	x8, [sp, #160]
  40bc1c:	ldr	x0, [x8, #528]
  40bc20:	bl	4048e0 <printf@plt+0x2c10>
  40bc24:	stur	x0, [x29, #-16]
  40bc28:	ldur	x1, [x29, #-16]
  40bc2c:	ldr	x0, [sp, #160]
  40bc30:	bl	40a8f4 <printf@plt+0x8c24>
  40bc34:	ldur	x1, [x29, #-16]
  40bc38:	ldur	w2, [x29, #-104]
  40bc3c:	ldr	x0, [sp, #160]
  40bc40:	bl	40aa58 <printf@plt+0x8d88>
  40bc44:	stur	w0, [x29, #-104]
  40bc48:	ldur	x8, [x29, #-16]
  40bc4c:	mov	w9, #0x0                   	// #0
  40bc50:	str	w9, [sp, #52]
  40bc54:	cbz	x8, 40bca0 <printf@plt+0x9fd0>
  40bc58:	ldur	x0, [x29, #-16]
  40bc5c:	bl	403f14 <printf@plt+0x2244>
  40bc60:	mov	w8, #0x1                   	// #1
  40bc64:	str	w8, [sp, #48]
  40bc68:	cbnz	w0, 40bc98 <printf@plt+0x9fc8>
  40bc6c:	ldur	w8, [x29, #-104]
  40bc70:	mov	w9, #0x0                   	// #0
  40bc74:	str	w9, [sp, #44]
  40bc78:	cbz	w8, 40bc90 <printf@plt+0x9fc0>
  40bc7c:	ldur	x0, [x29, #-16]
  40bc80:	bl	40371c <printf@plt+0x1a4c>
  40bc84:	cmp	w0, #0x0
  40bc88:	cset	w8, ne  // ne = any
  40bc8c:	str	w8, [sp, #44]
  40bc90:	ldr	w8, [sp, #44]
  40bc94:	str	w8, [sp, #48]
  40bc98:	ldr	w8, [sp, #48]
  40bc9c:	str	w8, [sp, #52]
  40bca0:	ldr	w8, [sp, #52]
  40bca4:	tbnz	w8, #0, 40bc18 <printf@plt+0x9f48>
  40bca8:	ldur	x8, [x29, #-16]
  40bcac:	stur	x8, [x29, #-24]
  40bcb0:	stur	wzr, [x29, #-52]
  40bcb4:	ldur	w9, [x29, #-48]
  40bcb8:	cbz	w9, 40bcc4 <printf@plt+0x9ff4>
  40bcbc:	ldur	x8, [x29, #-16]
  40bcc0:	stur	x8, [x29, #-40]
  40bcc4:	stur	wzr, [x29, #-48]
  40bcc8:	ldur	x8, [x29, #-16]
  40bccc:	mov	w9, #0x0                   	// #0
  40bcd0:	str	w9, [sp, #40]
  40bcd4:	cbz	x8, 40bcf4 <printf@plt+0xa024>
  40bcd8:	ldr	x8, [sp, #160]
  40bcdc:	ldr	x0, [x8, #528]
  40bce0:	bl	40485c <printf@plt+0x2b8c>
  40bce4:	cmp	w0, #0x0
  40bce8:	cset	w9, ne  // ne = any
  40bcec:	eor	w9, w9, #0x1
  40bcf0:	str	w9, [sp, #40]
  40bcf4:	ldr	w8, [sp, #40]
  40bcf8:	tbnz	w8, #0, 40b5e8 <printf@plt+0x9918>
  40bcfc:	ldr	x8, [sp, #160]
  40bd00:	ldr	x0, [x8, #528]
  40bd04:	bl	4047d8 <printf@plt+0x2b08>
  40bd08:	ldur	x8, [x29, #-32]
  40bd0c:	cbz	x8, 40bdb8 <printf@plt+0xa0e8>
  40bd10:	ldur	x8, [x29, #-40]
  40bd14:	cbz	x8, 40bd48 <printf@plt+0xa078>
  40bd18:	ldur	x8, [x29, #-40]
  40bd1c:	ldr	x9, [sp, #160]
  40bd20:	ldr	x0, [x9, #528]
  40bd24:	str	x8, [sp, #32]
  40bd28:	bl	4048c4 <printf@plt+0x2bf4>
  40bd2c:	ldr	x8, [sp, #32]
  40bd30:	cmp	x8, x0
  40bd34:	b.eq	40bd48 <printf@plt+0xa078>  // b.none
  40bd38:	ldr	x8, [sp, #160]
  40bd3c:	ldr	x0, [x8, #528]
  40bd40:	bl	404884 <printf@plt+0x2bb4>
  40bd44:	b	40bd18 <printf@plt+0xa048>
  40bd48:	ldr	x0, [sp, #160]
  40bd4c:	bl	40ad78 <printf@plt+0x90a8>
  40bd50:	ldur	x0, [x29, #-32]
  40bd54:	ldur	x1, [x29, #-72]
  40bd58:	bl	40415c <printf@plt+0x248c>
  40bd5c:	mov	x8, xzr
  40bd60:	stur	x8, [x29, #-72]
  40bd64:	ldr	x8, [sp, #160]
  40bd68:	ldr	x0, [x8, #528]
  40bd6c:	sub	x9, x29, #0xa0
  40bd70:	str	x0, [sp, #24]
  40bd74:	mov	x0, x9
  40bd78:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40bd7c:	add	x1, x1, #0x3fe
  40bd80:	str	x9, [sp, #16]
  40bd84:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40bd88:	ldr	x0, [sp, #24]
  40bd8c:	ldr	x1, [sp, #16]
  40bd90:	bl	404bbc <printf@plt+0x2eec>
  40bd94:	b	40bd98 <printf@plt+0xa0c8>
  40bd98:	sub	x0, x29, #0xa0
  40bd9c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40bda0:	b	40bdb8 <printf@plt+0xa0e8>
  40bda4:	stur	x0, [x29, #-80]
  40bda8:	stur	w1, [x29, #-84]
  40bdac:	sub	x0, x29, #0xa0
  40bdb0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40bdb4:	b	40be0c <printf@plt+0xa13c>
  40bdb8:	ldur	x8, [x29, #-72]
  40bdbc:	cbz	x8, 40bde4 <printf@plt+0xa114>
  40bdc0:	ldur	x8, [x29, #-72]
  40bdc4:	str	x8, [sp, #8]
  40bdc8:	cbz	x8, 40bddc <printf@plt+0xa10c>
  40bdcc:	ldr	x0, [sp, #8]
  40bdd0:	bl	413078 <printf@plt+0x113a8>
  40bdd4:	ldr	x0, [sp, #8]
  40bdd8:	bl	42588c <_ZdlPv@@Base>
  40bddc:	mov	x8, xzr
  40bde0:	stur	x8, [x29, #-72]
  40bde4:	ldur	w8, [x29, #-108]
  40bde8:	ldr	x9, [sp, #160]
  40bdec:	str	w8, [x9, #584]
  40bdf0:	str	wzr, [x9, #588]
  40bdf4:	str	wzr, [x9, #596]
  40bdf8:	str	wzr, [x9, #564]
  40bdfc:	ldr	x28, [sp, #352]
  40be00:	ldp	x29, x30, [sp, #336]
  40be04:	add	sp, sp, #0x170
  40be08:	ret
  40be0c:	ldur	x0, [x29, #-80]
  40be10:	bl	401c50 <_Unwind_Resume@plt>
  40be14:	sub	sp, sp, #0x40
  40be18:	stp	x29, x30, [sp, #48]
  40be1c:	add	x29, sp, #0x30
  40be20:	mov	w8, #0x1                   	// #1
  40be24:	stur	x0, [x29, #-8]
  40be28:	ldur	x9, [x29, #-8]
  40be2c:	str	w8, [x9, #516]
  40be30:	mov	x0, x9
  40be34:	str	x9, [sp, #16]
  40be38:	bl	4070d8 <printf@plt+0x5408>
  40be3c:	ldr	x9, [sp, #16]
  40be40:	ldr	x0, [x9, #528]
  40be44:	bl	4057dc <printf@plt+0x3b0c>
  40be48:	ldr	x0, [sp, #16]
  40be4c:	bl	40b450 <printf@plt+0x9780>
  40be50:	ldr	x9, [sp, #16]
  40be54:	ldr	x0, [x9, #528]
  40be58:	bl	4057dc <printf@plt+0x3b0c>
  40be5c:	ldr	x0, [sp, #16]
  40be60:	bl	40a7b8 <printf@plt+0x8ae8>
  40be64:	ldr	x9, [sp, #16]
  40be68:	ldr	x0, [x9, #536]
  40be6c:	bl	415614 <printf@plt+0x13944>
  40be70:	ldr	x9, [sp, #16]
  40be74:	ldr	x10, [x9, #536]
  40be78:	mov	x0, x10
  40be7c:	bl	414824 <printf@plt+0x12b54>
  40be80:	ldr	x9, [sp, #16]
  40be84:	ldr	x10, [x9, #528]
  40be88:	str	x10, [sp, #8]
  40be8c:	cbz	x10, 40bea0 <printf@plt+0xa1d0>
  40be90:	ldr	x0, [sp, #8]
  40be94:	bl	41271c <printf@plt+0x10a4c>
  40be98:	ldr	x0, [sp, #8]
  40be9c:	bl	42588c <_ZdlPv@@Base>
  40bea0:	mov	x0, #0x28                  	// #40
  40bea4:	bl	4257b4 <_Znwm@@Base>
  40bea8:	str	x0, [sp]
  40beac:	adrp	x8, 404000 <printf@plt+0x2330>
  40beb0:	add	x8, x8, #0xb48
  40beb4:	blr	x8
  40beb8:	b	40bebc <printf@plt+0xa1ec>
  40bebc:	ldr	x8, [sp]
  40bec0:	ldr	x9, [sp, #16]
  40bec4:	str	x8, [x9, #528]
  40bec8:	ldp	x29, x30, [sp, #48]
  40becc:	add	sp, sp, #0x40
  40bed0:	ret
  40bed4:	stur	x0, [x29, #-16]
  40bed8:	stur	w1, [x29, #-20]
  40bedc:	ldr	x0, [sp]
  40bee0:	bl	42588c <_ZdlPv@@Base>
  40bee4:	ldur	x0, [x29, #-16]
  40bee8:	bl	401c50 <_Unwind_Resume@plt>
  40beec:	sub	sp, sp, #0x50
  40bef0:	stp	x29, x30, [sp, #64]
  40bef4:	add	x29, sp, #0x40
  40bef8:	mov	w8, #0x1                   	// #1
  40befc:	stur	x0, [x29, #-8]
  40bf00:	stur	w1, [x29, #-12]
  40bf04:	ldur	x9, [x29, #-8]
  40bf08:	stur	wzr, [x29, #-16]
  40bf0c:	stur	w8, [x29, #-20]
  40bf10:	ldr	x0, [x9, #528]
  40bf14:	str	x9, [sp, #16]
  40bf18:	bl	4048c4 <printf@plt+0x2bf4>
  40bf1c:	str	x0, [sp, #32]
  40bf20:	ldr	x9, [sp, #16]
  40bf24:	ldr	x0, [x9, #528]
  40bf28:	bl	40485c <printf@plt+0x2b8c>
  40bf2c:	cbnz	w0, 40c030 <printf@plt+0xa360>
  40bf30:	ldr	x8, [sp, #16]
  40bf34:	ldr	x0, [x8, #528]
  40bf38:	bl	404884 <printf@plt+0x2bb4>
  40bf3c:	ldr	x8, [sp, #16]
  40bf40:	ldr	x0, [x8, #528]
  40bf44:	bl	4048c4 <printf@plt+0x2bf4>
  40bf48:	str	x0, [sp, #24]
  40bf4c:	ldr	x0, [sp, #24]
  40bf50:	bl	403704 <printf@plt+0x1a34>
  40bf54:	stur	w0, [x29, #-20]
  40bf58:	ldr	x0, [sp, #24]
  40bf5c:	bl	403a14 <printf@plt+0x1d44>
  40bf60:	cbz	w0, 40bf6c <printf@plt+0xa29c>
  40bf64:	stur	wzr, [x29, #-12]
  40bf68:	b	40bf80 <printf@plt+0xa2b0>
  40bf6c:	ldr	x0, [sp, #24]
  40bf70:	bl	40388c <printf@plt+0x1bbc>
  40bf74:	cbz	w0, 40bf80 <printf@plt+0xa2b0>
  40bf78:	mov	w8, #0x1                   	// #1
  40bf7c:	stur	w8, [x29, #-12]
  40bf80:	ldr	x0, [sp, #24]
  40bf84:	bl	403cc4 <printf@plt+0x1ff4>
  40bf88:	mov	w8, #0x1                   	// #1
  40bf8c:	str	w8, [sp, #12]
  40bf90:	cbnz	w0, 40bfd4 <printf@plt+0xa304>
  40bf94:	ldr	x0, [sp, #24]
  40bf98:	bl	403f14 <printf@plt+0x2244>
  40bf9c:	mov	w8, #0x1                   	// #1
  40bfa0:	str	w8, [sp, #12]
  40bfa4:	cbnz	w0, 40bfd4 <printf@plt+0xa304>
  40bfa8:	ldur	w8, [x29, #-12]
  40bfac:	mov	w9, #0x0                   	// #0
  40bfb0:	str	w9, [sp, #8]
  40bfb4:	cbz	w8, 40bfcc <printf@plt+0xa2fc>
  40bfb8:	ldr	x0, [sp, #24]
  40bfbc:	bl	40371c <printf@plt+0x1a4c>
  40bfc0:	cmp	w0, #0x0
  40bfc4:	cset	w8, ne  // ne = any
  40bfc8:	str	w8, [sp, #8]
  40bfcc:	ldr	w8, [sp, #8]
  40bfd0:	str	w8, [sp, #12]
  40bfd4:	ldr	w8, [sp, #12]
  40bfd8:	and	w8, w8, #0x1
  40bfdc:	stur	w8, [x29, #-16]
  40bfe0:	ldur	w8, [x29, #-16]
  40bfe4:	mov	w9, #0x0                   	// #0
  40bfe8:	str	w9, [sp, #4]
  40bfec:	cbnz	w8, 40c000 <printf@plt+0xa330>
  40bff0:	ldur	w8, [x29, #-20]
  40bff4:	cmp	w8, #0x0
  40bff8:	cset	w8, ne  // ne = any
  40bffc:	str	w8, [sp, #4]
  40c000:	ldr	w8, [sp, #4]
  40c004:	tbnz	w8, #0, 40bf30 <printf@plt+0xa260>
  40c008:	ldr	x8, [sp, #16]
  40c00c:	ldr	x0, [x8, #528]
  40c010:	bl	4048c4 <printf@plt+0x2bf4>
  40c014:	ldr	x8, [sp, #32]
  40c018:	cmp	x0, x8
  40c01c:	b.eq	40c030 <printf@plt+0xa360>  // b.none
  40c020:	ldr	x8, [sp, #16]
  40c024:	ldr	x0, [x8, #528]
  40c028:	bl	4048a4 <printf@plt+0x2bd4>
  40c02c:	b	40c008 <printf@plt+0xa338>
  40c030:	ldur	w0, [x29, #-20]
  40c034:	ldp	x29, x30, [sp, #64]
  40c038:	add	sp, sp, #0x50
  40c03c:	ret
  40c040:	sub	sp, sp, #0x30
  40c044:	stp	x29, x30, [sp, #32]
  40c048:	add	x29, sp, #0x20
  40c04c:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  40c050:	add	x8, x8, #0x4bd
  40c054:	stur	x0, [x29, #-8]
  40c058:	str	x1, [sp, #16]
  40c05c:	ldur	x9, [x29, #-8]
  40c060:	ldr	x0, [sp, #16]
  40c064:	mov	x1, x8
  40c068:	str	x9, [sp, #8]
  40c06c:	bl	401b80 <strcmp@plt>
  40c070:	cbnz	w0, 40c084 <printf@plt+0xa3b4>
  40c074:	ldr	x8, [sp, #8]
  40c078:	ldr	x0, [x8, #536]
  40c07c:	bl	415958 <printf@plt+0x13c88>
  40c080:	b	40c194 <printf@plt+0xa4c4>
  40c084:	ldr	x0, [sp, #16]
  40c088:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  40c08c:	add	x1, x1, #0x274
  40c090:	bl	401b80 <strcmp@plt>
  40c094:	cbnz	w0, 40c0a8 <printf@plt+0xa3d8>
  40c098:	ldr	x8, [sp, #8]
  40c09c:	ldr	x0, [x8, #536]
  40c0a0:	bl	415980 <printf@plt+0x13cb0>
  40c0a4:	b	40c194 <printf@plt+0xa4c4>
  40c0a8:	ldr	x0, [sp, #16]
  40c0ac:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40c0b0:	add	x1, x1, #0x412
  40c0b4:	bl	401b80 <strcmp@plt>
  40c0b8:	cbnz	w0, 40c0d8 <printf@plt+0xa408>
  40c0bc:	ldr	x8, [sp, #8]
  40c0c0:	ldr	x0, [x8, #536]
  40c0c4:	bl	415958 <printf@plt+0x13c88>
  40c0c8:	ldr	x8, [sp, #8]
  40c0cc:	ldr	x0, [x8, #536]
  40c0d0:	bl	415980 <printf@plt+0x13cb0>
  40c0d4:	b	40c194 <printf@plt+0xa4c4>
  40c0d8:	ldr	x0, [sp, #16]
  40c0dc:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40c0e0:	add	x1, x1, #0x40b
  40c0e4:	bl	401b80 <strcmp@plt>
  40c0e8:	cbnz	w0, 40c0fc <printf@plt+0xa42c>
  40c0ec:	ldr	x8, [sp, #8]
  40c0f0:	ldr	x0, [x8, #536]
  40c0f4:	bl	415528 <printf@plt+0x13858>
  40c0f8:	b	40c194 <printf@plt+0xa4c4>
  40c0fc:	ldr	x0, [sp, #16]
  40c100:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40c104:	add	x1, x1, #0x40e
  40c108:	bl	401b80 <strcmp@plt>
  40c10c:	cbnz	w0, 40c12c <printf@plt+0xa45c>
  40c110:	ldr	x8, [sp, #8]
  40c114:	ldr	x0, [x8, #536]
  40c118:	bl	415980 <printf@plt+0x13cb0>
  40c11c:	ldr	x8, [sp, #8]
  40c120:	ldr	x0, [x8, #536]
  40c124:	bl	415528 <printf@plt+0x13858>
  40c128:	b	40c194 <printf@plt+0xa4c4>
  40c12c:	ldr	x0, [sp, #16]
  40c130:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  40c134:	add	x1, x1, #0x268
  40c138:	bl	401b80 <strcmp@plt>
  40c13c:	cbnz	w0, 40c15c <printf@plt+0xa48c>
  40c140:	ldr	x8, [sp, #8]
  40c144:	ldr	x0, [x8, #536]
  40c148:	bl	415958 <printf@plt+0x13c88>
  40c14c:	ldr	x8, [sp, #8]
  40c150:	ldr	x0, [x8, #536]
  40c154:	bl	415528 <printf@plt+0x13858>
  40c158:	b	40c194 <printf@plt+0xa4c4>
  40c15c:	ldr	x0, [sp, #16]
  40c160:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40c164:	add	x1, x1, #0x411
  40c168:	bl	401b80 <strcmp@plt>
  40c16c:	cbnz	w0, 40c194 <printf@plt+0xa4c4>
  40c170:	ldr	x8, [sp, #8]
  40c174:	ldr	x0, [x8, #536]
  40c178:	bl	415958 <printf@plt+0x13c88>
  40c17c:	ldr	x8, [sp, #8]
  40c180:	ldr	x0, [x8, #536]
  40c184:	bl	415980 <printf@plt+0x13cb0>
  40c188:	ldr	x8, [sp, #8]
  40c18c:	ldr	x0, [x8, #536]
  40c190:	bl	415528 <printf@plt+0x13858>
  40c194:	ldp	x29, x30, [sp, #32]
  40c198:	add	sp, sp, #0x30
  40c19c:	ret
  40c1a0:	sub	sp, sp, #0x30
  40c1a4:	stp	x29, x30, [sp, #32]
  40c1a8:	add	x29, sp, #0x20
  40c1ac:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  40c1b0:	add	x8, x8, #0x535
  40c1b4:	stur	x0, [x29, #-8]
  40c1b8:	str	x1, [sp, #16]
  40c1bc:	ldur	x9, [x29, #-8]
  40c1c0:	ldr	x0, [sp, #16]
  40c1c4:	mov	x1, x8
  40c1c8:	str	x9, [sp, #8]
  40c1cc:	bl	401b80 <strcmp@plt>
  40c1d0:	cbnz	w0, 40c1fc <printf@plt+0xa52c>
  40c1d4:	ldr	x8, [sp, #8]
  40c1d8:	ldr	x0, [x8, #536]
  40c1dc:	bl	415958 <printf@plt+0x13c88>
  40c1e0:	ldr	x8, [sp, #8]
  40c1e4:	ldr	x0, [x8, #536]
  40c1e8:	bl	415980 <printf@plt+0x13cb0>
  40c1ec:	ldr	x8, [sp, #8]
  40c1f0:	ldr	x0, [x8, #536]
  40c1f4:	bl	415528 <printf@plt+0x13858>
  40c1f8:	b	40c450 <printf@plt+0xa780>
  40c1fc:	ldr	x0, [sp, #16]
  40c200:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  40c204:	add	x1, x1, #0x4bd
  40c208:	bl	401b80 <strcmp@plt>
  40c20c:	cbnz	w0, 40c220 <printf@plt+0xa550>
  40c210:	ldr	x8, [sp, #8]
  40c214:	ldr	x0, [x8, #536]
  40c218:	bl	4153c4 <printf@plt+0x136f4>
  40c21c:	b	40c450 <printf@plt+0xa780>
  40c220:	ldr	x0, [sp, #16]
  40c224:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  40c228:	add	x1, x1, #0x274
  40c22c:	bl	401b80 <strcmp@plt>
  40c230:	cbnz	w0, 40c244 <printf@plt+0xa574>
  40c234:	ldr	x8, [sp, #8]
  40c238:	ldr	x0, [x8, #536]
  40c23c:	bl	41537c <printf@plt+0x136ac>
  40c240:	b	40c450 <printf@plt+0xa780>
  40c244:	ldr	x0, [sp, #16]
  40c248:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40c24c:	add	x1, x1, #0x412
  40c250:	bl	401b80 <strcmp@plt>
  40c254:	cbnz	w0, 40c274 <printf@plt+0xa5a4>
  40c258:	ldr	x8, [sp, #8]
  40c25c:	ldr	x0, [x8, #536]
  40c260:	bl	4153c4 <printf@plt+0x136f4>
  40c264:	ldr	x8, [sp, #8]
  40c268:	ldr	x0, [x8, #536]
  40c26c:	bl	41537c <printf@plt+0x136ac>
  40c270:	b	40c450 <printf@plt+0xa780>
  40c274:	ldr	x0, [sp, #16]
  40c278:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40c27c:	add	x1, x1, #0x40b
  40c280:	bl	401b80 <strcmp@plt>
  40c284:	cbnz	w0, 40c2e0 <printf@plt+0xa610>
  40c288:	ldr	x8, [sp, #8]
  40c28c:	ldr	w9, [x8, #572]
  40c290:	cbnz	w9, 40c2d0 <printf@plt+0xa600>
  40c294:	ldr	x0, [sp, #8]
  40c298:	bl	409738 <printf@plt+0x7a68>
  40c29c:	cbz	w0, 40c2d0 <printf@plt+0xa600>
  40c2a0:	ldr	x8, [sp, #8]
  40c2a4:	ldr	w9, [x8, #572]
  40c2a8:	cmp	w9, #0x0
  40c2ac:	cset	w9, ne  // ne = any
  40c2b0:	eor	w9, w9, #0x1
  40c2b4:	and	w1, w9, #0x1
  40c2b8:	mov	x0, x8
  40c2bc:	bl	40beec <printf@plt+0xa21c>
  40c2c0:	cbz	w0, 40c2d0 <printf@plt+0xa600>
  40c2c4:	ldr	x8, [sp, #8]
  40c2c8:	ldr	x0, [x8, #536]
  40c2cc:	bl	415454 <printf@plt+0x13784>
  40c2d0:	ldr	x8, [sp, #8]
  40c2d4:	ldr	x0, [x8, #536]
  40c2d8:	bl	415404 <printf@plt+0x13734>
  40c2dc:	b	40c450 <printf@plt+0xa780>
  40c2e0:	ldr	x0, [sp, #16]
  40c2e4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40c2e8:	add	x1, x1, #0x40e
  40c2ec:	bl	401b80 <strcmp@plt>
  40c2f0:	cbnz	w0, 40c358 <printf@plt+0xa688>
  40c2f4:	ldr	x8, [sp, #8]
  40c2f8:	ldr	w9, [x8, #572]
  40c2fc:	cbnz	w9, 40c33c <printf@plt+0xa66c>
  40c300:	ldr	x0, [sp, #8]
  40c304:	bl	409738 <printf@plt+0x7a68>
  40c308:	cbz	w0, 40c33c <printf@plt+0xa66c>
  40c30c:	ldr	x8, [sp, #8]
  40c310:	ldr	w9, [x8, #572]
  40c314:	cmp	w9, #0x0
  40c318:	cset	w9, ne  // ne = any
  40c31c:	eor	w9, w9, #0x1
  40c320:	and	w1, w9, #0x1
  40c324:	mov	x0, x8
  40c328:	bl	40beec <printf@plt+0xa21c>
  40c32c:	cbz	w0, 40c33c <printf@plt+0xa66c>
  40c330:	ldr	x8, [sp, #8]
  40c334:	ldr	x0, [x8, #536]
  40c338:	bl	415454 <printf@plt+0x13784>
  40c33c:	ldr	x8, [sp, #8]
  40c340:	ldr	x0, [x8, #536]
  40c344:	bl	415404 <printf@plt+0x13734>
  40c348:	ldr	x8, [sp, #8]
  40c34c:	ldr	x0, [x8, #536]
  40c350:	bl	41537c <printf@plt+0x136ac>
  40c354:	b	40c450 <printf@plt+0xa780>
  40c358:	ldr	x0, [sp, #16]
  40c35c:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  40c360:	add	x1, x1, #0x268
  40c364:	bl	401b80 <strcmp@plt>
  40c368:	cbnz	w0, 40c3d0 <printf@plt+0xa700>
  40c36c:	ldr	x8, [sp, #8]
  40c370:	ldr	w9, [x8, #572]
  40c374:	cbnz	w9, 40c3b4 <printf@plt+0xa6e4>
  40c378:	ldr	x0, [sp, #8]
  40c37c:	bl	409738 <printf@plt+0x7a68>
  40c380:	cbz	w0, 40c3b4 <printf@plt+0xa6e4>
  40c384:	ldr	x8, [sp, #8]
  40c388:	ldr	w9, [x8, #572]
  40c38c:	cmp	w9, #0x0
  40c390:	cset	w9, ne  // ne = any
  40c394:	eor	w9, w9, #0x1
  40c398:	and	w1, w9, #0x1
  40c39c:	mov	x0, x8
  40c3a0:	bl	40beec <printf@plt+0xa21c>
  40c3a4:	cbz	w0, 40c3b4 <printf@plt+0xa6e4>
  40c3a8:	ldr	x8, [sp, #8]
  40c3ac:	ldr	x0, [x8, #536]
  40c3b0:	bl	415454 <printf@plt+0x13784>
  40c3b4:	ldr	x8, [sp, #8]
  40c3b8:	ldr	x0, [x8, #536]
  40c3bc:	bl	415404 <printf@plt+0x13734>
  40c3c0:	ldr	x8, [sp, #8]
  40c3c4:	ldr	x0, [x8, #536]
  40c3c8:	bl	4153c4 <printf@plt+0x136f4>
  40c3cc:	b	40c450 <printf@plt+0xa780>
  40c3d0:	ldr	x0, [sp, #16]
  40c3d4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40c3d8:	add	x1, x1, #0x411
  40c3dc:	bl	401b80 <strcmp@plt>
  40c3e0:	cbnz	w0, 40c450 <printf@plt+0xa780>
  40c3e4:	ldr	x8, [sp, #8]
  40c3e8:	ldr	w9, [x8, #572]
  40c3ec:	cbnz	w9, 40c42c <printf@plt+0xa75c>
  40c3f0:	ldr	x0, [sp, #8]
  40c3f4:	bl	409738 <printf@plt+0x7a68>
  40c3f8:	cbz	w0, 40c42c <printf@plt+0xa75c>
  40c3fc:	ldr	x8, [sp, #8]
  40c400:	ldr	w9, [x8, #572]
  40c404:	cmp	w9, #0x0
  40c408:	cset	w9, ne  // ne = any
  40c40c:	eor	w9, w9, #0x1
  40c410:	and	w1, w9, #0x1
  40c414:	mov	x0, x8
  40c418:	bl	40beec <printf@plt+0xa21c>
  40c41c:	cbz	w0, 40c42c <printf@plt+0xa75c>
  40c420:	ldr	x8, [sp, #8]
  40c424:	ldr	x0, [x8, #536]
  40c428:	bl	415454 <printf@plt+0x13784>
  40c42c:	ldr	x8, [sp, #8]
  40c430:	ldr	x0, [x8, #536]
  40c434:	bl	415404 <printf@plt+0x13734>
  40c438:	ldr	x8, [sp, #8]
  40c43c:	ldr	x0, [x8, #536]
  40c440:	bl	41537c <printf@plt+0x136ac>
  40c444:	ldr	x8, [sp, #8]
  40c448:	ldr	x0, [x8, #536]
  40c44c:	bl	4153c4 <printf@plt+0x136f4>
  40c450:	ldp	x29, x30, [sp, #32]
  40c454:	add	sp, sp, #0x30
  40c458:	ret
  40c45c:	sub	sp, sp, #0x30
  40c460:	stp	x29, x30, [sp, #32]
  40c464:	add	x29, sp, #0x20
  40c468:	stur	x0, [x29, #-8]
  40c46c:	stur	w1, [x29, #-12]
  40c470:	str	w2, [sp, #16]
  40c474:	ldur	x8, [x29, #-8]
  40c478:	ldur	w9, [x29, #-12]
  40c47c:	ldr	w10, [sp, #16]
  40c480:	cmp	w9, w10
  40c484:	str	x8, [sp, #8]
  40c488:	b.ge	40c4bc <printf@plt+0xa7ec>  // b.tcont
  40c48c:	ldur	w8, [x29, #-12]
  40c490:	ldr	w9, [sp, #16]
  40c494:	cmp	w8, w9
  40c498:	b.ge	40c4b8 <printf@plt+0xa7e8>  // b.tcont
  40c49c:	ldr	x8, [sp, #8]
  40c4a0:	ldr	x0, [x8, #536]
  40c4a4:	bl	4165c4 <printf@plt+0x148f4>
  40c4a8:	ldur	w9, [x29, #-12]
  40c4ac:	add	w9, w9, #0x2
  40c4b0:	stur	w9, [x29, #-12]
  40c4b4:	b	40c48c <printf@plt+0xa7bc>
  40c4b8:	b	40c4f8 <printf@plt+0xa828>
  40c4bc:	ldur	w8, [x29, #-12]
  40c4c0:	ldr	w9, [sp, #16]
  40c4c4:	cmp	w8, w9
  40c4c8:	b.le	40c4f8 <printf@plt+0xa828>
  40c4cc:	ldur	w8, [x29, #-12]
  40c4d0:	ldr	w9, [sp, #16]
  40c4d4:	cmp	w8, w9
  40c4d8:	b.le	40c4f8 <printf@plt+0xa828>
  40c4dc:	ldr	x8, [sp, #8]
  40c4e0:	ldr	x0, [x8, #536]
  40c4e4:	bl	416578 <printf@plt+0x148a8>
  40c4e8:	ldur	w9, [x29, #-12]
  40c4ec:	subs	w9, w9, #0x2
  40c4f0:	stur	w9, [x29, #-12]
  40c4f4:	b	40c4cc <printf@plt+0xa7fc>
  40c4f8:	ldp	x29, x30, [sp, #32]
  40c4fc:	add	sp, sp, #0x30
  40c500:	ret
  40c504:	sub	sp, sp, #0x30
  40c508:	stp	x29, x30, [sp, #32]
  40c50c:	add	x29, sp, #0x20
  40c510:	stur	x0, [x29, #-8]
  40c514:	str	x1, [sp, #16]
  40c518:	ldur	x8, [x29, #-8]
  40c51c:	ldr	w9, [x8, #516]
  40c520:	str	x8, [sp, #8]
  40c524:	cbnz	w9, 40c5a4 <printf@plt+0xa8d4>
  40c528:	ldr	x1, [sp, #16]
  40c52c:	ldr	x0, [sp, #8]
  40c530:	bl	40c5b0 <printf@plt+0xa8e0>
  40c534:	cbz	w0, 40c548 <printf@plt+0xa878>
  40c538:	ldr	x8, [sp, #8]
  40c53c:	ldr	x0, [x8, #536]
  40c540:	bl	416638 <printf@plt+0x14968>
  40c544:	b	40c5a4 <printf@plt+0xa8d4>
  40c548:	ldr	x1, [sp, #16]
  40c54c:	ldr	x0, [sp, #8]
  40c550:	bl	40c670 <printf@plt+0xa9a0>
  40c554:	cbz	w0, 40c568 <printf@plt+0xa898>
  40c558:	ldr	x8, [sp, #8]
  40c55c:	ldr	x0, [x8, #536]
  40c560:	bl	416610 <printf@plt+0x14940>
  40c564:	b	40c5a4 <printf@plt+0xa8d4>
  40c568:	ldr	x1, [sp, #16]
  40c56c:	ldr	x0, [sp, #8]
  40c570:	bl	40c730 <printf@plt+0xaa60>
  40c574:	cbz	w0, 40c588 <printf@plt+0xa8b8>
  40c578:	ldr	x8, [sp, #8]
  40c57c:	ldr	x0, [x8, #536]
  40c580:	bl	4159d4 <printf@plt+0x13d04>
  40c584:	b	40c5a4 <printf@plt+0xa8d4>
  40c588:	ldr	x1, [sp, #16]
  40c58c:	ldr	x0, [sp, #8]
  40c590:	bl	40c7f0 <printf@plt+0xab20>
  40c594:	cbz	w0, 40c5a4 <printf@plt+0xa8d4>
  40c598:	ldr	x8, [sp, #8]
  40c59c:	ldr	x0, [x8, #536]
  40c5a0:	bl	4159ac <printf@plt+0x13cdc>
  40c5a4:	ldp	x29, x30, [sp, #32]
  40c5a8:	add	sp, sp, #0x30
  40c5ac:	ret
  40c5b0:	sub	sp, sp, #0x30
  40c5b4:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40c5b8:	add	x8, x8, #0xb50
  40c5bc:	mov	w9, #0x48                  	// #72
  40c5c0:	str	x0, [sp, #40]
  40c5c4:	str	x1, [sp, #32]
  40c5c8:	ldr	x10, [sp, #40]
  40c5cc:	ldr	w11, [x8]
  40c5d0:	str	w11, [sp, #28]
  40c5d4:	ldr	w11, [x10, #280]
  40c5d8:	ldr	w12, [sp, #28]
  40c5dc:	mul	w11, w11, w12
  40c5e0:	sdiv	w9, w11, w9
  40c5e4:	str	w9, [sp, #24]
  40c5e8:	ldr	w9, [x10, #280]
  40c5ec:	mov	w11, #0x0                   	// #0
  40c5f0:	str	x10, [sp, #16]
  40c5f4:	str	w11, [sp, #12]
  40c5f8:	cbz	w9, 40c660 <printf@plt+0xa990>
  40c5fc:	ldr	x8, [sp, #16]
  40c600:	ldr	w9, [x8, #340]
  40c604:	ldr	x10, [sp, #32]
  40c608:	ldr	w11, [x10, #76]
  40c60c:	mov	w12, #0x0                   	// #0
  40c610:	cmp	w9, w11
  40c614:	str	w12, [sp, #12]
  40c618:	b.ge	40c660 <printf@plt+0xa990>  // b.tcont
  40c61c:	ldr	x8, [sp, #16]
  40c620:	ldr	w9, [x8, #340]
  40c624:	ldr	w10, [sp, #24]
  40c628:	subs	w9, w9, w10
  40c62c:	ldr	x11, [sp, #32]
  40c630:	ldr	w10, [x11, #84]
  40c634:	mov	w12, #0x0                   	// #0
  40c638:	cmp	w9, w10
  40c63c:	str	w12, [sp, #12]
  40c640:	b.le	40c660 <printf@plt+0xa990>
  40c644:	ldr	x8, [sp, #16]
  40c648:	ldr	w9, [x8, #280]
  40c64c:	ldr	x10, [sp, #32]
  40c650:	ldr	w11, [x10, #8]
  40c654:	cmp	w9, w11
  40c658:	cset	w9, gt
  40c65c:	str	w9, [sp, #12]
  40c660:	ldr	w8, [sp, #12]
  40c664:	and	w0, w8, #0x1
  40c668:	add	sp, sp, #0x30
  40c66c:	ret
  40c670:	sub	sp, sp, #0x30
  40c674:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40c678:	add	x8, x8, #0xb50
  40c67c:	mov	w9, #0x48                  	// #72
  40c680:	str	x0, [sp, #40]
  40c684:	str	x1, [sp, #32]
  40c688:	ldr	x10, [sp, #40]
  40c68c:	ldr	w11, [x8]
  40c690:	str	w11, [sp, #28]
  40c694:	ldr	w11, [x10, #280]
  40c698:	ldr	w12, [sp, #28]
  40c69c:	mul	w11, w11, w12
  40c6a0:	sdiv	w9, w11, w9
  40c6a4:	str	w9, [sp, #24]
  40c6a8:	ldr	w9, [x10, #280]
  40c6ac:	mov	w11, #0x0                   	// #0
  40c6b0:	str	x10, [sp, #16]
  40c6b4:	str	w11, [sp, #12]
  40c6b8:	cbz	w9, 40c720 <printf@plt+0xaa50>
  40c6bc:	ldr	x8, [sp, #16]
  40c6c0:	ldr	w9, [x8, #340]
  40c6c4:	ldr	x10, [sp, #32]
  40c6c8:	ldr	w11, [x10, #76]
  40c6cc:	mov	w12, #0x0                   	// #0
  40c6d0:	cmp	w9, w11
  40c6d4:	str	w12, [sp, #12]
  40c6d8:	b.le	40c720 <printf@plt+0xaa50>
  40c6dc:	ldr	x8, [sp, #16]
  40c6e0:	ldr	w9, [x8, #340]
  40c6e4:	ldr	w10, [sp, #24]
  40c6e8:	subs	w9, w9, w10
  40c6ec:	ldr	x11, [sp, #32]
  40c6f0:	ldr	w10, [x11, #84]
  40c6f4:	mov	w12, #0x0                   	// #0
  40c6f8:	cmp	w9, w10
  40c6fc:	str	w12, [sp, #12]
  40c700:	b.ge	40c720 <printf@plt+0xaa50>  // b.tcont
  40c704:	ldr	x8, [sp, #16]
  40c708:	ldr	w9, [x8, #280]
  40c70c:	ldr	x10, [sp, #32]
  40c710:	ldr	w11, [x10, #8]
  40c714:	cmp	w9, w11
  40c718:	cset	w9, gt
  40c71c:	str	w9, [sp, #12]
  40c720:	ldr	w8, [sp, #12]
  40c724:	and	w0, w8, #0x1
  40c728:	add	sp, sp, #0x30
  40c72c:	ret
  40c730:	sub	sp, sp, #0x30
  40c734:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40c738:	add	x8, x8, #0xb50
  40c73c:	mov	w9, #0x48                  	// #72
  40c740:	str	x0, [sp, #40]
  40c744:	str	x1, [sp, #32]
  40c748:	ldr	x10, [sp, #40]
  40c74c:	ldr	w11, [x8]
  40c750:	str	w11, [sp, #28]
  40c754:	ldr	w11, [x10, #280]
  40c758:	ldr	w12, [sp, #28]
  40c75c:	mul	w11, w11, w12
  40c760:	sdiv	w9, w11, w9
  40c764:	str	w9, [sp, #24]
  40c768:	ldr	w9, [x10, #280]
  40c76c:	mov	w11, #0x0                   	// #0
  40c770:	str	x10, [sp, #16]
  40c774:	str	w11, [sp, #12]
  40c778:	cbz	w9, 40c7e0 <printf@plt+0xab10>
  40c77c:	ldr	x8, [sp, #32]
  40c780:	ldr	w9, [x8, #76]
  40c784:	ldr	x8, [sp, #16]
  40c788:	ldr	w10, [x8, #340]
  40c78c:	mov	w11, #0x0                   	// #0
  40c790:	cmp	w9, w10
  40c794:	str	w11, [sp, #12]
  40c798:	b.ge	40c7e0 <printf@plt+0xab10>  // b.tcont
  40c79c:	ldr	x8, [sp, #16]
  40c7a0:	ldr	w9, [x8, #340]
  40c7a4:	ldr	w10, [sp, #24]
  40c7a8:	subs	w9, w9, w10
  40c7ac:	ldr	x11, [sp, #32]
  40c7b0:	ldr	w10, [x11, #84]
  40c7b4:	mov	w12, #0x0                   	// #0
  40c7b8:	cmp	w9, w10
  40c7bc:	str	w12, [sp, #12]
  40c7c0:	b.le	40c7e0 <printf@plt+0xab10>
  40c7c4:	ldr	x8, [sp, #16]
  40c7c8:	ldr	w9, [x8, #280]
  40c7cc:	ldr	x10, [sp, #32]
  40c7d0:	ldr	w11, [x10, #8]
  40c7d4:	cmp	w9, w11
  40c7d8:	cset	w9, lt  // lt = tstop
  40c7dc:	str	w9, [sp, #12]
  40c7e0:	ldr	w8, [sp, #12]
  40c7e4:	and	w0, w8, #0x1
  40c7e8:	add	sp, sp, #0x30
  40c7ec:	ret
  40c7f0:	sub	sp, sp, #0x30
  40c7f4:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40c7f8:	add	x8, x8, #0xb50
  40c7fc:	mov	w9, #0x48                  	// #72
  40c800:	str	x0, [sp, #40]
  40c804:	str	x1, [sp, #32]
  40c808:	ldr	x10, [sp, #40]
  40c80c:	ldr	w11, [x8]
  40c810:	str	w11, [sp, #28]
  40c814:	ldr	w11, [x10, #280]
  40c818:	ldr	w12, [sp, #28]
  40c81c:	mul	w11, w11, w12
  40c820:	sdiv	w9, w11, w9
  40c824:	str	w9, [sp, #24]
  40c828:	ldr	w9, [x10, #280]
  40c82c:	mov	w11, #0x0                   	// #0
  40c830:	str	x10, [sp, #16]
  40c834:	str	w11, [sp, #12]
  40c838:	cbz	w9, 40c8a0 <printf@plt+0xabd0>
  40c83c:	ldr	x8, [sp, #32]
  40c840:	ldr	w9, [x8, #76]
  40c844:	ldr	x8, [sp, #16]
  40c848:	ldr	w10, [x8, #340]
  40c84c:	mov	w11, #0x0                   	// #0
  40c850:	cmp	w9, w10
  40c854:	str	w11, [sp, #12]
  40c858:	b.le	40c8a0 <printf@plt+0xabd0>
  40c85c:	ldr	x8, [sp, #16]
  40c860:	ldr	w9, [x8, #340]
  40c864:	ldr	w10, [sp, #24]
  40c868:	subs	w9, w9, w10
  40c86c:	ldr	x11, [sp, #32]
  40c870:	ldr	w10, [x11, #84]
  40c874:	mov	w12, #0x0                   	// #0
  40c878:	cmp	w9, w10
  40c87c:	str	w12, [sp, #12]
  40c880:	b.ge	40c8a0 <printf@plt+0xabd0>  // b.tcont
  40c884:	ldr	x8, [sp, #16]
  40c888:	ldr	w9, [x8, #280]
  40c88c:	ldr	x10, [sp, #32]
  40c890:	ldr	w11, [x10, #8]
  40c894:	cmp	w9, w11
  40c898:	cset	w9, lt  // lt = tstop
  40c89c:	str	w9, [sp, #12]
  40c8a0:	ldr	w8, [sp, #12]
  40c8a4:	and	w0, w8, #0x1
  40c8a8:	add	sp, sp, #0x30
  40c8ac:	ret
  40c8b0:	sub	sp, sp, #0x10
  40c8b4:	str	x0, [sp, #8]
  40c8b8:	str	x1, [sp]
  40c8bc:	ldr	x8, [sp, #8]
  40c8c0:	ldr	x9, [sp]
  40c8c4:	ldr	w10, [x9, #4]
  40c8c8:	str	w10, [x8, #352]
  40c8cc:	add	sp, sp, #0x10
  40c8d0:	ret
  40c8d4:	sub	sp, sp, #0x90
  40c8d8:	stp	x29, x30, [sp, #128]
  40c8dc:	add	x29, sp, #0x80
  40c8e0:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40c8e4:	add	x8, x8, #0xb28
  40c8e8:	stur	x0, [x29, #-8]
  40c8ec:	stur	w1, [x29, #-12]
  40c8f0:	stur	x2, [x29, #-24]
  40c8f4:	stur	w3, [x29, #-28]
  40c8f8:	stur	x4, [x29, #-40]
  40c8fc:	ldur	x9, [x29, #-8]
  40c900:	ldur	w10, [x29, #-12]
  40c904:	subs	w10, w10, #0x43
  40c908:	mov	w11, w10
  40c90c:	ubfx	x11, x11, #0, #32
  40c910:	cmp	x11, #0x3b
  40c914:	str	x8, [sp, #40]
  40c918:	str	x9, [sp, #32]
  40c91c:	str	x11, [sp, #24]
  40c920:	b.hi	40ca50 <printf@plt+0xad80>  // b.pmore
  40c924:	adrp	x8, 428000 <_ZdlPvm@@Base+0x2748>
  40c928:	add	x8, x8, #0x960
  40c92c:	ldr	x11, [sp, #24]
  40c930:	ldrsw	x10, [x8, x11, lsl #2]
  40c934:	add	x9, x8, x10
  40c938:	br	x9
  40c93c:	b	40ca80 <printf@plt+0xadb0>
  40c940:	ldur	w8, [x29, #-28]
  40c944:	cbnz	w8, 40c958 <printf@plt+0xac88>
  40c948:	mov	w8, #0xffffffff            	// #-1
  40c94c:	ldr	x9, [sp, #32]
  40c950:	str	w8, [x9, #352]
  40c954:	b	40c99c <printf@plt+0xaccc>
  40c958:	ldur	w8, [x29, #-28]
  40c95c:	cmp	w8, #0x1
  40c960:	b.eq	40c98c <printf@plt+0xacbc>  // b.none
  40c964:	ldur	w8, [x29, #-28]
  40c968:	cmp	w8, #0x2
  40c96c:	b.eq	40c98c <printf@plt+0xacbc>  // b.none
  40c970:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40c974:	add	x0, x0, #0x415
  40c978:	ldr	x1, [sp, #40]
  40c97c:	ldr	x2, [sp, #40]
  40c980:	ldr	x3, [sp, #40]
  40c984:	bl	41cf78 <printf@plt+0x1b2a8>
  40c988:	b	40ca80 <printf@plt+0xadb0>
  40c98c:	ldur	x8, [x29, #-24]
  40c990:	ldr	w9, [x8]
  40c994:	ldr	x8, [sp, #32]
  40c998:	str	w9, [x8, #352]
  40c99c:	b	40ca80 <printf@plt+0xadb0>
  40c9a0:	b	40ca80 <printf@plt+0xadb0>
  40c9a4:	b	40ca80 <printf@plt+0xadb0>
  40c9a8:	b	40ca80 <printf@plt+0xadb0>
  40c9ac:	b	40ca80 <printf@plt+0xadb0>
  40c9b0:	b	40ca80 <printf@plt+0xadb0>
  40c9b4:	b	40ca80 <printf@plt+0xadb0>
  40c9b8:	b	40ca80 <printf@plt+0xadb0>
  40c9bc:	b	40ca80 <printf@plt+0xadb0>
  40c9c0:	b	40ca80 <printf@plt+0xadb0>
  40c9c4:	ldr	x8, [sp, #32]
  40c9c8:	ldr	x9, [x8, #616]
  40c9cc:	cbz	x9, 40c9f0 <printf@plt+0xad20>
  40c9d0:	ldr	x8, [sp, #32]
  40c9d4:	ldr	x9, [x8, #616]
  40c9d8:	str	x9, [sp, #16]
  40c9dc:	cbz	x9, 40c9f0 <printf@plt+0xad20>
  40c9e0:	ldr	x0, [sp, #16]
  40c9e4:	bl	41b374 <printf@plt+0x196a4>
  40c9e8:	ldr	x0, [sp, #16]
  40c9ec:	bl	42588c <_ZdlPv@@Base>
  40c9f0:	mov	x0, #0x28                  	// #40
  40c9f4:	bl	4257b4 <_Znwm@@Base>
  40c9f8:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  40c9fc:	add	x8, x8, #0x88
  40ca00:	ldr	x8, [x8]
  40ca04:	stur	x8, [x29, #-48]
  40ca08:	ldur	x1, [x29, #-48]
  40ca0c:	str	x0, [sp, #8]
  40ca10:	bl	41232c <printf@plt+0x1065c>
  40ca14:	b	40ca18 <printf@plt+0xad48>
  40ca18:	ldr	x8, [sp, #8]
  40ca1c:	ldr	x9, [sp, #32]
  40ca20:	str	x8, [x9, #616]
  40ca24:	ldur	x10, [x29, #-40]
  40ca28:	ldr	x1, [x10, #32]
  40ca2c:	ldr	x0, [x9, #616]
  40ca30:	mov	x2, #0x28                  	// #40
  40ca34:	bl	4018a0 <memcpy@plt>
  40ca38:	b	40ca80 <printf@plt+0xadb0>
  40ca3c:	stur	x0, [x29, #-56]
  40ca40:	stur	w1, [x29, #-60]
  40ca44:	ldr	x0, [sp, #8]
  40ca48:	bl	42588c <_ZdlPv@@Base>
  40ca4c:	b	40ca8c <printf@plt+0xadbc>
  40ca50:	ldur	w8, [x29, #-12]
  40ca54:	add	x9, sp, #0x30
  40ca58:	mov	x0, x9
  40ca5c:	mov	w1, w8
  40ca60:	str	x9, [sp]
  40ca64:	bl	41cc58 <printf@plt+0x1af88>
  40ca68:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40ca6c:	add	x0, x0, #0x43c
  40ca70:	ldr	x1, [sp]
  40ca74:	ldr	x2, [sp, #40]
  40ca78:	ldr	x3, [sp, #40]
  40ca7c:	bl	41cf78 <printf@plt+0x1b2a8>
  40ca80:	ldp	x29, x30, [sp, #128]
  40ca84:	add	sp, sp, #0x90
  40ca88:	ret
  40ca8c:	ldur	x0, [x29, #-56]
  40ca90:	bl	401c50 <_Unwind_Resume@plt>
  40ca94:	sub	sp, sp, #0xc0
  40ca98:	stp	x29, x30, [sp, #176]
  40ca9c:	add	x29, sp, #0xb0
  40caa0:	adrp	x8, 428000 <_ZdlPvm@@Base+0x2748>
  40caa4:	add	x8, x8, #0xdf8
  40caa8:	add	x8, x8, #0x10
  40caac:	adrp	x9, 402000 <printf@plt+0x330>
  40cab0:	add	x9, x9, #0x650
  40cab4:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40cab8:	add	x10, x10, #0xb28
  40cabc:	adrp	x11, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40cac0:	add	x11, x11, #0xb50
  40cac4:	stur	x0, [x29, #-8]
  40cac8:	ldur	x12, [x29, #-8]
  40cacc:	mov	x0, x12
  40cad0:	stur	x8, [x29, #-40]
  40cad4:	stur	x9, [x29, #-48]
  40cad8:	stur	x10, [x29, #-56]
  40cadc:	stur	x11, [x29, #-64]
  40cae0:	stur	x12, [x29, #-72]
  40cae4:	bl	41a704 <printf@plt+0x18a34>
  40cae8:	ldur	x8, [x29, #-40]
  40caec:	ldur	x9, [x29, #-72]
  40caf0:	str	x8, [x9]
  40caf4:	add	x0, x9, #0x38
  40caf8:	ldur	x10, [x29, #-48]
  40cafc:	blr	x10
  40cb00:	b	40cb04 <printf@plt+0xae34>
  40cb04:	ldur	x8, [x29, #-72]
  40cb08:	add	x0, x8, #0x50
  40cb0c:	mov	x9, xzr
  40cb10:	mov	x1, x9
  40cb14:	mov	w2, #0x3c                  	// #60
  40cb18:	bl	416974 <printf@plt+0x14ca4>
  40cb1c:	b	40cb20 <printf@plt+0xae50>
  40cb20:	ldur	x8, [x29, #-72]
  40cb24:	str	wzr, [x8, #148]
  40cb28:	add	x9, x8, #0xa0
  40cb2c:	mov	x0, x9
  40cb30:	stur	x9, [x29, #-80]
  40cb34:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  40cb38:	b	40cb3c <printf@plt+0xae6c>
  40cb3c:	ldur	x8, [x29, #-72]
  40cb40:	add	x9, x8, #0xc8
  40cb44:	mov	x0, x9
  40cb48:	adrp	x10, 402000 <printf@plt+0x330>
  40cb4c:	add	x10, x10, #0x9ac
  40cb50:	str	x9, [sp, #88]
  40cb54:	blr	x10
  40cb58:	b	40cb5c <printf@plt+0xae8c>
  40cb5c:	ldur	x8, [x29, #-72]
  40cb60:	str	wzr, [x8, #264]
  40cb64:	str	wzr, [x8, #268]
  40cb68:	add	x9, x8, #0x110
  40cb6c:	mov	x0, x9
  40cb70:	adrp	x10, 402000 <printf@plt+0x330>
  40cb74:	add	x10, x10, #0x9ac
  40cb78:	str	x9, [sp, #80]
  40cb7c:	blr	x10
  40cb80:	b	40cb84 <printf@plt+0xaeb4>
  40cb84:	mov	w8, #0xffffffff            	// #-1
  40cb88:	ldur	x9, [x29, #-72]
  40cb8c:	str	w8, [x9, #336]
  40cb90:	str	w8, [x9, #340]
  40cb94:	str	w8, [x9, #344]
  40cb98:	str	w8, [x9, #352]
  40cb9c:	mov	x10, xzr
  40cba0:	str	x10, [x9, #368]
  40cba4:	str	wzr, [x9, #376]
  40cba8:	add	x10, x9, #0x180
  40cbac:	mov	x0, x10
  40cbb0:	adrp	x11, 405000 <printf@plt+0x3330>
  40cbb4:	add	x11, x11, #0x95c
  40cbb8:	str	x10, [sp, #72]
  40cbbc:	blr	x11
  40cbc0:	b	40cbc4 <printf@plt+0xaef4>
  40cbc4:	ldur	x8, [x29, #-72]
  40cbc8:	add	x9, x8, #0x1a0
  40cbcc:	mov	x0, x9
  40cbd0:	adrp	x10, 405000 <printf@plt+0x3330>
  40cbd4:	add	x10, x10, #0x9b8
  40cbd8:	str	x9, [sp, #64]
  40cbdc:	blr	x10
  40cbe0:	b	40cbe4 <printf@plt+0xaf14>
  40cbe4:	mov	w8, #0xffffffff            	// #-1
  40cbe8:	ldur	x9, [x29, #-72]
  40cbec:	str	w8, [x9, #512]
  40cbf0:	mov	w10, #0x1                   	// #1
  40cbf4:	str	w10, [x9, #516]
  40cbf8:	mov	w11, #0x64                  	// #100
  40cbfc:	str	w11, [x9, #520]
  40cc00:	mov	x12, xzr
  40cc04:	str	x12, [x9, #544]
  40cc08:	str	x12, [x9, #552]
  40cc0c:	str	wzr, [x9, #560]
  40cc10:	str	wzr, [x9, #564]
  40cc14:	mov	w11, #0x3                   	// #3
  40cc18:	str	w11, [x9, #568]
  40cc1c:	str	w10, [x9, #572]
  40cc20:	str	w8, [x9, #576]
  40cc24:	str	wzr, [x9, #580]
  40cc28:	str	wzr, [x9, #584]
  40cc2c:	str	wzr, [x9, #588]
  40cc30:	str	wzr, [x9, #592]
  40cc34:	str	wzr, [x9, #596]
  40cc38:	adrp	x12, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cc3c:	add	x12, x12, #0xf74
  40cc40:	ldr	w8, [x12]
  40cc44:	str	w8, [x9, #600]
  40cc48:	str	wzr, [x9, #608]
  40cc4c:	adrp	x12, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cc50:	add	x12, x12, #0xf78
  40cc54:	ldr	x12, [x12]
  40cc58:	str	x12, [x9, #616]
  40cc5c:	str	wzr, [x9, #624]
  40cc60:	str	wzr, [x9, #628]
  40cc64:	str	wzr, [x9, #632]
  40cc68:	str	wzr, [x9, #636]
  40cc6c:	str	wzr, [x9, #640]
  40cc70:	str	wzr, [x9, #644]
  40cc74:	str	wzr, [x9, #648]
  40cc78:	str	wzr, [x9, #652]
  40cc7c:	str	wzr, [x9, #656]
  40cc80:	str	wzr, [x9, #660]
  40cc84:	str	wzr, [x9, #664]
  40cc88:	str	wzr, [x9, #668]
  40cc8c:	add	x12, x9, #0x2a0
  40cc90:	mov	x0, x12
  40cc94:	adrp	x13, 405000 <printf@plt+0x3330>
  40cc98:	add	x13, x13, #0xe08
  40cc9c:	str	x12, [sp, #56]
  40cca0:	blr	x13
  40cca4:	b	40cca8 <printf@plt+0xafd8>
  40cca8:	ldur	x8, [x29, #-72]
  40ccac:	add	x0, x8, #0x38
  40ccb0:	mov	x9, xzr
  40ccb4:	mov	x1, x9
  40ccb8:	str	x0, [sp, #48]
  40ccbc:	mov	x0, x1
  40ccc0:	mov	x1, x9
  40ccc4:	mov	x2, x9
  40ccc8:	mov	w3, #0x1                   	// #1
  40cccc:	bl	428468 <_ZdlPvm@@Base+0x2bb0>
  40ccd0:	str	x0, [sp, #40]
  40ccd4:	b	40ccd8 <printf@plt+0xb008>
  40ccd8:	ldr	x0, [sp, #48]
  40ccdc:	ldr	x1, [sp, #40]
  40cce0:	bl	402700 <printf@plt+0xa30>
  40cce4:	b	40cce8 <printf@plt+0xb018>
  40cce8:	ldur	x8, [x29, #-72]
  40ccec:	add	x0, x8, #0x50
  40ccf0:	add	x9, x8, #0x38
  40ccf4:	str	x0, [sp, #32]
  40ccf8:	mov	x0, x9
  40ccfc:	bl	402674 <printf@plt+0x9a4>
  40cd00:	str	x0, [sp, #24]
  40cd04:	b	40cd08 <printf@plt+0xb038>
  40cd08:	ldr	x0, [sp, #32]
  40cd0c:	ldr	x1, [sp, #24]
  40cd10:	bl	4169c8 <printf@plt+0x14cf8>
  40cd14:	b	40cd18 <printf@plt+0xb048>
  40cd18:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  40cd1c:	add	x8, x8, #0x2f0
  40cd20:	ldr	w9, [x8]
  40cd24:	cmp	w9, #0x18
  40cd28:	b.eq	40cda0 <printf@plt+0xb0d0>  // b.none
  40cd2c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40cd30:	add	x0, x0, #0x45e
  40cd34:	ldur	x1, [x29, #-56]
  40cd38:	ldur	x2, [x29, #-56]
  40cd3c:	ldur	x3, [x29, #-56]
  40cd40:	bl	41d068 <printf@plt+0x1b398>
  40cd44:	b	40cd48 <printf@plt+0xb078>
  40cd48:	b	40cda0 <printf@plt+0xb0d0>
  40cd4c:	stur	x0, [x29, #-16]
  40cd50:	stur	w1, [x29, #-20]
  40cd54:	b	40cf44 <printf@plt+0xb274>
  40cd58:	stur	x0, [x29, #-16]
  40cd5c:	stur	w1, [x29, #-20]
  40cd60:	b	40cf3c <printf@plt+0xb26c>
  40cd64:	stur	x0, [x29, #-16]
  40cd68:	stur	w1, [x29, #-20]
  40cd6c:	b	40cf34 <printf@plt+0xb264>
  40cd70:	stur	x0, [x29, #-16]
  40cd74:	stur	w1, [x29, #-20]
  40cd78:	b	40cf2c <printf@plt+0xb25c>
  40cd7c:	stur	x0, [x29, #-16]
  40cd80:	stur	w1, [x29, #-20]
  40cd84:	b	40cf1c <printf@plt+0xb24c>
  40cd88:	stur	x0, [x29, #-16]
  40cd8c:	stur	w1, [x29, #-20]
  40cd90:	b	40cf0c <printf@plt+0xb23c>
  40cd94:	stur	x0, [x29, #-16]
  40cd98:	stur	w1, [x29, #-20]
  40cd9c:	b	40cefc <printf@plt+0xb22c>
  40cda0:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  40cda4:	add	x8, x8, #0x2f4
  40cda8:	ldr	w9, [x8]
  40cdac:	cmp	w9, #0x28
  40cdb0:	b.eq	40cdd0 <printf@plt+0xb100>  // b.none
  40cdb4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40cdb8:	add	x0, x0, #0x47f
  40cdbc:	ldur	x1, [x29, #-56]
  40cdc0:	ldur	x2, [x29, #-56]
  40cdc4:	ldur	x3, [x29, #-56]
  40cdc8:	bl	41d068 <printf@plt+0x1b398>
  40cdcc:	b	40cdd0 <printf@plt+0xb100>
  40cdd0:	ldur	x8, [x29, #-64]
  40cdd4:	ldr	w9, [x8]
  40cdd8:	stur	w9, [x29, #-24]
  40cddc:	stur	wzr, [x29, #-28]
  40cde0:	ldur	w8, [x29, #-24]
  40cde4:	mov	w9, #0xa                   	// #10
  40cde8:	sdiv	w10, w8, w9
  40cdec:	mul	w9, w10, w9
  40cdf0:	subs	w8, w8, w9
  40cdf4:	cbnz	w8, 40ce18 <printf@plt+0xb148>
  40cdf8:	ldur	w8, [x29, #-24]
  40cdfc:	mov	w9, #0xa                   	// #10
  40ce00:	sdiv	w8, w8, w9
  40ce04:	stur	w8, [x29, #-24]
  40ce08:	ldur	w8, [x29, #-28]
  40ce0c:	add	w8, w8, #0x1
  40ce10:	stur	w8, [x29, #-28]
  40ce14:	b	40cde0 <printf@plt+0xb110>
  40ce18:	ldur	w8, [x29, #-24]
  40ce1c:	ldur	x9, [x29, #-72]
  40ce20:	str	w8, [x9, #128]
  40ce24:	add	x0, x9, #0x50
  40ce28:	ldur	w1, [x29, #-28]
  40ce2c:	bl	417060 <printf@plt+0x15390>
  40ce30:	b	40ce34 <printf@plt+0xb164>
  40ce34:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40ce38:	add	x0, x0, #0x49e
  40ce3c:	bl	425450 <printf@plt+0x23780>
  40ce40:	str	x0, [sp, #16]
  40ce44:	b	40ce48 <printf@plt+0xb178>
  40ce48:	ldr	x8, [sp, #16]
  40ce4c:	ldur	x9, [x29, #-72]
  40ce50:	str	x8, [x9, #136]
  40ce54:	adrp	x10, 442000 <_Znam@GLIBCXX_3.4>
  40ce58:	add	x10, x10, #0x2f0
  40ce5c:	ldr	w11, [x10]
  40ce60:	str	w11, [x9, #144]
  40ce64:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40ce68:	add	x10, x10, #0xb5c
  40ce6c:	ldr	w11, [x10]
  40ce70:	str	w11, [x9, #152]
  40ce74:	ldur	x10, [x29, #-64]
  40ce78:	ldr	w11, [x10]
  40ce7c:	mov	w12, #0xd                   	// #13
  40ce80:	mul	w11, w11, w12
  40ce84:	mov	w12, #0x2                   	// #2
  40ce88:	sdiv	w11, w11, w12
  40ce8c:	str	w11, [x9, #580]
  40ce90:	ldr	w11, [x9, #152]
  40ce94:	cbnz	w11, 40ceb0 <printf@plt+0xb1e0>
  40ce98:	ldur	x8, [x29, #-64]
  40ce9c:	ldr	w9, [x8]
  40cea0:	mov	w10, #0xb                   	// #11
  40cea4:	mul	w9, w10, w9
  40cea8:	ldur	x11, [x29, #-72]
  40ceac:	str	w9, [x11, #152]
  40ceb0:	mov	x0, #0x28                  	// #40
  40ceb4:	bl	4257b4 <_Znwm@@Base>
  40ceb8:	str	x0, [sp, #8]
  40cebc:	b	40cec0 <printf@plt+0xb1f0>
  40cec0:	ldr	x0, [sp, #8]
  40cec4:	adrp	x8, 404000 <printf@plt+0x2330>
  40cec8:	add	x8, x8, #0xb48
  40cecc:	blr	x8
  40ced0:	b	40ced4 <printf@plt+0xb204>
  40ced4:	ldr	x8, [sp, #8]
  40ced8:	ldur	x9, [x29, #-72]
  40cedc:	str	x8, [x9, #528]
  40cee0:	ldp	x29, x30, [sp, #176]
  40cee4:	add	sp, sp, #0xc0
  40cee8:	ret
  40ceec:	stur	x0, [x29, #-16]
  40cef0:	stur	w1, [x29, #-20]
  40cef4:	ldr	x0, [sp, #8]
  40cef8:	bl	42588c <_ZdlPv@@Base>
  40cefc:	ldr	x0, [sp, #56]
  40cf00:	adrp	x8, 405000 <printf@plt+0x3330>
  40cf04:	add	x8, x8, #0xea0
  40cf08:	blr	x8
  40cf0c:	ldr	x0, [sp, #64]
  40cf10:	adrp	x8, 405000 <printf@plt+0x3330>
  40cf14:	add	x8, x8, #0xab8
  40cf18:	blr	x8
  40cf1c:	ldr	x0, [sp, #72]
  40cf20:	adrp	x8, 405000 <printf@plt+0x3330>
  40cf24:	add	x8, x8, #0x990
  40cf28:	blr	x8
  40cf2c:	ldr	x0, [sp, #80]
  40cf30:	bl	412380 <printf@plt+0x106b0>
  40cf34:	ldr	x0, [sp, #88]
  40cf38:	bl	412380 <printf@plt+0x106b0>
  40cf3c:	ldur	x0, [x29, #-80]
  40cf40:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40cf44:	ldur	x0, [x29, #-72]
  40cf48:	bl	41a738 <printf@plt+0x18a68>
  40cf4c:	ldur	x0, [x29, #-16]
  40cf50:	bl	401c50 <_Unwind_Resume@plt>
  40cf54:	sub	sp, sp, #0x40
  40cf58:	stp	x29, x30, [sp, #48]
  40cf5c:	add	x29, sp, #0x30
  40cf60:	stur	x0, [x29, #-8]
  40cf64:	stur	x1, [x29, #-16]
  40cf68:	str	x2, [sp, #24]
  40cf6c:	ldur	x8, [x29, #-8]
  40cf70:	ldr	x9, [x8, #200]
  40cf74:	str	x8, [sp]
  40cf78:	cbnz	x9, 40cf80 <printf@plt+0xb2b0>
  40cf7c:	b	40d05c <printf@plt+0xb38c>
  40cf80:	mov	x8, xzr
  40cf84:	str	x8, [sp, #16]
  40cf88:	ldr	x8, [sp]
  40cf8c:	ldr	x0, [x8, #200]
  40cf90:	ldur	x1, [x29, #-16]
  40cf94:	bl	41e470 <printf@plt+0x1c7a0>
  40cf98:	str	w0, [sp, #12]
  40cf9c:	ldr	x0, [sp, #24]
  40cfa0:	bl	412600 <printf@plt+0x10930>
  40cfa4:	cbz	w0, 40d004 <printf@plt+0xb334>
  40cfa8:	ldr	x8, [sp]
  40cfac:	ldr	x0, [x8, #200]
  40cfb0:	ldur	x1, [x29, #-16]
  40cfb4:	bl	41de94 <printf@plt+0x1c1c4>
  40cfb8:	cbz	w0, 40cfd8 <printf@plt+0xb308>
  40cfbc:	ldr	x8, [sp]
  40cfc0:	ldr	x0, [x8, #200]
  40cfc4:	ldur	x1, [x29, #-16]
  40cfc8:	bl	41e470 <printf@plt+0x1c7a0>
  40cfcc:	bl	40d068 <printf@plt+0xb398>
  40cfd0:	str	x0, [sp, #16]
  40cfd4:	b	40cfe0 <printf@plt+0xb310>
  40cfd8:	mov	x8, xzr
  40cfdc:	str	x8, [sp, #16]
  40cfe0:	ldr	x8, [sp, #16]
  40cfe4:	cbnz	x8, 40d000 <printf@plt+0xb330>
  40cfe8:	ldr	w8, [sp, #12]
  40cfec:	cmp	w8, #0x80
  40cff0:	b.cc	40d000 <printf@plt+0xb330>  // b.lo, b.ul, b.last
  40cff4:	ldr	w0, [sp, #12]
  40cff8:	bl	40f018 <printf@plt+0xd348>
  40cffc:	str	x0, [sp, #16]
  40d000:	b	40d018 <printf@plt+0xb348>
  40d004:	ldr	x8, [sp]
  40d008:	ldr	x0, [x8, #200]
  40d00c:	ldr	x1, [sp, #24]
  40d010:	bl	405704 <printf@plt+0x3a34>
  40d014:	str	x0, [sp, #16]
  40d018:	ldr	x8, [sp]
  40d01c:	add	x0, x8, #0xa0
  40d020:	bl	412368 <printf@plt+0x10698>
  40d024:	ldr	x8, [sp]
  40d028:	str	w0, [x8, #264]
  40d02c:	ldr	x9, [sp, #16]
  40d030:	cbnz	x9, 40d04c <printf@plt+0xb37c>
  40d034:	ldr	w8, [sp, #12]
  40d038:	ldr	x9, [sp]
  40d03c:	add	x0, x9, #0xa0
  40d040:	mov	w1, w8
  40d044:	bl	412598 <printf@plt+0x108c8>
  40d048:	b	40d05c <printf@plt+0xb38c>
  40d04c:	ldr	x1, [sp, #16]
  40d050:	ldr	x8, [sp]
  40d054:	add	x0, x8, #0xa0
  40d058:	bl	426e18 <_ZdlPvm@@Base+0x1560>
  40d05c:	ldp	x29, x30, [sp, #48]
  40d060:	add	sp, sp, #0x40
  40d064:	ret
  40d068:	sub	sp, sp, #0x30
  40d06c:	stp	x29, x30, [sp, #32]
  40d070:	add	x29, sp, #0x20
  40d074:	stur	w0, [x29, #-12]
  40d078:	ldur	w8, [x29, #-12]
  40d07c:	cmp	w8, #0x80
  40d080:	b.cs	40d104 <printf@plt+0xb434>  // b.hs, b.nlast
  40d084:	ldur	w8, [x29, #-12]
  40d088:	subs	w8, w8, #0x22
  40d08c:	mov	w9, w8
  40d090:	ubfx	x9, x9, #0, #32
  40d094:	cmp	x9, #0x1c
  40d098:	str	x9, [sp, #8]
  40d09c:	b.hi	40d0f8 <printf@plt+0xb428>  // b.pmore
  40d0a0:	adrp	x8, 428000 <_ZdlPvm@@Base+0x2748>
  40d0a4:	add	x8, x8, #0xa50
  40d0a8:	ldr	x11, [sp, #8]
  40d0ac:	ldrsw	x10, [x8, x11, lsl #2]
  40d0b0:	add	x9, x8, x10
  40d0b4:	br	x9
  40d0b8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40d0bc:	add	x8, x8, #0xf42
  40d0c0:	stur	x8, [x29, #-8]
  40d0c4:	b	40f008 <printf@plt+0xd338>
  40d0c8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40d0cc:	add	x8, x8, #0xf49
  40d0d0:	stur	x8, [x29, #-8]
  40d0d4:	b	40f008 <printf@plt+0xd338>
  40d0d8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40d0dc:	add	x8, x8, #0xf4f
  40d0e0:	stur	x8, [x29, #-8]
  40d0e4:	b	40f008 <printf@plt+0xd338>
  40d0e8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40d0ec:	add	x8, x8, #0xf54
  40d0f0:	stur	x8, [x29, #-8]
  40d0f4:	b	40f008 <printf@plt+0xd338>
  40d0f8:	mov	x8, xzr
  40d0fc:	stur	x8, [x29, #-8]
  40d100:	b	40f008 <printf@plt+0xd338>
  40d104:	ldur	w8, [x29, #-12]
  40d108:	cmp	w8, #0xa0
  40d10c:	str	w8, [sp, #4]
  40d110:	b.eq	40e12c <printf@plt+0xc45c>  // b.none
  40d114:	b	40d118 <printf@plt+0xb448>
  40d118:	ldr	w8, [sp, #4]
  40d11c:	cmp	w8, #0xa1
  40d120:	b.eq	40e13c <printf@plt+0xc46c>  // b.none
  40d124:	b	40d128 <printf@plt+0xb458>
  40d128:	ldr	w8, [sp, #4]
  40d12c:	cmp	w8, #0xa2
  40d130:	b.eq	40e14c <printf@plt+0xc47c>  // b.none
  40d134:	b	40d138 <printf@plt+0xb468>
  40d138:	ldr	w8, [sp, #4]
  40d13c:	cmp	w8, #0xa3
  40d140:	b.eq	40e15c <printf@plt+0xc48c>  // b.none
  40d144:	b	40d148 <printf@plt+0xb478>
  40d148:	ldr	w8, [sp, #4]
  40d14c:	cmp	w8, #0xa4
  40d150:	b.eq	40e16c <printf@plt+0xc49c>  // b.none
  40d154:	b	40d158 <printf@plt+0xb488>
  40d158:	ldr	w8, [sp, #4]
  40d15c:	cmp	w8, #0xa5
  40d160:	b.eq	40e17c <printf@plt+0xc4ac>  // b.none
  40d164:	b	40d168 <printf@plt+0xb498>
  40d168:	ldr	w8, [sp, #4]
  40d16c:	cmp	w8, #0xa6
  40d170:	b.eq	40e18c <printf@plt+0xc4bc>  // b.none
  40d174:	b	40d178 <printf@plt+0xb4a8>
  40d178:	ldr	w8, [sp, #4]
  40d17c:	cmp	w8, #0xa7
  40d180:	b.eq	40e19c <printf@plt+0xc4cc>  // b.none
  40d184:	b	40d188 <printf@plt+0xb4b8>
  40d188:	ldr	w8, [sp, #4]
  40d18c:	cmp	w8, #0xa8
  40d190:	b.eq	40e1ac <printf@plt+0xc4dc>  // b.none
  40d194:	b	40d198 <printf@plt+0xb4c8>
  40d198:	ldr	w8, [sp, #4]
  40d19c:	cmp	w8, #0xa9
  40d1a0:	b.eq	40e1bc <printf@plt+0xc4ec>  // b.none
  40d1a4:	b	40d1a8 <printf@plt+0xb4d8>
  40d1a8:	ldr	w8, [sp, #4]
  40d1ac:	cmp	w8, #0xaa
  40d1b0:	b.eq	40e1cc <printf@plt+0xc4fc>  // b.none
  40d1b4:	b	40d1b8 <printf@plt+0xb4e8>
  40d1b8:	ldr	w8, [sp, #4]
  40d1bc:	cmp	w8, #0xab
  40d1c0:	b.eq	40e1dc <printf@plt+0xc50c>  // b.none
  40d1c4:	b	40d1c8 <printf@plt+0xb4f8>
  40d1c8:	ldr	w8, [sp, #4]
  40d1cc:	cmp	w8, #0xac
  40d1d0:	b.eq	40e1ec <printf@plt+0xc51c>  // b.none
  40d1d4:	b	40d1d8 <printf@plt+0xb508>
  40d1d8:	ldr	w8, [sp, #4]
  40d1dc:	cmp	w8, #0xae
  40d1e0:	b.eq	40e1fc <printf@plt+0xc52c>  // b.none
  40d1e4:	b	40d1e8 <printf@plt+0xb518>
  40d1e8:	ldr	w8, [sp, #4]
  40d1ec:	cmp	w8, #0xaf
  40d1f0:	b.eq	40e20c <printf@plt+0xc53c>  // b.none
  40d1f4:	b	40d1f8 <printf@plt+0xb528>
  40d1f8:	ldr	w8, [sp, #4]
  40d1fc:	cmp	w8, #0xb0
  40d200:	b.eq	40e21c <printf@plt+0xc54c>  // b.none
  40d204:	b	40d208 <printf@plt+0xb538>
  40d208:	ldr	w8, [sp, #4]
  40d20c:	cmp	w8, #0xb1
  40d210:	b.eq	40e22c <printf@plt+0xc55c>  // b.none
  40d214:	b	40d218 <printf@plt+0xb548>
  40d218:	ldr	w8, [sp, #4]
  40d21c:	cmp	w8, #0xb2
  40d220:	b.eq	40e23c <printf@plt+0xc56c>  // b.none
  40d224:	b	40d228 <printf@plt+0xb558>
  40d228:	ldr	w8, [sp, #4]
  40d22c:	cmp	w8, #0xb3
  40d230:	b.eq	40e24c <printf@plt+0xc57c>  // b.none
  40d234:	b	40d238 <printf@plt+0xb568>
  40d238:	ldr	w8, [sp, #4]
  40d23c:	cmp	w8, #0xb4
  40d240:	b.eq	40e25c <printf@plt+0xc58c>  // b.none
  40d244:	b	40d248 <printf@plt+0xb578>
  40d248:	ldr	w8, [sp, #4]
  40d24c:	cmp	w8, #0xb5
  40d250:	b.eq	40e26c <printf@plt+0xc59c>  // b.none
  40d254:	b	40d258 <printf@plt+0xb588>
  40d258:	ldr	w8, [sp, #4]
  40d25c:	cmp	w8, #0xb6
  40d260:	b.eq	40e27c <printf@plt+0xc5ac>  // b.none
  40d264:	b	40d268 <printf@plt+0xb598>
  40d268:	ldr	w8, [sp, #4]
  40d26c:	cmp	w8, #0xb7
  40d270:	b.eq	40e28c <printf@plt+0xc5bc>  // b.none
  40d274:	b	40d278 <printf@plt+0xb5a8>
  40d278:	ldr	w8, [sp, #4]
  40d27c:	cmp	w8, #0xb8
  40d280:	b.eq	40e29c <printf@plt+0xc5cc>  // b.none
  40d284:	b	40d288 <printf@plt+0xb5b8>
  40d288:	ldr	w8, [sp, #4]
  40d28c:	cmp	w8, #0xb9
  40d290:	b.eq	40e2ac <printf@plt+0xc5dc>  // b.none
  40d294:	b	40d298 <printf@plt+0xb5c8>
  40d298:	ldr	w8, [sp, #4]
  40d29c:	cmp	w8, #0xba
  40d2a0:	b.eq	40e2bc <printf@plt+0xc5ec>  // b.none
  40d2a4:	b	40d2a8 <printf@plt+0xb5d8>
  40d2a8:	ldr	w8, [sp, #4]
  40d2ac:	cmp	w8, #0xbb
  40d2b0:	b.eq	40e2cc <printf@plt+0xc5fc>  // b.none
  40d2b4:	b	40d2b8 <printf@plt+0xb5e8>
  40d2b8:	ldr	w8, [sp, #4]
  40d2bc:	cmp	w8, #0xbc
  40d2c0:	b.eq	40e2dc <printf@plt+0xc60c>  // b.none
  40d2c4:	b	40d2c8 <printf@plt+0xb5f8>
  40d2c8:	ldr	w8, [sp, #4]
  40d2cc:	cmp	w8, #0xbd
  40d2d0:	b.eq	40e2ec <printf@plt+0xc61c>  // b.none
  40d2d4:	b	40d2d8 <printf@plt+0xb608>
  40d2d8:	ldr	w8, [sp, #4]
  40d2dc:	cmp	w8, #0xbe
  40d2e0:	b.eq	40e2fc <printf@plt+0xc62c>  // b.none
  40d2e4:	b	40d2e8 <printf@plt+0xb618>
  40d2e8:	ldr	w8, [sp, #4]
  40d2ec:	cmp	w8, #0xbf
  40d2f0:	b.eq	40e30c <printf@plt+0xc63c>  // b.none
  40d2f4:	b	40d2f8 <printf@plt+0xb628>
  40d2f8:	ldr	w8, [sp, #4]
  40d2fc:	cmp	w8, #0xc0
  40d300:	b.eq	40e31c <printf@plt+0xc64c>  // b.none
  40d304:	b	40d308 <printf@plt+0xb638>
  40d308:	ldr	w8, [sp, #4]
  40d30c:	cmp	w8, #0xc1
  40d310:	b.eq	40e32c <printf@plt+0xc65c>  // b.none
  40d314:	b	40d318 <printf@plt+0xb648>
  40d318:	ldr	w8, [sp, #4]
  40d31c:	cmp	w8, #0xc2
  40d320:	b.eq	40e33c <printf@plt+0xc66c>  // b.none
  40d324:	b	40d328 <printf@plt+0xb658>
  40d328:	ldr	w8, [sp, #4]
  40d32c:	cmp	w8, #0xc3
  40d330:	b.eq	40e34c <printf@plt+0xc67c>  // b.none
  40d334:	b	40d338 <printf@plt+0xb668>
  40d338:	ldr	w8, [sp, #4]
  40d33c:	cmp	w8, #0xc4
  40d340:	b.eq	40e35c <printf@plt+0xc68c>  // b.none
  40d344:	b	40d348 <printf@plt+0xb678>
  40d348:	ldr	w8, [sp, #4]
  40d34c:	cmp	w8, #0xc5
  40d350:	b.eq	40e36c <printf@plt+0xc69c>  // b.none
  40d354:	b	40d358 <printf@plt+0xb688>
  40d358:	ldr	w8, [sp, #4]
  40d35c:	cmp	w8, #0xc6
  40d360:	b.eq	40e37c <printf@plt+0xc6ac>  // b.none
  40d364:	b	40d368 <printf@plt+0xb698>
  40d368:	ldr	w8, [sp, #4]
  40d36c:	cmp	w8, #0xc7
  40d370:	b.eq	40e38c <printf@plt+0xc6bc>  // b.none
  40d374:	b	40d378 <printf@plt+0xb6a8>
  40d378:	ldr	w8, [sp, #4]
  40d37c:	cmp	w8, #0xc8
  40d380:	b.eq	40e39c <printf@plt+0xc6cc>  // b.none
  40d384:	b	40d388 <printf@plt+0xb6b8>
  40d388:	ldr	w8, [sp, #4]
  40d38c:	cmp	w8, #0xc9
  40d390:	b.eq	40e3ac <printf@plt+0xc6dc>  // b.none
  40d394:	b	40d398 <printf@plt+0xb6c8>
  40d398:	ldr	w8, [sp, #4]
  40d39c:	cmp	w8, #0xca
  40d3a0:	b.eq	40e3bc <printf@plt+0xc6ec>  // b.none
  40d3a4:	b	40d3a8 <printf@plt+0xb6d8>
  40d3a8:	ldr	w8, [sp, #4]
  40d3ac:	cmp	w8, #0xcb
  40d3b0:	b.eq	40e3cc <printf@plt+0xc6fc>  // b.none
  40d3b4:	b	40d3b8 <printf@plt+0xb6e8>
  40d3b8:	ldr	w8, [sp, #4]
  40d3bc:	cmp	w8, #0xcc
  40d3c0:	b.eq	40e3dc <printf@plt+0xc70c>  // b.none
  40d3c4:	b	40d3c8 <printf@plt+0xb6f8>
  40d3c8:	ldr	w8, [sp, #4]
  40d3cc:	cmp	w8, #0xcd
  40d3d0:	b.eq	40e3ec <printf@plt+0xc71c>  // b.none
  40d3d4:	b	40d3d8 <printf@plt+0xb708>
  40d3d8:	ldr	w8, [sp, #4]
  40d3dc:	cmp	w8, #0xce
  40d3e0:	b.eq	40e3fc <printf@plt+0xc72c>  // b.none
  40d3e4:	b	40d3e8 <printf@plt+0xb718>
  40d3e8:	ldr	w8, [sp, #4]
  40d3ec:	cmp	w8, #0xcf
  40d3f0:	b.eq	40e40c <printf@plt+0xc73c>  // b.none
  40d3f4:	b	40d3f8 <printf@plt+0xb728>
  40d3f8:	ldr	w8, [sp, #4]
  40d3fc:	cmp	w8, #0xd0
  40d400:	b.eq	40e41c <printf@plt+0xc74c>  // b.none
  40d404:	b	40d408 <printf@plt+0xb738>
  40d408:	ldr	w8, [sp, #4]
  40d40c:	cmp	w8, #0xd1
  40d410:	b.eq	40e42c <printf@plt+0xc75c>  // b.none
  40d414:	b	40d418 <printf@plt+0xb748>
  40d418:	ldr	w8, [sp, #4]
  40d41c:	cmp	w8, #0xd2
  40d420:	b.eq	40e43c <printf@plt+0xc76c>  // b.none
  40d424:	b	40d428 <printf@plt+0xb758>
  40d428:	ldr	w8, [sp, #4]
  40d42c:	cmp	w8, #0xd3
  40d430:	b.eq	40e44c <printf@plt+0xc77c>  // b.none
  40d434:	b	40d438 <printf@plt+0xb768>
  40d438:	ldr	w8, [sp, #4]
  40d43c:	cmp	w8, #0xd4
  40d440:	b.eq	40e45c <printf@plt+0xc78c>  // b.none
  40d444:	b	40d448 <printf@plt+0xb778>
  40d448:	ldr	w8, [sp, #4]
  40d44c:	cmp	w8, #0xd5
  40d450:	b.eq	40e46c <printf@plt+0xc79c>  // b.none
  40d454:	b	40d458 <printf@plt+0xb788>
  40d458:	ldr	w8, [sp, #4]
  40d45c:	cmp	w8, #0xd6
  40d460:	b.eq	40e47c <printf@plt+0xc7ac>  // b.none
  40d464:	b	40d468 <printf@plt+0xb798>
  40d468:	ldr	w8, [sp, #4]
  40d46c:	cmp	w8, #0xd7
  40d470:	b.eq	40e48c <printf@plt+0xc7bc>  // b.none
  40d474:	b	40d478 <printf@plt+0xb7a8>
  40d478:	ldr	w8, [sp, #4]
  40d47c:	cmp	w8, #0xd8
  40d480:	b.eq	40e49c <printf@plt+0xc7cc>  // b.none
  40d484:	b	40d488 <printf@plt+0xb7b8>
  40d488:	ldr	w8, [sp, #4]
  40d48c:	cmp	w8, #0xd9
  40d490:	b.eq	40e4ac <printf@plt+0xc7dc>  // b.none
  40d494:	b	40d498 <printf@plt+0xb7c8>
  40d498:	ldr	w8, [sp, #4]
  40d49c:	cmp	w8, #0xda
  40d4a0:	b.eq	40e4bc <printf@plt+0xc7ec>  // b.none
  40d4a4:	b	40d4a8 <printf@plt+0xb7d8>
  40d4a8:	ldr	w8, [sp, #4]
  40d4ac:	cmp	w8, #0xdb
  40d4b0:	b.eq	40e4cc <printf@plt+0xc7fc>  // b.none
  40d4b4:	b	40d4b8 <printf@plt+0xb7e8>
  40d4b8:	ldr	w8, [sp, #4]
  40d4bc:	cmp	w8, #0xdc
  40d4c0:	b.eq	40e4dc <printf@plt+0xc80c>  // b.none
  40d4c4:	b	40d4c8 <printf@plt+0xb7f8>
  40d4c8:	ldr	w8, [sp, #4]
  40d4cc:	cmp	w8, #0xdd
  40d4d0:	b.eq	40e4ec <printf@plt+0xc81c>  // b.none
  40d4d4:	b	40d4d8 <printf@plt+0xb808>
  40d4d8:	ldr	w8, [sp, #4]
  40d4dc:	cmp	w8, #0xde
  40d4e0:	b.eq	40e4fc <printf@plt+0xc82c>  // b.none
  40d4e4:	b	40d4e8 <printf@plt+0xb818>
  40d4e8:	ldr	w8, [sp, #4]
  40d4ec:	cmp	w8, #0xdf
  40d4f0:	b.eq	40e50c <printf@plt+0xc83c>  // b.none
  40d4f4:	b	40d4f8 <printf@plt+0xb828>
  40d4f8:	ldr	w8, [sp, #4]
  40d4fc:	cmp	w8, #0xe0
  40d500:	b.eq	40e51c <printf@plt+0xc84c>  // b.none
  40d504:	b	40d508 <printf@plt+0xb838>
  40d508:	ldr	w8, [sp, #4]
  40d50c:	cmp	w8, #0xe1
  40d510:	b.eq	40e52c <printf@plt+0xc85c>  // b.none
  40d514:	b	40d518 <printf@plt+0xb848>
  40d518:	ldr	w8, [sp, #4]
  40d51c:	cmp	w8, #0xe2
  40d520:	b.eq	40e53c <printf@plt+0xc86c>  // b.none
  40d524:	b	40d528 <printf@plt+0xb858>
  40d528:	ldr	w8, [sp, #4]
  40d52c:	cmp	w8, #0xe3
  40d530:	b.eq	40e54c <printf@plt+0xc87c>  // b.none
  40d534:	b	40d538 <printf@plt+0xb868>
  40d538:	ldr	w8, [sp, #4]
  40d53c:	cmp	w8, #0xe4
  40d540:	b.eq	40e55c <printf@plt+0xc88c>  // b.none
  40d544:	b	40d548 <printf@plt+0xb878>
  40d548:	ldr	w8, [sp, #4]
  40d54c:	cmp	w8, #0xe5
  40d550:	b.eq	40e56c <printf@plt+0xc89c>  // b.none
  40d554:	b	40d558 <printf@plt+0xb888>
  40d558:	ldr	w8, [sp, #4]
  40d55c:	cmp	w8, #0xe6
  40d560:	b.eq	40e57c <printf@plt+0xc8ac>  // b.none
  40d564:	b	40d568 <printf@plt+0xb898>
  40d568:	ldr	w8, [sp, #4]
  40d56c:	cmp	w8, #0xe7
  40d570:	b.eq	40e58c <printf@plt+0xc8bc>  // b.none
  40d574:	b	40d578 <printf@plt+0xb8a8>
  40d578:	ldr	w8, [sp, #4]
  40d57c:	cmp	w8, #0xe8
  40d580:	b.eq	40e59c <printf@plt+0xc8cc>  // b.none
  40d584:	b	40d588 <printf@plt+0xb8b8>
  40d588:	ldr	w8, [sp, #4]
  40d58c:	cmp	w8, #0xe9
  40d590:	b.eq	40e5ac <printf@plt+0xc8dc>  // b.none
  40d594:	b	40d598 <printf@plt+0xb8c8>
  40d598:	ldr	w8, [sp, #4]
  40d59c:	cmp	w8, #0xea
  40d5a0:	b.eq	40e5bc <printf@plt+0xc8ec>  // b.none
  40d5a4:	b	40d5a8 <printf@plt+0xb8d8>
  40d5a8:	ldr	w8, [sp, #4]
  40d5ac:	cmp	w8, #0xeb
  40d5b0:	b.eq	40e5cc <printf@plt+0xc8fc>  // b.none
  40d5b4:	b	40d5b8 <printf@plt+0xb8e8>
  40d5b8:	ldr	w8, [sp, #4]
  40d5bc:	cmp	w8, #0xec
  40d5c0:	b.eq	40e5dc <printf@plt+0xc90c>  // b.none
  40d5c4:	b	40d5c8 <printf@plt+0xb8f8>
  40d5c8:	ldr	w8, [sp, #4]
  40d5cc:	cmp	w8, #0xed
  40d5d0:	b.eq	40e5ec <printf@plt+0xc91c>  // b.none
  40d5d4:	b	40d5d8 <printf@plt+0xb908>
  40d5d8:	ldr	w8, [sp, #4]
  40d5dc:	cmp	w8, #0xee
  40d5e0:	b.eq	40e5fc <printf@plt+0xc92c>  // b.none
  40d5e4:	b	40d5e8 <printf@plt+0xb918>
  40d5e8:	ldr	w8, [sp, #4]
  40d5ec:	cmp	w8, #0xef
  40d5f0:	b.eq	40e60c <printf@plt+0xc93c>  // b.none
  40d5f4:	b	40d5f8 <printf@plt+0xb928>
  40d5f8:	ldr	w8, [sp, #4]
  40d5fc:	cmp	w8, #0xf0
  40d600:	b.eq	40e61c <printf@plt+0xc94c>  // b.none
  40d604:	b	40d608 <printf@plt+0xb938>
  40d608:	ldr	w8, [sp, #4]
  40d60c:	cmp	w8, #0xf1
  40d610:	b.eq	40e62c <printf@plt+0xc95c>  // b.none
  40d614:	b	40d618 <printf@plt+0xb948>
  40d618:	ldr	w8, [sp, #4]
  40d61c:	cmp	w8, #0xf2
  40d620:	b.eq	40e63c <printf@plt+0xc96c>  // b.none
  40d624:	b	40d628 <printf@plt+0xb958>
  40d628:	ldr	w8, [sp, #4]
  40d62c:	cmp	w8, #0xf3
  40d630:	b.eq	40e64c <printf@plt+0xc97c>  // b.none
  40d634:	b	40d638 <printf@plt+0xb968>
  40d638:	ldr	w8, [sp, #4]
  40d63c:	cmp	w8, #0xf4
  40d640:	b.eq	40e65c <printf@plt+0xc98c>  // b.none
  40d644:	b	40d648 <printf@plt+0xb978>
  40d648:	ldr	w8, [sp, #4]
  40d64c:	cmp	w8, #0xf5
  40d650:	b.eq	40e66c <printf@plt+0xc99c>  // b.none
  40d654:	b	40d658 <printf@plt+0xb988>
  40d658:	ldr	w8, [sp, #4]
  40d65c:	cmp	w8, #0xf6
  40d660:	b.eq	40e67c <printf@plt+0xc9ac>  // b.none
  40d664:	b	40d668 <printf@plt+0xb998>
  40d668:	ldr	w8, [sp, #4]
  40d66c:	cmp	w8, #0xf7
  40d670:	b.eq	40e68c <printf@plt+0xc9bc>  // b.none
  40d674:	b	40d678 <printf@plt+0xb9a8>
  40d678:	ldr	w8, [sp, #4]
  40d67c:	cmp	w8, #0xf8
  40d680:	b.eq	40e69c <printf@plt+0xc9cc>  // b.none
  40d684:	b	40d688 <printf@plt+0xb9b8>
  40d688:	ldr	w8, [sp, #4]
  40d68c:	cmp	w8, #0xf9
  40d690:	b.eq	40e6ac <printf@plt+0xc9dc>  // b.none
  40d694:	b	40d698 <printf@plt+0xb9c8>
  40d698:	ldr	w8, [sp, #4]
  40d69c:	cmp	w8, #0xfa
  40d6a0:	b.eq	40e6bc <printf@plt+0xc9ec>  // b.none
  40d6a4:	b	40d6a8 <printf@plt+0xb9d8>
  40d6a8:	ldr	w8, [sp, #4]
  40d6ac:	cmp	w8, #0xfb
  40d6b0:	b.eq	40e6cc <printf@plt+0xc9fc>  // b.none
  40d6b4:	b	40d6b8 <printf@plt+0xb9e8>
  40d6b8:	ldr	w8, [sp, #4]
  40d6bc:	cmp	w8, #0xfc
  40d6c0:	b.eq	40e6dc <printf@plt+0xca0c>  // b.none
  40d6c4:	b	40d6c8 <printf@plt+0xb9f8>
  40d6c8:	ldr	w8, [sp, #4]
  40d6cc:	cmp	w8, #0xfd
  40d6d0:	b.eq	40e6ec <printf@plt+0xca1c>  // b.none
  40d6d4:	b	40d6d8 <printf@plt+0xba08>
  40d6d8:	ldr	w8, [sp, #4]
  40d6dc:	cmp	w8, #0xfe
  40d6e0:	b.eq	40e6fc <printf@plt+0xca2c>  // b.none
  40d6e4:	b	40d6e8 <printf@plt+0xba18>
  40d6e8:	ldr	w8, [sp, #4]
  40d6ec:	cmp	w8, #0xff
  40d6f0:	b.eq	40e70c <printf@plt+0xca3c>  // b.none
  40d6f4:	b	40d6f8 <printf@plt+0xba28>
  40d6f8:	ldr	w8, [sp, #4]
  40d6fc:	cmp	w8, #0x152
  40d700:	b.eq	40e71c <printf@plt+0xca4c>  // b.none
  40d704:	b	40d708 <printf@plt+0xba38>
  40d708:	ldr	w8, [sp, #4]
  40d70c:	cmp	w8, #0x153
  40d710:	b.eq	40e72c <printf@plt+0xca5c>  // b.none
  40d714:	b	40d718 <printf@plt+0xba48>
  40d718:	ldr	w8, [sp, #4]
  40d71c:	cmp	w8, #0x160
  40d720:	b.eq	40e73c <printf@plt+0xca6c>  // b.none
  40d724:	b	40d728 <printf@plt+0xba58>
  40d728:	ldr	w8, [sp, #4]
  40d72c:	cmp	w8, #0x161
  40d730:	b.eq	40e74c <printf@plt+0xca7c>  // b.none
  40d734:	b	40d738 <printf@plt+0xba68>
  40d738:	ldr	w8, [sp, #4]
  40d73c:	cmp	w8, #0x178
  40d740:	b.eq	40e75c <printf@plt+0xca8c>  // b.none
  40d744:	b	40d748 <printf@plt+0xba78>
  40d748:	ldr	w8, [sp, #4]
  40d74c:	cmp	w8, #0x192
  40d750:	b.eq	40e76c <printf@plt+0xca9c>  // b.none
  40d754:	b	40d758 <printf@plt+0xba88>
  40d758:	ldr	w8, [sp, #4]
  40d75c:	cmp	w8, #0x391
  40d760:	b.eq	40e77c <printf@plt+0xcaac>  // b.none
  40d764:	b	40d768 <printf@plt+0xba98>
  40d768:	ldr	w8, [sp, #4]
  40d76c:	cmp	w8, #0x392
  40d770:	b.eq	40e78c <printf@plt+0xcabc>  // b.none
  40d774:	b	40d778 <printf@plt+0xbaa8>
  40d778:	ldr	w8, [sp, #4]
  40d77c:	cmp	w8, #0x393
  40d780:	b.eq	40e79c <printf@plt+0xcacc>  // b.none
  40d784:	b	40d788 <printf@plt+0xbab8>
  40d788:	ldr	w8, [sp, #4]
  40d78c:	cmp	w8, #0x394
  40d790:	b.eq	40e7ac <printf@plt+0xcadc>  // b.none
  40d794:	b	40d798 <printf@plt+0xbac8>
  40d798:	ldr	w8, [sp, #4]
  40d79c:	cmp	w8, #0x395
  40d7a0:	b.eq	40e7bc <printf@plt+0xcaec>  // b.none
  40d7a4:	b	40d7a8 <printf@plt+0xbad8>
  40d7a8:	ldr	w8, [sp, #4]
  40d7ac:	cmp	w8, #0x396
  40d7b0:	b.eq	40e7cc <printf@plt+0xcafc>  // b.none
  40d7b4:	b	40d7b8 <printf@plt+0xbae8>
  40d7b8:	ldr	w8, [sp, #4]
  40d7bc:	cmp	w8, #0x397
  40d7c0:	b.eq	40e7dc <printf@plt+0xcb0c>  // b.none
  40d7c4:	b	40d7c8 <printf@plt+0xbaf8>
  40d7c8:	ldr	w8, [sp, #4]
  40d7cc:	cmp	w8, #0x398
  40d7d0:	b.eq	40e7ec <printf@plt+0xcb1c>  // b.none
  40d7d4:	b	40d7d8 <printf@plt+0xbb08>
  40d7d8:	ldr	w8, [sp, #4]
  40d7dc:	cmp	w8, #0x399
  40d7e0:	b.eq	40e7fc <printf@plt+0xcb2c>  // b.none
  40d7e4:	b	40d7e8 <printf@plt+0xbb18>
  40d7e8:	ldr	w8, [sp, #4]
  40d7ec:	cmp	w8, #0x39a
  40d7f0:	b.eq	40e80c <printf@plt+0xcb3c>  // b.none
  40d7f4:	b	40d7f8 <printf@plt+0xbb28>
  40d7f8:	ldr	w8, [sp, #4]
  40d7fc:	cmp	w8, #0x39b
  40d800:	b.eq	40e81c <printf@plt+0xcb4c>  // b.none
  40d804:	b	40d808 <printf@plt+0xbb38>
  40d808:	ldr	w8, [sp, #4]
  40d80c:	cmp	w8, #0x39c
  40d810:	b.eq	40e82c <printf@plt+0xcb5c>  // b.none
  40d814:	b	40d818 <printf@plt+0xbb48>
  40d818:	ldr	w8, [sp, #4]
  40d81c:	cmp	w8, #0x39d
  40d820:	b.eq	40e83c <printf@plt+0xcb6c>  // b.none
  40d824:	b	40d828 <printf@plt+0xbb58>
  40d828:	ldr	w8, [sp, #4]
  40d82c:	cmp	w8, #0x39e
  40d830:	b.eq	40e84c <printf@plt+0xcb7c>  // b.none
  40d834:	b	40d838 <printf@plt+0xbb68>
  40d838:	ldr	w8, [sp, #4]
  40d83c:	cmp	w8, #0x39f
  40d840:	b.eq	40e85c <printf@plt+0xcb8c>  // b.none
  40d844:	b	40d848 <printf@plt+0xbb78>
  40d848:	ldr	w8, [sp, #4]
  40d84c:	cmp	w8, #0x3a0
  40d850:	b.eq	40e86c <printf@plt+0xcb9c>  // b.none
  40d854:	b	40d858 <printf@plt+0xbb88>
  40d858:	ldr	w8, [sp, #4]
  40d85c:	cmp	w8, #0x3a1
  40d860:	b.eq	40e87c <printf@plt+0xcbac>  // b.none
  40d864:	b	40d868 <printf@plt+0xbb98>
  40d868:	ldr	w8, [sp, #4]
  40d86c:	cmp	w8, #0x3a3
  40d870:	b.eq	40e88c <printf@plt+0xcbbc>  // b.none
  40d874:	b	40d878 <printf@plt+0xbba8>
  40d878:	ldr	w8, [sp, #4]
  40d87c:	cmp	w8, #0x3a4
  40d880:	b.eq	40e89c <printf@plt+0xcbcc>  // b.none
  40d884:	b	40d888 <printf@plt+0xbbb8>
  40d888:	ldr	w8, [sp, #4]
  40d88c:	cmp	w8, #0x3a5
  40d890:	b.eq	40e8ac <printf@plt+0xcbdc>  // b.none
  40d894:	b	40d898 <printf@plt+0xbbc8>
  40d898:	ldr	w8, [sp, #4]
  40d89c:	cmp	w8, #0x3a6
  40d8a0:	b.eq	40e8bc <printf@plt+0xcbec>  // b.none
  40d8a4:	b	40d8a8 <printf@plt+0xbbd8>
  40d8a8:	ldr	w8, [sp, #4]
  40d8ac:	cmp	w8, #0x3a7
  40d8b0:	b.eq	40e8cc <printf@plt+0xcbfc>  // b.none
  40d8b4:	b	40d8b8 <printf@plt+0xbbe8>
  40d8b8:	ldr	w8, [sp, #4]
  40d8bc:	cmp	w8, #0x3a8
  40d8c0:	b.eq	40e8dc <printf@plt+0xcc0c>  // b.none
  40d8c4:	b	40d8c8 <printf@plt+0xbbf8>
  40d8c8:	ldr	w8, [sp, #4]
  40d8cc:	cmp	w8, #0x3a9
  40d8d0:	b.eq	40e8ec <printf@plt+0xcc1c>  // b.none
  40d8d4:	b	40d8d8 <printf@plt+0xbc08>
  40d8d8:	ldr	w8, [sp, #4]
  40d8dc:	cmp	w8, #0x3b1
  40d8e0:	b.eq	40e8fc <printf@plt+0xcc2c>  // b.none
  40d8e4:	b	40d8e8 <printf@plt+0xbc18>
  40d8e8:	ldr	w8, [sp, #4]
  40d8ec:	cmp	w8, #0x3b2
  40d8f0:	b.eq	40e90c <printf@plt+0xcc3c>  // b.none
  40d8f4:	b	40d8f8 <printf@plt+0xbc28>
  40d8f8:	ldr	w8, [sp, #4]
  40d8fc:	cmp	w8, #0x3b3
  40d900:	b.eq	40e91c <printf@plt+0xcc4c>  // b.none
  40d904:	b	40d908 <printf@plt+0xbc38>
  40d908:	ldr	w8, [sp, #4]
  40d90c:	cmp	w8, #0x3b4
  40d910:	b.eq	40e92c <printf@plt+0xcc5c>  // b.none
  40d914:	b	40d918 <printf@plt+0xbc48>
  40d918:	ldr	w8, [sp, #4]
  40d91c:	cmp	w8, #0x3b5
  40d920:	b.eq	40e93c <printf@plt+0xcc6c>  // b.none
  40d924:	b	40d928 <printf@plt+0xbc58>
  40d928:	ldr	w8, [sp, #4]
  40d92c:	cmp	w8, #0x3b6
  40d930:	b.eq	40e94c <printf@plt+0xcc7c>  // b.none
  40d934:	b	40d938 <printf@plt+0xbc68>
  40d938:	ldr	w8, [sp, #4]
  40d93c:	cmp	w8, #0x3b7
  40d940:	b.eq	40e95c <printf@plt+0xcc8c>  // b.none
  40d944:	b	40d948 <printf@plt+0xbc78>
  40d948:	ldr	w8, [sp, #4]
  40d94c:	cmp	w8, #0x3b8
  40d950:	b.eq	40e96c <printf@plt+0xcc9c>  // b.none
  40d954:	b	40d958 <printf@plt+0xbc88>
  40d958:	ldr	w8, [sp, #4]
  40d95c:	cmp	w8, #0x3b9
  40d960:	b.eq	40e97c <printf@plt+0xccac>  // b.none
  40d964:	b	40d968 <printf@plt+0xbc98>
  40d968:	ldr	w8, [sp, #4]
  40d96c:	cmp	w8, #0x3ba
  40d970:	b.eq	40e98c <printf@plt+0xccbc>  // b.none
  40d974:	b	40d978 <printf@plt+0xbca8>
  40d978:	ldr	w8, [sp, #4]
  40d97c:	cmp	w8, #0x3bb
  40d980:	b.eq	40e99c <printf@plt+0xcccc>  // b.none
  40d984:	b	40d988 <printf@plt+0xbcb8>
  40d988:	ldr	w8, [sp, #4]
  40d98c:	cmp	w8, #0x3bc
  40d990:	b.eq	40e9ac <printf@plt+0xccdc>  // b.none
  40d994:	b	40d998 <printf@plt+0xbcc8>
  40d998:	ldr	w8, [sp, #4]
  40d99c:	cmp	w8, #0x3bd
  40d9a0:	b.eq	40e9bc <printf@plt+0xccec>  // b.none
  40d9a4:	b	40d9a8 <printf@plt+0xbcd8>
  40d9a8:	ldr	w8, [sp, #4]
  40d9ac:	cmp	w8, #0x3be
  40d9b0:	b.eq	40e9cc <printf@plt+0xccfc>  // b.none
  40d9b4:	b	40d9b8 <printf@plt+0xbce8>
  40d9b8:	ldr	w8, [sp, #4]
  40d9bc:	cmp	w8, #0x3bf
  40d9c0:	b.eq	40e9dc <printf@plt+0xcd0c>  // b.none
  40d9c4:	b	40d9c8 <printf@plt+0xbcf8>
  40d9c8:	ldr	w8, [sp, #4]
  40d9cc:	cmp	w8, #0x3c0
  40d9d0:	b.eq	40e9ec <printf@plt+0xcd1c>  // b.none
  40d9d4:	b	40d9d8 <printf@plt+0xbd08>
  40d9d8:	ldr	w8, [sp, #4]
  40d9dc:	cmp	w8, #0x3c1
  40d9e0:	b.eq	40e9fc <printf@plt+0xcd2c>  // b.none
  40d9e4:	b	40d9e8 <printf@plt+0xbd18>
  40d9e8:	ldr	w8, [sp, #4]
  40d9ec:	cmp	w8, #0x3c2
  40d9f0:	b.eq	40ea0c <printf@plt+0xcd3c>  // b.none
  40d9f4:	b	40d9f8 <printf@plt+0xbd28>
  40d9f8:	ldr	w8, [sp, #4]
  40d9fc:	cmp	w8, #0x3c3
  40da00:	b.eq	40ea1c <printf@plt+0xcd4c>  // b.none
  40da04:	b	40da08 <printf@plt+0xbd38>
  40da08:	ldr	w8, [sp, #4]
  40da0c:	cmp	w8, #0x3c4
  40da10:	b.eq	40ea2c <printf@plt+0xcd5c>  // b.none
  40da14:	b	40da18 <printf@plt+0xbd48>
  40da18:	ldr	w8, [sp, #4]
  40da1c:	cmp	w8, #0x3c5
  40da20:	b.eq	40ea3c <printf@plt+0xcd6c>  // b.none
  40da24:	b	40da28 <printf@plt+0xbd58>
  40da28:	ldr	w8, [sp, #4]
  40da2c:	cmp	w8, #0x3c6
  40da30:	b.eq	40ea4c <printf@plt+0xcd7c>  // b.none
  40da34:	b	40da38 <printf@plt+0xbd68>
  40da38:	ldr	w8, [sp, #4]
  40da3c:	cmp	w8, #0x3c7
  40da40:	b.eq	40ea5c <printf@plt+0xcd8c>  // b.none
  40da44:	b	40da48 <printf@plt+0xbd78>
  40da48:	ldr	w8, [sp, #4]
  40da4c:	cmp	w8, #0x3c8
  40da50:	b.eq	40ea6c <printf@plt+0xcd9c>  // b.none
  40da54:	b	40da58 <printf@plt+0xbd88>
  40da58:	ldr	w8, [sp, #4]
  40da5c:	cmp	w8, #0x3c9
  40da60:	b.eq	40ea7c <printf@plt+0xcdac>  // b.none
  40da64:	b	40da68 <printf@plt+0xbd98>
  40da68:	ldr	w8, [sp, #4]
  40da6c:	cmp	w8, #0x3d1
  40da70:	b.eq	40ea8c <printf@plt+0xcdbc>  // b.none
  40da74:	b	40da78 <printf@plt+0xbda8>
  40da78:	ldr	w8, [sp, #4]
  40da7c:	cmp	w8, #0x3d6
  40da80:	b.eq	40ea9c <printf@plt+0xcdcc>  // b.none
  40da84:	b	40da88 <printf@plt+0xbdb8>
  40da88:	mov	w8, #0x2013                	// #8211
  40da8c:	ldr	w9, [sp, #4]
  40da90:	cmp	w9, w8
  40da94:	b.eq	40eaac <printf@plt+0xcddc>  // b.none
  40da98:	b	40da9c <printf@plt+0xbdcc>
  40da9c:	mov	w8, #0x2014                	// #8212
  40daa0:	ldr	w9, [sp, #4]
  40daa4:	cmp	w9, w8
  40daa8:	b.eq	40eabc <printf@plt+0xcdec>  // b.none
  40daac:	b	40dab0 <printf@plt+0xbde0>
  40dab0:	mov	w8, #0x2018                	// #8216
  40dab4:	ldr	w9, [sp, #4]
  40dab8:	cmp	w9, w8
  40dabc:	b.eq	40eacc <printf@plt+0xcdfc>  // b.none
  40dac0:	b	40dac4 <printf@plt+0xbdf4>
  40dac4:	mov	w8, #0x2019                	// #8217
  40dac8:	ldr	w9, [sp, #4]
  40dacc:	cmp	w9, w8
  40dad0:	b.eq	40eadc <printf@plt+0xce0c>  // b.none
  40dad4:	b	40dad8 <printf@plt+0xbe08>
  40dad8:	mov	w8, #0x201a                	// #8218
  40dadc:	ldr	w9, [sp, #4]
  40dae0:	cmp	w9, w8
  40dae4:	b.eq	40eaec <printf@plt+0xce1c>  // b.none
  40dae8:	b	40daec <printf@plt+0xbe1c>
  40daec:	mov	w8, #0x201c                	// #8220
  40daf0:	ldr	w9, [sp, #4]
  40daf4:	cmp	w9, w8
  40daf8:	b.eq	40eafc <printf@plt+0xce2c>  // b.none
  40dafc:	b	40db00 <printf@plt+0xbe30>
  40db00:	mov	w8, #0x201d                	// #8221
  40db04:	ldr	w9, [sp, #4]
  40db08:	cmp	w9, w8
  40db0c:	b.eq	40eb0c <printf@plt+0xce3c>  // b.none
  40db10:	b	40db14 <printf@plt+0xbe44>
  40db14:	mov	w8, #0x201e                	// #8222
  40db18:	ldr	w9, [sp, #4]
  40db1c:	cmp	w9, w8
  40db20:	b.eq	40eb1c <printf@plt+0xce4c>  // b.none
  40db24:	b	40db28 <printf@plt+0xbe58>
  40db28:	mov	w8, #0x2020                	// #8224
  40db2c:	ldr	w9, [sp, #4]
  40db30:	cmp	w9, w8
  40db34:	b.eq	40eb2c <printf@plt+0xce5c>  // b.none
  40db38:	b	40db3c <printf@plt+0xbe6c>
  40db3c:	mov	w8, #0x2021                	// #8225
  40db40:	ldr	w9, [sp, #4]
  40db44:	cmp	w9, w8
  40db48:	b.eq	40eb3c <printf@plt+0xce6c>  // b.none
  40db4c:	b	40db50 <printf@plt+0xbe80>
  40db50:	mov	w8, #0x2022                	// #8226
  40db54:	ldr	w9, [sp, #4]
  40db58:	cmp	w9, w8
  40db5c:	b.eq	40eb4c <printf@plt+0xce7c>  // b.none
  40db60:	b	40db64 <printf@plt+0xbe94>
  40db64:	mov	w8, #0x2030                	// #8240
  40db68:	ldr	w9, [sp, #4]
  40db6c:	cmp	w9, w8
  40db70:	b.eq	40eb5c <printf@plt+0xce8c>  // b.none
  40db74:	b	40db78 <printf@plt+0xbea8>
  40db78:	mov	w8, #0x2032                	// #8242
  40db7c:	ldr	w9, [sp, #4]
  40db80:	cmp	w9, w8
  40db84:	b.eq	40eb6c <printf@plt+0xce9c>  // b.none
  40db88:	b	40db8c <printf@plt+0xbebc>
  40db8c:	mov	w8, #0x2033                	// #8243
  40db90:	ldr	w9, [sp, #4]
  40db94:	cmp	w9, w8
  40db98:	b.eq	40eb7c <printf@plt+0xceac>  // b.none
  40db9c:	b	40dba0 <printf@plt+0xbed0>
  40dba0:	mov	w8, #0x2039                	// #8249
  40dba4:	ldr	w9, [sp, #4]
  40dba8:	cmp	w9, w8
  40dbac:	b.eq	40eb8c <printf@plt+0xcebc>  // b.none
  40dbb0:	b	40dbb4 <printf@plt+0xbee4>
  40dbb4:	mov	w8, #0x203a                	// #8250
  40dbb8:	ldr	w9, [sp, #4]
  40dbbc:	cmp	w9, w8
  40dbc0:	b.eq	40eb9c <printf@plt+0xcecc>  // b.none
  40dbc4:	b	40dbc8 <printf@plt+0xbef8>
  40dbc8:	mov	w8, #0x203e                	// #8254
  40dbcc:	ldr	w9, [sp, #4]
  40dbd0:	cmp	w9, w8
  40dbd4:	b.eq	40ebac <printf@plt+0xcedc>  // b.none
  40dbd8:	b	40dbdc <printf@plt+0xbf0c>
  40dbdc:	mov	w8, #0x2044                	// #8260
  40dbe0:	ldr	w9, [sp, #4]
  40dbe4:	cmp	w9, w8
  40dbe8:	b.eq	40ebbc <printf@plt+0xceec>  // b.none
  40dbec:	b	40dbf0 <printf@plt+0xbf20>
  40dbf0:	mov	w8, #0x20ac                	// #8364
  40dbf4:	ldr	w9, [sp, #4]
  40dbf8:	cmp	w9, w8
  40dbfc:	b.eq	40ebcc <printf@plt+0xcefc>  // b.none
  40dc00:	b	40dc04 <printf@plt+0xbf34>
  40dc04:	mov	w8, #0x2111                	// #8465
  40dc08:	ldr	w9, [sp, #4]
  40dc0c:	cmp	w9, w8
  40dc10:	b.eq	40ebdc <printf@plt+0xcf0c>  // b.none
  40dc14:	b	40dc18 <printf@plt+0xbf48>
  40dc18:	mov	w8, #0x2118                	// #8472
  40dc1c:	ldr	w9, [sp, #4]
  40dc20:	cmp	w9, w8
  40dc24:	b.eq	40ebec <printf@plt+0xcf1c>  // b.none
  40dc28:	b	40dc2c <printf@plt+0xbf5c>
  40dc2c:	mov	w8, #0x211c                	// #8476
  40dc30:	ldr	w9, [sp, #4]
  40dc34:	cmp	w9, w8
  40dc38:	b.eq	40ebfc <printf@plt+0xcf2c>  // b.none
  40dc3c:	b	40dc40 <printf@plt+0xbf70>
  40dc40:	mov	w8, #0x2122                	// #8482
  40dc44:	ldr	w9, [sp, #4]
  40dc48:	cmp	w9, w8
  40dc4c:	b.eq	40ec0c <printf@plt+0xcf3c>  // b.none
  40dc50:	b	40dc54 <printf@plt+0xbf84>
  40dc54:	mov	w8, #0x2135                	// #8501
  40dc58:	ldr	w9, [sp, #4]
  40dc5c:	cmp	w9, w8
  40dc60:	b.eq	40ec1c <printf@plt+0xcf4c>  // b.none
  40dc64:	b	40dc68 <printf@plt+0xbf98>
  40dc68:	mov	w8, #0x2190                	// #8592
  40dc6c:	ldr	w9, [sp, #4]
  40dc70:	cmp	w9, w8
  40dc74:	b.eq	40ec2c <printf@plt+0xcf5c>  // b.none
  40dc78:	b	40dc7c <printf@plt+0xbfac>
  40dc7c:	mov	w8, #0x2191                	// #8593
  40dc80:	ldr	w9, [sp, #4]
  40dc84:	cmp	w9, w8
  40dc88:	b.eq	40ec3c <printf@plt+0xcf6c>  // b.none
  40dc8c:	b	40dc90 <printf@plt+0xbfc0>
  40dc90:	mov	w8, #0x2192                	// #8594
  40dc94:	ldr	w9, [sp, #4]
  40dc98:	cmp	w9, w8
  40dc9c:	b.eq	40ec4c <printf@plt+0xcf7c>  // b.none
  40dca0:	b	40dca4 <printf@plt+0xbfd4>
  40dca4:	mov	w8, #0x2193                	// #8595
  40dca8:	ldr	w9, [sp, #4]
  40dcac:	cmp	w9, w8
  40dcb0:	b.eq	40ec5c <printf@plt+0xcf8c>  // b.none
  40dcb4:	b	40dcb8 <printf@plt+0xbfe8>
  40dcb8:	mov	w8, #0x2194                	// #8596
  40dcbc:	ldr	w9, [sp, #4]
  40dcc0:	cmp	w9, w8
  40dcc4:	b.eq	40ec6c <printf@plt+0xcf9c>  // b.none
  40dcc8:	b	40dccc <printf@plt+0xbffc>
  40dccc:	mov	w8, #0x21d0                	// #8656
  40dcd0:	ldr	w9, [sp, #4]
  40dcd4:	cmp	w9, w8
  40dcd8:	b.eq	40ec7c <printf@plt+0xcfac>  // b.none
  40dcdc:	b	40dce0 <printf@plt+0xc010>
  40dce0:	mov	w8, #0x21d1                	// #8657
  40dce4:	ldr	w9, [sp, #4]
  40dce8:	cmp	w9, w8
  40dcec:	b.eq	40ec8c <printf@plt+0xcfbc>  // b.none
  40dcf0:	b	40dcf4 <printf@plt+0xc024>
  40dcf4:	mov	w8, #0x21d2                	// #8658
  40dcf8:	ldr	w9, [sp, #4]
  40dcfc:	cmp	w9, w8
  40dd00:	b.eq	40ec9c <printf@plt+0xcfcc>  // b.none
  40dd04:	b	40dd08 <printf@plt+0xc038>
  40dd08:	mov	w8, #0x21d3                	// #8659
  40dd0c:	ldr	w9, [sp, #4]
  40dd10:	cmp	w9, w8
  40dd14:	b.eq	40ecac <printf@plt+0xcfdc>  // b.none
  40dd18:	b	40dd1c <printf@plt+0xc04c>
  40dd1c:	mov	w8, #0x21d4                	// #8660
  40dd20:	ldr	w9, [sp, #4]
  40dd24:	cmp	w9, w8
  40dd28:	b.eq	40ecbc <printf@plt+0xcfec>  // b.none
  40dd2c:	b	40dd30 <printf@plt+0xc060>
  40dd30:	mov	w8, #0x2200                	// #8704
  40dd34:	ldr	w9, [sp, #4]
  40dd38:	cmp	w9, w8
  40dd3c:	b.eq	40eccc <printf@plt+0xcffc>  // b.none
  40dd40:	b	40dd44 <printf@plt+0xc074>
  40dd44:	mov	w8, #0x2202                	// #8706
  40dd48:	ldr	w9, [sp, #4]
  40dd4c:	cmp	w9, w8
  40dd50:	b.eq	40ecdc <printf@plt+0xd00c>  // b.none
  40dd54:	b	40dd58 <printf@plt+0xc088>
  40dd58:	mov	w8, #0x2203                	// #8707
  40dd5c:	ldr	w9, [sp, #4]
  40dd60:	cmp	w9, w8
  40dd64:	b.eq	40ecec <printf@plt+0xd01c>  // b.none
  40dd68:	b	40dd6c <printf@plt+0xc09c>
  40dd6c:	mov	w8, #0x2205                	// #8709
  40dd70:	ldr	w9, [sp, #4]
  40dd74:	cmp	w9, w8
  40dd78:	b.eq	40ecfc <printf@plt+0xd02c>  // b.none
  40dd7c:	b	40dd80 <printf@plt+0xc0b0>
  40dd80:	mov	w8, #0x2207                	// #8711
  40dd84:	ldr	w9, [sp, #4]
  40dd88:	cmp	w9, w8
  40dd8c:	b.eq	40ed0c <printf@plt+0xd03c>  // b.none
  40dd90:	b	40dd94 <printf@plt+0xc0c4>
  40dd94:	mov	w8, #0x2208                	// #8712
  40dd98:	ldr	w9, [sp, #4]
  40dd9c:	cmp	w9, w8
  40dda0:	b.eq	40ed1c <printf@plt+0xd04c>  // b.none
  40dda4:	b	40dda8 <printf@plt+0xc0d8>
  40dda8:	mov	w8, #0x2209                	// #8713
  40ddac:	ldr	w9, [sp, #4]
  40ddb0:	cmp	w9, w8
  40ddb4:	b.eq	40ed2c <printf@plt+0xd05c>  // b.none
  40ddb8:	b	40ddbc <printf@plt+0xc0ec>
  40ddbc:	mov	w8, #0x220b                	// #8715
  40ddc0:	ldr	w9, [sp, #4]
  40ddc4:	cmp	w9, w8
  40ddc8:	b.eq	40ed3c <printf@plt+0xd06c>  // b.none
  40ddcc:	b	40ddd0 <printf@plt+0xc100>
  40ddd0:	mov	w8, #0x220f                	// #8719
  40ddd4:	ldr	w9, [sp, #4]
  40ddd8:	cmp	w9, w8
  40dddc:	b.eq	40ed4c <printf@plt+0xd07c>  // b.none
  40dde0:	b	40dde4 <printf@plt+0xc114>
  40dde4:	mov	w8, #0x2211                	// #8721
  40dde8:	ldr	w9, [sp, #4]
  40ddec:	cmp	w9, w8
  40ddf0:	b.eq	40ed5c <printf@plt+0xd08c>  // b.none
  40ddf4:	b	40ddf8 <printf@plt+0xc128>
  40ddf8:	mov	w8, #0x2212                	// #8722
  40ddfc:	ldr	w9, [sp, #4]
  40de00:	cmp	w9, w8
  40de04:	b.eq	40ed6c <printf@plt+0xd09c>  // b.none
  40de08:	b	40de0c <printf@plt+0xc13c>
  40de0c:	mov	w8, #0x2217                	// #8727
  40de10:	ldr	w9, [sp, #4]
  40de14:	cmp	w9, w8
  40de18:	b.eq	40ed7c <printf@plt+0xd0ac>  // b.none
  40de1c:	b	40de20 <printf@plt+0xc150>
  40de20:	mov	w8, #0x221a                	// #8730
  40de24:	ldr	w9, [sp, #4]
  40de28:	cmp	w9, w8
  40de2c:	b.eq	40ed8c <printf@plt+0xd0bc>  // b.none
  40de30:	b	40de34 <printf@plt+0xc164>
  40de34:	mov	w8, #0x221d                	// #8733
  40de38:	ldr	w9, [sp, #4]
  40de3c:	cmp	w9, w8
  40de40:	b.eq	40ed9c <printf@plt+0xd0cc>  // b.none
  40de44:	b	40de48 <printf@plt+0xc178>
  40de48:	mov	w8, #0x221e                	// #8734
  40de4c:	ldr	w9, [sp, #4]
  40de50:	cmp	w9, w8
  40de54:	b.eq	40edac <printf@plt+0xd0dc>  // b.none
  40de58:	b	40de5c <printf@plt+0xc18c>
  40de5c:	mov	w8, #0x2220                	// #8736
  40de60:	ldr	w9, [sp, #4]
  40de64:	cmp	w9, w8
  40de68:	b.eq	40edbc <printf@plt+0xd0ec>  // b.none
  40de6c:	b	40de70 <printf@plt+0xc1a0>
  40de70:	mov	w8, #0x2227                	// #8743
  40de74:	ldr	w9, [sp, #4]
  40de78:	cmp	w9, w8
  40de7c:	b.eq	40edcc <printf@plt+0xd0fc>  // b.none
  40de80:	b	40de84 <printf@plt+0xc1b4>
  40de84:	mov	w8, #0x2228                	// #8744
  40de88:	ldr	w9, [sp, #4]
  40de8c:	cmp	w9, w8
  40de90:	b.eq	40eddc <printf@plt+0xd10c>  // b.none
  40de94:	b	40de98 <printf@plt+0xc1c8>
  40de98:	mov	w8, #0x2229                	// #8745
  40de9c:	ldr	w9, [sp, #4]
  40dea0:	cmp	w9, w8
  40dea4:	b.eq	40edec <printf@plt+0xd11c>  // b.none
  40dea8:	b	40deac <printf@plt+0xc1dc>
  40deac:	mov	w8, #0x222a                	// #8746
  40deb0:	ldr	w9, [sp, #4]
  40deb4:	cmp	w9, w8
  40deb8:	b.eq	40edfc <printf@plt+0xd12c>  // b.none
  40debc:	b	40dec0 <printf@plt+0xc1f0>
  40dec0:	mov	w8, #0x222b                	// #8747
  40dec4:	ldr	w9, [sp, #4]
  40dec8:	cmp	w9, w8
  40decc:	b.eq	40ee0c <printf@plt+0xd13c>  // b.none
  40ded0:	b	40ded4 <printf@plt+0xc204>
  40ded4:	mov	w8, #0x2234                	// #8756
  40ded8:	ldr	w9, [sp, #4]
  40dedc:	cmp	w9, w8
  40dee0:	b.eq	40ee1c <printf@plt+0xd14c>  // b.none
  40dee4:	b	40dee8 <printf@plt+0xc218>
  40dee8:	mov	w8, #0x223c                	// #8764
  40deec:	ldr	w9, [sp, #4]
  40def0:	cmp	w9, w8
  40def4:	b.eq	40ee2c <printf@plt+0xd15c>  // b.none
  40def8:	b	40defc <printf@plt+0xc22c>
  40defc:	mov	w8, #0x2245                	// #8773
  40df00:	ldr	w9, [sp, #4]
  40df04:	cmp	w9, w8
  40df08:	b.eq	40ee3c <printf@plt+0xd16c>  // b.none
  40df0c:	b	40df10 <printf@plt+0xc240>
  40df10:	mov	w8, #0x2248                	// #8776
  40df14:	ldr	w9, [sp, #4]
  40df18:	cmp	w9, w8
  40df1c:	b.eq	40ee4c <printf@plt+0xd17c>  // b.none
  40df20:	b	40df24 <printf@plt+0xc254>
  40df24:	mov	w8, #0x2260                	// #8800
  40df28:	ldr	w9, [sp, #4]
  40df2c:	cmp	w9, w8
  40df30:	b.eq	40ee5c <printf@plt+0xd18c>  // b.none
  40df34:	b	40df38 <printf@plt+0xc268>
  40df38:	mov	w8, #0x2261                	// #8801
  40df3c:	ldr	w9, [sp, #4]
  40df40:	cmp	w9, w8
  40df44:	b.eq	40ee6c <printf@plt+0xd19c>  // b.none
  40df48:	b	40df4c <printf@plt+0xc27c>
  40df4c:	mov	w8, #0x2264                	// #8804
  40df50:	ldr	w9, [sp, #4]
  40df54:	cmp	w9, w8
  40df58:	b.eq	40ee7c <printf@plt+0xd1ac>  // b.none
  40df5c:	b	40df60 <printf@plt+0xc290>
  40df60:	mov	w8, #0x2265                	// #8805
  40df64:	ldr	w9, [sp, #4]
  40df68:	cmp	w9, w8
  40df6c:	b.eq	40ee8c <printf@plt+0xd1bc>  // b.none
  40df70:	b	40df74 <printf@plt+0xc2a4>
  40df74:	mov	w8, #0x2282                	// #8834
  40df78:	ldr	w9, [sp, #4]
  40df7c:	cmp	w9, w8
  40df80:	b.eq	40ee9c <printf@plt+0xd1cc>  // b.none
  40df84:	b	40df88 <printf@plt+0xc2b8>
  40df88:	mov	w8, #0x2283                	// #8835
  40df8c:	ldr	w9, [sp, #4]
  40df90:	cmp	w9, w8
  40df94:	b.eq	40eeac <printf@plt+0xd1dc>  // b.none
  40df98:	b	40df9c <printf@plt+0xc2cc>
  40df9c:	mov	w8, #0x2284                	// #8836
  40dfa0:	ldr	w9, [sp, #4]
  40dfa4:	cmp	w9, w8
  40dfa8:	b.eq	40eebc <printf@plt+0xd1ec>  // b.none
  40dfac:	b	40dfb0 <printf@plt+0xc2e0>
  40dfb0:	mov	w8, #0x2286                	// #8838
  40dfb4:	ldr	w9, [sp, #4]
  40dfb8:	cmp	w9, w8
  40dfbc:	b.eq	40eecc <printf@plt+0xd1fc>  // b.none
  40dfc0:	b	40dfc4 <printf@plt+0xc2f4>
  40dfc4:	mov	w8, #0x2287                	// #8839
  40dfc8:	ldr	w9, [sp, #4]
  40dfcc:	cmp	w9, w8
  40dfd0:	b.eq	40eedc <printf@plt+0xd20c>  // b.none
  40dfd4:	b	40dfd8 <printf@plt+0xc308>
  40dfd8:	mov	w8, #0x2295                	// #8853
  40dfdc:	ldr	w9, [sp, #4]
  40dfe0:	cmp	w9, w8
  40dfe4:	b.eq	40eeec <printf@plt+0xd21c>  // b.none
  40dfe8:	b	40dfec <printf@plt+0xc31c>
  40dfec:	mov	w8, #0x2297                	// #8855
  40dff0:	ldr	w9, [sp, #4]
  40dff4:	cmp	w9, w8
  40dff8:	b.eq	40eefc <printf@plt+0xd22c>  // b.none
  40dffc:	b	40e000 <printf@plt+0xc330>
  40e000:	mov	w8, #0x22a5                	// #8869
  40e004:	ldr	w9, [sp, #4]
  40e008:	cmp	w9, w8
  40e00c:	b.eq	40ef0c <printf@plt+0xd23c>  // b.none
  40e010:	b	40e014 <printf@plt+0xc344>
  40e014:	mov	w8, #0x22c5                	// #8901
  40e018:	ldr	w9, [sp, #4]
  40e01c:	cmp	w9, w8
  40e020:	b.eq	40ef1c <printf@plt+0xd24c>  // b.none
  40e024:	b	40e028 <printf@plt+0xc358>
  40e028:	mov	w8, #0x2308                	// #8968
  40e02c:	ldr	w9, [sp, #4]
  40e030:	cmp	w9, w8
  40e034:	b.eq	40ef2c <printf@plt+0xd25c>  // b.none
  40e038:	b	40e03c <printf@plt+0xc36c>
  40e03c:	mov	w8, #0x2309                	// #8969
  40e040:	ldr	w9, [sp, #4]
  40e044:	cmp	w9, w8
  40e048:	b.eq	40ef3c <printf@plt+0xd26c>  // b.none
  40e04c:	b	40e050 <printf@plt+0xc380>
  40e050:	mov	w8, #0x230a                	// #8970
  40e054:	ldr	w9, [sp, #4]
  40e058:	cmp	w9, w8
  40e05c:	b.eq	40ef4c <printf@plt+0xd27c>  // b.none
  40e060:	b	40e064 <printf@plt+0xc394>
  40e064:	mov	w8, #0x230b                	// #8971
  40e068:	ldr	w9, [sp, #4]
  40e06c:	cmp	w9, w8
  40e070:	b.eq	40ef5c <printf@plt+0xd28c>  // b.none
  40e074:	b	40e078 <printf@plt+0xc3a8>
  40e078:	mov	w8, #0x2329                	// #9001
  40e07c:	ldr	w9, [sp, #4]
  40e080:	cmp	w9, w8
  40e084:	b.eq	40ef6c <printf@plt+0xd29c>  // b.none
  40e088:	b	40e08c <printf@plt+0xc3bc>
  40e08c:	mov	w8, #0x232a                	// #9002
  40e090:	ldr	w9, [sp, #4]
  40e094:	cmp	w9, w8
  40e098:	b.eq	40ef7c <printf@plt+0xd2ac>  // b.none
  40e09c:	b	40e0a0 <printf@plt+0xc3d0>
  40e0a0:	mov	w8, #0x25ca                	// #9674
  40e0a4:	ldr	w9, [sp, #4]
  40e0a8:	cmp	w9, w8
  40e0ac:	b.eq	40ef8c <printf@plt+0xd2bc>  // b.none
  40e0b0:	b	40e0b4 <printf@plt+0xc3e4>
  40e0b4:	mov	w8, #0x2660                	// #9824
  40e0b8:	ldr	w9, [sp, #4]
  40e0bc:	cmp	w9, w8
  40e0c0:	b.eq	40ef9c <printf@plt+0xd2cc>  // b.none
  40e0c4:	b	40e0c8 <printf@plt+0xc3f8>
  40e0c8:	mov	w8, #0x2663                	// #9827
  40e0cc:	ldr	w9, [sp, #4]
  40e0d0:	cmp	w9, w8
  40e0d4:	b.eq	40efac <printf@plt+0xd2dc>  // b.none
  40e0d8:	b	40e0dc <printf@plt+0xc40c>
  40e0dc:	mov	w8, #0x2665                	// #9829
  40e0e0:	ldr	w9, [sp, #4]
  40e0e4:	cmp	w9, w8
  40e0e8:	b.eq	40efbc <printf@plt+0xd2ec>  // b.none
  40e0ec:	b	40e0f0 <printf@plt+0xc420>
  40e0f0:	mov	w8, #0x2666                	// #9830
  40e0f4:	ldr	w9, [sp, #4]
  40e0f8:	cmp	w9, w8
  40e0fc:	b.eq	40efcc <printf@plt+0xd2fc>  // b.none
  40e100:	b	40e104 <printf@plt+0xc434>
  40e104:	mov	w8, #0x27e8                	// #10216
  40e108:	ldr	w9, [sp, #4]
  40e10c:	cmp	w9, w8
  40e110:	b.eq	40efdc <printf@plt+0xd30c>  // b.none
  40e114:	b	40e118 <printf@plt+0xc448>
  40e118:	mov	w8, #0x27e9                	// #10217
  40e11c:	ldr	w9, [sp, #4]
  40e120:	cmp	w9, w8
  40e124:	b.eq	40efec <printf@plt+0xd31c>  // b.none
  40e128:	b	40effc <printf@plt+0xd32c>
  40e12c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e130:	add	x8, x8, #0xf59
  40e134:	stur	x8, [x29, #-8]
  40e138:	b	40f008 <printf@plt+0xd338>
  40e13c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e140:	add	x8, x8, #0xf60
  40e144:	stur	x8, [x29, #-8]
  40e148:	b	40f008 <printf@plt+0xd338>
  40e14c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e150:	add	x8, x8, #0xf68
  40e154:	stur	x8, [x29, #-8]
  40e158:	b	40f008 <printf@plt+0xd338>
  40e15c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e160:	add	x8, x8, #0xf6f
  40e164:	stur	x8, [x29, #-8]
  40e168:	b	40f008 <printf@plt+0xd338>
  40e16c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e170:	add	x8, x8, #0xf77
  40e174:	stur	x8, [x29, #-8]
  40e178:	b	40f008 <printf@plt+0xd338>
  40e17c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e180:	add	x8, x8, #0xf80
  40e184:	stur	x8, [x29, #-8]
  40e188:	b	40f008 <printf@plt+0xd338>
  40e18c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e190:	add	x8, x8, #0xf86
  40e194:	stur	x8, [x29, #-8]
  40e198:	b	40f008 <printf@plt+0xd338>
  40e19c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e1a0:	add	x8, x8, #0xf8f
  40e1a4:	stur	x8, [x29, #-8]
  40e1a8:	b	40f008 <printf@plt+0xd338>
  40e1ac:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e1b0:	add	x8, x8, #0xf96
  40e1b4:	stur	x8, [x29, #-8]
  40e1b8:	b	40f008 <printf@plt+0xd338>
  40e1bc:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e1c0:	add	x8, x8, #0xf9c
  40e1c4:	stur	x8, [x29, #-8]
  40e1c8:	b	40f008 <printf@plt+0xd338>
  40e1cc:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e1d0:	add	x8, x8, #0xfa3
  40e1d4:	stur	x8, [x29, #-8]
  40e1d8:	b	40f008 <printf@plt+0xd338>
  40e1dc:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e1e0:	add	x8, x8, #0xfaa
  40e1e4:	stur	x8, [x29, #-8]
  40e1e8:	b	40f008 <printf@plt+0xd338>
  40e1ec:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e1f0:	add	x8, x8, #0xfb2
  40e1f4:	stur	x8, [x29, #-8]
  40e1f8:	b	40f008 <printf@plt+0xd338>
  40e1fc:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e200:	add	x8, x8, #0xfb8
  40e204:	stur	x8, [x29, #-8]
  40e208:	b	40f008 <printf@plt+0xd338>
  40e20c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e210:	add	x8, x8, #0xfbe
  40e214:	stur	x8, [x29, #-8]
  40e218:	b	40f008 <printf@plt+0xd338>
  40e21c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e220:	add	x8, x8, #0xfc5
  40e224:	stur	x8, [x29, #-8]
  40e228:	b	40f008 <printf@plt+0xd338>
  40e22c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e230:	add	x8, x8, #0xfcb
  40e234:	stur	x8, [x29, #-8]
  40e238:	b	40f008 <printf@plt+0xd338>
  40e23c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e240:	add	x8, x8, #0xfd4
  40e244:	stur	x8, [x29, #-8]
  40e248:	b	40f008 <printf@plt+0xd338>
  40e24c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e250:	add	x8, x8, #0xfdb
  40e254:	stur	x8, [x29, #-8]
  40e258:	b	40f008 <printf@plt+0xd338>
  40e25c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e260:	add	x8, x8, #0xfe2
  40e264:	stur	x8, [x29, #-8]
  40e268:	b	40f008 <printf@plt+0xd338>
  40e26c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e270:	add	x8, x8, #0xfea
  40e274:	stur	x8, [x29, #-8]
  40e278:	b	40f008 <printf@plt+0xd338>
  40e27c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e280:	add	x8, x8, #0xff2
  40e284:	stur	x8, [x29, #-8]
  40e288:	b	40f008 <printf@plt+0xd338>
  40e28c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  40e290:	add	x8, x8, #0xff9
  40e294:	stur	x8, [x29, #-8]
  40e298:	b	40f008 <printf@plt+0xd338>
  40e29c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e2a0:	add	x8, x8, #0x2
  40e2a4:	stur	x8, [x29, #-8]
  40e2a8:	b	40f008 <printf@plt+0xd338>
  40e2ac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e2b0:	add	x8, x8, #0xa
  40e2b4:	stur	x8, [x29, #-8]
  40e2b8:	b	40f008 <printf@plt+0xd338>
  40e2bc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e2c0:	add	x8, x8, #0x11
  40e2c4:	stur	x8, [x29, #-8]
  40e2c8:	b	40f008 <printf@plt+0xd338>
  40e2cc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e2d0:	add	x8, x8, #0x18
  40e2d4:	stur	x8, [x29, #-8]
  40e2d8:	b	40f008 <printf@plt+0xd338>
  40e2dc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e2e0:	add	x8, x8, #0x20
  40e2e4:	stur	x8, [x29, #-8]
  40e2e8:	b	40f008 <printf@plt+0xd338>
  40e2ec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e2f0:	add	x8, x8, #0x29
  40e2f4:	stur	x8, [x29, #-8]
  40e2f8:	b	40f008 <printf@plt+0xd338>
  40e2fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e300:	add	x8, x8, #0x32
  40e304:	stur	x8, [x29, #-8]
  40e308:	b	40f008 <printf@plt+0xd338>
  40e30c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e310:	add	x8, x8, #0x3b
  40e314:	stur	x8, [x29, #-8]
  40e318:	b	40f008 <printf@plt+0xd338>
  40e31c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e320:	add	x8, x8, #0x44
  40e324:	stur	x8, [x29, #-8]
  40e328:	b	40f008 <printf@plt+0xd338>
  40e32c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e330:	add	x8, x8, #0x4d
  40e334:	stur	x8, [x29, #-8]
  40e338:	b	40f008 <printf@plt+0xd338>
  40e33c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e340:	add	x8, x8, #0x56
  40e344:	stur	x8, [x29, #-8]
  40e348:	b	40f008 <printf@plt+0xd338>
  40e34c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e350:	add	x8, x8, #0x5e
  40e354:	stur	x8, [x29, #-8]
  40e358:	b	40f008 <printf@plt+0xd338>
  40e35c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e360:	add	x8, x8, #0x67
  40e364:	stur	x8, [x29, #-8]
  40e368:	b	40f008 <printf@plt+0xd338>
  40e36c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e370:	add	x8, x8, #0x6e
  40e374:	stur	x8, [x29, #-8]
  40e378:	b	40f008 <printf@plt+0xd338>
  40e37c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e380:	add	x8, x8, #0x76
  40e384:	stur	x8, [x29, #-8]
  40e388:	b	40f008 <printf@plt+0xd338>
  40e38c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e390:	add	x8, x8, #0x7e
  40e394:	stur	x8, [x29, #-8]
  40e398:	b	40f008 <printf@plt+0xd338>
  40e39c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e3a0:	add	x8, x8, #0x87
  40e3a4:	stur	x8, [x29, #-8]
  40e3a8:	b	40f008 <printf@plt+0xd338>
  40e3ac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e3b0:	add	x8, x8, #0x90
  40e3b4:	stur	x8, [x29, #-8]
  40e3b8:	b	40f008 <printf@plt+0xd338>
  40e3bc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e3c0:	add	x8, x8, #0x99
  40e3c4:	stur	x8, [x29, #-8]
  40e3c8:	b	40f008 <printf@plt+0xd338>
  40e3cc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e3d0:	add	x8, x8, #0xa1
  40e3d4:	stur	x8, [x29, #-8]
  40e3d8:	b	40f008 <printf@plt+0xd338>
  40e3dc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e3e0:	add	x8, x8, #0xa8
  40e3e4:	stur	x8, [x29, #-8]
  40e3e8:	b	40f008 <printf@plt+0xd338>
  40e3ec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e3f0:	add	x8, x8, #0xb1
  40e3f4:	stur	x8, [x29, #-8]
  40e3f8:	b	40f008 <printf@plt+0xd338>
  40e3fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e400:	add	x8, x8, #0xba
  40e404:	stur	x8, [x29, #-8]
  40e408:	b	40f008 <printf@plt+0xd338>
  40e40c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e410:	add	x8, x8, #0xc2
  40e414:	stur	x8, [x29, #-8]
  40e418:	b	40f008 <printf@plt+0xd338>
  40e41c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e420:	add	x8, x8, #0xc9
  40e424:	stur	x8, [x29, #-8]
  40e428:	b	40f008 <printf@plt+0xd338>
  40e42c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e430:	add	x8, x8, #0xcf
  40e434:	stur	x8, [x29, #-8]
  40e438:	b	40f008 <printf@plt+0xd338>
  40e43c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e440:	add	x8, x8, #0xd8
  40e444:	stur	x8, [x29, #-8]
  40e448:	b	40f008 <printf@plt+0xd338>
  40e44c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e450:	add	x8, x8, #0xe1
  40e454:	stur	x8, [x29, #-8]
  40e458:	b	40f008 <printf@plt+0xd338>
  40e45c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e460:	add	x8, x8, #0xea
  40e464:	stur	x8, [x29, #-8]
  40e468:	b	40f008 <printf@plt+0xd338>
  40e46c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e470:	add	x8, x8, #0xf2
  40e474:	stur	x8, [x29, #-8]
  40e478:	b	40f008 <printf@plt+0xd338>
  40e47c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e480:	add	x8, x8, #0xfb
  40e484:	stur	x8, [x29, #-8]
  40e488:	b	40f008 <printf@plt+0xd338>
  40e48c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e490:	add	x8, x8, #0x102
  40e494:	stur	x8, [x29, #-8]
  40e498:	b	40f008 <printf@plt+0xd338>
  40e49c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e4a0:	add	x8, x8, #0x10a
  40e4a4:	stur	x8, [x29, #-8]
  40e4a8:	b	40f008 <printf@plt+0xd338>
  40e4ac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e4b0:	add	x8, x8, #0x113
  40e4b4:	stur	x8, [x29, #-8]
  40e4b8:	b	40f008 <printf@plt+0xd338>
  40e4bc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e4c0:	add	x8, x8, #0x11c
  40e4c4:	stur	x8, [x29, #-8]
  40e4c8:	b	40f008 <printf@plt+0xd338>
  40e4cc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e4d0:	add	x8, x8, #0x125
  40e4d4:	stur	x8, [x29, #-8]
  40e4d8:	b	40f008 <printf@plt+0xd338>
  40e4dc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e4e0:	add	x8, x8, #0x12d
  40e4e4:	stur	x8, [x29, #-8]
  40e4e8:	b	40f008 <printf@plt+0xd338>
  40e4ec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e4f0:	add	x8, x8, #0x134
  40e4f4:	stur	x8, [x29, #-8]
  40e4f8:	b	40f008 <printf@plt+0xd338>
  40e4fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e500:	add	x8, x8, #0x13d
  40e504:	stur	x8, [x29, #-8]
  40e508:	b	40f008 <printf@plt+0xd338>
  40e50c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e510:	add	x8, x8, #0x145
  40e514:	stur	x8, [x29, #-8]
  40e518:	b	40f008 <printf@plt+0xd338>
  40e51c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e520:	add	x8, x8, #0x14d
  40e524:	stur	x8, [x29, #-8]
  40e528:	b	40f008 <printf@plt+0xd338>
  40e52c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e530:	add	x8, x8, #0x156
  40e534:	stur	x8, [x29, #-8]
  40e538:	b	40f008 <printf@plt+0xd338>
  40e53c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e540:	add	x8, x8, #0x15f
  40e544:	stur	x8, [x29, #-8]
  40e548:	b	40f008 <printf@plt+0xd338>
  40e54c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e550:	add	x8, x8, #0x167
  40e554:	stur	x8, [x29, #-8]
  40e558:	b	40f008 <printf@plt+0xd338>
  40e55c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e560:	add	x8, x8, #0x170
  40e564:	stur	x8, [x29, #-8]
  40e568:	b	40f008 <printf@plt+0xd338>
  40e56c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e570:	add	x8, x8, #0x177
  40e574:	stur	x8, [x29, #-8]
  40e578:	b	40f008 <printf@plt+0xd338>
  40e57c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e580:	add	x8, x8, #0x17f
  40e584:	stur	x8, [x29, #-8]
  40e588:	b	40f008 <printf@plt+0xd338>
  40e58c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e590:	add	x8, x8, #0x187
  40e594:	stur	x8, [x29, #-8]
  40e598:	b	40f008 <printf@plt+0xd338>
  40e59c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e5a0:	add	x8, x8, #0x190
  40e5a4:	stur	x8, [x29, #-8]
  40e5a8:	b	40f008 <printf@plt+0xd338>
  40e5ac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e5b0:	add	x8, x8, #0x199
  40e5b4:	stur	x8, [x29, #-8]
  40e5b8:	b	40f008 <printf@plt+0xd338>
  40e5bc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e5c0:	add	x8, x8, #0x1a2
  40e5c4:	stur	x8, [x29, #-8]
  40e5c8:	b	40f008 <printf@plt+0xd338>
  40e5cc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e5d0:	add	x8, x8, #0x1aa
  40e5d4:	stur	x8, [x29, #-8]
  40e5d8:	b	40f008 <printf@plt+0xd338>
  40e5dc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e5e0:	add	x8, x8, #0x1b1
  40e5e4:	stur	x8, [x29, #-8]
  40e5e8:	b	40f008 <printf@plt+0xd338>
  40e5ec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e5f0:	add	x8, x8, #0x1ba
  40e5f4:	stur	x8, [x29, #-8]
  40e5f8:	b	40f008 <printf@plt+0xd338>
  40e5fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e600:	add	x8, x8, #0x1c3
  40e604:	stur	x8, [x29, #-8]
  40e608:	b	40f008 <printf@plt+0xd338>
  40e60c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e610:	add	x8, x8, #0x1cb
  40e614:	stur	x8, [x29, #-8]
  40e618:	b	40f008 <printf@plt+0xd338>
  40e61c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e620:	add	x8, x8, #0x1d2
  40e624:	stur	x8, [x29, #-8]
  40e628:	b	40f008 <printf@plt+0xd338>
  40e62c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e630:	add	x8, x8, #0x1d8
  40e634:	stur	x8, [x29, #-8]
  40e638:	b	40f008 <printf@plt+0xd338>
  40e63c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e640:	add	x8, x8, #0x1e1
  40e644:	stur	x8, [x29, #-8]
  40e648:	b	40f008 <printf@plt+0xd338>
  40e64c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e650:	add	x8, x8, #0x1ea
  40e654:	stur	x8, [x29, #-8]
  40e658:	b	40f008 <printf@plt+0xd338>
  40e65c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e660:	add	x8, x8, #0x1f3
  40e664:	stur	x8, [x29, #-8]
  40e668:	b	40f008 <printf@plt+0xd338>
  40e66c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e670:	add	x8, x8, #0x1fb
  40e674:	stur	x8, [x29, #-8]
  40e678:	b	40f008 <printf@plt+0xd338>
  40e67c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e680:	add	x8, x8, #0x204
  40e684:	stur	x8, [x29, #-8]
  40e688:	b	40f008 <printf@plt+0xd338>
  40e68c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e690:	add	x8, x8, #0x20b
  40e694:	stur	x8, [x29, #-8]
  40e698:	b	40f008 <printf@plt+0xd338>
  40e69c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e6a0:	add	x8, x8, #0x214
  40e6a4:	stur	x8, [x29, #-8]
  40e6a8:	b	40f008 <printf@plt+0xd338>
  40e6ac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e6b0:	add	x8, x8, #0x21d
  40e6b4:	stur	x8, [x29, #-8]
  40e6b8:	b	40f008 <printf@plt+0xd338>
  40e6bc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e6c0:	add	x8, x8, #0x226
  40e6c4:	stur	x8, [x29, #-8]
  40e6c8:	b	40f008 <printf@plt+0xd338>
  40e6cc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e6d0:	add	x8, x8, #0x22f
  40e6d4:	stur	x8, [x29, #-8]
  40e6d8:	b	40f008 <printf@plt+0xd338>
  40e6dc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e6e0:	add	x8, x8, #0x237
  40e6e4:	stur	x8, [x29, #-8]
  40e6e8:	b	40f008 <printf@plt+0xd338>
  40e6ec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e6f0:	add	x8, x8, #0x23e
  40e6f4:	stur	x8, [x29, #-8]
  40e6f8:	b	40f008 <printf@plt+0xd338>
  40e6fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e700:	add	x8, x8, #0x247
  40e704:	stur	x8, [x29, #-8]
  40e708:	b	40f008 <printf@plt+0xd338>
  40e70c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e710:	add	x8, x8, #0x24f
  40e714:	stur	x8, [x29, #-8]
  40e718:	b	40f008 <printf@plt+0xd338>
  40e71c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e720:	add	x8, x8, #0x256
  40e724:	stur	x8, [x29, #-8]
  40e728:	b	40f008 <printf@plt+0xd338>
  40e72c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e730:	add	x8, x8, #0x25e
  40e734:	stur	x8, [x29, #-8]
  40e738:	b	40f008 <printf@plt+0xd338>
  40e73c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e740:	add	x8, x8, #0x266
  40e744:	stur	x8, [x29, #-8]
  40e748:	b	40f008 <printf@plt+0xd338>
  40e74c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e750:	add	x8, x8, #0x26f
  40e754:	stur	x8, [x29, #-8]
  40e758:	b	40f008 <printf@plt+0xd338>
  40e75c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e760:	add	x8, x8, #0x278
  40e764:	stur	x8, [x29, #-8]
  40e768:	b	40f008 <printf@plt+0xd338>
  40e76c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e770:	add	x8, x8, #0x27f
  40e774:	stur	x8, [x29, #-8]
  40e778:	b	40f008 <printf@plt+0xd338>
  40e77c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e780:	add	x8, x8, #0x286
  40e784:	stur	x8, [x29, #-8]
  40e788:	b	40f008 <printf@plt+0xd338>
  40e78c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e790:	add	x8, x8, #0x28e
  40e794:	stur	x8, [x29, #-8]
  40e798:	b	40f008 <printf@plt+0xd338>
  40e79c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e7a0:	add	x8, x8, #0x295
  40e7a4:	stur	x8, [x29, #-8]
  40e7a8:	b	40f008 <printf@plt+0xd338>
  40e7ac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e7b0:	add	x8, x8, #0x29d
  40e7b4:	stur	x8, [x29, #-8]
  40e7b8:	b	40f008 <printf@plt+0xd338>
  40e7bc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e7c0:	add	x8, x8, #0x2a5
  40e7c4:	stur	x8, [x29, #-8]
  40e7c8:	b	40f008 <printf@plt+0xd338>
  40e7cc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e7d0:	add	x8, x8, #0x2af
  40e7d4:	stur	x8, [x29, #-8]
  40e7d8:	b	40f008 <printf@plt+0xd338>
  40e7dc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e7e0:	add	x8, x8, #0x2b6
  40e7e4:	stur	x8, [x29, #-8]
  40e7e8:	b	40f008 <printf@plt+0xd338>
  40e7ec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e7f0:	add	x8, x8, #0x2bc
  40e7f4:	stur	x8, [x29, #-8]
  40e7f8:	b	40f008 <printf@plt+0xd338>
  40e7fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e800:	add	x8, x8, #0x2c4
  40e804:	stur	x8, [x29, #-8]
  40e808:	b	40f008 <printf@plt+0xd338>
  40e80c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e810:	add	x8, x8, #0x2cb
  40e814:	stur	x8, [x29, #-8]
  40e818:	b	40f008 <printf@plt+0xd338>
  40e81c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e820:	add	x8, x8, #0x2d3
  40e824:	stur	x8, [x29, #-8]
  40e828:	b	40f008 <printf@plt+0xd338>
  40e82c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e830:	add	x8, x8, #0x2dc
  40e834:	stur	x8, [x29, #-8]
  40e838:	b	40f008 <printf@plt+0xd338>
  40e83c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e840:	add	x8, x8, #0x2e1
  40e844:	stur	x8, [x29, #-8]
  40e848:	b	40f008 <printf@plt+0xd338>
  40e84c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e850:	add	x8, x8, #0x2e6
  40e854:	stur	x8, [x29, #-8]
  40e858:	b	40f008 <printf@plt+0xd338>
  40e85c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e860:	add	x8, x8, #0x2eb
  40e864:	stur	x8, [x29, #-8]
  40e868:	b	40f008 <printf@plt+0xd338>
  40e86c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e870:	add	x8, x8, #0x2f5
  40e874:	stur	x8, [x29, #-8]
  40e878:	b	40f008 <printf@plt+0xd338>
  40e87c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e880:	add	x8, x8, #0x2fa
  40e884:	stur	x8, [x29, #-8]
  40e888:	b	40f008 <printf@plt+0xd338>
  40e88c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e890:	add	x8, x8, #0x300
  40e894:	stur	x8, [x29, #-8]
  40e898:	b	40f008 <printf@plt+0xd338>
  40e89c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e8a0:	add	x8, x8, #0x308
  40e8a4:	stur	x8, [x29, #-8]
  40e8a8:	b	40f008 <printf@plt+0xd338>
  40e8ac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e8b0:	add	x8, x8, #0x30e
  40e8b4:	stur	x8, [x29, #-8]
  40e8b8:	b	40f008 <printf@plt+0xd338>
  40e8bc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e8c0:	add	x8, x8, #0x318
  40e8c4:	stur	x8, [x29, #-8]
  40e8c8:	b	40f008 <printf@plt+0xd338>
  40e8cc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e8d0:	add	x8, x8, #0x31e
  40e8d4:	stur	x8, [x29, #-8]
  40e8d8:	b	40f008 <printf@plt+0xd338>
  40e8dc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e8e0:	add	x8, x8, #0x324
  40e8e4:	stur	x8, [x29, #-8]
  40e8e8:	b	40f008 <printf@plt+0xd338>
  40e8ec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e8f0:	add	x8, x8, #0x32a
  40e8f4:	stur	x8, [x29, #-8]
  40e8f8:	b	40f008 <printf@plt+0xd338>
  40e8fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e900:	add	x8, x8, #0x332
  40e904:	stur	x8, [x29, #-8]
  40e908:	b	40f008 <printf@plt+0xd338>
  40e90c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e910:	add	x8, x8, #0x33a
  40e914:	stur	x8, [x29, #-8]
  40e918:	b	40f008 <printf@plt+0xd338>
  40e91c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e920:	add	x8, x8, #0x341
  40e924:	stur	x8, [x29, #-8]
  40e928:	b	40f008 <printf@plt+0xd338>
  40e92c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e930:	add	x8, x8, #0x349
  40e934:	stur	x8, [x29, #-8]
  40e938:	b	40f008 <printf@plt+0xd338>
  40e93c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e940:	add	x8, x8, #0x351
  40e944:	stur	x8, [x29, #-8]
  40e948:	b	40f008 <printf@plt+0xd338>
  40e94c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e950:	add	x8, x8, #0x35b
  40e954:	stur	x8, [x29, #-8]
  40e958:	b	40f008 <printf@plt+0xd338>
  40e95c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e960:	add	x8, x8, #0x362
  40e964:	stur	x8, [x29, #-8]
  40e968:	b	40f008 <printf@plt+0xd338>
  40e96c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e970:	add	x8, x8, #0x368
  40e974:	stur	x8, [x29, #-8]
  40e978:	b	40f008 <printf@plt+0xd338>
  40e97c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e980:	add	x8, x8, #0x370
  40e984:	stur	x8, [x29, #-8]
  40e988:	b	40f008 <printf@plt+0xd338>
  40e98c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e990:	add	x8, x8, #0x377
  40e994:	stur	x8, [x29, #-8]
  40e998:	b	40f008 <printf@plt+0xd338>
  40e99c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e9a0:	add	x8, x8, #0x37f
  40e9a4:	stur	x8, [x29, #-8]
  40e9a8:	b	40f008 <printf@plt+0xd338>
  40e9ac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e9b0:	add	x8, x8, #0x388
  40e9b4:	stur	x8, [x29, #-8]
  40e9b8:	b	40f008 <printf@plt+0xd338>
  40e9bc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e9c0:	add	x8, x8, #0x38d
  40e9c4:	stur	x8, [x29, #-8]
  40e9c8:	b	40f008 <printf@plt+0xd338>
  40e9cc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e9d0:	add	x8, x8, #0x392
  40e9d4:	stur	x8, [x29, #-8]
  40e9d8:	b	40f008 <printf@plt+0xd338>
  40e9dc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e9e0:	add	x8, x8, #0x397
  40e9e4:	stur	x8, [x29, #-8]
  40e9e8:	b	40f008 <printf@plt+0xd338>
  40e9ec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40e9f0:	add	x8, x8, #0x3a1
  40e9f4:	stur	x8, [x29, #-8]
  40e9f8:	b	40f008 <printf@plt+0xd338>
  40e9fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea00:	add	x8, x8, #0x3a6
  40ea04:	stur	x8, [x29, #-8]
  40ea08:	b	40f008 <printf@plt+0xd338>
  40ea0c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea10:	add	x8, x8, #0x3ac
  40ea14:	stur	x8, [x29, #-8]
  40ea18:	b	40f008 <printf@plt+0xd338>
  40ea1c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea20:	add	x8, x8, #0x3b5
  40ea24:	stur	x8, [x29, #-8]
  40ea28:	b	40f008 <printf@plt+0xd338>
  40ea2c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea30:	add	x8, x8, #0x3bd
  40ea34:	stur	x8, [x29, #-8]
  40ea38:	b	40f008 <printf@plt+0xd338>
  40ea3c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea40:	add	x8, x8, #0x3c3
  40ea44:	stur	x8, [x29, #-8]
  40ea48:	b	40f008 <printf@plt+0xd338>
  40ea4c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea50:	add	x8, x8, #0x3cd
  40ea54:	stur	x8, [x29, #-8]
  40ea58:	b	40f008 <printf@plt+0xd338>
  40ea5c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea60:	add	x8, x8, #0x3d3
  40ea64:	stur	x8, [x29, #-8]
  40ea68:	b	40f008 <printf@plt+0xd338>
  40ea6c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea70:	add	x8, x8, #0x3d9
  40ea74:	stur	x8, [x29, #-8]
  40ea78:	b	40f008 <printf@plt+0xd338>
  40ea7c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea80:	add	x8, x8, #0x3df
  40ea84:	stur	x8, [x29, #-8]
  40ea88:	b	40f008 <printf@plt+0xd338>
  40ea8c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ea90:	add	x8, x8, #0x3e7
  40ea94:	stur	x8, [x29, #-8]
  40ea98:	b	40f008 <printf@plt+0xd338>
  40ea9c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eaa0:	add	x8, x8, #0x3f2
  40eaa4:	stur	x8, [x29, #-8]
  40eaa8:	b	40f008 <printf@plt+0xd338>
  40eaac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eab0:	add	x8, x8, #0x3f8
  40eab4:	stur	x8, [x29, #-8]
  40eab8:	b	40f008 <printf@plt+0xd338>
  40eabc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eac0:	add	x8, x8, #0x400
  40eac4:	stur	x8, [x29, #-8]
  40eac8:	b	40f008 <printf@plt+0xd338>
  40eacc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ead0:	add	x8, x8, #0x408
  40ead4:	stur	x8, [x29, #-8]
  40ead8:	b	40f008 <printf@plt+0xd338>
  40eadc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eae0:	add	x8, x8, #0x410
  40eae4:	stur	x8, [x29, #-8]
  40eae8:	b	40f008 <printf@plt+0xd338>
  40eaec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eaf0:	add	x8, x8, #0x418
  40eaf4:	stur	x8, [x29, #-8]
  40eaf8:	b	40f008 <printf@plt+0xd338>
  40eafc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb00:	add	x8, x8, #0x420
  40eb04:	stur	x8, [x29, #-8]
  40eb08:	b	40f008 <printf@plt+0xd338>
  40eb0c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb10:	add	x8, x8, #0x428
  40eb14:	stur	x8, [x29, #-8]
  40eb18:	b	40f008 <printf@plt+0xd338>
  40eb1c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb20:	add	x8, x8, #0x430
  40eb24:	stur	x8, [x29, #-8]
  40eb28:	b	40f008 <printf@plt+0xd338>
  40eb2c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb30:	add	x8, x8, #0x438
  40eb34:	stur	x8, [x29, #-8]
  40eb38:	b	40f008 <printf@plt+0xd338>
  40eb3c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb40:	add	x8, x8, #0x441
  40eb44:	stur	x8, [x29, #-8]
  40eb48:	b	40f008 <printf@plt+0xd338>
  40eb4c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb50:	add	x8, x8, #0x44a
  40eb54:	stur	x8, [x29, #-8]
  40eb58:	b	40f008 <printf@plt+0xd338>
  40eb5c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb60:	add	x8, x8, #0x451
  40eb64:	stur	x8, [x29, #-8]
  40eb68:	b	40f008 <printf@plt+0xd338>
  40eb6c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb70:	add	x8, x8, #0x45a
  40eb74:	stur	x8, [x29, #-8]
  40eb78:	b	40f008 <printf@plt+0xd338>
  40eb7c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb80:	add	x8, x8, #0x462
  40eb84:	stur	x8, [x29, #-8]
  40eb88:	b	40f008 <printf@plt+0xd338>
  40eb8c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eb90:	add	x8, x8, #0x46a
  40eb94:	stur	x8, [x29, #-8]
  40eb98:	b	40f008 <printf@plt+0xd338>
  40eb9c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eba0:	add	x8, x8, #0x473
  40eba4:	stur	x8, [x29, #-8]
  40eba8:	b	40f008 <printf@plt+0xd338>
  40ebac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ebb0:	add	x8, x8, #0x47c
  40ebb4:	stur	x8, [x29, #-8]
  40ebb8:	b	40f008 <printf@plt+0xd338>
  40ebbc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ebc0:	add	x8, x8, #0x484
  40ebc4:	stur	x8, [x29, #-8]
  40ebc8:	b	40f008 <printf@plt+0xd338>
  40ebcc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ebd0:	add	x8, x8, #0x48c
  40ebd4:	stur	x8, [x29, #-8]
  40ebd8:	b	40f008 <printf@plt+0xd338>
  40ebdc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ebe0:	add	x8, x8, #0x493
  40ebe4:	stur	x8, [x29, #-8]
  40ebe8:	b	40f008 <printf@plt+0xd338>
  40ebec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ebf0:	add	x8, x8, #0x49b
  40ebf4:	stur	x8, [x29, #-8]
  40ebf8:	b	40f008 <printf@plt+0xd338>
  40ebfc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec00:	add	x8, x8, #0x4a4
  40ec04:	stur	x8, [x29, #-8]
  40ec08:	b	40f008 <printf@plt+0xd338>
  40ec0c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec10:	add	x8, x8, #0x4ab
  40ec14:	stur	x8, [x29, #-8]
  40ec18:	b	40f008 <printf@plt+0xd338>
  40ec1c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec20:	add	x8, x8, #0x4b3
  40ec24:	stur	x8, [x29, #-8]
  40ec28:	b	40f008 <printf@plt+0xd338>
  40ec2c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec30:	add	x8, x8, #0x4bd
  40ec34:	stur	x8, [x29, #-8]
  40ec38:	b	40f008 <printf@plt+0xd338>
  40ec3c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec40:	add	x8, x8, #0x4c4
  40ec44:	stur	x8, [x29, #-8]
  40ec48:	b	40f008 <printf@plt+0xd338>
  40ec4c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec50:	add	x8, x8, #0x4cb
  40ec54:	stur	x8, [x29, #-8]
  40ec58:	b	40f008 <printf@plt+0xd338>
  40ec5c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec60:	add	x8, x8, #0x4d2
  40ec64:	stur	x8, [x29, #-8]
  40ec68:	b	40f008 <printf@plt+0xd338>
  40ec6c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec70:	add	x8, x8, #0x4d9
  40ec74:	stur	x8, [x29, #-8]
  40ec78:	b	40f008 <printf@plt+0xd338>
  40ec7c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec80:	add	x8, x8, #0x4e0
  40ec84:	stur	x8, [x29, #-8]
  40ec88:	b	40f008 <printf@plt+0xd338>
  40ec8c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ec90:	add	x8, x8, #0x4e7
  40ec94:	stur	x8, [x29, #-8]
  40ec98:	b	40f008 <printf@plt+0xd338>
  40ec9c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eca0:	add	x8, x8, #0x4ee
  40eca4:	stur	x8, [x29, #-8]
  40eca8:	b	40f008 <printf@plt+0xd338>
  40ecac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ecb0:	add	x8, x8, #0x4f5
  40ecb4:	stur	x8, [x29, #-8]
  40ecb8:	b	40f008 <printf@plt+0xd338>
  40ecbc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ecc0:	add	x8, x8, #0x4fc
  40ecc4:	stur	x8, [x29, #-8]
  40ecc8:	b	40f008 <printf@plt+0xd338>
  40eccc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ecd0:	add	x8, x8, #0x503
  40ecd4:	stur	x8, [x29, #-8]
  40ecd8:	b	40f008 <printf@plt+0xd338>
  40ecdc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ece0:	add	x8, x8, #0x50c
  40ece4:	stur	x8, [x29, #-8]
  40ece8:	b	40f008 <printf@plt+0xd338>
  40ecec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ecf0:	add	x8, x8, #0x513
  40ecf4:	stur	x8, [x29, #-8]
  40ecf8:	b	40f008 <printf@plt+0xd338>
  40ecfc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed00:	add	x8, x8, #0x51b
  40ed04:	stur	x8, [x29, #-8]
  40ed08:	b	40f008 <printf@plt+0xd338>
  40ed0c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed10:	add	x8, x8, #0x523
  40ed14:	stur	x8, [x29, #-8]
  40ed18:	b	40f008 <printf@plt+0xd338>
  40ed1c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed20:	add	x8, x8, #0x52b
  40ed24:	stur	x8, [x29, #-8]
  40ed28:	b	40f008 <printf@plt+0xd338>
  40ed2c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed30:	add	x8, x8, #0x532
  40ed34:	stur	x8, [x29, #-8]
  40ed38:	b	40f008 <printf@plt+0xd338>
  40ed3c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed40:	add	x8, x8, #0x53a
  40ed44:	stur	x8, [x29, #-8]
  40ed48:	b	40f008 <printf@plt+0xd338>
  40ed4c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed50:	add	x8, x8, #0x53f
  40ed54:	stur	x8, [x29, #-8]
  40ed58:	b	40f008 <printf@plt+0xd338>
  40ed5c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed60:	add	x8, x8, #0x546
  40ed64:	stur	x8, [x29, #-8]
  40ed68:	b	40f008 <printf@plt+0xd338>
  40ed6c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed70:	add	x8, x8, #0x54c
  40ed74:	stur	x8, [x29, #-8]
  40ed78:	b	40f008 <printf@plt+0xd338>
  40ed7c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed80:	add	x8, x8, #0x554
  40ed84:	stur	x8, [x29, #-8]
  40ed88:	b	40f008 <printf@plt+0xd338>
  40ed8c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ed90:	add	x8, x8, #0x55d
  40ed94:	stur	x8, [x29, #-8]
  40ed98:	b	40f008 <printf@plt+0xd338>
  40ed9c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eda0:	add	x8, x8, #0x565
  40eda4:	stur	x8, [x29, #-8]
  40eda8:	b	40f008 <printf@plt+0xd338>
  40edac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40edb0:	add	x8, x8, #0x56c
  40edb4:	stur	x8, [x29, #-8]
  40edb8:	b	40f008 <printf@plt+0xd338>
  40edbc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40edc0:	add	x8, x8, #0x574
  40edc4:	stur	x8, [x29, #-8]
  40edc8:	b	40f008 <printf@plt+0xd338>
  40edcc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40edd0:	add	x8, x8, #0x57a
  40edd4:	stur	x8, [x29, #-8]
  40edd8:	b	40f008 <printf@plt+0xd338>
  40eddc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ede0:	add	x8, x8, #0x580
  40ede4:	stur	x8, [x29, #-8]
  40ede8:	b	40f008 <printf@plt+0xd338>
  40edec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40edf0:	add	x8, x8, #0x585
  40edf4:	stur	x8, [x29, #-8]
  40edf8:	b	40f008 <printf@plt+0xd338>
  40edfc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee00:	add	x8, x8, #0x58b
  40ee04:	stur	x8, [x29, #-8]
  40ee08:	b	40f008 <printf@plt+0xd338>
  40ee0c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee10:	add	x8, x8, #0x591
  40ee14:	stur	x8, [x29, #-8]
  40ee18:	b	40f008 <printf@plt+0xd338>
  40ee1c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee20:	add	x8, x8, #0x597
  40ee24:	stur	x8, [x29, #-8]
  40ee28:	b	40f008 <printf@plt+0xd338>
  40ee2c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee30:	add	x8, x8, #0x5a0
  40ee34:	stur	x8, [x29, #-8]
  40ee38:	b	40f008 <printf@plt+0xd338>
  40ee3c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee40:	add	x8, x8, #0x5a6
  40ee44:	stur	x8, [x29, #-8]
  40ee48:	b	40f008 <printf@plt+0xd338>
  40ee4c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee50:	add	x8, x8, #0x5ad
  40ee54:	stur	x8, [x29, #-8]
  40ee58:	b	40f008 <printf@plt+0xd338>
  40ee5c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee60:	add	x8, x8, #0x5b5
  40ee64:	stur	x8, [x29, #-8]
  40ee68:	b	40f008 <printf@plt+0xd338>
  40ee6c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee70:	add	x8, x8, #0x5ba
  40ee74:	stur	x8, [x29, #-8]
  40ee78:	b	40f008 <printf@plt+0xd338>
  40ee7c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee80:	add	x8, x8, #0x5c2
  40ee84:	stur	x8, [x29, #-8]
  40ee88:	b	40f008 <printf@plt+0xd338>
  40ee8c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ee90:	add	x8, x8, #0x5c7
  40ee94:	stur	x8, [x29, #-8]
  40ee98:	b	40f008 <printf@plt+0xd338>
  40ee9c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eea0:	add	x8, x8, #0x5cc
  40eea4:	stur	x8, [x29, #-8]
  40eea8:	b	40f008 <printf@plt+0xd338>
  40eeac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eeb0:	add	x8, x8, #0x5d2
  40eeb4:	stur	x8, [x29, #-8]
  40eeb8:	b	40f008 <printf@plt+0xd338>
  40eebc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eec0:	add	x8, x8, #0x5d8
  40eec4:	stur	x8, [x29, #-8]
  40eec8:	b	40f008 <printf@plt+0xd338>
  40eecc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eed0:	add	x8, x8, #0x5df
  40eed4:	stur	x8, [x29, #-8]
  40eed8:	b	40f008 <printf@plt+0xd338>
  40eedc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eee0:	add	x8, x8, #0x5e6
  40eee4:	stur	x8, [x29, #-8]
  40eee8:	b	40f008 <printf@plt+0xd338>
  40eeec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eef0:	add	x8, x8, #0x5ed
  40eef4:	stur	x8, [x29, #-8]
  40eef8:	b	40f008 <printf@plt+0xd338>
  40eefc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef00:	add	x8, x8, #0x5f5
  40ef04:	stur	x8, [x29, #-8]
  40ef08:	b	40f008 <printf@plt+0xd338>
  40ef0c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef10:	add	x8, x8, #0x5fe
  40ef14:	stur	x8, [x29, #-8]
  40ef18:	b	40f008 <printf@plt+0xd338>
  40ef1c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef20:	add	x8, x8, #0x605
  40ef24:	stur	x8, [x29, #-8]
  40ef28:	b	40f008 <printf@plt+0xd338>
  40ef2c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef30:	add	x8, x8, #0x60c
  40ef34:	stur	x8, [x29, #-8]
  40ef38:	b	40f008 <printf@plt+0xd338>
  40ef3c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef40:	add	x8, x8, #0x614
  40ef44:	stur	x8, [x29, #-8]
  40ef48:	b	40f008 <printf@plt+0xd338>
  40ef4c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef50:	add	x8, x8, #0x61c
  40ef54:	stur	x8, [x29, #-8]
  40ef58:	b	40f008 <printf@plt+0xd338>
  40ef5c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef60:	add	x8, x8, #0x625
  40ef64:	stur	x8, [x29, #-8]
  40ef68:	b	40f008 <printf@plt+0xd338>
  40ef6c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef70:	add	x8, x8, #0x62e
  40ef74:	stur	x8, [x29, #-8]
  40ef78:	b	40f008 <printf@plt+0xd338>
  40ef7c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef80:	add	x8, x8, #0x635
  40ef84:	stur	x8, [x29, #-8]
  40ef88:	b	40f008 <printf@plt+0xd338>
  40ef8c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40ef90:	add	x8, x8, #0x63c
  40ef94:	stur	x8, [x29, #-8]
  40ef98:	b	40f008 <printf@plt+0xd338>
  40ef9c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40efa0:	add	x8, x8, #0x642
  40efa4:	stur	x8, [x29, #-8]
  40efa8:	b	40f008 <printf@plt+0xd338>
  40efac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40efb0:	add	x8, x8, #0x64b
  40efb4:	stur	x8, [x29, #-8]
  40efb8:	b	40f008 <printf@plt+0xd338>
  40efbc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40efc0:	add	x8, x8, #0x653
  40efc4:	stur	x8, [x29, #-8]
  40efc8:	b	40f008 <printf@plt+0xd338>
  40efcc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40efd0:	add	x8, x8, #0x65c
  40efd4:	stur	x8, [x29, #-8]
  40efd8:	b	40f008 <printf@plt+0xd338>
  40efdc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40efe0:	add	x8, x8, #0x62e
  40efe4:	stur	x8, [x29, #-8]
  40efe8:	b	40f008 <printf@plt+0xd338>
  40efec:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  40eff0:	add	x8, x8, #0x635
  40eff4:	stur	x8, [x29, #-8]
  40eff8:	b	40f008 <printf@plt+0xd338>
  40effc:	ldur	w0, [x29, #-12]
  40f000:	bl	40f018 <printf@plt+0xd348>
  40f004:	stur	x0, [x29, #-8]
  40f008:	ldur	x0, [x29, #-8]
  40f00c:	ldp	x29, x30, [sp, #32]
  40f010:	add	sp, sp, #0x30
  40f014:	ret
  40f018:	sub	sp, sp, #0x20
  40f01c:	stp	x29, x30, [sp, #16]
  40f020:	add	x29, sp, #0x10
  40f024:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  40f028:	add	x8, x8, #0xf88
  40f02c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40f030:	add	x1, x1, #0xf3c
  40f034:	stur	w0, [x29, #-4]
  40f038:	ldur	w2, [x29, #-4]
  40f03c:	mov	x0, x8
  40f040:	str	x8, [sp]
  40f044:	bl	401a00 <sprintf@plt>
  40f048:	ldr	x8, [sp]
  40f04c:	mov	x0, x8
  40f050:	ldp	x29, x30, [sp, #16]
  40f054:	add	sp, sp, #0x20
  40f058:	ret
  40f05c:	sub	sp, sp, #0xa0
  40f060:	stp	x29, x30, [sp, #144]
  40f064:	add	x29, sp, #0x90
  40f068:	stur	x0, [x29, #-16]
  40f06c:	stur	x1, [x29, #-24]
  40f070:	stur	x2, [x29, #-32]
  40f074:	stur	x3, [x29, #-40]
  40f078:	stur	w4, [x29, #-44]
  40f07c:	ldur	x8, [x29, #-16]
  40f080:	ldr	w9, [x8, #184]
  40f084:	ldur	x10, [x29, #-40]
  40f088:	ldr	w11, [x10, #8]
  40f08c:	cmp	w9, w11
  40f090:	str	x8, [sp, #40]
  40f094:	b.eq	40f0f0 <printf@plt+0xd420>  // b.none
  40f098:	ldr	x8, [sp, #40]
  40f09c:	ldr	w9, [x8, #188]
  40f0a0:	ldr	w10, [x8, #184]
  40f0a4:	cmp	w9, w10
  40f0a8:	b.ge	40f170 <printf@plt+0xd4a0>  // b.tcont
  40f0ac:	ldur	x8, [x29, #-40]
  40f0b0:	ldr	w9, [x8, #8]
  40f0b4:	ldr	x8, [sp, #40]
  40f0b8:	ldr	w10, [x8, #184]
  40f0bc:	cmp	w9, w10
  40f0c0:	b.ge	40f170 <printf@plt+0xd4a0>  // b.tcont
  40f0c4:	ldr	x8, [sp, #40]
  40f0c8:	ldr	w9, [x8, #184]
  40f0cc:	ldur	x10, [x29, #-40]
  40f0d0:	ldr	w11, [x10, #8]
  40f0d4:	subs	w9, w9, w11
  40f0d8:	ldur	x10, [x29, #-40]
  40f0dc:	ldr	w11, [x10, #8]
  40f0e0:	ldr	w12, [x8, #188]
  40f0e4:	subs	w11, w11, w12
  40f0e8:	cmp	w9, w11
  40f0ec:	b.ge	40f170 <printf@plt+0xd4a0>  // b.tcont
  40f0f0:	ldur	x1, [x29, #-24]
  40f0f4:	ldur	x8, [x29, #-32]
  40f0f8:	sub	x9, x29, #0x40
  40f0fc:	mov	x0, x9
  40f100:	str	x1, [sp, #32]
  40f104:	mov	x1, x8
  40f108:	str	x9, [sp, #24]
  40f10c:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40f110:	ldr	x0, [sp, #40]
  40f114:	ldr	x1, [sp, #32]
  40f118:	ldr	x2, [sp, #24]
  40f11c:	bl	40cf54 <printf@plt+0xb284>
  40f120:	b	40f124 <printf@plt+0xd454>
  40f124:	sub	x0, x29, #0x40
  40f128:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f12c:	ldr	x8, [sp, #40]
  40f130:	ldr	w9, [x8, #184]
  40f134:	str	w9, [x8, #188]
  40f138:	ldur	w9, [x29, #-44]
  40f13c:	ldr	w10, [x8, #192]
  40f140:	add	w9, w9, w10
  40f144:	ldr	w10, [x8, #184]
  40f148:	add	w9, w10, w9
  40f14c:	str	w9, [x8, #184]
  40f150:	mov	w9, #0x1                   	// #1
  40f154:	stur	w9, [x29, #-4]
  40f158:	b	40f254 <printf@plt+0xd584>
  40f15c:	str	x0, [sp, #72]
  40f160:	str	w1, [sp, #68]
  40f164:	sub	x0, x29, #0x40
  40f168:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f16c:	b	40f264 <printf@plt+0xd594>
  40f170:	ldur	x8, [x29, #-40]
  40f174:	ldr	w9, [x8, #8]
  40f178:	ldr	x8, [sp, #40]
  40f17c:	ldr	w10, [x8, #184]
  40f180:	cmp	w9, w10
  40f184:	b.lt	40f250 <printf@plt+0xd580>  // b.tstop
  40f188:	ldr	x8, [sp, #40]
  40f18c:	ldr	w9, [x8, #192]
  40f190:	cbz	w9, 40f1b4 <printf@plt+0xd4e4>
  40f194:	ldr	x8, [sp, #40]
  40f198:	ldr	w9, [x8, #184]
  40f19c:	ldr	w10, [x8, #192]
  40f1a0:	subs	w9, w9, w10
  40f1a4:	ldur	x11, [x29, #-40]
  40f1a8:	ldr	w10, [x11, #8]
  40f1ac:	cmp	w9, w10
  40f1b0:	b.eq	40f250 <printf@plt+0xd580>  // b.none
  40f1b4:	ldur	x8, [x29, #-40]
  40f1b8:	ldr	w9, [x8, #8]
  40f1bc:	ldr	x8, [sp, #40]
  40f1c0:	ldr	w10, [x8, #184]
  40f1c4:	subs	w9, w9, w10
  40f1c8:	ldr	w10, [x8, #144]
  40f1cc:	cmp	w9, w10
  40f1d0:	b.ge	40f250 <printf@plt+0xd580>  // b.tcont
  40f1d4:	ldur	x1, [x29, #-24]
  40f1d8:	ldur	x8, [x29, #-32]
  40f1dc:	add	x9, sp, #0x30
  40f1e0:	mov	x0, x9
  40f1e4:	str	x1, [sp, #16]
  40f1e8:	mov	x1, x8
  40f1ec:	str	x9, [sp, #8]
  40f1f0:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40f1f4:	ldr	x0, [sp, #40]
  40f1f8:	ldr	x1, [sp, #16]
  40f1fc:	ldr	x2, [sp, #8]
  40f200:	bl	40cf54 <printf@plt+0xb284>
  40f204:	b	40f208 <printf@plt+0xd538>
  40f208:	add	x0, sp, #0x30
  40f20c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f210:	ldr	x8, [sp, #40]
  40f214:	ldr	w9, [x8, #184]
  40f218:	str	w9, [x8, #188]
  40f21c:	ldur	x10, [x29, #-40]
  40f220:	ldr	w9, [x10, #8]
  40f224:	ldur	w11, [x29, #-44]
  40f228:	add	w9, w9, w11
  40f22c:	str	w9, [x8, #184]
  40f230:	mov	w9, #0x1                   	// #1
  40f234:	stur	w9, [x29, #-4]
  40f238:	b	40f254 <printf@plt+0xd584>
  40f23c:	str	x0, [sp, #72]
  40f240:	str	w1, [sp, #68]
  40f244:	add	x0, sp, #0x30
  40f248:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f24c:	b	40f264 <printf@plt+0xd594>
  40f250:	stur	wzr, [x29, #-4]
  40f254:	ldur	w0, [x29, #-4]
  40f258:	ldp	x29, x30, [sp, #144]
  40f25c:	add	sp, sp, #0xa0
  40f260:	ret
  40f264:	ldr	x0, [sp, #72]
  40f268:	bl	401c50 <_Unwind_Resume@plt>
  40f26c:	sub	sp, sp, #0xa0
  40f270:	stp	x29, x30, [sp, #144]
  40f274:	add	x29, sp, #0x90
  40f278:	stur	x0, [x29, #-16]
  40f27c:	stur	x1, [x29, #-24]
  40f280:	stur	x2, [x29, #-32]
  40f284:	stur	x3, [x29, #-40]
  40f288:	stur	w4, [x29, #-44]
  40f28c:	ldur	x8, [x29, #-16]
  40f290:	ldur	x9, [x29, #-40]
  40f294:	ldr	w10, [x9, #8]
  40f298:	ldr	w11, [x8, #184]
  40f29c:	cmp	w10, w11
  40f2a0:	str	x8, [sp, #40]
  40f2a4:	b.lt	40f2d4 <printf@plt+0xd604>  // b.tstop
  40f2a8:	ldr	x8, [sp, #40]
  40f2ac:	ldr	w9, [x8, #192]
  40f2b0:	cbz	w9, 40f410 <printf@plt+0xd740>
  40f2b4:	ldr	x8, [sp, #40]
  40f2b8:	ldr	w9, [x8, #184]
  40f2bc:	ldr	w10, [x8, #192]
  40f2c0:	subs	w9, w9, w10
  40f2c4:	ldur	x11, [x29, #-40]
  40f2c8:	ldr	w10, [x11, #8]
  40f2cc:	cmp	w9, w10
  40f2d0:	b.ge	40f410 <printf@plt+0xd740>  // b.tcont
  40f2d4:	ldr	x8, [sp, #40]
  40f2d8:	ldr	w9, [x8, #268]
  40f2dc:	cbz	w9, 40f364 <printf@plt+0xd694>
  40f2e0:	ldr	x8, [sp, #40]
  40f2e4:	add	x0, x8, #0xa0
  40f2e8:	ldr	w1, [x8, #264]
  40f2ec:	bl	42746c <_ZdlPvm@@Base+0x1bb4>
  40f2f0:	ldur	x1, [x29, #-24]
  40f2f4:	ldur	x8, [x29, #-32]
  40f2f8:	sub	x9, x29, #0x40
  40f2fc:	mov	x0, x9
  40f300:	str	x1, [sp, #32]
  40f304:	mov	x1, x8
  40f308:	str	x9, [sp, #24]
  40f30c:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40f310:	ldr	x0, [sp, #40]
  40f314:	ldr	x1, [sp, #32]
  40f318:	ldr	x2, [sp, #24]
  40f31c:	bl	40cf54 <printf@plt+0xb284>
  40f320:	b	40f324 <printf@plt+0xd654>
  40f324:	sub	x0, x29, #0x40
  40f328:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f32c:	ldur	x8, [x29, #-40]
  40f330:	ldr	w9, [x8, #8]
  40f334:	ldur	w10, [x29, #-44]
  40f338:	add	w9, w9, w10
  40f33c:	ldr	x8, [sp, #40]
  40f340:	str	w9, [x8, #184]
  40f344:	mov	w9, #0x1                   	// #1
  40f348:	stur	w9, [x29, #-4]
  40f34c:	b	40f414 <printf@plt+0xd744>
  40f350:	str	x0, [sp, #72]
  40f354:	str	w1, [sp, #68]
  40f358:	sub	x0, x29, #0x40
  40f35c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f360:	b	40f424 <printf@plt+0xd754>
  40f364:	ldr	x8, [sp, #40]
  40f368:	add	x0, x8, #0xa0
  40f36c:	ldr	w1, [x8, #264]
  40f370:	bl	42746c <_ZdlPvm@@Base+0x1bb4>
  40f374:	ldr	x8, [sp, #40]
  40f378:	ldr	x1, [x8, #200]
  40f37c:	mov	x0, x8
  40f380:	bl	406f70 <printf@plt+0x52a0>
  40f384:	cbnz	w0, 40f390 <printf@plt+0xd6c0>
  40f388:	ldr	x0, [sp, #40]
  40f38c:	bl	4070d8 <printf@plt+0x5408>
  40f390:	mov	w8, #0x1                   	// #1
  40f394:	ldr	x9, [sp, #40]
  40f398:	str	w8, [x9, #268]
  40f39c:	ldur	x1, [x29, #-24]
  40f3a0:	ldur	x10, [x29, #-32]
  40f3a4:	add	x11, sp, #0x30
  40f3a8:	mov	x0, x11
  40f3ac:	str	x1, [sp, #16]
  40f3b0:	mov	x1, x10
  40f3b4:	str	x11, [sp, #8]
  40f3b8:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40f3bc:	ldr	x0, [sp, #40]
  40f3c0:	ldr	x1, [sp, #16]
  40f3c4:	ldr	x2, [sp, #8]
  40f3c8:	bl	40cf54 <printf@plt+0xb284>
  40f3cc:	b	40f3d0 <printf@plt+0xd700>
  40f3d0:	add	x0, sp, #0x30
  40f3d4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f3d8:	ldur	x8, [x29, #-40]
  40f3dc:	ldr	w9, [x8, #8]
  40f3e0:	ldur	w10, [x29, #-44]
  40f3e4:	add	w9, w9, w10
  40f3e8:	ldr	x8, [sp, #40]
  40f3ec:	str	w9, [x8, #184]
  40f3f0:	mov	w9, #0x1                   	// #1
  40f3f4:	stur	w9, [x29, #-4]
  40f3f8:	b	40f414 <printf@plt+0xd744>
  40f3fc:	str	x0, [sp, #72]
  40f400:	str	w1, [sp, #68]
  40f404:	add	x0, sp, #0x30
  40f408:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f40c:	b	40f424 <printf@plt+0xd754>
  40f410:	stur	wzr, [x29, #-4]
  40f414:	ldur	w0, [x29, #-4]
  40f418:	ldp	x29, x30, [sp, #144]
  40f41c:	add	sp, sp, #0xa0
  40f420:	ret
  40f424:	ldr	x0, [sp, #72]
  40f428:	bl	401c50 <_Unwind_Resume@plt>
  40f42c:	sub	sp, sp, #0x150
  40f430:	stp	x29, x30, [sp, #304]
  40f434:	str	x28, [sp, #320]
  40f438:	add	x29, sp, #0x130
  40f43c:	mov	x8, #0x28                  	// #40
  40f440:	adrp	x9, 402000 <printf@plt+0x330>
  40f444:	add	x9, x9, #0x9f0
  40f448:	sub	x10, x29, #0x70
  40f44c:	add	x11, sp, #0x98
  40f450:	stur	x0, [x29, #-8]
  40f454:	stur	x1, [x29, #-16]
  40f458:	stur	x2, [x29, #-24]
  40f45c:	stur	x3, [x29, #-32]
  40f460:	stur	w4, [x29, #-36]
  40f464:	stur	x5, [x29, #-48]
  40f468:	ldur	x12, [x29, #-8]
  40f46c:	ldur	x1, [x29, #-24]
  40f470:	ldur	x13, [x29, #-32]
  40f474:	ldr	w2, [x13, #4]
  40f478:	ldur	x13, [x29, #-32]
  40f47c:	ldr	w3, [x13, #16]
  40f480:	ldur	x13, [x29, #-32]
  40f484:	ldr	w4, [x13, #20]
  40f488:	ldur	x13, [x29, #-32]
  40f48c:	ldr	w5, [x13]
  40f490:	ldur	x13, [x29, #-32]
  40f494:	ldr	x13, [x13, #24]
  40f498:	mov	x0, x11
  40f49c:	str	x1, [sp, #88]
  40f4a0:	mov	x1, x13
  40f4a4:	str	w2, [sp, #84]
  40f4a8:	mov	x2, x8
  40f4ac:	str	x9, [sp, #72]
  40f4b0:	str	x10, [sp, #64]
  40f4b4:	str	x11, [sp, #56]
  40f4b8:	str	x12, [sp, #48]
  40f4bc:	str	w3, [sp, #44]
  40f4c0:	str	w4, [sp, #40]
  40f4c4:	str	w5, [sp, #36]
  40f4c8:	bl	4018a0 <memcpy@plt>
  40f4cc:	ldr	x0, [sp, #64]
  40f4d0:	ldr	x1, [sp, #88]
  40f4d4:	ldr	w2, [sp, #84]
  40f4d8:	ldr	w3, [sp, #44]
  40f4dc:	ldr	w4, [sp, #40]
  40f4e0:	ldr	w5, [sp, #36]
  40f4e4:	ldr	x6, [sp, #56]
  40f4e8:	ldr	x8, [sp, #72]
  40f4ec:	blr	x8
  40f4f0:	b	40f4f4 <printf@plt+0xd824>
  40f4f4:	add	x0, sp, #0x98
  40f4f8:	bl	41b374 <printf@plt+0x196a4>
  40f4fc:	ldur	w8, [x29, #-92]
  40f500:	cbz	w8, 40f57c <printf@plt+0xd8ac>
  40f504:	ldur	w8, [x29, #-92]
  40f508:	cmp	w8, #0x50
  40f50c:	b.gt	40f520 <printf@plt+0xd850>
  40f510:	ldur	w8, [x29, #-92]
  40f514:	mov	w9, #0xffffffb0            	// #-80
  40f518:	cmp	w8, w9
  40f51c:	b.ge	40f57c <printf@plt+0xd8ac>  // b.tcont
  40f520:	ldur	w1, [x29, #-92]
  40f524:	add	x0, sp, #0x78
  40f528:	bl	41cc08 <printf@plt+0x1af38>
  40f52c:	b	40f530 <printf@plt+0xd860>
  40f530:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40f534:	add	x0, x0, #0x4a4
  40f538:	add	x1, sp, #0x78
  40f53c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40f540:	add	x8, x8, #0xb28
  40f544:	mov	x2, x8
  40f548:	mov	x3, x8
  40f54c:	bl	41cf78 <printf@plt+0x1b2a8>
  40f550:	b	40f554 <printf@plt+0xd884>
  40f554:	stur	wzr, [x29, #-92]
  40f558:	b	40f57c <printf@plt+0xd8ac>
  40f55c:	str	x0, [sp, #144]
  40f560:	str	w1, [sp, #140]
  40f564:	add	x0, sp, #0x98
  40f568:	bl	41b374 <printf@plt+0x196a4>
  40f56c:	b	40f718 <printf@plt+0xda48>
  40f570:	str	x0, [sp, #144]
  40f574:	str	w1, [sp, #140]
  40f578:	b	40f710 <printf@plt+0xda40>
  40f57c:	ldr	x8, [sp, #48]
  40f580:	add	x0, x8, #0xa0
  40f584:	bl	412600 <printf@plt+0x10930>
  40f588:	str	w0, [sp, #32]
  40f58c:	b	40f590 <printf@plt+0xd8c0>
  40f590:	ldr	w8, [sp, #32]
  40f594:	cbnz	w8, 40f62c <printf@plt+0xd95c>
  40f598:	ldr	x8, [sp, #48]
  40f59c:	add	x1, x8, #0xc8
  40f5a0:	sub	x0, x29, #0x70
  40f5a4:	bl	402a60 <printf@plt+0xd90>
  40f5a8:	str	w0, [sp, #28]
  40f5ac:	b	40f5b0 <printf@plt+0xd8e0>
  40f5b0:	ldr	w8, [sp, #28]
  40f5b4:	cbz	w8, 40f62c <printf@plt+0xd95c>
  40f5b8:	ldr	x8, [sp, #48]
  40f5bc:	ldr	w9, [x8, #180]
  40f5c0:	ldur	x10, [x29, #-32]
  40f5c4:	ldr	w11, [x10, #12]
  40f5c8:	cmp	w9, w11
  40f5cc:	b.ne	40f62c <printf@plt+0xd95c>  // b.any
  40f5d0:	ldur	x1, [x29, #-16]
  40f5d4:	ldur	x2, [x29, #-48]
  40f5d8:	ldur	x3, [x29, #-32]
  40f5dc:	ldur	w4, [x29, #-36]
  40f5e0:	ldr	x0, [sp, #48]
  40f5e4:	bl	40f05c <printf@plt+0xd38c>
  40f5e8:	str	w0, [sp, #24]
  40f5ec:	b	40f5f0 <printf@plt+0xd920>
  40f5f0:	ldr	w8, [sp, #24]
  40f5f4:	cbnz	w8, 40f620 <printf@plt+0xd950>
  40f5f8:	ldur	x1, [x29, #-16]
  40f5fc:	ldur	x2, [x29, #-48]
  40f600:	ldur	x3, [x29, #-32]
  40f604:	ldur	w4, [x29, #-36]
  40f608:	ldr	x0, [sp, #48]
  40f60c:	bl	40f26c <printf@plt+0xd59c>
  40f610:	str	w0, [sp, #20]
  40f614:	b	40f618 <printf@plt+0xd948>
  40f618:	ldr	w8, [sp, #20]
  40f61c:	cbz	w8, 40f62c <printf@plt+0xd95c>
  40f620:	mov	w8, #0x1                   	// #1
  40f624:	str	w8, [sp, #116]
  40f628:	b	40f6e8 <printf@plt+0xda18>
  40f62c:	ldr	x0, [sp, #48]
  40f630:	bl	4070d8 <printf@plt+0x5408>
  40f634:	b	40f638 <printf@plt+0xd968>
  40f638:	ldr	x8, [sp, #48]
  40f63c:	ldr	x9, [x8, #200]
  40f640:	cbnz	x9, 40f658 <printf@plt+0xd988>
  40f644:	ldr	x8, [sp, #48]
  40f648:	add	x0, x8, #0xc8
  40f64c:	sub	x1, x29, #0x70
  40f650:	mov	x2, #0x40                  	// #64
  40f654:	bl	4018a0 <memcpy@plt>
  40f658:	ldur	x1, [x29, #-16]
  40f65c:	ldur	x8, [x29, #-48]
  40f660:	add	x0, sp, #0x60
  40f664:	str	x1, [sp, #8]
  40f668:	mov	x1, x8
  40f66c:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  40f670:	b	40f674 <printf@plt+0xd9a4>
  40f674:	ldr	x0, [sp, #48]
  40f678:	ldr	x1, [sp, #8]
  40f67c:	add	x2, sp, #0x60
  40f680:	bl	40cf54 <printf@plt+0xb284>
  40f684:	b	40f688 <printf@plt+0xd9b8>
  40f688:	add	x0, sp, #0x60
  40f68c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f690:	ldur	x8, [x29, #-32]
  40f694:	ldr	w9, [x8, #8]
  40f698:	ldur	w10, [x29, #-36]
  40f69c:	add	w9, w9, w10
  40f6a0:	ldr	x8, [sp, #48]
  40f6a4:	str	w9, [x8, #184]
  40f6a8:	ldur	x11, [x29, #-32]
  40f6ac:	ldr	w9, [x11, #8]
  40f6b0:	str	w9, [x8, #176]
  40f6b4:	ldur	x11, [x29, #-32]
  40f6b8:	ldr	w9, [x11, #8]
  40f6bc:	str	w9, [x8, #188]
  40f6c0:	ldur	x11, [x29, #-32]
  40f6c4:	ldr	w9, [x11, #12]
  40f6c8:	str	w9, [x8, #180]
  40f6cc:	add	x0, x8, #0xc8
  40f6d0:	sub	x1, x29, #0x70
  40f6d4:	mov	x2, #0x40                  	// #64
  40f6d8:	bl	4018a0 <memcpy@plt>
  40f6dc:	ldr	x8, [sp, #48]
  40f6e0:	str	wzr, [x8, #192]
  40f6e4:	str	wzr, [sp, #116]
  40f6e8:	sub	x0, x29, #0x70
  40f6ec:	bl	412380 <printf@plt+0x106b0>
  40f6f0:	ldr	x28, [sp, #320]
  40f6f4:	ldp	x29, x30, [sp, #304]
  40f6f8:	add	sp, sp, #0x150
  40f6fc:	ret
  40f700:	str	x0, [sp, #144]
  40f704:	str	w1, [sp, #140]
  40f708:	add	x0, sp, #0x60
  40f70c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  40f710:	sub	x0, x29, #0x70
  40f714:	bl	412380 <printf@plt+0x106b0>
  40f718:	ldr	x0, [sp, #144]
  40f71c:	bl	401c50 <_Unwind_Resume@plt>
  40f720:	sub	sp, sp, #0xd0
  40f724:	stp	x29, x30, [sp, #192]
  40f728:	add	x29, sp, #0xc0
  40f72c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40f730:	add	x8, x8, #0xb28
  40f734:	stur	x0, [x29, #-8]
  40f738:	stur	w1, [x29, #-12]
  40f73c:	stur	x2, [x29, #-24]
  40f740:	stur	x3, [x29, #-32]
  40f744:	ldur	x9, [x29, #-8]
  40f748:	stur	wzr, [x29, #-36]
  40f74c:	ldur	w10, [x29, #-12]
  40f750:	cmp	w10, #0x0
  40f754:	cset	w10, ge  // ge = tcont
  40f758:	str	x8, [sp, #48]
  40f75c:	str	x9, [sp, #40]
  40f760:	tbnz	w10, #0, 40f77c <printf@plt+0xdaac>
  40f764:	ldur	w8, [x29, #-12]
  40f768:	mov	w9, wzr
  40f76c:	subs	w8, w9, w8
  40f770:	stur	w8, [x29, #-36]
  40f774:	mov	w8, #0xa0                  	// #160
  40f778:	stur	w8, [x29, #-12]
  40f77c:	ldur	w0, [x29, #-12]
  40f780:	bl	425420 <printf@plt+0x23750>
  40f784:	stur	x0, [x29, #-48]
  40f788:	ldur	x8, [x29, #-24]
  40f78c:	ldr	w9, [x8]
  40f790:	stur	w9, [x29, #-52]
  40f794:	ldur	w9, [x29, #-52]
  40f798:	cmp	w9, #0x0
  40f79c:	cset	w9, lt  // lt = tstop
  40f7a0:	tbnz	w9, #0, 40f7b8 <printf@plt+0xdae8>
  40f7a4:	ldur	w8, [x29, #-52]
  40f7a8:	ldr	x9, [sp, #40]
  40f7ac:	ldr	w10, [x9, #24]
  40f7b0:	cmp	w8, w10
  40f7b4:	b.lt	40f7e8 <printf@plt+0xdb18>  // b.tstop
  40f7b8:	ldur	w1, [x29, #-52]
  40f7bc:	sub	x8, x29, #0x48
  40f7c0:	mov	x0, x8
  40f7c4:	str	x8, [sp, #32]
  40f7c8:	bl	41cc08 <printf@plt+0x1af38>
  40f7cc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40f7d0:	add	x0, x0, #0x4bd
  40f7d4:	ldr	x1, [sp, #32]
  40f7d8:	ldr	x2, [sp, #48]
  40f7dc:	ldr	x3, [sp, #48]
  40f7e0:	bl	41cf78 <printf@plt+0x1b2a8>
  40f7e4:	b	40f91c <printf@plt+0xdc4c>
  40f7e8:	ldr	x8, [sp, #40]
  40f7ec:	ldr	x9, [x8, #16]
  40f7f0:	ldursw	x10, [x29, #-52]
  40f7f4:	mov	x11, #0x8                   	// #8
  40f7f8:	mul	x10, x11, x10
  40f7fc:	add	x9, x9, x10
  40f800:	ldr	x9, [x9]
  40f804:	stur	x9, [x29, #-80]
  40f808:	ldur	x9, [x29, #-80]
  40f80c:	cbnz	x9, 40f840 <printf@plt+0xdb70>
  40f810:	ldur	w1, [x29, #-52]
  40f814:	add	x8, sp, #0x60
  40f818:	mov	x0, x8
  40f81c:	str	x8, [sp, #24]
  40f820:	bl	41cc08 <printf@plt+0x1af38>
  40f824:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40f828:	add	x0, x0, #0x4d4
  40f82c:	ldr	x1, [sp, #24]
  40f830:	ldr	x2, [sp, #48]
  40f834:	ldr	x3, [sp, #48]
  40f838:	bl	41cf78 <printf@plt+0x1b2a8>
  40f83c:	b	40f91c <printf@plt+0xdc4c>
  40f840:	ldur	x0, [x29, #-80]
  40f844:	ldur	x1, [x29, #-48]
  40f848:	bl	41de94 <printf@plt+0x1c1c4>
  40f84c:	cbnz	w0, 40f8a0 <printf@plt+0xdbd0>
  40f850:	ldur	x0, [x29, #-80]
  40f854:	bl	41ed3c <printf@plt+0x1d06c>
  40f858:	add	x8, sp, #0x50
  40f85c:	str	x0, [sp, #16]
  40f860:	mov	x0, x8
  40f864:	ldr	x1, [sp, #16]
  40f868:	str	x8, [sp, #8]
  40f86c:	bl	41cba0 <printf@plt+0x1aed0>
  40f870:	ldur	w1, [x29, #-12]
  40f874:	add	x8, sp, #0x40
  40f878:	mov	x0, x8
  40f87c:	str	x8, [sp]
  40f880:	bl	41cc08 <printf@plt+0x1af38>
  40f884:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40f888:	add	x0, x0, #0x4ec
  40f88c:	ldr	x1, [sp, #8]
  40f890:	ldr	x2, [sp]
  40f894:	ldr	x3, [sp, #48]
  40f898:	bl	41cf78 <printf@plt+0x1b2a8>
  40f89c:	b	40f91c <printf@plt+0xdc4c>
  40f8a0:	ldur	w8, [x29, #-36]
  40f8a4:	cbz	w8, 40f8b4 <printf@plt+0xdbe4>
  40f8a8:	ldur	w8, [x29, #-36]
  40f8ac:	str	w8, [sp, #60]
  40f8b0:	b	40f8cc <printf@plt+0xdbfc>
  40f8b4:	ldur	x0, [x29, #-80]
  40f8b8:	ldur	x1, [x29, #-48]
  40f8bc:	ldur	x8, [x29, #-24]
  40f8c0:	ldr	w2, [x8, #4]
  40f8c4:	bl	41e078 <printf@plt+0x1c3a8>
  40f8c8:	str	w0, [sp, #60]
  40f8cc:	ldr	w1, [sp, #60]
  40f8d0:	ldr	x0, [sp, #40]
  40f8d4:	bl	40f928 <printf@plt+0xdc58>
  40f8d8:	str	w0, [sp, #60]
  40f8dc:	ldur	x8, [x29, #-32]
  40f8e0:	cbz	x8, 40f8f0 <printf@plt+0xdc20>
  40f8e4:	ldr	w8, [sp, #60]
  40f8e8:	ldur	x9, [x29, #-32]
  40f8ec:	str	w8, [x9]
  40f8f0:	ldur	x1, [x29, #-48]
  40f8f4:	ldur	x2, [x29, #-80]
  40f8f8:	ldur	x3, [x29, #-24]
  40f8fc:	ldr	w4, [sp, #60]
  40f900:	ldr	x8, [sp, #40]
  40f904:	ldr	x9, [x8]
  40f908:	ldr	x9, [x9, #96]
  40f90c:	mov	x0, x8
  40f910:	mov	x10, xzr
  40f914:	mov	x5, x10
  40f918:	blr	x9
  40f91c:	ldp	x29, x30, [sp, #192]
  40f920:	add	sp, sp, #0xd0
  40f924:	ret
  40f928:	sub	sp, sp, #0x20
  40f92c:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  40f930:	add	x8, x8, #0x2f0
  40f934:	str	x0, [sp, #24]
  40f938:	str	w1, [sp, #20]
  40f93c:	ldr	w9, [x8]
  40f940:	str	w9, [sp, #16]
  40f944:	ldr	w9, [sp, #16]
  40f948:	cmp	w9, #0x1
  40f94c:	b.ne	40f95c <printf@plt+0xdc8c>  // b.any
  40f950:	ldr	w8, [sp, #20]
  40f954:	str	w8, [sp, #12]
  40f958:	b	40f9cc <printf@plt+0xdcfc>
  40f95c:	ldr	w8, [sp, #20]
  40f960:	cmp	w8, #0x0
  40f964:	cset	w8, ge  // ge = tcont
  40f968:	tbnz	w8, #0, 40f9a0 <printf@plt+0xdcd0>
  40f96c:	ldr	w8, [sp, #20]
  40f970:	mov	w9, wzr
  40f974:	subs	w8, w9, w8
  40f978:	ldr	w10, [sp, #16]
  40f97c:	mov	w11, #0x2                   	// #2
  40f980:	sdiv	w10, w10, w11
  40f984:	add	w8, w8, w10
  40f988:	subs	w8, w8, #0x1
  40f98c:	ldr	w10, [sp, #16]
  40f990:	sdiv	w8, w8, w10
  40f994:	subs	w8, w9, w8
  40f998:	str	w8, [sp, #8]
  40f99c:	b	40f9c4 <printf@plt+0xdcf4>
  40f9a0:	ldr	w8, [sp, #20]
  40f9a4:	ldr	w9, [sp, #16]
  40f9a8:	mov	w10, #0x2                   	// #2
  40f9ac:	sdiv	w9, w9, w10
  40f9b0:	add	w8, w8, w9
  40f9b4:	subs	w8, w8, #0x1
  40f9b8:	ldr	w9, [sp, #16]
  40f9bc:	sdiv	w8, w8, w9
  40f9c0:	str	w8, [sp, #8]
  40f9c4:	ldr	w8, [sp, #8]
  40f9c8:	str	w8, [sp, #12]
  40f9cc:	ldr	w8, [sp, #12]
  40f9d0:	ldr	w9, [sp, #16]
  40f9d4:	mul	w0, w8, w9
  40f9d8:	add	sp, sp, #0x20
  40f9dc:	ret
  40f9e0:	sub	sp, sp, #0x120
  40f9e4:	stp	x29, x30, [sp, #256]
  40f9e8:	str	x28, [sp, #272]
  40f9ec:	add	x29, sp, #0x100
  40f9f0:	sub	x8, x29, #0x20
  40f9f4:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  40f9f8:	add	x9, x9, #0xb28
  40f9fc:	str	x0, [x8, #16]
  40fa00:	str	x1, [x8, #8]
  40fa04:	str	x2, [x8]
  40fa08:	stur	x3, [x29, #-40]
  40fa0c:	stur	x4, [x29, #-48]
  40fa10:	ldr	x10, [x8, #16]
  40fa14:	ldr	x0, [x8, #8]
  40fa18:	str	x8, [sp, #80]
  40fa1c:	str	x9, [sp, #72]
  40fa20:	str	x10, [sp, #64]
  40fa24:	bl	425450 <printf@plt+0x23780>
  40fa28:	stur	x0, [x29, #-56]
  40fa2c:	ldr	x8, [sp, #80]
  40fa30:	ldr	x9, [x8]
  40fa34:	ldr	w11, [x9]
  40fa38:	stur	w11, [x29, #-60]
  40fa3c:	ldur	w11, [x29, #-60]
  40fa40:	cmp	w11, #0x0
  40fa44:	cset	w11, lt  // lt = tstop
  40fa48:	tbnz	w11, #0, 40fa60 <printf@plt+0xdd90>
  40fa4c:	ldur	w8, [x29, #-60]
  40fa50:	ldr	x9, [sp, #64]
  40fa54:	ldr	w10, [x9, #24]
  40fa58:	cmp	w8, w10
  40fa5c:	b.lt	40fa9c <printf@plt+0xddcc>  // b.tstop
  40fa60:	ldur	w1, [x29, #-60]
  40fa64:	sub	x8, x29, #0x50
  40fa68:	mov	x0, x8
  40fa6c:	str	x8, [sp, #56]
  40fa70:	bl	41cc08 <printf@plt+0x1af38>
  40fa74:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40fa78:	add	x0, x0, #0x4bd
  40fa7c:	ldr	x1, [sp, #56]
  40fa80:	ldr	x2, [sp, #72]
  40fa84:	ldr	x3, [sp, #72]
  40fa88:	bl	41cf78 <printf@plt+0x1b2a8>
  40fa8c:	mov	x8, xzr
  40fa90:	ldr	x9, [sp, #80]
  40fa94:	str	x8, [x9, #24]
  40fa98:	b	40fc4c <printf@plt+0xdf7c>
  40fa9c:	ldr	x8, [sp, #64]
  40faa0:	ldr	x9, [x8, #16]
  40faa4:	ldursw	x10, [x29, #-60]
  40faa8:	mov	x11, #0x8                   	// #8
  40faac:	mul	x10, x11, x10
  40fab0:	add	x9, x9, x10
  40fab4:	ldr	x9, [x9]
  40fab8:	ldur	x10, [x29, #-48]
  40fabc:	str	x9, [x10]
  40fac0:	ldur	x9, [x29, #-48]
  40fac4:	ldr	x9, [x9]
  40fac8:	cbnz	x9, 40fb08 <printf@plt+0xde38>
  40facc:	ldur	w1, [x29, #-60]
  40fad0:	sub	x8, x29, #0x60
  40fad4:	mov	x0, x8
  40fad8:	str	x8, [sp, #48]
  40fadc:	bl	41cc08 <printf@plt+0x1af38>
  40fae0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40fae4:	add	x0, x0, #0x4d4
  40fae8:	ldr	x1, [sp, #48]
  40faec:	ldr	x2, [sp, #72]
  40faf0:	ldr	x3, [sp, #72]
  40faf4:	bl	41cf78 <printf@plt+0x1b2a8>
  40faf8:	mov	x8, xzr
  40fafc:	ldr	x9, [sp, #80]
  40fb00:	str	x8, [x9, #24]
  40fb04:	b	40fc4c <printf@plt+0xdf7c>
  40fb08:	ldur	x8, [x29, #-48]
  40fb0c:	ldr	x0, [x8]
  40fb10:	ldur	x1, [x29, #-56]
  40fb14:	bl	41de94 <printf@plt+0x1c1c4>
  40fb18:	cbnz	w0, 40fbfc <printf@plt+0xdf2c>
  40fb1c:	ldr	x8, [sp, #80]
  40fb20:	ldr	x9, [x8, #8]
  40fb24:	ldrb	w10, [x9]
  40fb28:	cbz	w10, 40fb98 <printf@plt+0xdec8>
  40fb2c:	ldr	x8, [sp, #80]
  40fb30:	ldr	x9, [x8, #8]
  40fb34:	ldrb	w10, [x9, #1]
  40fb38:	cbnz	w10, 40fb98 <printf@plt+0xdec8>
  40fb3c:	ldur	x8, [x29, #-48]
  40fb40:	ldr	x0, [x8]
  40fb44:	bl	41ed3c <printf@plt+0x1d06c>
  40fb48:	sub	x8, x29, #0x70
  40fb4c:	str	x0, [sp, #40]
  40fb50:	mov	x0, x8
  40fb54:	ldr	x1, [sp, #40]
  40fb58:	str	x8, [sp, #32]
  40fb5c:	bl	41cba0 <printf@plt+0x1aed0>
  40fb60:	ldr	x8, [sp, #80]
  40fb64:	ldr	x9, [x8, #8]
  40fb68:	ldrb	w1, [x9]
  40fb6c:	add	x9, sp, #0x80
  40fb70:	mov	x0, x9
  40fb74:	str	x9, [sp, #24]
  40fb78:	bl	41cc58 <printf@plt+0x1af88>
  40fb7c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40fb80:	add	x0, x0, #0x51d
  40fb84:	ldr	x1, [sp, #32]
  40fb88:	ldr	x2, [sp, #24]
  40fb8c:	ldr	x3, [sp, #72]
  40fb90:	bl	41cf78 <printf@plt+0x1b2a8>
  40fb94:	b	40fbec <printf@plt+0xdf1c>
  40fb98:	ldur	x8, [x29, #-48]
  40fb9c:	ldr	x0, [x8]
  40fba0:	bl	41ed3c <printf@plt+0x1d06c>
  40fba4:	add	x8, sp, #0x70
  40fba8:	str	x0, [sp, #16]
  40fbac:	mov	x0, x8
  40fbb0:	ldr	x1, [sp, #16]
  40fbb4:	str	x8, [sp, #8]
  40fbb8:	bl	41cba0 <printf@plt+0x1aed0>
  40fbbc:	ldr	x8, [sp, #80]
  40fbc0:	ldr	x1, [x8, #8]
  40fbc4:	add	x9, sp, #0x60
  40fbc8:	mov	x0, x9
  40fbcc:	str	x9, [sp]
  40fbd0:	bl	41cba0 <printf@plt+0x1aed0>
  40fbd4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40fbd8:	add	x0, x0, #0x54d
  40fbdc:	ldr	x1, [sp, #8]
  40fbe0:	ldr	x2, [sp]
  40fbe4:	ldr	x3, [sp, #72]
  40fbe8:	bl	41cf78 <printf@plt+0x1b2a8>
  40fbec:	mov	x8, xzr
  40fbf0:	ldr	x9, [sp, #80]
  40fbf4:	str	x8, [x9, #24]
  40fbf8:	b	40fc4c <printf@plt+0xdf7c>
  40fbfc:	ldur	x8, [x29, #-48]
  40fc00:	ldr	x0, [x8]
  40fc04:	ldur	x1, [x29, #-56]
  40fc08:	ldr	x8, [sp, #80]
  40fc0c:	ldr	x9, [x8]
  40fc10:	ldr	w2, [x9, #4]
  40fc14:	bl	41e078 <printf@plt+0x1c3a8>
  40fc18:	str	w0, [sp, #92]
  40fc1c:	ldr	w1, [sp, #92]
  40fc20:	ldr	x0, [sp, #64]
  40fc24:	bl	40f928 <printf@plt+0xdc58>
  40fc28:	str	w0, [sp, #92]
  40fc2c:	ldur	x8, [x29, #-40]
  40fc30:	cbz	x8, 40fc40 <printf@plt+0xdf70>
  40fc34:	ldr	w8, [sp, #92]
  40fc38:	ldur	x9, [x29, #-40]
  40fc3c:	str	w8, [x9]
  40fc40:	ldur	x8, [x29, #-56]
  40fc44:	ldr	x9, [sp, #80]
  40fc48:	str	x8, [x9, #24]
  40fc4c:	ldr	x8, [sp, #80]
  40fc50:	ldr	x0, [x8, #24]
  40fc54:	ldr	x28, [sp, #272]
  40fc58:	ldp	x29, x30, [sp, #256]
  40fc5c:	add	sp, sp, #0x120
  40fc60:	ret
  40fc64:	sub	sp, sp, #0x30
  40fc68:	stp	x29, x30, [sp, #32]
  40fc6c:	add	x29, sp, #0x20
  40fc70:	stur	x0, [x29, #-8]
  40fc74:	stur	w1, [x29, #-12]
  40fc78:	ldur	x8, [x29, #-8]
  40fc7c:	ldr	w9, [x8, #388]
  40fc80:	str	x8, [sp, #8]
  40fc84:	cbz	w9, 40fd60 <printf@plt+0xe090>
  40fc88:	ldur	w8, [x29, #-12]
  40fc8c:	cbz	w8, 40fcdc <printf@plt+0xe00c>
  40fc90:	ldr	x8, [sp, #8]
  40fc94:	add	x0, x8, #0x50
  40fc98:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40fc9c:	add	x1, x1, #0x57f
  40fca0:	bl	416d24 <printf@plt+0x15054>
  40fca4:	ldr	x8, [sp, #8]
  40fca8:	add	x9, x8, #0x50
  40fcac:	add	x1, x8, #0x190
  40fcb0:	mov	x0, x9
  40fcb4:	bl	417180 <printf@plt+0x154b0>
  40fcb8:	ldr	x8, [sp, #8]
  40fcbc:	add	x9, x8, #0x50
  40fcc0:	mov	x0, x9
  40fcc4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40fcc8:	add	x1, x1, #0x5ad
  40fccc:	bl	416d24 <printf@plt+0x15054>
  40fcd0:	bl	416ef4 <printf@plt+0x15224>
  40fcd4:	bl	416ef4 <printf@plt+0x15224>
  40fcd8:	b	40fd5c <printf@plt+0xe08c>
  40fcdc:	mov	w8, #0x1                   	// #1
  40fce0:	ldr	x9, [sp, #8]
  40fce4:	str	w8, [x9, #384]
  40fce8:	ldr	w8, [x9, #392]
  40fcec:	cbz	w8, 40fd5c <printf@plt+0xe08c>
  40fcf0:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  40fcf4:	add	x8, x8, #0x240
  40fcf8:	ldr	w9, [x8]
  40fcfc:	cbnz	w9, 40fd18 <printf@plt+0xe048>
  40fd00:	ldr	x8, [sp, #8]
  40fd04:	add	x0, x8, #0x50
  40fd08:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40fd0c:	add	x1, x1, #0x587
  40fd10:	bl	416d24 <printf@plt+0x15054>
  40fd14:	b	40fd2c <printf@plt+0xe05c>
  40fd18:	ldr	x8, [sp, #8]
  40fd1c:	add	x0, x8, #0x50
  40fd20:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40fd24:	add	x1, x1, #0x58c
  40fd28:	bl	416d24 <printf@plt+0x15054>
  40fd2c:	ldr	x8, [sp, #8]
  40fd30:	add	x0, x8, #0x50
  40fd34:	add	x1, x8, #0x190
  40fd38:	bl	417180 <printf@plt+0x154b0>
  40fd3c:	ldr	x8, [sp, #8]
  40fd40:	add	x9, x8, #0x50
  40fd44:	mov	x0, x9
  40fd48:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40fd4c:	add	x1, x1, #0x5a0
  40fd50:	bl	416d24 <printf@plt+0x15054>
  40fd54:	bl	416ef4 <printf@plt+0x15224>
  40fd58:	bl	416ef4 <printf@plt+0x15224>
  40fd5c:	b	40fd80 <printf@plt+0xe0b0>
  40fd60:	ldur	w8, [x29, #-12]
  40fd64:	cbz	w8, 40fd80 <printf@plt+0xe0b0>
  40fd68:	ldr	x8, [sp, #8]
  40fd6c:	add	x0, x8, #0x50
  40fd70:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40fd74:	add	x1, x1, #0x5a6
  40fd78:	bl	416d24 <printf@plt+0x15054>
  40fd7c:	bl	416ef4 <printf@plt+0x15224>
  40fd80:	ldp	x29, x30, [sp, #32]
  40fd84:	add	sp, sp, #0x30
  40fd88:	ret
  40fd8c:	sub	sp, sp, #0x50
  40fd90:	stp	x29, x30, [sp, #64]
  40fd94:	add	x29, sp, #0x40
  40fd98:	mov	x8, xzr
  40fd9c:	mov	w9, #0xffffffff            	// #-1
  40fda0:	mov	w10, #0x20                  	// #32
  40fda4:	mov	x11, #0x40                  	// #64
  40fda8:	adrp	x12, 442000 <_Znam@GLIBCXX_3.4>
  40fdac:	add	x12, x12, #0x240
  40fdb0:	stur	x0, [x29, #-8]
  40fdb4:	stur	w1, [x29, #-12]
  40fdb8:	ldur	x13, [x29, #-8]
  40fdbc:	ldur	w14, [x29, #-12]
  40fdc0:	str	w14, [x13, #376]
  40fdc4:	ldr	w14, [x13, #148]
  40fdc8:	add	w14, w14, #0x1
  40fdcc:	str	w14, [x13, #148]
  40fdd0:	str	x8, [x13, #272]
  40fdd4:	str	w9, [x13, #280]
  40fdd8:	strb	w10, [x13, #360]
  40fddc:	str	w9, [x13, #348]
  40fde0:	str	w9, [x13, #356]
  40fde4:	str	w9, [x13, #336]
  40fde8:	str	w9, [x13, #340]
  40fdec:	str	w9, [x13, #344]
  40fdf0:	mov	x0, x11
  40fdf4:	str	x12, [sp, #24]
  40fdf8:	str	x13, [sp, #16]
  40fdfc:	bl	4257b4 <_Znwm@@Base>
  40fe00:	ldr	x8, [sp, #16]
  40fe04:	add	x1, x8, #0x50
  40fe08:	ldr	x11, [sp, #24]
  40fe0c:	ldr	w2, [x11]
  40fe10:	str	x0, [sp, #8]
  40fe14:	bl	4147a0 <printf@plt+0x12ad0>
  40fe18:	b	40fe1c <printf@plt+0xe14c>
  40fe1c:	ldr	x8, [sp, #8]
  40fe20:	ldr	x9, [sp, #16]
  40fe24:	str	x8, [x9, #536]
  40fe28:	mov	x0, x9
  40fe2c:	bl	4073b0 <printf@plt+0x56e0>
  40fe30:	ldr	x8, [sp, #16]
  40fe34:	ldr	w2, [x8, #584]
  40fe38:	ldr	w3, [x8, #580]
  40fe3c:	str	w0, [sp, #4]
  40fe40:	mov	x0, x8
  40fe44:	ldr	w1, [sp, #4]
  40fe48:	bl	4072b0 <printf@plt+0x55e0>
  40fe4c:	ldr	x8, [sp, #16]
  40fe50:	ldr	x0, [x8, #536]
  40fe54:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40fe58:	add	x1, x1, #0x5e1
  40fe5c:	mov	w10, wzr
  40fe60:	mov	w2, w10
  40fe64:	bl	415c08 <printf@plt+0x13f38>
  40fe68:	ldp	x29, x30, [sp, #64]
  40fe6c:	add	sp, sp, #0x50
  40fe70:	ret
  40fe74:	stur	x0, [x29, #-24]
  40fe78:	stur	w1, [x29, #-28]
  40fe7c:	ldr	x0, [sp, #8]
  40fe80:	bl	42588c <_ZdlPv@@Base>
  40fe84:	ldur	x0, [x29, #-24]
  40fe88:	bl	401c50 <_Unwind_Resume@plt>
  40fe8c:	sub	sp, sp, #0x30
  40fe90:	stp	x29, x30, [sp, #32]
  40fe94:	add	x29, sp, #0x20
  40fe98:	stur	x0, [x29, #-8]
  40fe9c:	stur	w1, [x29, #-12]
  40fea0:	ldur	x8, [x29, #-8]
  40fea4:	mov	x0, x8
  40fea8:	str	x8, [sp, #8]
  40feac:	bl	4070d8 <printf@plt+0x5408>
  40feb0:	ldr	x0, [sp, #8]
  40feb4:	bl	40be14 <printf@plt+0xa144>
  40feb8:	ldp	x29, x30, [sp, #32]
  40febc:	add	sp, sp, #0x30
  40fec0:	ret
  40fec4:	sub	sp, sp, #0x20
  40fec8:	stp	x29, x30, [sp, #16]
  40fecc:	add	x29, sp, #0x10
  40fed0:	str	x0, [sp, #8]
  40fed4:	str	x1, [sp]
  40fed8:	ldr	x0, [sp]
  40fedc:	bl	4057ec <printf@plt+0x3b1c>
  40fee0:	ldp	x29, x30, [sp, #16]
  40fee4:	add	sp, sp, #0x20
  40fee8:	ret
  40feec:	sub	sp, sp, #0x50
  40fef0:	stp	x29, x30, [sp, #64]
  40fef4:	add	x29, sp, #0x40
  40fef8:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fefc:	add	x8, x8, #0xf28
  40ff00:	stur	x0, [x29, #-8]
  40ff04:	ldur	x9, [x29, #-8]
  40ff08:	ldr	x10, [x9, #616]
  40ff0c:	str	x8, [sp, #24]
  40ff10:	str	x9, [sp, #16]
  40ff14:	cbnz	x10, 40ff30 <printf@plt+0xe260>
  40ff18:	ldr	x8, [sp, #24]
  40ff1c:	ldr	x1, [x8]
  40ff20:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  40ff24:	add	x0, x0, #0x5b6
  40ff28:	bl	401890 <fputs@plt>
  40ff2c:	b	40ffc0 <printf@plt+0xe2f0>
  40ff30:	ldr	x8, [sp, #16]
  40ff34:	ldr	x0, [x8, #616]
  40ff38:	sub	x1, x29, #0xc
  40ff3c:	sub	x2, x29, #0x10
  40ff40:	sub	x3, x29, #0x14
  40ff44:	bl	41bb4c <printf@plt+0x19e7c>
  40ff48:	ldur	w9, [x29, #-12]
  40ff4c:	mov	w10, #0x101                 	// #257
  40ff50:	udiv	w2, w9, w10
  40ff54:	ldur	w9, [x29, #-16]
  40ff58:	udiv	w3, w9, w10
  40ff5c:	ldur	w9, [x29, #-20]
  40ff60:	udiv	w4, w9, w10
  40ff64:	sub	x8, x29, #0x1b
  40ff68:	mov	x0, x8
  40ff6c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  40ff70:	add	x1, x1, #0x5bf
  40ff74:	str	x8, [sp, #8]
  40ff78:	bl	401a00 <sprintf@plt>
  40ff7c:	ldr	x8, [sp, #24]
  40ff80:	ldr	x1, [x8]
  40ff84:	adrp	x11, 429000 <_ZdlPvm@@Base+0x3748>
  40ff88:	add	x11, x11, #0x5cc
  40ff8c:	mov	x0, x11
  40ff90:	bl	401890 <fputs@plt>
  40ff94:	ldr	x8, [sp, #24]
  40ff98:	ldr	x1, [x8]
  40ff9c:	ldr	x11, [sp, #8]
  40ffa0:	mov	x0, x11
  40ffa4:	bl	401890 <fputs@plt>
  40ffa8:	ldr	x8, [sp, #24]
  40ffac:	ldr	x1, [x8]
  40ffb0:	adrp	x11, 429000 <_ZdlPvm@@Base+0x3748>
  40ffb4:	add	x11, x11, #0x5dd
  40ffb8:	mov	x0, x11
  40ffbc:	bl	401890 <fputs@plt>
  40ffc0:	ldp	x29, x30, [sp, #64]
  40ffc4:	add	sp, sp, #0x50
  40ffc8:	ret
  40ffcc:	sub	sp, sp, #0x40
  40ffd0:	stp	x29, x30, [sp, #48]
  40ffd4:	add	x29, sp, #0x30
  40ffd8:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ffdc:	add	x8, x8, #0xf28
  40ffe0:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  40ffe4:	add	x9, x9, #0x70
  40ffe8:	adrp	x10, 429000 <_ZdlPvm@@Base+0x3748>
  40ffec:	add	x10, x10, #0x2ce
  40fff0:	adrp	x11, 429000 <_ZdlPvm@@Base+0x3748>
  40fff4:	add	x11, x11, #0x2b2
  40fff8:	stur	x0, [x29, #-8]
  40fffc:	stur	x1, [x29, #-16]
  410000:	str	x2, [sp, #24]
  410004:	ldr	x1, [x8]
  410008:	mov	x0, x9
  41000c:	str	x8, [sp, #16]
  410010:	str	x10, [sp, #8]
  410014:	str	x11, [sp]
  410018:	bl	401890 <fputs@plt>
  41001c:	ldur	x8, [x29, #-16]
  410020:	mov	x0, x8
  410024:	bl	412350 <printf@plt+0x10680>
  410028:	ldr	x8, [sp, #16]
  41002c:	ldr	x1, [x8]
  410030:	bl	401890 <fputs@plt>
  410034:	ldr	x8, [sp, #16]
  410038:	ldr	x1, [x8]
  41003c:	ldr	x9, [sp, #8]
  410040:	mov	x0, x9
  410044:	bl	401890 <fputs@plt>
  410048:	ldr	x8, [sp, #24]
  41004c:	ldr	x9, [sp, #16]
  410050:	ldr	x1, [x9]
  410054:	mov	x0, x8
  410058:	bl	401890 <fputs@plt>
  41005c:	ldr	x8, [sp, #16]
  410060:	ldr	x1, [x8]
  410064:	ldr	x9, [sp]
  410068:	mov	x0, x9
  41006c:	bl	401890 <fputs@plt>
  410070:	ldp	x29, x30, [sp, #48]
  410074:	add	sp, sp, #0x40
  410078:	ret
  41007c:	sub	sp, sp, #0xa0
  410080:	stp	x29, x30, [sp, #144]
  410084:	add	x29, sp, #0x90
  410088:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41008c:	add	x8, x8, #0xf68
  410090:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410094:	add	x9, x9, #0xf28
  410098:	adrp	x10, 429000 <_ZdlPvm@@Base+0x3748>
  41009c:	add	x10, x10, #0x5e1
  4100a0:	stur	x0, [x29, #-8]
  4100a4:	stur	x1, [x29, #-16]
  4100a8:	stur	x2, [x29, #-24]
  4100ac:	stur	x3, [x29, #-32]
  4100b0:	stur	x4, [x29, #-40]
  4100b4:	ldur	x11, [x29, #-8]
  4100b8:	stur	wzr, [x29, #-44]
  4100bc:	ldr	w12, [x8]
  4100c0:	str	x9, [sp, #56]
  4100c4:	str	x10, [sp, #48]
  4100c8:	str	x11, [sp, #40]
  4100cc:	cbz	w12, 41034c <printf@plt+0xe67c>
  4100d0:	ldr	x8, [sp, #40]
  4100d4:	ldr	x0, [x8, #536]
  4100d8:	bl	415614 <printf@plt+0x13944>
  4100dc:	bl	410360 <printf@plt+0xe690>
  4100e0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4100e4:	add	x8, x8, #0xf80
  4100e8:	ldr	w9, [x8]
  4100ec:	cbz	w9, 410104 <printf@plt+0xe434>
  4100f0:	ldr	x8, [sp, #56]
  4100f4:	ldr	x1, [x8]
  4100f8:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4100fc:	add	x0, x0, #0x5e2
  410100:	bl	401890 <fputs@plt>
  410104:	ldr	x0, [sp, #40]
  410108:	mov	w8, wzr
  41010c:	mov	w1, w8
  410110:	bl	4103c4 <printf@plt+0xe6f4>
  410114:	ldr	x9, [sp, #56]
  410118:	ldr	x1, [x9]
  41011c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410120:	add	x0, x0, #0x69b
  410124:	bl	401890 <fputs@plt>
  410128:	ldur	x9, [x29, #-24]
  41012c:	mov	x0, x9
  410130:	bl	412350 <printf@plt+0x10680>
  410134:	ldr	x1, [sp, #48]
  410138:	bl	401b80 <strcmp@plt>
  41013c:	cbz	w0, 41017c <printf@plt+0xe4ac>
  410140:	ldur	x0, [x29, #-24]
  410144:	ldur	x1, [x29, #-16]
  410148:	bl	412768 <printf@plt+0x10a98>
  41014c:	cbz	w0, 41017c <printf@plt+0xe4ac>
  410150:	ldur	x0, [x29, #-24]
  410154:	ldur	x1, [x29, #-40]
  410158:	bl	412768 <printf@plt+0x10a98>
  41015c:	cbz	w0, 41017c <printf@plt+0xe4ac>
  410160:	ldur	x1, [x29, #-24]
  410164:	ldr	x0, [sp, #40]
  410168:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  41016c:	add	x2, x2, #0x69e
  410170:	bl	40ffcc <printf@plt+0xe2fc>
  410174:	mov	w8, #0x1                   	// #1
  410178:	stur	w8, [x29, #-44]
  41017c:	ldur	x0, [x29, #-32]
  410180:	bl	412350 <printf@plt+0x10680>
  410184:	ldr	x1, [sp, #48]
  410188:	bl	401b80 <strcmp@plt>
  41018c:	cbz	w0, 4101e8 <printf@plt+0xe518>
  410190:	ldur	x0, [x29, #-32]
  410194:	ldur	x1, [x29, #-16]
  410198:	bl	412768 <printf@plt+0x10a98>
  41019c:	cbz	w0, 4101e8 <printf@plt+0xe518>
  4101a0:	ldur	x0, [x29, #-32]
  4101a4:	ldur	x1, [x29, #-40]
  4101a8:	bl	412768 <printf@plt+0x10a98>
  4101ac:	cbz	w0, 4101e8 <printf@plt+0xe518>
  4101b0:	ldur	w8, [x29, #-44]
  4101b4:	cbz	w8, 4101cc <printf@plt+0xe4fc>
  4101b8:	ldr	x8, [sp, #56]
  4101bc:	ldr	x1, [x8]
  4101c0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4101c4:	add	x0, x0, #0x6a3
  4101c8:	bl	401890 <fputs@plt>
  4101cc:	ldur	x1, [x29, #-32]
  4101d0:	ldr	x0, [sp, #40]
  4101d4:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  4101d8:	add	x2, x2, #0x6a7
  4101dc:	bl	40ffcc <printf@plt+0xe2fc>
  4101e0:	mov	w8, #0x1                   	// #1
  4101e4:	stur	w8, [x29, #-44]
  4101e8:	ldur	x0, [x29, #-16]
  4101ec:	sub	x8, x29, #0x40
  4101f0:	str	x0, [sp, #32]
  4101f4:	mov	x0, x8
  4101f8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4101fc:	add	x1, x1, #0x6ac
  410200:	str	x8, [sp, #24]
  410204:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  410208:	ldr	x0, [sp, #32]
  41020c:	ldr	x1, [sp, #24]
  410210:	bl	412768 <printf@plt+0x10a98>
  410214:	str	w0, [sp, #20]
  410218:	b	41021c <printf@plt+0xe54c>
  41021c:	mov	w8, #0x0                   	// #0
  410220:	ldr	w9, [sp, #20]
  410224:	str	w8, [sp, #16]
  410228:	cbz	w9, 410278 <printf@plt+0xe5a8>
  41022c:	ldur	x0, [x29, #-16]
  410230:	bl	412350 <printf@plt+0x10680>
  410234:	str	x0, [sp, #8]
  410238:	b	41023c <printf@plt+0xe56c>
  41023c:	ldr	x0, [sp, #8]
  410240:	ldr	x1, [sp, #48]
  410244:	bl	401b80 <strcmp@plt>
  410248:	mov	w8, #0x0                   	// #0
  41024c:	str	w8, [sp, #16]
  410250:	cbz	w0, 410278 <printf@plt+0xe5a8>
  410254:	ldur	x0, [x29, #-16]
  410258:	ldur	x1, [x29, #-40]
  41025c:	bl	412768 <printf@plt+0x10a98>
  410260:	str	w0, [sp, #4]
  410264:	b	410268 <printf@plt+0xe598>
  410268:	ldr	w8, [sp, #4]
  41026c:	cmp	w8, #0x0
  410270:	cset	w9, ne  // ne = any
  410274:	str	w9, [sp, #16]
  410278:	ldr	w8, [sp, #16]
  41027c:	sub	x0, x29, #0x40
  410280:	str	w8, [sp]
  410284:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410288:	ldr	w8, [sp]
  41028c:	tbnz	w8, #0, 410294 <printf@plt+0xe5c4>
  410290:	b	4102dc <printf@plt+0xe60c>
  410294:	ldur	w8, [x29, #-44]
  410298:	cbz	w8, 4102c8 <printf@plt+0xe5f8>
  41029c:	ldr	x8, [sp, #56]
  4102a0:	ldr	x1, [x8]
  4102a4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4102a8:	add	x0, x0, #0x6a3
  4102ac:	bl	401890 <fputs@plt>
  4102b0:	b	4102c8 <printf@plt+0xe5f8>
  4102b4:	str	x0, [sp, #72]
  4102b8:	str	w1, [sp, #68]
  4102bc:	sub	x0, x29, #0x40
  4102c0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4102c4:	b	410358 <printf@plt+0xe688>
  4102c8:	ldur	x1, [x29, #-16]
  4102cc:	ldr	x0, [sp, #40]
  4102d0:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  4102d4:	add	x2, x2, #0x6bd
  4102d8:	bl	40ffcc <printf@plt+0xe2fc>
  4102dc:	ldr	x8, [sp, #56]
  4102e0:	ldr	x1, [x8]
  4102e4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4102e8:	add	x0, x0, #0x6c1
  4102ec:	bl	401890 <fputs@plt>
  4102f0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4102f4:	add	x8, x8, #0xf80
  4102f8:	ldr	w9, [x8]
  4102fc:	cbz	w9, 410348 <printf@plt+0xe678>
  410300:	ldr	x8, [sp, #56]
  410304:	ldr	x1, [x8]
  410308:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41030c:	add	x0, x0, #0x6c5
  410310:	bl	401890 <fputs@plt>
  410314:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410318:	add	x8, x8, #0xf18
  41031c:	ldr	x8, [x8]
  410320:	ldr	x9, [sp, #56]
  410324:	ldr	x1, [x9]
  410328:	mov	x0, x8
  41032c:	bl	401890 <fputs@plt>
  410330:	ldr	x8, [sp, #56]
  410334:	ldr	x1, [x8]
  410338:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  41033c:	add	x9, x9, #0x73b
  410340:	mov	x0, x9
  410344:	bl	401890 <fputs@plt>
  410348:	bl	410360 <printf@plt+0xe690>
  41034c:	ldp	x29, x30, [sp, #144]
  410350:	add	sp, sp, #0xa0
  410354:	ret
  410358:	ldr	x0, [sp, #72]
  41035c:	bl	401c50 <_Unwind_Resume@plt>
  410360:	stp	x29, x30, [sp, #-16]!
  410364:	mov	x29, sp
  410368:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  41036c:	add	x8, x8, #0x24c
  410370:	ldr	w9, [x8]
  410374:	cbz	w9, 4103bc <printf@plt+0xe6ec>
  410378:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  41037c:	add	x8, x8, #0x240
  410380:	ldr	w9, [x8]
  410384:	cbnz	w9, 4103a4 <printf@plt+0xe6d4>
  410388:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41038c:	add	x8, x8, #0xf28
  410390:	ldr	x1, [x8]
  410394:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  410398:	add	x0, x0, #0x664
  41039c:	bl	401890 <fputs@plt>
  4103a0:	b	4103bc <printf@plt+0xe6ec>
  4103a4:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4103a8:	add	x8, x8, #0xf28
  4103ac:	ldr	x1, [x8]
  4103b0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  4103b4:	add	x0, x0, #0x66b
  4103b8:	bl	401890 <fputs@plt>
  4103bc:	ldp	x29, x30, [sp], #16
  4103c0:	ret
  4103c4:	sub	sp, sp, #0x30
  4103c8:	stp	x29, x30, [sp, #32]
  4103cc:	add	x29, sp, #0x20
  4103d0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4103d4:	add	x8, x8, #0xf84
  4103d8:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4103dc:	add	x9, x9, #0xf28
  4103e0:	stur	x0, [x29, #-8]
  4103e4:	stur	w1, [x29, #-12]
  4103e8:	ldr	w10, [x8]
  4103ec:	str	x9, [sp, #8]
  4103f0:	cbz	w10, 410468 <printf@plt+0xe798>
  4103f4:	ldur	w8, [x29, #-12]
  4103f8:	cbz	w8, 410410 <printf@plt+0xe740>
  4103fc:	ldr	x8, [sp, #8]
  410400:	ldr	x1, [x8]
  410404:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410408:	add	x0, x0, #0x6c
  41040c:	bl	401890 <fputs@plt>
  410410:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  410414:	add	x8, x8, #0x240
  410418:	ldr	w9, [x8]
  41041c:	cbnz	w9, 410438 <printf@plt+0xe768>
  410420:	ldr	x8, [sp, #8]
  410424:	ldr	x1, [x8]
  410428:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41042c:	add	x0, x0, #0xcfb
  410430:	bl	401890 <fputs@plt>
  410434:	b	41044c <printf@plt+0xe77c>
  410438:	ldr	x8, [sp, #8]
  41043c:	ldr	x1, [x8]
  410440:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410444:	add	x0, x0, #0xda7
  410448:	bl	401890 <fputs@plt>
  41044c:	ldur	w8, [x29, #-12]
  410450:	cbz	w8, 410468 <printf@plt+0xe798>
  410454:	ldr	x8, [sp, #8]
  410458:	ldr	x1, [x8]
  41045c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410460:	add	x0, x0, #0xe51
  410464:	bl	401890 <fputs@plt>
  410468:	ldp	x29, x30, [sp, #32]
  41046c:	add	sp, sp, #0x30
  410470:	ret
  410474:	sub	sp, sp, #0x1d0
  410478:	stp	x29, x30, [sp, #432]
  41047c:	str	x28, [sp, #448]
  410480:	add	x29, sp, #0x1b0
  410484:	mov	w8, #0x1                   	// #1
  410488:	adrp	x9, 442000 <_Znam@GLIBCXX_3.4>
  41048c:	add	x9, x9, #0x240
  410490:	adrp	x10, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410494:	add	x10, x10, #0xf28
  410498:	adrp	x11, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41049c:	add	x11, x11, #0xb28
  4104a0:	sub	x12, x29, #0x20
  4104a4:	sub	x13, x29, #0x30
  4104a8:	stur	x0, [x29, #-8]
  4104ac:	ldur	x14, [x29, #-8]
  4104b0:	stur	w8, [x29, #-12]
  4104b4:	mov	x0, x12
  4104b8:	stur	x9, [x29, #-208]
  4104bc:	str	x10, [sp, #216]
  4104c0:	str	x11, [sp, #208]
  4104c4:	str	x13, [sp, #200]
  4104c8:	str	x14, [sp, #192]
  4104cc:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  4104d0:	ldr	x0, [sp, #200]
  4104d4:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  4104d8:	b	4104dc <printf@plt+0xe80c>
  4104dc:	sub	x0, x29, #0x50
  4104e0:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  4104e4:	b	4104e8 <printf@plt+0xe818>
  4104e8:	sub	x0, x29, #0x60
  4104ec:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  4104f0:	b	4104f4 <printf@plt+0xe824>
  4104f4:	ldr	x8, [sp, #192]
  4104f8:	add	x0, x8, #0x38
  4104fc:	bl	4026b4 <printf@plt+0x9e4>
  410500:	b	410504 <printf@plt+0xe834>
  410504:	sub	x0, x29, #0x70
  410508:	adrp	x1, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41050c:	add	x1, x1, #0xf48
  410510:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  410514:	b	410518 <printf@plt+0xe848>
  410518:	sub	x0, x29, #0x20
  41051c:	sub	x1, x29, #0x70
  410520:	bl	426a30 <_ZdlPvm@@Base+0x1178>
  410524:	b	410528 <printf@plt+0xe858>
  410528:	sub	x0, x29, #0x70
  41052c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410530:	ldur	x8, [x29, #-208]
  410534:	ldr	w9, [x8]
  410538:	cbnz	w9, 4105c4 <printf@plt+0xe8f4>
  41053c:	sub	x0, x29, #0x80
  410540:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  410544:	add	x1, x1, #0x2e9
  410548:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  41054c:	b	410550 <printf@plt+0xe880>
  410550:	sub	x0, x29, #0x20
  410554:	sub	x1, x29, #0x80
  410558:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  41055c:	b	410560 <printf@plt+0xe890>
  410560:	sub	x0, x29, #0x80
  410564:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410568:	b	410608 <printf@plt+0xe938>
  41056c:	stur	x0, [x29, #-56]
  410570:	stur	w1, [x29, #-60]
  410574:	b	410c1c <printf@plt+0xef4c>
  410578:	stur	x0, [x29, #-56]
  41057c:	stur	w1, [x29, #-60]
  410580:	b	410c14 <printf@plt+0xef44>
  410584:	stur	x0, [x29, #-56]
  410588:	stur	w1, [x29, #-60]
  41058c:	b	410c0c <printf@plt+0xef3c>
  410590:	stur	x0, [x29, #-56]
  410594:	stur	w1, [x29, #-60]
  410598:	b	410c04 <printf@plt+0xef34>
  41059c:	stur	x0, [x29, #-56]
  4105a0:	stur	w1, [x29, #-60]
  4105a4:	sub	x0, x29, #0x70
  4105a8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4105ac:	b	410c04 <printf@plt+0xef34>
  4105b0:	stur	x0, [x29, #-56]
  4105b4:	stur	w1, [x29, #-60]
  4105b8:	sub	x0, x29, #0x80
  4105bc:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4105c0:	b	410c04 <printf@plt+0xef34>
  4105c4:	sub	x0, x29, #0x90
  4105c8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4105cc:	add	x1, x1, #0x2f0
  4105d0:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  4105d4:	b	4105d8 <printf@plt+0xe908>
  4105d8:	sub	x0, x29, #0x20
  4105dc:	sub	x1, x29, #0x90
  4105e0:	bl	426ec8 <_ZdlPvm@@Base+0x1610>
  4105e4:	b	4105e8 <printf@plt+0xe918>
  4105e8:	sub	x0, x29, #0x90
  4105ec:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4105f0:	b	410608 <printf@plt+0xe938>
  4105f4:	stur	x0, [x29, #-56]
  4105f8:	stur	w1, [x29, #-60]
  4105fc:	sub	x0, x29, #0x90
  410600:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410604:	b	410c04 <printf@plt+0xef34>
  410608:	sub	x0, x29, #0x20
  41060c:	mov	w8, wzr
  410610:	mov	w1, w8
  410614:	bl	412598 <printf@plt+0x108c8>
  410618:	b	41061c <printf@plt+0xe94c>
  41061c:	ldr	x8, [sp, #192]
  410620:	add	x0, x8, #0x38
  410624:	sub	x8, x29, #0xa0
  410628:	bl	40293c <printf@plt+0xc6c>
  41062c:	b	410630 <printf@plt+0xe960>
  410630:	sub	x0, x29, #0x50
  410634:	sub	x1, x29, #0xa0
  410638:	bl	426a30 <_ZdlPvm@@Base+0x1178>
  41063c:	b	410640 <printf@plt+0xe970>
  410640:	sub	x0, x29, #0xa0
  410644:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410648:	sub	x0, x29, #0x50
  41064c:	mov	w8, wzr
  410650:	mov	w1, w8
  410654:	bl	412598 <printf@plt+0x108c8>
  410658:	b	41065c <printf@plt+0xe98c>
  41065c:	sub	x0, x29, #0x60
  410660:	sub	x1, x29, #0x50
  410664:	bl	426a30 <_ZdlPvm@@Base+0x1178>
  410668:	b	41066c <printf@plt+0xe99c>
  41066c:	ldr	x8, [sp, #192]
  410670:	add	x0, x8, #0x38
  410674:	bl	402674 <printf@plt+0x9a4>
  410678:	str	x0, [sp, #184]
  41067c:	b	410680 <printf@plt+0xe9b0>
  410680:	ldr	x8, [sp, #184]
  410684:	cbz	x8, 410ae4 <printf@plt+0xee14>
  410688:	ldr	x8, [sp, #192]
  41068c:	add	x0, x8, #0x38
  410690:	bl	402674 <printf@plt+0x9a4>
  410694:	str	x0, [sp, #176]
  410698:	b	41069c <printf@plt+0xe9cc>
  41069c:	ldr	x0, [sp, #176]
  4106a0:	mov	x8, xzr
  4106a4:	mov	x1, x8
  4106a8:	mov	w9, wzr
  4106ac:	mov	w2, w9
  4106b0:	bl	401cc0 <fseek@plt>
  4106b4:	str	w0, [sp, #172]
  4106b8:	b	4106bc <printf@plt+0xe9ec>
  4106bc:	ldr	w8, [sp, #172]
  4106c0:	cmp	w8, #0x0
  4106c4:	cset	w9, ge  // ge = tcont
  4106c8:	tbnz	w9, #0, 410700 <printf@plt+0xea30>
  4106cc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4106d0:	add	x0, x0, #0x760
  4106d4:	ldr	x1, [sp, #208]
  4106d8:	ldr	x2, [sp, #208]
  4106dc:	ldr	x3, [sp, #208]
  4106e0:	bl	41d068 <printf@plt+0x1b398>
  4106e4:	b	4106e8 <printf@plt+0xea18>
  4106e8:	b	410700 <printf@plt+0xea30>
  4106ec:	stur	x0, [x29, #-56]
  4106f0:	stur	w1, [x29, #-60]
  4106f4:	sub	x0, x29, #0xa0
  4106f8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4106fc:	b	410c04 <printf@plt+0xef34>
  410700:	ldr	x8, [sp, #192]
  410704:	add	x0, x8, #0x50
  410708:	add	x9, x8, #0x38
  41070c:	str	x0, [sp, #160]
  410710:	mov	x0, x9
  410714:	bl	402674 <printf@plt+0x9a4>
  410718:	str	x0, [sp, #152]
  41071c:	b	410720 <printf@plt+0xea50>
  410720:	ldr	x0, [sp, #160]
  410724:	ldr	x1, [sp, #152]
  410728:	bl	416a14 <printf@plt+0x14d44>
  41072c:	b	410730 <printf@plt+0xea60>
  410730:	ldr	x8, [sp, #192]
  410734:	add	x0, x8, #0x38
  410738:	bl	402674 <printf@plt+0x9a4>
  41073c:	str	x0, [sp, #144]
  410740:	b	410744 <printf@plt+0xea74>
  410744:	ldr	x0, [sp, #144]
  410748:	bl	401940 <fclose@plt>
  41074c:	b	410750 <printf@plt+0xea80>
  410750:	ldr	x8, [sp, #192]
  410754:	add	x0, x8, #0x38
  410758:	bl	4026d0 <printf@plt+0xa00>
  41075c:	b	410760 <printf@plt+0xea90>
  410760:	ldr	x8, [sp, #192]
  410764:	add	x0, x8, #0x38
  410768:	bl	4028a4 <printf@plt+0xbd4>
  41076c:	str	w0, [sp, #140]
  410770:	b	410774 <printf@plt+0xeaa4>
  410774:	ldr	w8, [sp, #140]
  410778:	cbz	w8, 410aa8 <printf@plt+0xedd8>
  41077c:	ldur	w8, [x29, #-12]
  410780:	cmp	w8, #0x1
  410784:	b.le	4107a4 <printf@plt+0xead4>
  410788:	ldr	x0, [sp, #192]
  41078c:	sub	x1, x29, #0x20
  410790:	sub	x2, x29, #0x30
  410794:	sub	x3, x29, #0x50
  410798:	sub	x4, x29, #0x60
  41079c:	bl	41007c <printf@plt+0xe3ac>
  4107a0:	b	4107a4 <printf@plt+0xead4>
  4107a4:	sub	x0, x29, #0x30
  4107a8:	sub	x1, x29, #0x60
  4107ac:	bl	426a30 <_ZdlPvm@@Base+0x1178>
  4107b0:	b	4107b4 <printf@plt+0xeae4>
  4107b4:	sub	x0, x29, #0x60
  4107b8:	sub	x1, x29, #0x50
  4107bc:	bl	426a30 <_ZdlPvm@@Base+0x1178>
  4107c0:	b	4107c4 <printf@plt+0xeaf4>
  4107c4:	ldr	x8, [sp, #192]
  4107c8:	add	x0, x8, #0x38
  4107cc:	sub	x8, x29, #0xb8
  4107d0:	bl	40293c <printf@plt+0xc6c>
  4107d4:	b	4107d8 <printf@plt+0xeb08>
  4107d8:	sub	x0, x29, #0x50
  4107dc:	sub	x1, x29, #0xb8
  4107e0:	bl	426a30 <_ZdlPvm@@Base+0x1178>
  4107e4:	b	4107e8 <printf@plt+0xeb18>
  4107e8:	sub	x0, x29, #0xb8
  4107ec:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4107f0:	sub	x0, x29, #0x50
  4107f4:	mov	w8, wzr
  4107f8:	mov	w1, w8
  4107fc:	bl	412598 <printf@plt+0x108c8>
  410800:	b	410804 <printf@plt+0xeb34>
  410804:	ldr	x8, [sp, #192]
  410808:	add	x0, x8, #0x38
  41080c:	sub	x8, x29, #0xc8
  410810:	bl	4028e0 <printf@plt+0xc10>
  410814:	b	410818 <printf@plt+0xeb48>
  410818:	sub	x0, x29, #0xc8
  41081c:	mov	w8, wzr
  410820:	mov	w1, w8
  410824:	bl	412598 <printf@plt+0x108c8>
  410828:	b	41082c <printf@plt+0xeb5c>
  41082c:	ldr	x8, [sp, #216]
  410830:	ldr	x0, [x8]
  410834:	bl	401b00 <fflush@plt>
  410838:	b	41083c <printf@plt+0xeb6c>
  41083c:	sub	x0, x29, #0xc8
  410840:	bl	412350 <printf@plt+0x10680>
  410844:	str	x0, [sp, #128]
  410848:	b	41084c <printf@plt+0xeb7c>
  41084c:	ldr	x8, [sp, #216]
  410850:	ldr	x2, [x8]
  410854:	ldr	x0, [sp, #128]
  410858:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  41085c:	add	x1, x1, #0x632
  410860:	bl	4019c0 <freopen@plt>
  410864:	b	410868 <printf@plt+0xeb98>
  410868:	ldur	w8, [x29, #-12]
  41086c:	add	w8, w8, #0x1
  410870:	stur	w8, [x29, #-12]
  410874:	ldur	x9, [x29, #-208]
  410878:	ldr	w8, [x9]
  41087c:	cbnz	w8, 4108b8 <printf@plt+0xebe8>
  410880:	ldr	x0, [sp, #192]
  410884:	bl	410c2c <printf@plt+0xef5c>
  410888:	b	41088c <printf@plt+0xebbc>
  41088c:	b	4108b8 <printf@plt+0xebe8>
  410890:	stur	x0, [x29, #-56]
  410894:	stur	w1, [x29, #-60]
  410898:	sub	x0, x29, #0xb8
  41089c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4108a0:	b	410c04 <printf@plt+0xef34>
  4108a4:	stur	x0, [x29, #-56]
  4108a8:	stur	w1, [x29, #-60]
  4108ac:	sub	x0, x29, #0xc8
  4108b0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4108b4:	b	410c04 <printf@plt+0xef34>
  4108b8:	ldr	x8, [sp, #192]
  4108bc:	add	x0, x8, #0x50
  4108c0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4108c4:	add	x1, x1, #0x77f
  4108c8:	bl	416c78 <printf@plt+0x14fa8>
  4108cc:	str	x0, [sp, #120]
  4108d0:	b	4108d4 <printf@plt+0xec04>
  4108d4:	ldr	x0, [sp, #120]
  4108d8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4108dc:	add	x1, x1, #0x78e
  4108e0:	bl	416d24 <printf@plt+0x15054>
  4108e4:	str	x0, [sp, #112]
  4108e8:	b	4108ec <printf@plt+0xec1c>
  4108ec:	ldr	x0, [sp, #112]
  4108f0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4108f4:	add	x1, x1, #0x795
  4108f8:	bl	416d24 <printf@plt+0x15054>
  4108fc:	str	x0, [sp, #104]
  410900:	b	410904 <printf@plt+0xec34>
  410904:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410908:	add	x8, x8, #0xf18
  41090c:	ldr	x1, [x8]
  410910:	ldr	x0, [sp, #104]
  410914:	bl	416d24 <printf@plt+0x15054>
  410918:	str	x0, [sp, #96]
  41091c:	b	410920 <printf@plt+0xec50>
  410920:	ldr	x0, [sp, #96]
  410924:	bl	416e98 <printf@plt+0x151c8>
  410928:	b	41092c <printf@plt+0xec5c>
  41092c:	bl	41ca34 <printf@plt+0x1ad64>
  410930:	str	x0, [sp, #88]
  410934:	b	410938 <printf@plt+0xec68>
  410938:	ldr	x8, [sp, #88]
  41093c:	stur	x8, [x29, #-168]
  410940:	ldr	x9, [sp, #192]
  410944:	add	x0, x9, #0x50
  410948:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  41094c:	add	x1, x1, #0x79e
  410950:	bl	416c78 <printf@plt+0x14fa8>
  410954:	str	x0, [sp, #80]
  410958:	b	41095c <printf@plt+0xec8c>
  41095c:	sub	x8, x29, #0xa8
  410960:	mov	x0, x8
  410964:	str	x8, [sp, #72]
  410968:	bl	401910 <ctime@plt>
  41096c:	ldr	x8, [sp, #72]
  410970:	str	x0, [sp, #64]
  410974:	mov	x0, x8
  410978:	bl	401910 <ctime@plt>
  41097c:	bl	4018e0 <strlen@plt>
  410980:	subs	x8, x0, #0x1
  410984:	ldr	x0, [sp, #80]
  410988:	ldr	x1, [sp, #64]
  41098c:	mov	w2, w8
  410990:	bl	417140 <printf@plt+0x15470>
  410994:	str	x0, [sp, #56]
  410998:	b	41099c <printf@plt+0xeccc>
  41099c:	ldr	x0, [sp, #56]
  4109a0:	bl	416e98 <printf@plt+0x151c8>
  4109a4:	b	4109a8 <printf@plt+0xecd8>
  4109a8:	ldur	x8, [x29, #-208]
  4109ac:	ldr	w9, [x8]
  4109b0:	cmp	w9, #0x1
  4109b4:	b.ne	4109c4 <printf@plt+0xecf4>  // b.any
  4109b8:	ldr	x0, [sp, #192]
  4109bc:	bl	410c2c <printf@plt+0xef5c>
  4109c0:	b	4109c4 <printf@plt+0xecf4>
  4109c4:	ldr	x8, [sp, #192]
  4109c8:	add	x0, x8, #0x50
  4109cc:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4109d0:	add	x1, x1, #0x57f
  4109d4:	bl	416d24 <printf@plt+0x15054>
  4109d8:	b	4109dc <printf@plt+0xed0c>
  4109dc:	ldr	x8, [sp, #192]
  4109e0:	add	x0, x8, #0x50
  4109e4:	sub	x9, x29, #0xc8
  4109e8:	str	x0, [sp, #48]
  4109ec:	mov	x0, x9
  4109f0:	bl	412350 <printf@plt+0x10680>
  4109f4:	str	x0, [sp, #40]
  4109f8:	b	4109fc <printf@plt+0xed2c>
  4109fc:	ldr	x0, [sp, #48]
  410a00:	ldr	x1, [sp, #40]
  410a04:	bl	416d24 <printf@plt+0x15054>
  410a08:	b	410a0c <printf@plt+0xed3c>
  410a0c:	ldr	x8, [sp, #192]
  410a10:	add	x0, x8, #0x50
  410a14:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  410a18:	add	x1, x1, #0x5ad
  410a1c:	bl	416d24 <printf@plt+0x15054>
  410a20:	str	x0, [sp, #32]
  410a24:	b	410a28 <printf@plt+0xed58>
  410a28:	ldr	x0, [sp, #32]
  410a2c:	bl	416ef4 <printf@plt+0x15224>
  410a30:	str	x0, [sp, #24]
  410a34:	b	410a38 <printf@plt+0xed68>
  410a38:	ldr	x0, [sp, #24]
  410a3c:	bl	416ef4 <printf@plt+0x15224>
  410a40:	b	410a44 <printf@plt+0xed74>
  410a44:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410a48:	add	x0, x0, #0xf58
  410a4c:	bl	412350 <printf@plt+0x10680>
  410a50:	str	x0, [sp, #16]
  410a54:	b	410a58 <printf@plt+0xed88>
  410a58:	ldr	x8, [sp, #216]
  410a5c:	ldr	x1, [x8]
  410a60:	ldr	x0, [sp, #16]
  410a64:	bl	401890 <fputs@plt>
  410a68:	b	410a6c <printf@plt+0xed9c>
  410a6c:	ldr	x8, [sp, #216]
  410a70:	ldr	x1, [x8]
  410a74:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410a78:	add	x0, x0, #0x7ad
  410a7c:	bl	401890 <fputs@plt>
  410a80:	b	410a84 <printf@plt+0xedb4>
  410a84:	ldr	x0, [sp, #192]
  410a88:	sub	x1, x29, #0x20
  410a8c:	sub	x2, x29, #0x30
  410a90:	sub	x3, x29, #0x50
  410a94:	sub	x4, x29, #0x60
  410a98:	bl	41007c <printf@plt+0xe3ac>
  410a9c:	b	410aa0 <printf@plt+0xedd0>
  410aa0:	sub	x0, x29, #0xc8
  410aa4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410aa8:	ldr	x8, [sp, #192]
  410aac:	add	x0, x8, #0x38
  410ab0:	bl	402868 <printf@plt+0xb98>
  410ab4:	str	w0, [sp, #12]
  410ab8:	b	410abc <printf@plt+0xedec>
  410abc:	ldr	w8, [sp, #12]
  410ac0:	cbz	w8, 410ae0 <printf@plt+0xee10>
  410ac4:	ldr	x8, [sp, #192]
  410ac8:	add	x0, x8, #0x1a0
  410acc:	ldr	x9, [sp, #216]
  410ad0:	ldr	x1, [x9]
  410ad4:	mov	w2, #0x1                   	// #1
  410ad8:	bl	405b2c <printf@plt+0x3e5c>
  410adc:	b	410ae0 <printf@plt+0xee10>
  410ae0:	b	41066c <printf@plt+0xe99c>
  410ae4:	ldur	w8, [x29, #-12]
  410ae8:	cmp	w8, #0x1
  410aec:	b.le	410b10 <printf@plt+0xee40>
  410af0:	ldr	x0, [sp, #192]
  410af4:	sub	x1, x29, #0x20
  410af8:	sub	x2, x29, #0x30
  410afc:	sub	x3, x29, #0x50
  410b00:	sub	x4, x29, #0x60
  410b04:	bl	41007c <printf@plt+0xe3ac>
  410b08:	b	410b0c <printf@plt+0xee3c>
  410b0c:	b	410bd4 <printf@plt+0xef04>
  410b10:	ldr	x8, [sp, #192]
  410b14:	ldr	x0, [x8, #536]
  410b18:	bl	415614 <printf@plt+0x13944>
  410b1c:	b	410b20 <printf@plt+0xee50>
  410b20:	bl	410360 <printf@plt+0xe690>
  410b24:	b	410b28 <printf@plt+0xee58>
  410b28:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410b2c:	add	x8, x8, #0xf84
  410b30:	ldr	w9, [x8]
  410b34:	cbz	w9, 410bd4 <printf@plt+0xef04>
  410b38:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410b3c:	add	x8, x8, #0xf80
  410b40:	ldr	w9, [x8]
  410b44:	cbz	w9, 410b60 <printf@plt+0xee90>
  410b48:	ldr	x8, [sp, #216]
  410b4c:	ldr	x1, [x8]
  410b50:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410b54:	add	x0, x0, #0x5e2
  410b58:	bl	401890 <fputs@plt>
  410b5c:	b	410b60 <printf@plt+0xee90>
  410b60:	ldr	x0, [sp, #192]
  410b64:	mov	w1, #0x1                   	// #1
  410b68:	bl	4103c4 <printf@plt+0xe6f4>
  410b6c:	b	410b70 <printf@plt+0xeea0>
  410b70:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410b74:	add	x8, x8, #0xf80
  410b78:	ldr	w9, [x8]
  410b7c:	cbz	w9, 410bcc <printf@plt+0xeefc>
  410b80:	ldr	x8, [sp, #216]
  410b84:	ldr	x1, [x8]
  410b88:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410b8c:	add	x0, x0, #0x6c5
  410b90:	bl	401890 <fputs@plt>
  410b94:	b	410b98 <printf@plt+0xeec8>
  410b98:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410b9c:	add	x8, x8, #0xf18
  410ba0:	ldr	x0, [x8]
  410ba4:	ldr	x8, [sp, #216]
  410ba8:	ldr	x1, [x8]
  410bac:	bl	401890 <fputs@plt>
  410bb0:	b	410bb4 <printf@plt+0xeee4>
  410bb4:	ldr	x8, [sp, #216]
  410bb8:	ldr	x1, [x8]
  410bbc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410bc0:	add	x0, x0, #0x73b
  410bc4:	bl	401890 <fputs@plt>
  410bc8:	b	410bcc <printf@plt+0xeefc>
  410bcc:	bl	410360 <printf@plt+0xe690>
  410bd0:	b	410bd4 <printf@plt+0xef04>
  410bd4:	sub	x0, x29, #0x60
  410bd8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410bdc:	sub	x0, x29, #0x50
  410be0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410be4:	sub	x0, x29, #0x30
  410be8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410bec:	sub	x0, x29, #0x20
  410bf0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410bf4:	ldr	x28, [sp, #448]
  410bf8:	ldp	x29, x30, [sp, #432]
  410bfc:	add	sp, sp, #0x1d0
  410c00:	ret
  410c04:	sub	x0, x29, #0x60
  410c08:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410c0c:	sub	x0, x29, #0x50
  410c10:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410c14:	sub	x0, x29, #0x30
  410c18:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410c1c:	sub	x0, x29, #0x20
  410c20:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410c24:	ldur	x0, [x29, #-56]
  410c28:	bl	401c50 <_Unwind_Resume@plt>
  410c2c:	sub	sp, sp, #0x20
  410c30:	stp	x29, x30, [sp, #16]
  410c34:	add	x29, sp, #0x10
  410c38:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  410c3c:	add	x8, x8, #0x240
  410c40:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410c44:	add	x9, x9, #0xf28
  410c48:	str	x0, [sp, #8]
  410c4c:	ldr	w10, [x8]
  410c50:	cmp	w10, #0x1
  410c54:	str	x9, [sp]
  410c58:	b.ne	410d1c <printf@plt+0xf04c>  // b.any
  410c5c:	ldr	x8, [sp]
  410c60:	ldr	x1, [x8]
  410c64:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410c68:	add	x0, x0, #0x7b6
  410c6c:	bl	401890 <fputs@plt>
  410c70:	ldr	x8, [sp]
  410c74:	ldr	x1, [x8]
  410c78:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410c7c:	add	x9, x9, #0x7f6
  410c80:	mov	x0, x9
  410c84:	bl	401890 <fputs@plt>
  410c88:	ldr	x8, [sp]
  410c8c:	ldr	x1, [x8]
  410c90:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410c94:	add	x9, x9, #0x81f
  410c98:	mov	x0, x9
  410c9c:	bl	401890 <fputs@plt>
  410ca0:	ldr	x8, [sp]
  410ca4:	ldr	x1, [x8]
  410ca8:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410cac:	add	x9, x9, #0x827
  410cb0:	mov	x0, x9
  410cb4:	bl	401890 <fputs@plt>
  410cb8:	ldr	x8, [sp]
  410cbc:	ldr	x1, [x8]
  410cc0:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410cc4:	add	x9, x9, #0x82f
  410cc8:	mov	x0, x9
  410ccc:	bl	401890 <fputs@plt>
  410cd0:	ldr	x8, [sp]
  410cd4:	ldr	x1, [x8]
  410cd8:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410cdc:	add	x9, x9, #0x870
  410ce0:	mov	x0, x9
  410ce4:	bl	401890 <fputs@plt>
  410ce8:	ldr	x8, [sp]
  410cec:	ldr	x1, [x8]
  410cf0:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410cf4:	add	x9, x9, #0x8b8
  410cf8:	mov	x0, x9
  410cfc:	bl	401890 <fputs@plt>
  410d00:	ldr	x8, [sp]
  410d04:	ldr	x1, [x8]
  410d08:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410d0c:	add	x9, x9, #0x8e8
  410d10:	mov	x0, x9
  410d14:	bl	401890 <fputs@plt>
  410d18:	b	410e38 <printf@plt+0xf168>
  410d1c:	ldr	x8, [sp]
  410d20:	ldr	x1, [x8]
  410d24:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410d28:	add	x0, x0, #0x901
  410d2c:	bl	401890 <fputs@plt>
  410d30:	ldr	x8, [sp]
  410d34:	ldr	x1, [x8]
  410d38:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410d3c:	add	x9, x9, #0x92c
  410d40:	mov	x0, x9
  410d44:	bl	401890 <fputs@plt>
  410d48:	ldr	x8, [sp]
  410d4c:	ldr	x1, [x8]
  410d50:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410d54:	add	x9, x9, #0x96f
  410d58:	mov	x0, x9
  410d5c:	bl	401890 <fputs@plt>
  410d60:	ldr	x8, [sp]
  410d64:	ldr	x1, [x8]
  410d68:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410d6c:	add	x9, x9, #0x9a7
  410d70:	mov	x0, x9
  410d74:	bl	401890 <fputs@plt>
  410d78:	ldr	x8, [sp]
  410d7c:	ldr	x1, [x8]
  410d80:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410d84:	add	x9, x9, #0x9e2
  410d88:	mov	x0, x9
  410d8c:	bl	401890 <fputs@plt>
  410d90:	ldr	x8, [sp]
  410d94:	ldr	x1, [x8]
  410d98:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410d9c:	add	x9, x9, #0x827
  410da0:	mov	x0, x9
  410da4:	bl	401890 <fputs@plt>
  410da8:	ldr	x8, [sp]
  410dac:	ldr	x1, [x8]
  410db0:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410db4:	add	x9, x9, #0xa1d
  410db8:	mov	x0, x9
  410dbc:	bl	401890 <fputs@plt>
  410dc0:	ldr	x8, [sp]
  410dc4:	ldr	x1, [x8]
  410dc8:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410dcc:	add	x9, x9, #0xa60
  410dd0:	mov	x0, x9
  410dd4:	bl	401890 <fputs@plt>
  410dd8:	ldr	x8, [sp]
  410ddc:	ldr	x1, [x8]
  410de0:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410de4:	add	x9, x9, #0xaa9
  410de8:	mov	x0, x9
  410dec:	bl	401890 <fputs@plt>
  410df0:	ldr	x8, [sp]
  410df4:	ldr	x1, [x8]
  410df8:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410dfc:	add	x9, x9, #0x8e8
  410e00:	mov	x0, x9
  410e04:	bl	401890 <fputs@plt>
  410e08:	ldr	x8, [sp]
  410e0c:	ldr	x1, [x8]
  410e10:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410e14:	add	x9, x9, #0xada
  410e18:	mov	x0, x9
  410e1c:	bl	401890 <fputs@plt>
  410e20:	ldr	x8, [sp]
  410e24:	ldr	x1, [x8]
  410e28:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410e2c:	add	x9, x9, #0xb01
  410e30:	mov	x0, x9
  410e34:	bl	401890 <fputs@plt>
  410e38:	ldr	x8, [sp]
  410e3c:	ldr	x1, [x8]
  410e40:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  410e44:	add	x0, x0, #0xb27
  410e48:	bl	401890 <fputs@plt>
  410e4c:	ldr	x8, [sp]
  410e50:	ldr	x1, [x8]
  410e54:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410e58:	add	x9, x9, #0xb70
  410e5c:	mov	x0, x9
  410e60:	bl	401890 <fputs@plt>
  410e64:	ldr	x8, [sp]
  410e68:	ldr	x1, [x8]
  410e6c:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410e70:	add	x9, x9, #0xbb9
  410e74:	mov	x0, x9
  410e78:	bl	401890 <fputs@plt>
  410e7c:	ldr	x8, [sp]
  410e80:	ldr	x1, [x8]
  410e84:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410e88:	add	x9, x9, #0xc02
  410e8c:	mov	x0, x9
  410e90:	bl	401890 <fputs@plt>
  410e94:	ldr	x8, [sp]
  410e98:	ldr	x1, [x8]
  410e9c:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  410ea0:	add	x9, x9, #0xc29
  410ea4:	mov	x0, x9
  410ea8:	bl	401890 <fputs@plt>
  410eac:	ldp	x29, x30, [sp, #16]
  410eb0:	add	sp, sp, #0x20
  410eb4:	ret
  410eb8:	sub	sp, sp, #0x90
  410ebc:	stp	x29, x30, [sp, #128]
  410ec0:	add	x29, sp, #0x80
  410ec4:	adrp	x8, 428000 <_ZdlPvm@@Base+0x2748>
  410ec8:	add	x8, x8, #0xdf8
  410ecc:	add	x8, x8, #0x10
  410ed0:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410ed4:	add	x9, x9, #0xf28
  410ed8:	stur	x0, [x29, #-8]
  410edc:	ldur	x10, [x29, #-8]
  410ee0:	str	x8, [x10]
  410ee4:	ldr	x8, [x10, #536]
  410ee8:	stur	x9, [x29, #-40]
  410eec:	stur	x10, [x29, #-48]
  410ef0:	cbz	x8, 410f7c <printf@plt+0xf2ac>
  410ef4:	ldur	x8, [x29, #-48]
  410ef8:	ldr	x0, [x8, #536]
  410efc:	bl	414824 <printf@plt+0x12b54>
  410f00:	b	410f04 <printf@plt+0xf234>
  410f04:	b	410f7c <printf@plt+0xf2ac>
  410f08:	stur	x0, [x29, #-24]
  410f0c:	stur	w1, [x29, #-28]
  410f10:	ldur	x8, [x29, #-48]
  410f14:	add	x0, x8, #0x2a0
  410f18:	adrp	x9, 405000 <printf@plt+0x3330>
  410f1c:	add	x9, x9, #0xea0
  410f20:	blr	x9
  410f24:	ldur	x8, [x29, #-48]
  410f28:	add	x0, x8, #0x1a0
  410f2c:	adrp	x9, 405000 <printf@plt+0x3330>
  410f30:	add	x9, x9, #0xab8
  410f34:	blr	x9
  410f38:	ldur	x8, [x29, #-48]
  410f3c:	add	x0, x8, #0x180
  410f40:	adrp	x9, 405000 <printf@plt+0x3330>
  410f44:	add	x9, x9, #0x990
  410f48:	blr	x9
  410f4c:	ldur	x8, [x29, #-48]
  410f50:	add	x0, x8, #0x110
  410f54:	bl	412380 <printf@plt+0x106b0>
  410f58:	ldur	x8, [x29, #-48]
  410f5c:	add	x0, x8, #0xc8
  410f60:	bl	412380 <printf@plt+0x106b0>
  410f64:	ldur	x8, [x29, #-48]
  410f68:	add	x0, x8, #0xa0
  410f6c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  410f70:	ldur	x0, [x29, #-48]
  410f74:	bl	41a738 <printf@plt+0x18a68>
  410f78:	b	4112a0 <printf@plt+0xf5d0>
  410f7c:	ldur	x8, [x29, #-48]
  410f80:	add	x0, x8, #0x50
  410f84:	bl	416a6c <printf@plt+0x14d9c>
  410f88:	b	410f8c <printf@plt+0xf2bc>
  410f8c:	ldur	x8, [x29, #-48]
  410f90:	add	x0, x8, #0x50
  410f94:	ldur	x9, [x29, #-40]
  410f98:	ldr	x1, [x9]
  410f9c:	bl	4169c8 <printf@plt+0x14cf8>
  410fa0:	b	410fa4 <printf@plt+0xf2d4>
  410fa4:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  410fa8:	add	x8, x8, #0x240
  410fac:	ldr	w9, [x8]
  410fb0:	cbnz	w9, 410fc0 <printf@plt+0xf2f0>
  410fb4:	ldur	x0, [x29, #-48]
  410fb8:	bl	410c2c <printf@plt+0xef5c>
  410fbc:	b	410fc0 <printf@plt+0xf2f0>
  410fc0:	ldur	x8, [x29, #-48]
  410fc4:	add	x0, x8, #0x50
  410fc8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  410fcc:	add	x1, x1, #0x77f
  410fd0:	bl	416c78 <printf@plt+0x14fa8>
  410fd4:	stur	x0, [x29, #-56]
  410fd8:	b	410fdc <printf@plt+0xf30c>
  410fdc:	ldur	x0, [x29, #-56]
  410fe0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  410fe4:	add	x1, x1, #0x78e
  410fe8:	bl	416d24 <printf@plt+0x15054>
  410fec:	str	x0, [sp, #64]
  410ff0:	b	410ff4 <printf@plt+0xf324>
  410ff4:	ldr	x0, [sp, #64]
  410ff8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  410ffc:	add	x1, x1, #0x795
  411000:	bl	416d24 <printf@plt+0x15054>
  411004:	str	x0, [sp, #56]
  411008:	b	41100c <printf@plt+0xf33c>
  41100c:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411010:	add	x8, x8, #0xf18
  411014:	ldr	x1, [x8]
  411018:	ldr	x0, [sp, #56]
  41101c:	bl	416d24 <printf@plt+0x15054>
  411020:	str	x0, [sp, #48]
  411024:	b	411028 <printf@plt+0xf358>
  411028:	ldr	x0, [sp, #48]
  41102c:	bl	416e98 <printf@plt+0x151c8>
  411030:	b	411034 <printf@plt+0xf364>
  411034:	bl	41ca34 <printf@plt+0x1ad64>
  411038:	str	x0, [sp, #40]
  41103c:	b	411040 <printf@plt+0xf370>
  411040:	ldr	x8, [sp, #40]
  411044:	stur	x8, [x29, #-16]
  411048:	ldur	x9, [x29, #-48]
  41104c:	add	x0, x9, #0x50
  411050:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411054:	add	x1, x1, #0x79e
  411058:	bl	416c78 <printf@plt+0x14fa8>
  41105c:	str	x0, [sp, #32]
  411060:	b	411064 <printf@plt+0xf394>
  411064:	sub	x8, x29, #0x10
  411068:	mov	x0, x8
  41106c:	str	x8, [sp, #24]
  411070:	bl	401910 <ctime@plt>
  411074:	ldr	x8, [sp, #24]
  411078:	str	x0, [sp, #16]
  41107c:	mov	x0, x8
  411080:	bl	401910 <ctime@plt>
  411084:	bl	4018e0 <strlen@plt>
  411088:	subs	x8, x0, #0x1
  41108c:	ldr	x0, [sp, #32]
  411090:	ldr	x1, [sp, #16]
  411094:	mov	w2, w8
  411098:	bl	417140 <printf@plt+0x15470>
  41109c:	str	x0, [sp, #8]
  4110a0:	b	4110a4 <printf@plt+0xf3d4>
  4110a4:	ldr	x0, [sp, #8]
  4110a8:	bl	416e98 <printf@plt+0x151c8>
  4110ac:	b	4110b0 <printf@plt+0xf3e0>
  4110b0:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4110b4:	add	x8, x8, #0x240
  4110b8:	ldr	w9, [x8]
  4110bc:	cmp	w9, #0x1
  4110c0:	b.ne	4110d0 <printf@plt+0xf400>  // b.any
  4110c4:	ldur	x0, [x29, #-48]
  4110c8:	bl	410c2c <printf@plt+0xef5c>
  4110cc:	b	4110d0 <printf@plt+0xf400>
  4110d0:	ldur	x0, [x29, #-48]
  4110d4:	mov	w1, #0x1                   	// #1
  4110d8:	bl	40fc64 <printf@plt+0xdf94>
  4110dc:	b	4110e0 <printf@plt+0xf410>
  4110e0:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4110e4:	add	x0, x0, #0xf58
  4110e8:	mov	w8, wzr
  4110ec:	mov	w1, w8
  4110f0:	bl	412598 <printf@plt+0x108c8>
  4110f4:	b	4110f8 <printf@plt+0xf428>
  4110f8:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4110fc:	add	x0, x0, #0xf58
  411100:	bl	412350 <printf@plt+0x10680>
  411104:	str	x0, [sp]
  411108:	b	41110c <printf@plt+0xf43c>
  41110c:	ldur	x8, [x29, #-40]
  411110:	ldr	x1, [x8]
  411114:	ldr	x0, [sp]
  411118:	bl	401890 <fputs@plt>
  41111c:	b	411120 <printf@plt+0xf450>
  411120:	ldur	x8, [x29, #-40]
  411124:	ldr	x1, [x8]
  411128:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41112c:	add	x0, x0, #0x7ad
  411130:	bl	401890 <fputs@plt>
  411134:	b	411138 <printf@plt+0xf468>
  411138:	ldur	x0, [x29, #-48]
  41113c:	bl	40feec <printf@plt+0xe21c>
  411140:	b	411144 <printf@plt+0xf474>
  411144:	ldur	x0, [x29, #-48]
  411148:	mov	w8, wzr
  41114c:	mov	w1, w8
  411150:	bl	40fc64 <printf@plt+0xdf94>
  411154:	b	411158 <printf@plt+0xf488>
  411158:	ldur	x8, [x29, #-48]
  41115c:	add	x0, x8, #0x1a0
  411160:	ldur	x9, [x29, #-40]
  411164:	ldr	x1, [x9]
  411168:	mov	w10, wzr
  41116c:	mov	w2, w10
  411170:	bl	405b2c <printf@plt+0x3e5c>
  411174:	b	411178 <printf@plt+0xf4a8>
  411178:	bl	410360 <printf@plt+0xe690>
  41117c:	b	411180 <printf@plt+0xf4b0>
  411180:	ldur	x8, [x29, #-48]
  411184:	add	x0, x8, #0x50
  411188:	bl	416a6c <printf@plt+0x14d9c>
  41118c:	b	411190 <printf@plt+0xf4c0>
  411190:	ldur	x8, [x29, #-48]
  411194:	add	x0, x8, #0x50
  411198:	bl	416a6c <printf@plt+0x14d9c>
  41119c:	b	4111a0 <printf@plt+0xf4d0>
  4111a0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4111a4:	add	x8, x8, #0xf68
  4111a8:	ldr	w9, [x8]
  4111ac:	cbz	w9, 4111f0 <printf@plt+0xf520>
  4111b0:	ldur	x8, [x29, #-40]
  4111b4:	ldr	x1, [x8]
  4111b8:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4111bc:	add	x0, x0, #0xc33
  4111c0:	bl	401890 <fputs@plt>
  4111c4:	b	4111c8 <printf@plt+0xf4f8>
  4111c8:	ldur	x8, [x29, #-40]
  4111cc:	ldr	x1, [x8]
  4111d0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4111d4:	add	x0, x0, #0xc3c
  4111d8:	bl	401890 <fputs@plt>
  4111dc:	b	4111e0 <printf@plt+0xf510>
  4111e0:	ldur	x0, [x29, #-48]
  4111e4:	bl	410474 <printf@plt+0xe7a4>
  4111e8:	b	4111ec <printf@plt+0xf51c>
  4111ec:	b	41122c <printf@plt+0xf55c>
  4111f0:	ldur	x0, [x29, #-48]
  4111f4:	bl	410474 <printf@plt+0xe7a4>
  4111f8:	b	4111fc <printf@plt+0xf52c>
  4111fc:	ldur	x8, [x29, #-40]
  411200:	ldr	x1, [x8]
  411204:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  411208:	add	x0, x0, #0xc33
  41120c:	bl	401890 <fputs@plt>
  411210:	b	411214 <printf@plt+0xf544>
  411214:	ldur	x8, [x29, #-40]
  411218:	ldr	x1, [x8]
  41121c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  411220:	add	x0, x0, #0xc3c
  411224:	bl	401890 <fputs@plt>
  411228:	b	41122c <printf@plt+0xf55c>
  41122c:	ldur	x8, [x29, #-48]
  411230:	add	x0, x8, #0x2a0
  411234:	adrp	x9, 405000 <printf@plt+0x3330>
  411238:	add	x9, x9, #0xea0
  41123c:	blr	x9
  411240:	ldur	x8, [x29, #-48]
  411244:	add	x0, x8, #0x1a0
  411248:	adrp	x9, 405000 <printf@plt+0x3330>
  41124c:	add	x9, x9, #0xab8
  411250:	blr	x9
  411254:	ldur	x8, [x29, #-48]
  411258:	add	x0, x8, #0x180
  41125c:	adrp	x9, 405000 <printf@plt+0x3330>
  411260:	add	x9, x9, #0x990
  411264:	blr	x9
  411268:	ldur	x8, [x29, #-48]
  41126c:	add	x0, x8, #0x110
  411270:	bl	412380 <printf@plt+0x106b0>
  411274:	ldur	x8, [x29, #-48]
  411278:	add	x0, x8, #0xc8
  41127c:	bl	412380 <printf@plt+0x106b0>
  411280:	ldur	x8, [x29, #-48]
  411284:	add	x0, x8, #0xa0
  411288:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  41128c:	ldur	x0, [x29, #-48]
  411290:	bl	41a738 <printf@plt+0x18a68>
  411294:	ldp	x29, x30, [sp, #128]
  411298:	add	sp, sp, #0x90
  41129c:	ret
  4112a0:	ldur	x0, [x29, #-24]
  4112a4:	bl	4127f4 <printf@plt+0x10b24>
  4112a8:	sub	sp, sp, #0x20
  4112ac:	stp	x29, x30, [sp, #16]
  4112b0:	add	x29, sp, #0x10
  4112b4:	adrp	x8, 410000 <printf@plt+0xe330>
  4112b8:	add	x8, x8, #0xeb8
  4112bc:	str	x0, [sp, #8]
  4112c0:	ldr	x9, [sp, #8]
  4112c4:	mov	x0, x9
  4112c8:	str	x9, [sp]
  4112cc:	blr	x8
  4112d0:	ldr	x0, [sp]
  4112d4:	bl	42588c <_ZdlPv@@Base>
  4112d8:	ldp	x29, x30, [sp, #16]
  4112dc:	add	sp, sp, #0x20
  4112e0:	ret
  4112e4:	sub	sp, sp, #0x70
  4112e8:	stp	x29, x30, [sp, #96]
  4112ec:	add	x29, sp, #0x60
  4112f0:	stur	x0, [x29, #-16]
  4112f4:	stur	w1, [x29, #-20]
  4112f8:	stur	x2, [x29, #-32]
  4112fc:	stur	x3, [x29, #-40]
  411300:	str	x4, [sp, #48]
  411304:	ldur	x8, [x29, #-16]
  411308:	cbnz	x8, 41133c <printf@plt+0xf66c>
  41130c:	ldur	w2, [x29, #-20]
  411310:	add	x8, sp, #0x12
  411314:	mov	x0, x8
  411318:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41131c:	add	x1, x1, #0x8c9
  411320:	str	x8, [sp]
  411324:	bl	401a00 <sprintf@plt>
  411328:	ldr	x8, [sp]
  41132c:	mov	x0, x8
  411330:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  411334:	stur	x0, [x29, #-8]
  411338:	b	4113d4 <printf@plt+0xf704>
  41133c:	ldur	x8, [x29, #-16]
  411340:	str	x8, [sp, #8]
  411344:	ldr	x8, [sp, #8]
  411348:	ldrb	w9, [x8]
  41134c:	cmp	w9, #0x3d
  411350:	b.ne	411364 <printf@plt+0xf694>  // b.any
  411354:	ldr	x8, [sp, #8]
  411358:	add	x8, x8, #0x1
  41135c:	str	x8, [sp, #8]
  411360:	b	411344 <printf@plt+0xf674>
  411364:	ldr	x0, [sp, #8]
  411368:	bl	401a30 <atoi@plt>
  41136c:	ldur	w8, [x29, #-20]
  411370:	cmp	w0, w8
  411374:	b.eq	4113cc <printf@plt+0xf6fc>  // b.none
  411378:	ldur	x8, [x29, #-40]
  41137c:	cbnz	x8, 41138c <printf@plt+0xf6bc>
  411380:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  411384:	add	x8, x8, #0x95
  411388:	stur	x8, [x29, #-40]
  41138c:	ldr	x8, [sp, #48]
  411390:	cbnz	x8, 4113a0 <printf@plt+0xf6d0>
  411394:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  411398:	add	x8, x8, #0x9b
  41139c:	str	x8, [sp, #48]
  4113a0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4113a4:	add	x8, x8, #0xf30
  4113a8:	ldr	x0, [x8]
  4113ac:	ldur	x2, [x29, #-40]
  4113b0:	ldr	x3, [sp, #48]
  4113b4:	ldur	x4, [x29, #-32]
  4113b8:	ldur	w5, [x29, #-20]
  4113bc:	ldur	x6, [x29, #-16]
  4113c0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4113c4:	add	x1, x1, #0xc45
  4113c8:	bl	4018f0 <fprintf@plt>
  4113cc:	ldur	x8, [x29, #-16]
  4113d0:	stur	x8, [x29, #-8]
  4113d4:	ldur	x0, [x29, #-8]
  4113d8:	ldp	x29, x30, [sp, #96]
  4113dc:	add	sp, sp, #0x70
  4113e0:	ret
  4113e4:	sub	sp, sp, #0xf0
  4113e8:	stp	x29, x30, [sp, #224]
  4113ec:	add	x29, sp, #0xe0
  4113f0:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4113f4:	add	x8, x8, #0xc8c
  4113f8:	sub	x9, x29, #0x28
  4113fc:	stur	x0, [x29, #-8]
  411400:	stur	w1, [x29, #-12]
  411404:	stur	w2, [x29, #-16]
  411408:	stur	w3, [x29, #-20]
  41140c:	stur	w4, [x29, #-24]
  411410:	stur	x5, [x29, #-32]
  411414:	ldur	x10, [x29, #-8]
  411418:	ldur	x0, [x29, #-32]
  41141c:	mov	x1, x9
  411420:	str	x8, [sp, #104]
  411424:	str	x9, [sp, #96]
  411428:	str	x10, [sp, #88]
  41142c:	bl	41160c <printf@plt+0xf93c>
  411430:	stur	x0, [x29, #-48]
  411434:	ldur	x0, [x29, #-40]
  411438:	ldr	x1, [sp, #96]
  41143c:	bl	41160c <printf@plt+0xf93c>
  411440:	stur	x0, [x29, #-56]
  411444:	ldur	x0, [x29, #-40]
  411448:	ldr	x1, [sp, #96]
  41144c:	bl	41160c <printf@plt+0xf93c>
  411450:	stur	x0, [x29, #-64]
  411454:	ldur	x0, [x29, #-40]
  411458:	ldr	x1, [sp, #96]
  41145c:	bl	41160c <printf@plt+0xf93c>
  411460:	stur	x0, [x29, #-72]
  411464:	ldur	x0, [x29, #-40]
  411468:	ldr	x1, [sp, #96]
  41146c:	bl	41160c <printf@plt+0xf93c>
  411470:	stur	x0, [x29, #-80]
  411474:	ldur	x0, [x29, #-48]
  411478:	ldr	x1, [sp, #104]
  41147c:	bl	401b80 <strcmp@plt>
  411480:	cbnz	w0, 4114ec <printf@plt+0xf81c>
  411484:	ldr	x8, [sp, #88]
  411488:	add	x0, x8, #0x2a0
  41148c:	ldur	x1, [x29, #-48]
  411490:	ldur	x2, [x29, #-56]
  411494:	ldur	x9, [x29, #-64]
  411498:	ldur	w10, [x29, #-16]
  41149c:	ldur	x11, [x29, #-56]
  4114a0:	ldur	x3, [x29, #-72]
  4114a4:	ldur	x4, [x29, #-80]
  4114a8:	str	x0, [sp, #80]
  4114ac:	mov	x0, x9
  4114b0:	str	x1, [sp, #72]
  4114b4:	mov	w1, w10
  4114b8:	str	x2, [sp, #64]
  4114bc:	mov	x2, x11
  4114c0:	bl	4112e4 <printf@plt+0xf614>
  4114c4:	ldur	x4, [x29, #-72]
  4114c8:	ldur	x5, [x29, #-80]
  4114cc:	ldr	x8, [sp, #80]
  4114d0:	str	x0, [sp, #56]
  4114d4:	mov	x0, x8
  4114d8:	ldr	x1, [sp, #72]
  4114dc:	ldr	x2, [sp, #64]
  4114e0:	ldr	x3, [sp, #56]
  4114e4:	bl	406230 <printf@plt+0x4560>
  4114e8:	b	4115f8 <printf@plt+0xf928>
  4114ec:	ldur	x0, [x29, #-48]
  4114f0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4114f4:	add	x1, x1, #0xc99
  4114f8:	bl	401b80 <strcmp@plt>
  4114fc:	cbnz	w0, 411568 <printf@plt+0xf898>
  411500:	ldr	x8, [sp, #88]
  411504:	add	x0, x8, #0x2a0
  411508:	ldur	x1, [x29, #-48]
  41150c:	ldur	x2, [x29, #-56]
  411510:	ldur	x9, [x29, #-64]
  411514:	ldur	w10, [x29, #-12]
  411518:	ldur	x11, [x29, #-56]
  41151c:	ldur	x3, [x29, #-72]
  411520:	ldur	x4, [x29, #-80]
  411524:	str	x0, [sp, #48]
  411528:	mov	x0, x9
  41152c:	str	x1, [sp, #40]
  411530:	mov	w1, w10
  411534:	str	x2, [sp, #32]
  411538:	mov	x2, x11
  41153c:	bl	4112e4 <printf@plt+0xf614>
  411540:	ldur	x4, [x29, #-72]
  411544:	ldur	x5, [x29, #-80]
  411548:	ldr	x8, [sp, #48]
  41154c:	str	x0, [sp, #24]
  411550:	mov	x0, x8
  411554:	ldr	x1, [sp, #40]
  411558:	ldr	x2, [sp, #32]
  41155c:	ldr	x3, [sp, #24]
  411560:	bl	406284 <printf@plt+0x45b4>
  411564:	b	4115f8 <printf@plt+0xf928>
  411568:	ldur	x0, [x29, #-48]
  41156c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411570:	add	x1, x1, #0xca6
  411574:	mov	x2, #0xb                   	// #11
  411578:	bl	401a90 <strncmp@plt>
  41157c:	cbnz	w0, 4115f8 <printf@plt+0xf928>
  411580:	ldr	x8, [sp, #88]
  411584:	ldr	x0, [x8, #528]
  411588:	add	x1, x8, #0xc8
  41158c:	ldur	x9, [x29, #-32]
  411590:	sub	x10, x29, #0x60
  411594:	str	x0, [sp, #16]
  411598:	mov	x0, x10
  41159c:	str	x1, [sp, #8]
  4115a0:	mov	x1, x9
  4115a4:	str	x10, [sp]
  4115a8:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  4115ac:	ldr	x8, [sp, #88]
  4115b0:	ldr	w3, [x8, #608]
  4115b4:	ldur	w4, [x29, #-12]
  4115b8:	ldur	w5, [x29, #-16]
  4115bc:	ldur	w6, [x29, #-20]
  4115c0:	ldur	w7, [x29, #-24]
  4115c4:	ldr	x0, [sp, #16]
  4115c8:	ldr	x1, [sp, #8]
  4115cc:	ldr	x2, [sp]
  4115d0:	bl	404de4 <printf@plt+0x3114>
  4115d4:	b	4115d8 <printf@plt+0xf908>
  4115d8:	sub	x0, x29, #0x60
  4115dc:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4115e0:	b	4115f8 <printf@plt+0xf928>
  4115e4:	stur	x0, [x29, #-104]
  4115e8:	stur	w1, [x29, #-108]
  4115ec:	sub	x0, x29, #0x60
  4115f0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4115f4:	b	411604 <printf@plt+0xf934>
  4115f8:	ldp	x29, x30, [sp, #224]
  4115fc:	add	sp, sp, #0xf0
  411600:	ret
  411604:	ldur	x0, [x29, #-104]
  411608:	bl	401c50 <_Unwind_Resume@plt>
  41160c:	sub	sp, sp, #0x40
  411610:	stp	x29, x30, [sp, #48]
  411614:	add	x29, sp, #0x30
  411618:	stur	x0, [x29, #-16]
  41161c:	str	x1, [sp, #24]
  411620:	str	wzr, [sp, #20]
  411624:	ldur	x8, [x29, #-16]
  411628:	ldrsw	x9, [sp, #20]
  41162c:	ldrb	w10, [x8, x9]
  411630:	mov	w11, #0x0                   	// #0
  411634:	str	w11, [sp, #4]
  411638:	cbz	w10, 411670 <printf@plt+0xf9a0>
  41163c:	ldur	x8, [x29, #-16]
  411640:	ldrsw	x9, [sp, #20]
  411644:	ldrb	w10, [x8, x9]
  411648:	mov	w11, #0x0                   	// #0
  41164c:	cmp	w10, #0x2c
  411650:	str	w11, [sp, #4]
  411654:	b.eq	411670 <printf@plt+0xf9a0>  // b.none
  411658:	ldur	x8, [x29, #-16]
  41165c:	ldrsw	x9, [sp, #20]
  411660:	ldrb	w10, [x8, x9]
  411664:	cmp	w10, #0x5d
  411668:	cset	w10, ne  // ne = any
  41166c:	str	w10, [sp, #4]
  411670:	ldr	w8, [sp, #4]
  411674:	tbnz	w8, #0, 41167c <printf@plt+0xf9ac>
  411678:	b	41168c <printf@plt+0xf9bc>
  41167c:	ldr	w8, [sp, #20]
  411680:	add	w8, w8, #0x1
  411684:	str	w8, [sp, #20]
  411688:	b	411624 <printf@plt+0xf954>
  41168c:	ldr	w8, [sp, #20]
  411690:	cmp	w8, #0x0
  411694:	cset	w8, le
  411698:	tbnz	w8, #0, 41173c <printf@plt+0xfa6c>
  41169c:	ldr	w8, [sp, #20]
  4116a0:	add	w8, w8, #0x1
  4116a4:	mov	w0, w8
  4116a8:	sxtw	x0, w0
  4116ac:	bl	401880 <_Znam@plt>
  4116b0:	str	x0, [sp, #8]
  4116b4:	ldr	x0, [sp, #8]
  4116b8:	ldur	x1, [x29, #-16]
  4116bc:	ldr	w8, [sp, #20]
  4116c0:	add	w8, w8, #0x1
  4116c4:	mov	w2, w8
  4116c8:	sxtw	x2, w2
  4116cc:	bl	4018a0 <memcpy@plt>
  4116d0:	ldr	x9, [sp, #8]
  4116d4:	ldrsw	x10, [sp, #20]
  4116d8:	add	x9, x9, x10
  4116dc:	mov	w8, #0x0                   	// #0
  4116e0:	strb	w8, [x9]
  4116e4:	ldur	x9, [x29, #-16]
  4116e8:	ldrsw	x10, [sp, #20]
  4116ec:	ldrb	w8, [x9, x10]
  4116f0:	cmp	w8, #0x2c
  4116f4:	b.ne	41171c <printf@plt+0xfa4c>  // b.any
  4116f8:	ldur	x8, [x29, #-16]
  4116fc:	ldr	w9, [sp, #20]
  411700:	add	w9, w9, #0x1
  411704:	mov	w0, w9
  411708:	sxtw	x10, w0
  41170c:	add	x8, x8, x10
  411710:	ldr	x10, [sp, #24]
  411714:	str	x8, [x10]
  411718:	b	411730 <printf@plt+0xfa60>
  41171c:	ldur	x8, [x29, #-16]
  411720:	ldrsw	x9, [sp, #20]
  411724:	add	x8, x8, x9
  411728:	ldr	x9, [sp, #24]
  41172c:	str	x8, [x9]
  411730:	ldr	x8, [sp, #8]
  411734:	stur	x8, [x29, #-8]
  411738:	b	411778 <printf@plt+0xfaa8>
  41173c:	ldur	x8, [x29, #-16]
  411740:	ldrsw	x9, [sp, #20]
  411744:	ldrb	w10, [x8, x9]
  411748:	cmp	w10, #0x2c
  41174c:	b.ne	411764 <printf@plt+0xfa94>  // b.any
  411750:	ldur	x8, [x29, #-16]
  411754:	add	x8, x8, #0x1
  411758:	ldr	x9, [sp, #24]
  41175c:	str	x8, [x9]
  411760:	b	411770 <printf@plt+0xfaa0>
  411764:	ldur	x8, [x29, #-16]
  411768:	ldr	x9, [sp, #24]
  41176c:	str	x8, [x9]
  411770:	mov	x8, xzr
  411774:	stur	x8, [x29, #-8]
  411778:	ldur	x0, [x29, #-8]
  41177c:	ldp	x29, x30, [sp, #48]
  411780:	add	sp, sp, #0x40
  411784:	ret
  411788:	sub	sp, sp, #0x1a0
  41178c:	stp	x29, x30, [sp, #384]
  411790:	str	x28, [sp, #400]
  411794:	add	x29, sp, #0x180
  411798:	sub	x8, x29, #0x18
  41179c:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4117a0:	add	x9, x9, #0xb50
  4117a4:	str	x0, [x8, #16]
  4117a8:	str	x1, [x8, #8]
  4117ac:	str	x2, [x8]
  4117b0:	sturb	w3, [x29, #-25]
  4117b4:	ldr	x10, [x8, #16]
  4117b8:	ldurb	w11, [x29, #-25]
  4117bc:	cmp	w11, #0x70
  4117c0:	str	x8, [sp, #128]
  4117c4:	str	x9, [sp, #120]
  4117c8:	str	x10, [sp, #112]
  4117cc:	b.eq	4117d4 <printf@plt+0xfb04>  // b.none
  4117d0:	b	411cdc <printf@plt+0x1000c>
  4117d4:	ldr	x8, [sp, #128]
  4117d8:	ldr	x9, [x8, #8]
  4117dc:	cbz	x9, 411cdc <printf@plt+0x1000c>
  4117e0:	ldr	x0, [sp, #112]
  4117e4:	bl	4070d8 <printf@plt+0x5408>
  4117e8:	ldr	x8, [sp, #128]
  4117ec:	ldr	x9, [x8]
  4117f0:	ldr	w10, [x9]
  4117f4:	cmp	w10, #0x0
  4117f8:	cset	w10, lt  // lt = tstop
  4117fc:	tbnz	w10, #0, 4118dc <printf@plt+0xfc0c>
  411800:	ldr	x8, [sp, #128]
  411804:	ldr	x9, [x8]
  411808:	ldr	w1, [x9]
  41180c:	ldr	x0, [sp, #112]
  411810:	bl	41b208 <printf@plt+0x19538>
  411814:	ldr	x8, [sp, #128]
  411818:	ldr	x9, [x8]
  41181c:	ldr	w2, [x9, #4]
  411820:	ldr	x9, [x8]
  411824:	ldr	w3, [x9, #16]
  411828:	ldr	x9, [x8]
  41182c:	ldr	w4, [x9, #20]
  411830:	ldr	x9, [x8]
  411834:	ldr	w5, [x9]
  411838:	ldr	x9, [x8]
  41183c:	ldr	x1, [x9, #24]
  411840:	sub	x9, x29, #0x88
  411844:	str	x0, [sp, #104]
  411848:	mov	x0, x9
  41184c:	mov	x10, #0x28                  	// #40
  411850:	str	w2, [sp, #100]
  411854:	mov	x2, x10
  411858:	str	w3, [sp, #96]
  41185c:	str	w4, [sp, #92]
  411860:	str	w5, [sp, #88]
  411864:	str	x9, [sp, #80]
  411868:	bl	4018a0 <memcpy@plt>
  41186c:	sub	x0, x29, #0x60
  411870:	ldr	x1, [sp, #104]
  411874:	ldr	w2, [sp, #100]
  411878:	ldr	w3, [sp, #96]
  41187c:	ldr	w4, [sp, #92]
  411880:	ldr	w5, [sp, #88]
  411884:	ldr	x6, [sp, #80]
  411888:	adrp	x8, 402000 <printf@plt+0x330>
  41188c:	add	x8, x8, #0x9f0
  411890:	blr	x8
  411894:	b	411898 <printf@plt+0xfbc8>
  411898:	sub	x0, x29, #0x88
  41189c:	bl	41b374 <printf@plt+0x196a4>
  4118a0:	ldr	x8, [sp, #112]
  4118a4:	add	x0, x8, #0xc8
  4118a8:	sub	x9, x29, #0x60
  4118ac:	mov	x1, x9
  4118b0:	mov	x2, #0x40                  	// #64
  4118b4:	str	x9, [sp, #72]
  4118b8:	bl	4018a0 <memcpy@plt>
  4118bc:	ldr	x0, [sp, #72]
  4118c0:	bl	412380 <printf@plt+0x106b0>
  4118c4:	b	4118dc <printf@plt+0xfc0c>
  4118c8:	stur	x0, [x29, #-144]
  4118cc:	stur	w1, [x29, #-148]
  4118d0:	sub	x0, x29, #0x88
  4118d4:	bl	41b374 <printf@plt+0x196a4>
  4118d8:	b	411cec <printf@plt+0x1001c>
  4118dc:	ldr	x8, [sp, #128]
  4118e0:	ldr	x0, [x8, #8]
  4118e4:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4118e8:	add	x1, x1, #0xcb2
  4118ec:	mov	x2, #0x5                   	// #5
  4118f0:	bl	401a90 <strncmp@plt>
  4118f4:	cbnz	w0, 4119f0 <printf@plt+0xfd20>
  4118f8:	ldr	x8, [sp, #120]
  4118fc:	ldr	w9, [x8]
  411900:	stur	w9, [x29, #-152]
  411904:	ldr	x10, [sp, #112]
  411908:	ldr	x11, [x10, #200]
  41190c:	stur	x11, [x29, #-160]
  411910:	ldur	x11, [x29, #-160]
  411914:	cbnz	x11, 411938 <printf@plt+0xfc68>
  411918:	sub	x1, x29, #0xa4
  41191c:	mov	w8, wzr
  411920:	stur	wzr, [x29, #-164]
  411924:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  411928:	add	x0, x0, #0xcb8
  41192c:	mov	w2, w8
  411930:	bl	41f474 <printf@plt+0x1d7a4>
  411934:	stur	x0, [x29, #-160]
  411938:	ldr	x8, [sp, #112]
  41193c:	ldr	x0, [x8, #528]
  411940:	add	x1, x8, #0xc8
  411944:	ldr	x9, [sp, #128]
  411948:	ldr	x10, [x9, #8]
  41194c:	add	x10, x10, #0x5
  411950:	sub	x11, x29, #0xb8
  411954:	str	x0, [sp, #64]
  411958:	mov	x0, x11
  41195c:	str	x1, [sp, #56]
  411960:	mov	x1, x10
  411964:	str	x11, [sp, #48]
  411968:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  41196c:	ldr	x8, [sp, #112]
  411970:	ldr	w3, [x8, #608]
  411974:	ldr	x9, [sp, #128]
  411978:	ldr	x10, [x9]
  41197c:	ldr	w12, [x10, #12]
  411980:	ldr	x10, [x9]
  411984:	ldr	w13, [x10, #4]
  411988:	ldur	w14, [x29, #-152]
  41198c:	mul	w13, w13, w14
  411990:	mov	w14, #0x48                  	// #72
  411994:	sdiv	w13, w13, w14
  411998:	subs	w4, w12, w13
  41199c:	ldr	x10, [x9]
  4119a0:	ldr	w5, [x10, #8]
  4119a4:	ldr	x10, [x9]
  4119a8:	ldr	w6, [x10, #12]
  4119ac:	ldr	x10, [x9]
  4119b0:	ldr	w7, [x10, #8]
  4119b4:	ldr	x0, [sp, #64]
  4119b8:	ldr	x1, [sp, #56]
  4119bc:	ldr	x2, [sp, #48]
  4119c0:	mov	x10, sp
  4119c4:	str	wzr, [x10]
  4119c8:	bl	4051e4 <printf@plt+0x3514>
  4119cc:	b	4119d0 <printf@plt+0xfd00>
  4119d0:	sub	x0, x29, #0xb8
  4119d4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4119d8:	b	411cdc <printf@plt+0x1000c>
  4119dc:	stur	x0, [x29, #-144]
  4119e0:	stur	w1, [x29, #-148]
  4119e4:	sub	x0, x29, #0xb8
  4119e8:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  4119ec:	b	411cec <printf@plt+0x1001c>
  4119f0:	ldr	x8, [sp, #128]
  4119f4:	ldr	x0, [x8, #8]
  4119f8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4119fc:	add	x1, x1, #0x2f6
  411a00:	mov	x2, #0x9                   	// #9
  411a04:	bl	401a90 <strncmp@plt>
  411a08:	cbz	w0, 411a44 <printf@plt+0xfd74>
  411a0c:	ldr	x8, [sp, #128]
  411a10:	ldr	x0, [x8, #8]
  411a14:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411a18:	add	x1, x1, #0x300
  411a1c:	mov	x2, #0x9                   	// #9
  411a20:	bl	401a90 <strncmp@plt>
  411a24:	cbz	w0, 411a44 <printf@plt+0xfd74>
  411a28:	ldr	x8, [sp, #128]
  411a2c:	ldr	x0, [x8, #8]
  411a30:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411a34:	add	x1, x1, #0x30a
  411a38:	mov	x2, #0x9                   	// #9
  411a3c:	bl	401a90 <strncmp@plt>
  411a40:	cbnz	w0, 411c30 <printf@plt+0xff60>
  411a44:	ldr	x8, [sp, #120]
  411a48:	ldr	w9, [x8]
  411a4c:	stur	w9, [x29, #-188]
  411a50:	ldr	x10, [sp, #112]
  411a54:	ldr	x11, [x10, #200]
  411a58:	str	x11, [sp, #184]
  411a5c:	add	x0, sp, #0xa8
  411a60:	bl	426770 <_ZdlPvm@@Base+0xeb8>
  411a64:	ldr	x8, [sp, #184]
  411a68:	cbnz	x8, 411aa8 <printf@plt+0xfdd8>
  411a6c:	add	x1, sp, #0xa4
  411a70:	mov	w8, wzr
  411a74:	str	wzr, [sp, #164]
  411a78:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  411a7c:	add	x0, x0, #0xcb8
  411a80:	mov	w2, w8
  411a84:	bl	41f474 <printf@plt+0x1d7a4>
  411a88:	str	x0, [sp, #40]
  411a8c:	b	411a90 <printf@plt+0xfdc0>
  411a90:	ldr	x8, [sp, #40]
  411a94:	str	x8, [sp, #184]
  411a98:	b	411aa8 <printf@plt+0xfdd8>
  411a9c:	stur	x0, [x29, #-144]
  411aa0:	stur	w1, [x29, #-148]
  411aa4:	b	411c24 <printf@plt+0xff54>
  411aa8:	ldr	x8, [sp, #128]
  411aac:	ldr	x0, [x8, #8]
  411ab0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411ab4:	add	x1, x1, #0x30a
  411ab8:	mov	x2, #0x9                   	// #9
  411abc:	bl	401a90 <strncmp@plt>
  411ac0:	cbnz	w0, 411b68 <printf@plt+0xfe98>
  411ac4:	ldr	x8, [sp, #128]
  411ac8:	ldr	x9, [x8, #8]
  411acc:	add	x0, x9, #0x9
  411ad0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411ad4:	add	x1, x1, #0xcbb
  411ad8:	mov	x2, #0x6                   	// #6
  411adc:	bl	401a90 <strncmp@plt>
  411ae0:	cbnz	w0, 411b68 <printf@plt+0xfe98>
  411ae4:	ldr	x8, [sp, #128]
  411ae8:	ldr	x9, [x8, #8]
  411aec:	mov	w10, #0x0                   	// #0
  411af0:	strb	w10, [x9, #9]
  411af4:	ldr	x1, [x8, #8]
  411af8:	add	x0, sp, #0xa8
  411afc:	bl	426b50 <_ZdlPvm@@Base+0x1298>
  411b00:	b	411b04 <printf@plt+0xfe34>
  411b04:	add	x0, sp, #0xa8
  411b08:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411b0c:	add	x1, x1, #0xcc2
  411b10:	bl	426e18 <_ZdlPvm@@Base+0x1560>
  411b14:	b	411b18 <printf@plt+0xfe48>
  411b18:	ldr	x8, [sp, #128]
  411b1c:	ldr	x9, [x8, #8]
  411b20:	add	x1, x9, #0xf
  411b24:	add	x0, sp, #0xa8
  411b28:	bl	426e18 <_ZdlPvm@@Base+0x1560>
  411b2c:	b	411b30 <printf@plt+0xfe60>
  411b30:	add	x0, sp, #0xa8
  411b34:	mov	w8, wzr
  411b38:	mov	w1, w8
  411b3c:	bl	412598 <printf@plt+0x108c8>
  411b40:	b	411b44 <printf@plt+0xfe74>
  411b44:	add	x0, sp, #0xa8
  411b48:	mov	w8, wzr
  411b4c:	mov	w1, w8
  411b50:	bl	41269c <printf@plt+0x109cc>
  411b54:	str	x0, [sp, #32]
  411b58:	b	411b5c <printf@plt+0xfe8c>
  411b5c:	ldr	x8, [sp, #32]
  411b60:	ldr	x9, [sp, #128]
  411b64:	str	x8, [x9, #8]
  411b68:	ldr	x8, [sp, #112]
  411b6c:	ldr	x0, [x8, #528]
  411b70:	add	x1, x8, #0xc8
  411b74:	ldr	x9, [sp, #128]
  411b78:	ldr	x10, [x9, #8]
  411b7c:	add	x11, sp, #0x90
  411b80:	str	x0, [sp, #24]
  411b84:	mov	x0, x11
  411b88:	str	x1, [sp, #16]
  411b8c:	mov	x1, x10
  411b90:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  411b94:	b	411b98 <printf@plt+0xfec8>
  411b98:	ldr	x8, [sp, #112]
  411b9c:	ldr	w3, [x8, #608]
  411ba0:	ldr	x9, [sp, #128]
  411ba4:	ldr	x10, [x9]
  411ba8:	ldr	w11, [x10, #12]
  411bac:	ldr	x10, [x9]
  411bb0:	ldr	w12, [x10, #4]
  411bb4:	ldur	w13, [x29, #-188]
  411bb8:	mul	w12, w12, w13
  411bbc:	mov	w13, #0x48                  	// #72
  411bc0:	sdiv	w12, w12, w13
  411bc4:	subs	w4, w11, w12
  411bc8:	ldr	x10, [x9]
  411bcc:	ldr	w5, [x10, #8]
  411bd0:	ldr	x10, [x9]
  411bd4:	ldr	w6, [x10, #12]
  411bd8:	ldr	x10, [x9]
  411bdc:	ldr	w7, [x10, #8]
  411be0:	ldr	x0, [sp, #24]
  411be4:	ldr	x1, [sp, #16]
  411be8:	add	x2, sp, #0x90
  411bec:	mov	x10, sp
  411bf0:	mov	w11, #0x1                   	// #1
  411bf4:	str	w11, [x10]
  411bf8:	bl	4051e4 <printf@plt+0x3514>
  411bfc:	b	411c00 <printf@plt+0xff30>
  411c00:	add	x0, sp, #0x90
  411c04:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  411c08:	add	x0, sp, #0xa8
  411c0c:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  411c10:	b	411cdc <printf@plt+0x1000c>
  411c14:	stur	x0, [x29, #-144]
  411c18:	stur	w1, [x29, #-148]
  411c1c:	add	x0, sp, #0x90
  411c20:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  411c24:	add	x0, sp, #0xa8
  411c28:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  411c2c:	b	411cec <printf@plt+0x1001c>
  411c30:	ldr	x8, [sp, #128]
  411c34:	ldr	x0, [x8, #8]
  411c38:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411c3c:	add	x1, x1, #0xcf4
  411c40:	mov	x2, #0x6                   	// #6
  411c44:	bl	401a90 <strncmp@plt>
  411c48:	cbnz	w0, 411c68 <printf@plt+0xff98>
  411c4c:	ldr	x8, [sp, #128]
  411c50:	ldr	x9, [x8, #8]
  411c54:	add	x0, x9, #0x6
  411c58:	bl	401a30 <atoi@plt>
  411c5c:	ldr	x8, [sp, #112]
  411c60:	str	w0, [x8, #520]
  411c64:	b	411cdc <printf@plt+0x1000c>
  411c68:	ldr	x8, [sp, #128]
  411c6c:	ldr	x0, [x8, #8]
  411c70:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411c74:	add	x1, x1, #0xca6
  411c78:	mov	x2, #0xb                   	// #11
  411c7c:	bl	401a90 <strncmp@plt>
  411c80:	cbnz	w0, 411cdc <printf@plt+0x1000c>
  411c84:	ldr	x8, [sp, #120]
  411c88:	ldr	w9, [x8]
  411c8c:	str	w9, [sp, #140]
  411c90:	ldr	x10, [sp, #128]
  411c94:	ldr	x11, [x10]
  411c98:	ldr	w9, [x11, #12]
  411c9c:	ldr	x11, [x10]
  411ca0:	ldr	w12, [x11, #4]
  411ca4:	ldr	w13, [sp, #140]
  411ca8:	mul	w12, w12, w13
  411cac:	mov	w13, #0x48                  	// #72
  411cb0:	sdiv	w12, w12, w13
  411cb4:	subs	w1, w9, w12
  411cb8:	ldr	x11, [x10]
  411cbc:	ldr	w2, [x11, #8]
  411cc0:	ldr	x11, [x10]
  411cc4:	ldr	w3, [x11, #12]
  411cc8:	ldr	x11, [x10]
  411ccc:	ldr	w4, [x11, #8]
  411cd0:	ldr	x5, [x10, #8]
  411cd4:	ldr	x0, [sp, #112]
  411cd8:	bl	4113e4 <printf@plt+0xf714>
  411cdc:	ldr	x28, [sp, #400]
  411ce0:	ldp	x29, x30, [sp, #384]
  411ce4:	add	sp, sp, #0x1a0
  411ce8:	ret
  411cec:	ldur	x0, [x29, #-144]
  411cf0:	bl	401c50 <_Unwind_Resume@plt>
  411cf4:	sub	sp, sp, #0x100
  411cf8:	stp	x29, x30, [sp, #240]
  411cfc:	add	x29, sp, #0xf0
  411d00:	stur	x0, [x29, #-8]
  411d04:	stur	x1, [x29, #-16]
  411d08:	stur	x2, [x29, #-24]
  411d0c:	sturb	w3, [x29, #-25]
  411d10:	ldur	x8, [x29, #-8]
  411d14:	ldurb	w9, [x29, #-25]
  411d18:	cmp	w9, #0x70
  411d1c:	str	x8, [sp, #64]
  411d20:	b.eq	411d28 <printf@plt+0x10058>  // b.none
  411d24:	b	411eec <printf@plt+0x1021c>
  411d28:	ldur	x8, [x29, #-16]
  411d2c:	cbz	x8, 411eec <printf@plt+0x1021c>
  411d30:	ldr	x0, [sp, #64]
  411d34:	bl	4070d8 <printf@plt+0x5408>
  411d38:	ldur	x8, [x29, #-24]
  411d3c:	ldr	w9, [x8]
  411d40:	cmp	w9, #0x0
  411d44:	cset	w9, lt  // lt = tstop
  411d48:	tbnz	w9, #0, 411e20 <printf@plt+0x10150>
  411d4c:	ldur	x8, [x29, #-24]
  411d50:	ldr	w1, [x8]
  411d54:	ldr	x0, [sp, #64]
  411d58:	bl	41b208 <printf@plt+0x19538>
  411d5c:	ldur	x8, [x29, #-24]
  411d60:	ldr	w2, [x8, #4]
  411d64:	ldur	x8, [x29, #-24]
  411d68:	ldr	w3, [x8, #16]
  411d6c:	ldur	x8, [x29, #-24]
  411d70:	ldr	w4, [x8, #20]
  411d74:	ldur	x8, [x29, #-24]
  411d78:	ldr	w5, [x8]
  411d7c:	ldur	x8, [x29, #-24]
  411d80:	ldr	x1, [x8, #24]
  411d84:	add	x8, sp, #0x68
  411d88:	str	x0, [sp, #56]
  411d8c:	mov	x0, x8
  411d90:	mov	x9, #0x28                  	// #40
  411d94:	str	w2, [sp, #52]
  411d98:	mov	x2, x9
  411d9c:	str	w3, [sp, #48]
  411da0:	str	w4, [sp, #44]
  411da4:	str	w5, [sp, #40]
  411da8:	str	x8, [sp, #32]
  411dac:	bl	4018a0 <memcpy@plt>
  411db0:	sub	x0, x29, #0x60
  411db4:	ldr	x1, [sp, #56]
  411db8:	ldr	w2, [sp, #52]
  411dbc:	ldr	w3, [sp, #48]
  411dc0:	ldr	w4, [sp, #44]
  411dc4:	ldr	w5, [sp, #40]
  411dc8:	ldr	x6, [sp, #32]
  411dcc:	adrp	x8, 402000 <printf@plt+0x330>
  411dd0:	add	x8, x8, #0x9f0
  411dd4:	blr	x8
  411dd8:	b	411ddc <printf@plt+0x1010c>
  411ddc:	add	x0, sp, #0x68
  411de0:	bl	41b374 <printf@plt+0x196a4>
  411de4:	ldr	x8, [sp, #64]
  411de8:	add	x0, x8, #0xc8
  411dec:	sub	x9, x29, #0x60
  411df0:	mov	x1, x9
  411df4:	mov	x2, #0x40                  	// #64
  411df8:	str	x9, [sp, #24]
  411dfc:	bl	4018a0 <memcpy@plt>
  411e00:	ldr	x0, [sp, #24]
  411e04:	bl	412380 <printf@plt+0x106b0>
  411e08:	b	411e20 <printf@plt+0x10150>
  411e0c:	str	x0, [sp, #96]
  411e10:	str	w1, [sp, #92]
  411e14:	add	x0, sp, #0x68
  411e18:	bl	41b374 <printf@plt+0x196a4>
  411e1c:	b	411ef8 <printf@plt+0x10228>
  411e20:	ldur	x0, [x29, #-16]
  411e24:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  411e28:	add	x1, x1, #0x1e
  411e2c:	mov	x2, #0x7                   	// #7
  411e30:	bl	401a90 <strncmp@plt>
  411e34:	cbnz	w0, 411eec <printf@plt+0x1021c>
  411e38:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  411e3c:	add	x8, x8, #0xb50
  411e40:	ldr	w9, [x8]
  411e44:	str	w9, [sp, #88]
  411e48:	ldr	x8, [sp, #64]
  411e4c:	ldr	x0, [x8, #528]
  411e50:	add	x1, x8, #0xc8
  411e54:	ldur	x10, [x29, #-16]
  411e58:	add	x11, sp, #0x48
  411e5c:	str	x0, [sp, #16]
  411e60:	mov	x0, x11
  411e64:	str	x1, [sp, #8]
  411e68:	mov	x1, x10
  411e6c:	str	x11, [sp]
  411e70:	bl	426888 <_ZdlPvm@@Base+0xfd0>
  411e74:	ldr	x8, [sp, #64]
  411e78:	ldr	w3, [x8, #608]
  411e7c:	ldur	x10, [x29, #-24]
  411e80:	ldr	w9, [x10, #12]
  411e84:	ldur	x10, [x29, #-24]
  411e88:	ldr	w12, [x10, #4]
  411e8c:	ldr	w13, [sp, #88]
  411e90:	mul	w12, w12, w13
  411e94:	mov	w13, #0x48                  	// #72
  411e98:	sdiv	w12, w12, w13
  411e9c:	subs	w4, w9, w12
  411ea0:	ldur	x10, [x29, #-24]
  411ea4:	ldr	w5, [x10, #8]
  411ea8:	ldur	x10, [x29, #-24]
  411eac:	ldr	w6, [x10, #12]
  411eb0:	ldur	x10, [x29, #-24]
  411eb4:	ldr	w7, [x10, #8]
  411eb8:	ldr	x0, [sp, #16]
  411ebc:	ldr	x1, [sp, #8]
  411ec0:	ldr	x2, [sp]
  411ec4:	bl	404de4 <printf@plt+0x3114>
  411ec8:	b	411ecc <printf@plt+0x101fc>
  411ecc:	add	x0, sp, #0x48
  411ed0:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  411ed4:	b	411eec <printf@plt+0x1021c>
  411ed8:	str	x0, [sp, #96]
  411edc:	str	w1, [sp, #92]
  411ee0:	add	x0, sp, #0x48
  411ee4:	bl	4269c8 <_ZdlPvm@@Base+0x1110>
  411ee8:	b	411ef8 <printf@plt+0x10228>
  411eec:	ldp	x29, x30, [sp, #240]
  411ef0:	add	sp, sp, #0x100
  411ef4:	ret
  411ef8:	ldr	x0, [sp, #96]
  411efc:	bl	401c50 <_Unwind_Resume@plt>
  411f00:	sub	sp, sp, #0x60
  411f04:	stp	x29, x30, [sp, #80]
  411f08:	add	x29, sp, #0x50
  411f0c:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  411f10:	add	x8, x8, #0x40
  411f14:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411f18:	add	x9, x9, #0xf30
  411f1c:	adrp	x10, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411f20:	add	x10, x10, #0xf88
  411f24:	adrp	x11, 448000 <stderr@@GLIBC_2.17+0x40d0>
  411f28:	add	x11, x11, #0xb8
  411f2c:	stur	wzr, [x29, #-4]
  411f30:	stur	w0, [x29, #-8]
  411f34:	stur	x1, [x29, #-16]
  411f38:	ldur	x12, [x29, #-16]
  411f3c:	ldr	x12, [x12]
  411f40:	str	x12, [x8]
  411f44:	ldr	x0, [x9]
  411f48:	mov	x1, x10
  411f4c:	str	x11, [sp, #24]
  411f50:	bl	401ca0 <setbuf@plt>
  411f54:	ldur	w0, [x29, #-8]
  411f58:	ldur	x1, [x29, #-16]
  411f5c:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  411f60:	add	x2, x2, #0xe63
  411f64:	adrp	x3, 428000 <_ZdlPvm@@Base+0x2748>
  411f68:	add	x3, x3, #0xe70
  411f6c:	mov	x8, xzr
  411f70:	mov	x4, x8
  411f74:	bl	4232b8 <printf@plt+0x215e8>
  411f78:	stur	w0, [x29, #-20]
  411f7c:	mov	w9, #0xffffffff            	// #-1
  411f80:	cmp	w0, w9
  411f84:	b.eq	412210 <printf@plt+0x10540>  // b.none
  411f88:	ldur	w8, [x29, #-20]
  411f8c:	subs	w8, w8, #0x3f
  411f90:	mov	w9, w8
  411f94:	ubfx	x9, x9, #0, #32
  411f98:	cmp	x9, #0xc1
  411f9c:	str	x9, [sp, #16]
  411fa0:	b.hi	4121f4 <printf@plt+0x10524>  // b.pmore
  411fa4:	adrp	x8, 428000 <_ZdlPvm@@Base+0x2748>
  411fa8:	add	x8, x8, #0xac4
  411fac:	ldr	x11, [sp, #16]
  411fb0:	ldrsw	x10, [x8, x11, lsl #2]
  411fb4:	add	x9, x8, x10
  411fb8:	br	x9
  411fbc:	b	41220c <printf@plt+0x1053c>
  411fc0:	mov	x0, #0x28                  	// #40
  411fc4:	bl	4257b4 <_Znwm@@Base>
  411fc8:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  411fcc:	add	x8, x8, #0x88
  411fd0:	ldr	x8, [x8]
  411fd4:	stur	x8, [x29, #-32]
  411fd8:	ldur	x1, [x29, #-32]
  411fdc:	str	x0, [sp, #8]
  411fe0:	bl	41232c <printf@plt+0x1065c>
  411fe4:	b	411fe8 <printf@plt+0x10318>
  411fe8:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411fec:	add	x8, x8, #0xf78
  411ff0:	ldr	x9, [sp, #8]
  411ff4:	str	x9, [x8]
  411ff8:	ldr	x0, [x8]
  411ffc:	mov	w1, #0xffff                	// #65535
  412000:	bl	41b7a0 <printf@plt+0x19ad0>
  412004:	b	41220c <printf@plt+0x1053c>
  412008:	str	x0, [sp, #40]
  41200c:	str	w1, [sp, #36]
  412010:	ldr	x0, [sp, #8]
  412014:	bl	42588c <_ZdlPv@@Base>
  412018:	b	412298 <printf@plt+0x105c8>
  41201c:	b	41220c <printf@plt+0x1053c>
  412020:	b	41220c <printf@plt+0x1053c>
  412024:	b	41220c <printf@plt+0x1053c>
  412028:	ldr	x8, [sp, #24]
  41202c:	ldr	x0, [x8]
  412030:	bl	421b2c <printf@plt+0x1fe5c>
  412034:	b	41220c <printf@plt+0x1053c>
  412038:	b	41220c <printf@plt+0x1053c>
  41203c:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412040:	add	x8, x8, #0xf70
  412044:	mov	w9, #0x1                   	// #1
  412048:	str	w9, [x8]
  41204c:	b	41220c <printf@plt+0x1053c>
  412050:	b	41220c <printf@plt+0x1053c>
  412054:	b	41220c <printf@plt+0x1053c>
  412058:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41205c:	add	x8, x8, #0xf68
  412060:	mov	w9, #0x1                   	// #1
  412064:	str	w9, [x8]
  412068:	ldr	x8, [sp, #24]
  41206c:	ldr	x1, [x8]
  412070:	adrp	x0, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412074:	add	x0, x0, #0xf48
  412078:	bl	426b50 <_ZdlPvm@@Base+0x1298>
  41207c:	b	41220c <printf@plt+0x1053c>
  412080:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  412084:	add	x8, x8, #0x244
  412088:	str	wzr, [x8]
  41208c:	b	41220c <printf@plt+0x1053c>
  412090:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412094:	add	x8, x8, #0xf6c
  412098:	mov	w9, #0x1                   	// #1
  41209c:	str	w9, [x8]
  4120a0:	b	41220c <printf@plt+0x1053c>
  4120a4:	b	41220c <printf@plt+0x1053c>
  4120a8:	b	41220c <printf@plt+0x1053c>
  4120ac:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4120b0:	add	x8, x8, #0x24c
  4120b4:	str	wzr, [x8]
  4120b8:	b	41220c <printf@plt+0x1053c>
  4120bc:	ldr	x8, [sp, #24]
  4120c0:	ldr	x0, [x8]
  4120c4:	bl	401a30 <atoi@plt>
  4120c8:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4120cc:	add	x8, x8, #0xf74
  4120d0:	str	w0, [x8]
  4120d4:	b	41220c <printf@plt+0x1053c>
  4120d8:	ldr	x8, [sp, #24]
  4120dc:	ldr	x0, [x8]
  4120e0:	bl	401a30 <atoi@plt>
  4120e4:	add	w9, w0, #0x1
  4120e8:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4120ec:	add	x8, x8, #0x248
  4120f0:	str	w9, [x8]
  4120f4:	b	41220c <printf@plt+0x1053c>
  4120f8:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4120fc:	add	x8, x8, #0xf18
  412100:	ldr	x1, [x8]
  412104:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  412108:	add	x0, x0, #0xe85
  41210c:	bl	401cd0 <printf@plt>
  412110:	mov	w9, wzr
  412114:	mov	w0, w9
  412118:	bl	401c40 <exit@plt>
  41211c:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412120:	add	x8, x8, #0xf84
  412124:	mov	w9, #0x1                   	// #1
  412128:	str	w9, [x8]
  41212c:	b	41220c <printf@plt+0x1053c>
  412130:	ldr	x8, [sp, #24]
  412134:	ldr	x0, [x8]
  412138:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  41213c:	add	x1, x1, #0x622
  412140:	bl	401b80 <strcmp@plt>
  412144:	cbnz	w0, 412168 <printf@plt+0x10498>
  412148:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  41214c:	add	x8, x8, #0x240
  412150:	str	wzr, [x8]
  412154:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412158:	add	x8, x8, #0xf6c
  41215c:	mov	w9, #0x1                   	// #1
  412160:	str	w9, [x8]
  412164:	b	4121a8 <printf@plt+0x104d8>
  412168:	ldr	x8, [sp, #24]
  41216c:	ldr	x0, [x8]
  412170:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  412174:	add	x1, x1, #0xd1c
  412178:	bl	401b80 <strcmp@plt>
  41217c:	cbnz	w0, 412194 <printf@plt+0x104c4>
  412180:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  412184:	add	x8, x8, #0x240
  412188:	mov	w9, #0x1                   	// #1
  41218c:	str	w9, [x8]
  412190:	b	4121a8 <printf@plt+0x104d8>
  412194:	ldr	x8, [sp, #24]
  412198:	ldr	x1, [x8]
  41219c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  4121a0:	add	x0, x0, #0xeaa
  4121a4:	bl	401cd0 <printf@plt>
  4121a8:	b	41220c <printf@plt+0x1053c>
  4121ac:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4121b0:	add	x8, x8, #0xf80
  4121b4:	mov	w9, #0x1                   	// #1
  4121b8:	str	w9, [x8]
  4121bc:	b	41220c <printf@plt+0x1053c>
  4121c0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4121c4:	add	x8, x8, #0xf28
  4121c8:	ldr	x0, [x8]
  4121cc:	bl	4122a0 <printf@plt+0x105d0>
  4121d0:	mov	w9, wzr
  4121d4:	mov	w0, w9
  4121d8:	bl	401c40 <exit@plt>
  4121dc:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4121e0:	add	x8, x8, #0xf30
  4121e4:	ldr	x0, [x8]
  4121e8:	bl	4122a0 <printf@plt+0x105d0>
  4121ec:	mov	w0, #0x1                   	// #1
  4121f0:	bl	401c40 <exit@plt>
  4121f4:	mov	w8, wzr
  4121f8:	mov	w0, w8
  4121fc:	mov	w1, #0x15a9                	// #5545
  412200:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  412204:	add	x2, x2, #0xedd
  412208:	bl	412800 <printf@plt+0x10b30>
  41220c:	b	411f54 <printf@plt+0x10284>
  412210:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  412214:	add	x8, x8, #0x2fc
  412218:	ldr	w9, [x8]
  41221c:	ldur	w10, [x29, #-8]
  412220:	cmp	w9, w10
  412224:	b.lt	412238 <printf@plt+0x10568>  // b.tstop
  412228:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  41222c:	add	x0, x0, #0x1a8
  412230:	bl	4195c4 <printf@plt+0x178f4>
  412234:	b	412284 <printf@plt+0x105b4>
  412238:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  41223c:	add	x8, x8, #0x2fc
  412240:	ldr	w9, [x8]
  412244:	str	w9, [sp, #32]
  412248:	ldr	w8, [sp, #32]
  41224c:	ldur	w9, [x29, #-8]
  412250:	cmp	w8, w9
  412254:	b.ge	412284 <printf@plt+0x105b4>  // b.tcont
  412258:	ldur	x8, [x29, #-16]
  41225c:	ldrsw	x9, [sp, #32]
  412260:	mov	x10, #0x8                   	// #8
  412264:	mul	x9, x10, x9
  412268:	add	x8, x8, x9
  41226c:	ldr	x0, [x8]
  412270:	bl	4195c4 <printf@plt+0x178f4>
  412274:	ldr	w8, [sp, #32]
  412278:	add	w8, w8, #0x1
  41227c:	str	w8, [sp, #32]
  412280:	b	412248 <printf@plt+0x10578>
  412284:	mov	w8, wzr
  412288:	mov	w0, w8
  41228c:	ldp	x29, x30, [sp, #80]
  412290:	add	sp, sp, #0x60
  412294:	ret
  412298:	ldr	x0, [sp, #40]
  41229c:	bl	401c50 <_Unwind_Resume@plt>
  4122a0:	sub	sp, sp, #0x20
  4122a4:	stp	x29, x30, [sp, #16]
  4122a8:	add	x29, sp, #0x10
  4122ac:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4122b0:	add	x8, x8, #0x40
  4122b4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4122b8:	add	x1, x1, #0x671
  4122bc:	str	x0, [sp, #8]
  4122c0:	ldr	x0, [sp, #8]
  4122c4:	ldr	x2, [x8]
  4122c8:	bl	4018f0 <fprintf@plt>
  4122cc:	ldp	x29, x30, [sp, #16]
  4122d0:	add	sp, sp, #0x20
  4122d4:	ret
  4122d8:	sub	sp, sp, #0x30
  4122dc:	stp	x29, x30, [sp, #32]
  4122e0:	add	x29, sp, #0x20
  4122e4:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  4122e8:	add	x1, x1, #0x5f5
  4122ec:	str	x0, [sp, #16]
  4122f0:	ldr	x0, [sp, #16]
  4122f4:	bl	401b70 <fopen@plt>
  4122f8:	str	x0, [sp, #8]
  4122fc:	ldr	x8, [sp, #8]
  412300:	cbnz	x8, 41230c <printf@plt+0x1063c>
  412304:	stur	wzr, [x29, #-4]
  412308:	b	41231c <printf@plt+0x1064c>
  41230c:	ldr	x0, [sp, #8]
  412310:	bl	401940 <fclose@plt>
  412314:	mov	w8, #0x1                   	// #1
  412318:	stur	w8, [x29, #-4]
  41231c:	ldur	w0, [x29, #-4]
  412320:	ldp	x29, x30, [sp, #32]
  412324:	add	sp, sp, #0x30
  412328:	ret
  41232c:	sub	sp, sp, #0x10
  412330:	str	x1, [sp, #8]
  412334:	str	x0, [sp]
  412338:	ldr	x8, [sp]
  41233c:	str	wzr, [x8]
  412340:	ldr	x9, [sp, #8]
  412344:	str	x9, [x8, #32]
  412348:	add	sp, sp, #0x10
  41234c:	ret
  412350:	sub	sp, sp, #0x10
  412354:	str	x0, [sp, #8]
  412358:	ldr	x8, [sp, #8]
  41235c:	ldr	x0, [x8]
  412360:	add	sp, sp, #0x10
  412364:	ret
  412368:	sub	sp, sp, #0x10
  41236c:	str	x0, [sp, #8]
  412370:	ldr	x8, [sp, #8]
  412374:	ldr	w0, [x8, #8]
  412378:	add	sp, sp, #0x10
  41237c:	ret
  412380:	sub	sp, sp, #0x20
  412384:	stp	x29, x30, [sp, #16]
  412388:	add	x29, sp, #0x10
  41238c:	str	x0, [sp, #8]
  412390:	ldr	x8, [sp, #8]
  412394:	add	x0, x8, #0x18
  412398:	bl	41b374 <printf@plt+0x196a4>
  41239c:	ldp	x29, x30, [sp, #16]
  4123a0:	add	sp, sp, #0x20
  4123a4:	ret
  4123a8:	sub	sp, sp, #0x30
  4123ac:	stp	x29, x30, [sp, #32]
  4123b0:	add	x29, sp, #0x20
  4123b4:	mov	w4, #0x1                   	// #1
  4123b8:	add	x3, sp, #0xf
  4123bc:	stur	x8, [x29, #-8]
  4123c0:	str	x0, [sp, #16]
  4123c4:	strb	w1, [sp, #15]
  4123c8:	ldr	x9, [sp, #16]
  4123cc:	ldr	x1, [x9]
  4123d0:	ldr	x9, [sp, #16]
  4123d4:	ldr	w2, [x9, #8]
  4123d8:	mov	x0, x8
  4123dc:	bl	427028 <_ZdlPvm@@Base+0x1770>
  4123e0:	ldp	x29, x30, [sp, #32]
  4123e4:	add	sp, sp, #0x30
  4123e8:	ret
  4123ec:	sub	sp, sp, #0x30
  4123f0:	stp	x29, x30, [sp, #32]
  4123f4:	add	x29, sp, #0x20
  4123f8:	stur	x0, [x29, #-8]
  4123fc:	str	x1, [sp, #16]
  412400:	ldur	x8, [x29, #-8]
  412404:	ldr	w9, [x8, #8]
  412408:	ldr	x8, [sp, #16]
  41240c:	ldr	w10, [x8, #8]
  412410:	mov	w11, #0x0                   	// #0
  412414:	cmp	w9, w10
  412418:	str	w11, [sp, #12]
  41241c:	b.ne	412464 <printf@plt+0x10794>  // b.any
  412420:	ldur	x8, [x29, #-8]
  412424:	ldr	w9, [x8, #8]
  412428:	mov	w10, #0x1                   	// #1
  41242c:	str	w10, [sp, #8]
  412430:	cbz	w9, 41245c <printf@plt+0x1078c>
  412434:	ldur	x8, [x29, #-8]
  412438:	ldr	x0, [x8]
  41243c:	ldr	x8, [sp, #16]
  412440:	ldr	x1, [x8]
  412444:	ldur	x8, [x29, #-8]
  412448:	ldrsw	x2, [x8, #8]
  41244c:	bl	401960 <memcmp@plt>
  412450:	cmp	w0, #0x0
  412454:	cset	w9, eq  // eq = none
  412458:	str	w9, [sp, #8]
  41245c:	ldr	w8, [sp, #8]
  412460:	str	w8, [sp, #12]
  412464:	ldr	w8, [sp, #12]
  412468:	and	w0, w8, #0x1
  41246c:	ldp	x29, x30, [sp, #32]
  412470:	add	sp, sp, #0x30
  412474:	ret
  412478:	sub	sp, sp, #0x40
  41247c:	stp	x29, x30, [sp, #48]
  412480:	add	x29, sp, #0x30
  412484:	stur	x8, [x29, #-8]
  412488:	stur	x0, [x29, #-16]
  41248c:	stur	w1, [x29, #-20]
  412490:	str	w2, [sp, #24]
  412494:	ldur	x9, [x29, #-16]
  412498:	ldur	w10, [x29, #-20]
  41249c:	cmp	w10, #0x0
  4124a0:	cset	w10, lt  // lt = tstop
  4124a4:	mov	w11, #0x0                   	// #0
  4124a8:	str	x8, [sp, #16]
  4124ac:	str	x9, [sp, #8]
  4124b0:	str	w11, [sp, #4]
  4124b4:	tbnz	w10, #0, 4124d8 <printf@plt+0x10808>
  4124b8:	ldur	w8, [x29, #-20]
  4124bc:	ldr	w9, [sp, #24]
  4124c0:	add	w8, w8, w9
  4124c4:	ldr	x10, [sp, #8]
  4124c8:	ldr	w9, [x10, #8]
  4124cc:	cmp	w8, w9
  4124d0:	cset	w8, le
  4124d4:	str	w8, [sp, #4]
  4124d8:	ldr	w8, [sp, #4]
  4124dc:	and	w0, w8, #0x1
  4124e0:	mov	w1, #0xb5                  	// #181
  4124e4:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  4124e8:	add	x2, x2, #0xeff
  4124ec:	bl	412800 <printf@plt+0x10b30>
  4124f0:	ldr	x9, [sp, #8]
  4124f4:	ldr	x10, [x9]
  4124f8:	ldursw	x11, [x29, #-20]
  4124fc:	add	x1, x10, x11
  412500:	ldr	w2, [sp, #24]
  412504:	ldr	x0, [sp, #16]
  412508:	bl	426794 <_ZdlPvm@@Base+0xedc>
  41250c:	ldp	x29, x30, [sp, #48]
  412510:	add	sp, sp, #0x40
  412514:	ret
  412518:	sub	sp, sp, #0x30
  41251c:	stp	x29, x30, [sp, #32]
  412520:	add	x29, sp, #0x20
  412524:	stur	x0, [x29, #-8]
  412528:	stur	w1, [x29, #-12]
  41252c:	ldur	x8, [x29, #-8]
  412530:	ldur	w9, [x29, #-12]
  412534:	cmp	w9, #0x0
  412538:	cset	w9, lt  // lt = tstop
  41253c:	mov	w10, #0x0                   	// #0
  412540:	str	x8, [sp, #8]
  412544:	str	w10, [sp, #4]
  412548:	tbnz	w9, #0, 412564 <printf@plt+0x10894>
  41254c:	ldur	w8, [x29, #-12]
  412550:	ldr	x9, [sp, #8]
  412554:	ldr	w10, [x9, #8]
  412558:	cmp	w8, w10
  41255c:	cset	w8, lt  // lt = tstop
  412560:	str	w8, [sp, #4]
  412564:	ldr	w8, [sp, #4]
  412568:	and	w0, w8, #0x1
  41256c:	mov	w1, #0x68                  	// #104
  412570:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  412574:	add	x2, x2, #0xeff
  412578:	bl	412800 <printf@plt+0x10b30>
  41257c:	ldr	x9, [sp, #8]
  412580:	ldr	x10, [x9]
  412584:	ldursw	x11, [x29, #-12]
  412588:	ldrb	w0, [x10, x11]
  41258c:	ldp	x29, x30, [sp, #32]
  412590:	add	sp, sp, #0x30
  412594:	ret
  412598:	sub	sp, sp, #0x30
  41259c:	stp	x29, x30, [sp, #32]
  4125a0:	add	x29, sp, #0x20
  4125a4:	stur	x0, [x29, #-8]
  4125a8:	sturb	w1, [x29, #-9]
  4125ac:	ldur	x8, [x29, #-8]
  4125b0:	ldr	w9, [x8, #8]
  4125b4:	ldr	w10, [x8, #12]
  4125b8:	cmp	w9, w10
  4125bc:	str	x8, [sp, #8]
  4125c0:	b.lt	4125cc <printf@plt+0x108fc>  // b.tstop
  4125c4:	ldr	x0, [sp, #8]
  4125c8:	bl	426ce0 <_ZdlPvm@@Base+0x1428>
  4125cc:	ldurb	w8, [x29, #-9]
  4125d0:	ldr	x9, [sp, #8]
  4125d4:	ldr	x10, [x9]
  4125d8:	ldrsw	x11, [x9, #8]
  4125dc:	mov	w12, w11
  4125e0:	add	w12, w12, #0x1
  4125e4:	str	w12, [x9, #8]
  4125e8:	add	x10, x10, x11
  4125ec:	strb	w8, [x10]
  4125f0:	mov	x0, x9
  4125f4:	ldp	x29, x30, [sp, #32]
  4125f8:	add	sp, sp, #0x30
  4125fc:	ret
  412600:	sub	sp, sp, #0x10
  412604:	str	x0, [sp, #8]
  412608:	ldr	x8, [sp, #8]
  41260c:	ldr	w9, [x8, #8]
  412610:	cmp	w9, #0x0
  412614:	cset	w9, eq  // eq = none
  412618:	and	w0, w9, #0x1
  41261c:	add	sp, sp, #0x10
  412620:	ret
  412624:	sub	sp, sp, #0x40
  412628:	stp	x29, x30, [sp, #48]
  41262c:	add	x29, sp, #0x30
  412630:	stur	x8, [x29, #-8]
  412634:	stur	x0, [x29, #-16]
  412638:	str	x1, [sp, #24]
  41263c:	ldur	x9, [x29, #-16]
  412640:	str	x8, [sp, #16]
  412644:	cbnz	x9, 412658 <printf@plt+0x10988>
  412648:	ldr	x1, [sp, #24]
  41264c:	ldr	x0, [sp, #16]
  412650:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  412654:	b	412690 <printf@plt+0x109c0>
  412658:	ldur	x1, [x29, #-16]
  41265c:	ldur	x0, [x29, #-16]
  412660:	str	x1, [sp, #8]
  412664:	bl	4018e0 <strlen@plt>
  412668:	ldr	x8, [sp, #24]
  41266c:	ldr	x3, [x8]
  412670:	ldr	x8, [sp, #24]
  412674:	ldr	w4, [x8, #8]
  412678:	ldr	x8, [sp, #16]
  41267c:	str	w0, [sp, #4]
  412680:	mov	x0, x8
  412684:	ldr	x1, [sp, #8]
  412688:	ldr	w2, [sp, #4]
  41268c:	bl	427028 <_ZdlPvm@@Base+0x1770>
  412690:	ldp	x29, x30, [sp, #48]
  412694:	add	sp, sp, #0x40
  412698:	ret
  41269c:	sub	sp, sp, #0x30
  4126a0:	stp	x29, x30, [sp, #32]
  4126a4:	add	x29, sp, #0x20
  4126a8:	stur	x0, [x29, #-8]
  4126ac:	stur	w1, [x29, #-12]
  4126b0:	ldur	x8, [x29, #-8]
  4126b4:	ldur	w9, [x29, #-12]
  4126b8:	cmp	w9, #0x0
  4126bc:	cset	w9, lt  // lt = tstop
  4126c0:	mov	w10, #0x0                   	// #0
  4126c4:	str	x8, [sp, #8]
  4126c8:	str	w10, [sp, #4]
  4126cc:	tbnz	w9, #0, 4126e8 <printf@plt+0x10a18>
  4126d0:	ldur	w8, [x29, #-12]
  4126d4:	ldr	x9, [sp, #8]
  4126d8:	ldr	w10, [x9, #8]
  4126dc:	cmp	w8, w10
  4126e0:	cset	w8, lt  // lt = tstop
  4126e4:	str	w8, [sp, #4]
  4126e8:	ldr	w8, [sp, #4]
  4126ec:	and	w0, w8, #0x1
  4126f0:	mov	w1, #0x62                  	// #98
  4126f4:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  4126f8:	add	x2, x2, #0xeff
  4126fc:	bl	412800 <printf@plt+0x10b30>
  412700:	ldr	x9, [sp, #8]
  412704:	ldr	x10, [x9]
  412708:	ldursw	x11, [x29, #-12]
  41270c:	add	x0, x10, x11
  412710:	ldp	x29, x30, [sp, #32]
  412714:	add	sp, sp, #0x30
  412718:	ret
  41271c:	sub	sp, sp, #0x30
  412720:	stp	x29, x30, [sp, #32]
  412724:	add	x29, sp, #0x20
  412728:	adrp	x8, 402000 <printf@plt+0x330>
  41272c:	add	x8, x8, #0xcb0
  412730:	adrp	x9, 404000 <printf@plt+0x2330>
  412734:	add	x9, x9, #0x2ec
  412738:	stur	x0, [x29, #-8]
  41273c:	ldur	x10, [x29, #-8]
  412740:	add	x0, x10, #0x18
  412744:	str	x9, [sp, #16]
  412748:	str	x10, [sp, #8]
  41274c:	blr	x8
  412750:	ldr	x0, [sp, #8]
  412754:	ldr	x8, [sp, #16]
  412758:	blr	x8
  41275c:	ldp	x29, x30, [sp, #32]
  412760:	add	sp, sp, #0x30
  412764:	ret
  412768:	sub	sp, sp, #0x30
  41276c:	stp	x29, x30, [sp, #32]
  412770:	add	x29, sp, #0x20
  412774:	stur	x0, [x29, #-8]
  412778:	str	x1, [sp, #16]
  41277c:	ldur	x8, [x29, #-8]
  412780:	ldr	w9, [x8, #8]
  412784:	ldr	x8, [sp, #16]
  412788:	ldr	w10, [x8, #8]
  41278c:	mov	w11, #0x1                   	// #1
  412790:	cmp	w9, w10
  412794:	str	w11, [sp, #12]
  412798:	b.ne	4127e0 <printf@plt+0x10b10>  // b.any
  41279c:	ldur	x8, [x29, #-8]
  4127a0:	ldr	w9, [x8, #8]
  4127a4:	mov	w10, #0x0                   	// #0
  4127a8:	str	w10, [sp, #8]
  4127ac:	cbz	w9, 4127d8 <printf@plt+0x10b08>
  4127b0:	ldur	x8, [x29, #-8]
  4127b4:	ldr	x0, [x8]
  4127b8:	ldr	x8, [sp, #16]
  4127bc:	ldr	x1, [x8]
  4127c0:	ldur	x8, [x29, #-8]
  4127c4:	ldrsw	x2, [x8, #8]
  4127c8:	bl	401960 <memcmp@plt>
  4127cc:	cmp	w0, #0x0
  4127d0:	cset	w9, ne  // ne = any
  4127d4:	str	w9, [sp, #8]
  4127d8:	ldr	w8, [sp, #8]
  4127dc:	str	w8, [sp, #12]
  4127e0:	ldr	w8, [sp, #12]
  4127e4:	and	w0, w8, #0x1
  4127e8:	ldp	x29, x30, [sp, #32]
  4127ec:	add	sp, sp, #0x30
  4127f0:	ret
  4127f4:	str	x30, [sp, #-16]!
  4127f8:	bl	401900 <__cxa_begin_catch@plt>
  4127fc:	bl	4018c0 <_ZSt9terminatev@plt>
  412800:	sub	sp, sp, #0x20
  412804:	stp	x29, x30, [sp, #16]
  412808:	add	x29, sp, #0x10
  41280c:	stur	w0, [x29, #-4]
  412810:	str	w1, [sp, #8]
  412814:	str	x2, [sp]
  412818:	ldur	w8, [x29, #-4]
  41281c:	cbnz	w8, 41282c <printf@plt+0x10b5c>
  412820:	ldr	w0, [sp, #8]
  412824:	ldr	x1, [sp]
  412828:	bl	41b278 <printf@plt+0x195a8>
  41282c:	ldp	x29, x30, [sp, #16]
  412830:	add	sp, sp, #0x20
  412834:	ret
  412838:	sub	sp, sp, #0x50
  41283c:	stp	x29, x30, [sp, #64]
  412840:	add	x29, sp, #0x40
  412844:	stur	x8, [x29, #-8]
  412848:	stur	x0, [x29, #-16]
  41284c:	stur	x1, [x29, #-24]
  412850:	ldur	x9, [x29, #-24]
  412854:	str	x8, [sp, #32]
  412858:	cbnz	x9, 41286c <printf@plt+0x10b9c>
  41285c:	ldur	x1, [x29, #-16]
  412860:	ldr	x0, [sp, #32]
  412864:	bl	426960 <_ZdlPvm@@Base+0x10a8>
  412868:	b	4128b4 <printf@plt+0x10be4>
  41286c:	ldur	x8, [x29, #-16]
  412870:	ldr	x1, [x8]
  412874:	ldur	x8, [x29, #-16]
  412878:	ldr	w2, [x8, #8]
  41287c:	ldur	x3, [x29, #-24]
  412880:	ldur	x0, [x29, #-24]
  412884:	str	x1, [sp, #24]
  412888:	str	w2, [sp, #20]
  41288c:	str	x3, [sp, #8]
  412890:	bl	4018e0 <strlen@plt>
  412894:	ldr	x8, [sp, #32]
  412898:	str	w0, [sp, #4]
  41289c:	mov	x0, x8
  4128a0:	ldr	x1, [sp, #24]
  4128a4:	ldr	w2, [sp, #20]
  4128a8:	ldr	x3, [sp, #8]
  4128ac:	ldr	w4, [sp, #4]
  4128b0:	bl	427028 <_ZdlPvm@@Base+0x1770>
  4128b4:	ldp	x29, x30, [sp, #64]
  4128b8:	add	sp, sp, #0x50
  4128bc:	ret
  4128c0:	sub	sp, sp, #0x10
  4128c4:	mov	x8, xzr
  4128c8:	str	x0, [sp, #8]
  4128cc:	ldr	x9, [sp, #8]
  4128d0:	str	x8, [x9]
  4128d4:	add	sp, sp, #0x10
  4128d8:	ret
  4128dc:	sub	sp, sp, #0x20
  4128e0:	stp	x29, x30, [sp, #16]
  4128e4:	add	x29, sp, #0x10
  4128e8:	str	x0, [sp, #8]
  4128ec:	ldr	x0, [sp, #8]
  4128f0:	bl	412908 <printf@plt+0x10c38>
  4128f4:	b	4128f8 <printf@plt+0x10c28>
  4128f8:	ldp	x29, x30, [sp, #16]
  4128fc:	add	sp, sp, #0x20
  412900:	ret
  412904:	bl	4127f4 <printf@plt+0x10b24>
  412908:	sub	sp, sp, #0x40
  41290c:	stp	x29, x30, [sp, #48]
  412910:	add	x29, sp, #0x30
  412914:	stur	x0, [x29, #-8]
  412918:	ldur	x8, [x29, #-8]
  41291c:	ldr	x9, [x8]
  412920:	stur	x9, [x29, #-16]
  412924:	str	x8, [sp, #16]
  412928:	ldur	x8, [x29, #-16]
  41292c:	cbz	x8, 41295c <printf@plt+0x10c8c>
  412930:	ldur	x8, [x29, #-16]
  412934:	str	x8, [sp, #24]
  412938:	ldur	x8, [x29, #-16]
  41293c:	ldr	x8, [x8, #8]
  412940:	stur	x8, [x29, #-16]
  412944:	ldr	x8, [sp, #24]
  412948:	str	x8, [sp, #8]
  41294c:	cbz	x8, 412958 <printf@plt+0x10c88>
  412950:	ldr	x0, [sp, #8]
  412954:	bl	42588c <_ZdlPv@@Base>
  412958:	b	412928 <printf@plt+0x10c58>
  41295c:	mov	x8, xzr
  412960:	ldr	x9, [sp, #16]
  412964:	str	x8, [x9]
  412968:	ldp	x29, x30, [sp, #48]
  41296c:	add	sp, sp, #0x40
  412970:	ret
  412974:	sub	sp, sp, #0x20
  412978:	stp	x29, x30, [sp, #16]
  41297c:	add	x29, sp, #0x10
  412980:	str	x0, [sp, #8]
  412984:	ldr	x0, [sp, #8]
  412988:	bl	412908 <printf@plt+0x10c38>
  41298c:	ldp	x29, x30, [sp, #16]
  412990:	add	sp, sp, #0x20
  412994:	ret
  412998:	sub	sp, sp, #0x50
  41299c:	stp	x29, x30, [sp, #64]
  4129a0:	add	x29, sp, #0x40
  4129a4:	stur	x0, [x29, #-16]
  4129a8:	stur	x1, [x29, #-24]
  4129ac:	ldur	x8, [x29, #-16]
  4129b0:	str	wzr, [sp, #32]
  4129b4:	ldr	x8, [x8]
  4129b8:	str	x8, [sp, #24]
  4129bc:	ldr	x8, [sp, #24]
  4129c0:	cbnz	x8, 4129cc <printf@plt+0x10cfc>
  4129c4:	stur	wzr, [x29, #-4]
  4129c8:	b	412b90 <printf@plt+0x10ec0>
  4129cc:	ldur	x8, [x29, #-24]
  4129d0:	ldrb	w9, [x8]
  4129d4:	mov	w10, #0x0                   	// #0
  4129d8:	str	w10, [sp, #20]
  4129dc:	cbz	w9, 4129fc <printf@plt+0x10d2c>
  4129e0:	ldur	x8, [x29, #-24]
  4129e4:	ldrb	w0, [x8]
  4129e8:	bl	401950 <isspace@plt>
  4129ec:	cmp	w0, #0x0
  4129f0:	cset	w9, ne  // ne = any
  4129f4:	eor	w9, w9, #0x1
  4129f8:	str	w9, [sp, #20]
  4129fc:	ldr	w8, [sp, #20]
  412a00:	tbnz	w8, #0, 412a08 <printf@plt+0x10d38>
  412a04:	b	412a18 <printf@plt+0x10d48>
  412a08:	ldur	x8, [x29, #-24]
  412a0c:	add	x8, x8, #0x1
  412a10:	stur	x8, [x29, #-24]
  412a14:	b	4129cc <printf@plt+0x10cfc>
  412a18:	ldur	x8, [x29, #-24]
  412a1c:	ldrb	w9, [x8]
  412a20:	mov	w10, #0x0                   	// #0
  412a24:	str	w10, [sp, #16]
  412a28:	cbz	w9, 412a3c <printf@plt+0x10d6c>
  412a2c:	ldr	x8, [sp, #24]
  412a30:	cmp	x8, #0x0
  412a34:	cset	w9, ne  // ne = any
  412a38:	str	w9, [sp, #16]
  412a3c:	ldr	w8, [sp, #16]
  412a40:	tbnz	w8, #0, 412a48 <printf@plt+0x10d78>
  412a44:	b	412b88 <printf@plt+0x10eb8>
  412a48:	ldur	x8, [x29, #-24]
  412a4c:	ldrb	w9, [x8]
  412a50:	mov	w10, #0x0                   	// #0
  412a54:	str	w10, [sp, #12]
  412a58:	cbz	w9, 412a74 <printf@plt+0x10da4>
  412a5c:	ldur	x8, [x29, #-24]
  412a60:	ldrb	w0, [x8]
  412a64:	bl	401950 <isspace@plt>
  412a68:	cmp	w0, #0x0
  412a6c:	cset	w9, ne  // ne = any
  412a70:	str	w9, [sp, #12]
  412a74:	ldr	w8, [sp, #12]
  412a78:	tbnz	w8, #0, 412a80 <printf@plt+0x10db0>
  412a7c:	b	412a90 <printf@plt+0x10dc0>
  412a80:	ldur	x8, [x29, #-24]
  412a84:	add	x8, x8, #0x1
  412a88:	stur	x8, [x29, #-24]
  412a8c:	b	412a48 <printf@plt+0x10d78>
  412a90:	ldur	x8, [x29, #-24]
  412a94:	ldrb	w9, [x8]
  412a98:	sturb	w9, [x29, #-25]
  412a9c:	ldur	x8, [x29, #-24]
  412aa0:	add	x8, x8, #0x1
  412aa4:	stur	x8, [x29, #-24]
  412aa8:	ldur	x8, [x29, #-24]
  412aac:	ldrb	w9, [x8]
  412ab0:	mov	w10, #0x0                   	// #0
  412ab4:	str	w10, [sp, #8]
  412ab8:	cbz	w9, 412ad4 <printf@plt+0x10e04>
  412abc:	ldur	x8, [x29, #-24]
  412ac0:	ldrb	w0, [x8]
  412ac4:	bl	401950 <isspace@plt>
  412ac8:	cmp	w0, #0x0
  412acc:	cset	w9, ne  // ne = any
  412ad0:	str	w9, [sp, #8]
  412ad4:	ldr	w8, [sp, #8]
  412ad8:	tbnz	w8, #0, 412ae0 <printf@plt+0x10e10>
  412adc:	b	412af0 <printf@plt+0x10e20>
  412ae0:	ldur	x8, [x29, #-24]
  412ae4:	add	x8, x8, #0x1
  412ae8:	stur	x8, [x29, #-24]
  412aec:	b	412aa8 <printf@plt+0x10dd8>
  412af0:	ldur	x0, [x29, #-24]
  412af4:	bl	401a30 <atoi@plt>
  412af8:	str	w0, [sp, #32]
  412afc:	ldur	x8, [x29, #-24]
  412b00:	ldrb	w9, [x8]
  412b04:	mov	w10, #0x0                   	// #0
  412b08:	str	w10, [sp, #4]
  412b0c:	cbz	w9, 412b2c <printf@plt+0x10e5c>
  412b10:	ldur	x8, [x29, #-24]
  412b14:	ldrb	w0, [x8]
  412b18:	bl	401950 <isspace@plt>
  412b1c:	cmp	w0, #0x0
  412b20:	cset	w9, ne  // ne = any
  412b24:	eor	w9, w9, #0x1
  412b28:	str	w9, [sp, #4]
  412b2c:	ldr	w8, [sp, #4]
  412b30:	tbnz	w8, #0, 412b38 <printf@plt+0x10e68>
  412b34:	b	412b48 <printf@plt+0x10e78>
  412b38:	ldur	x8, [x29, #-24]
  412b3c:	add	x8, x8, #0x1
  412b40:	stur	x8, [x29, #-24]
  412b44:	b	412afc <printf@plt+0x10e2c>
  412b48:	ldr	x8, [sp, #24]
  412b4c:	ldrb	w9, [x8]
  412b50:	ldurb	w10, [x29, #-25]
  412b54:	cmp	w9, w10
  412b58:	b.ne	412b70 <printf@plt+0x10ea0>  // b.any
  412b5c:	ldr	x8, [sp, #24]
  412b60:	ldr	w9, [x8, #4]
  412b64:	ldr	w10, [sp, #32]
  412b68:	cmp	w9, w10
  412b6c:	b.eq	412b78 <printf@plt+0x10ea8>  // b.none
  412b70:	stur	wzr, [x29, #-4]
  412b74:	b	412b90 <printf@plt+0x10ec0>
  412b78:	ldr	x8, [sp, #24]
  412b7c:	ldr	x8, [x8, #8]
  412b80:	str	x8, [sp, #24]
  412b84:	b	412a18 <printf@plt+0x10d48>
  412b88:	mov	w8, #0x1                   	// #1
  412b8c:	stur	w8, [x29, #-4]
  412b90:	ldur	w0, [x29, #-4]
  412b94:	ldp	x29, x30, [sp, #64]
  412b98:	add	sp, sp, #0x50
  412b9c:	ret
  412ba0:	sub	sp, sp, #0x50
  412ba4:	stp	x29, x30, [sp, #64]
  412ba8:	add	x29, sp, #0x40
  412bac:	mov	x8, xzr
  412bb0:	stur	x0, [x29, #-8]
  412bb4:	stur	x1, [x29, #-16]
  412bb8:	ldur	x9, [x29, #-8]
  412bbc:	stur	wzr, [x29, #-24]
  412bc0:	str	x8, [sp, #32]
  412bc4:	mov	x0, x9
  412bc8:	str	x9, [sp, #24]
  412bcc:	bl	412974 <printf@plt+0x10ca4>
  412bd0:	ldur	x8, [x29, #-16]
  412bd4:	ldrb	w9, [x8]
  412bd8:	mov	w10, #0x0                   	// #0
  412bdc:	str	w10, [sp, #20]
  412be0:	cbz	w9, 412c00 <printf@plt+0x10f30>
  412be4:	ldur	x8, [x29, #-16]
  412be8:	ldrb	w0, [x8]
  412bec:	bl	401950 <isspace@plt>
  412bf0:	cmp	w0, #0x0
  412bf4:	cset	w9, ne  // ne = any
  412bf8:	eor	w9, w9, #0x1
  412bfc:	str	w9, [sp, #20]
  412c00:	ldr	w8, [sp, #20]
  412c04:	tbnz	w8, #0, 412c0c <printf@plt+0x10f3c>
  412c08:	b	412c1c <printf@plt+0x10f4c>
  412c0c:	ldur	x8, [x29, #-16]
  412c10:	add	x8, x8, #0x1
  412c14:	stur	x8, [x29, #-16]
  412c18:	b	412bd0 <printf@plt+0x10f00>
  412c1c:	ldur	x8, [x29, #-16]
  412c20:	ldrb	w9, [x8]
  412c24:	cbz	w9, 412d90 <printf@plt+0x110c0>
  412c28:	ldur	x8, [x29, #-16]
  412c2c:	ldrb	w9, [x8]
  412c30:	mov	w10, #0x0                   	// #0
  412c34:	str	w10, [sp, #16]
  412c38:	cbz	w9, 412c54 <printf@plt+0x10f84>
  412c3c:	ldur	x8, [x29, #-16]
  412c40:	ldrb	w0, [x8]
  412c44:	bl	401950 <isspace@plt>
  412c48:	cmp	w0, #0x0
  412c4c:	cset	w9, ne  // ne = any
  412c50:	str	w9, [sp, #16]
  412c54:	ldr	w8, [sp, #16]
  412c58:	tbnz	w8, #0, 412c60 <printf@plt+0x10f90>
  412c5c:	b	412c70 <printf@plt+0x10fa0>
  412c60:	ldur	x8, [x29, #-16]
  412c64:	add	x8, x8, #0x1
  412c68:	stur	x8, [x29, #-16]
  412c6c:	b	412c28 <printf@plt+0x10f58>
  412c70:	ldur	x8, [x29, #-16]
  412c74:	ldrb	w9, [x8]
  412c78:	sturb	w9, [x29, #-17]
  412c7c:	ldur	x8, [x29, #-16]
  412c80:	add	x8, x8, #0x1
  412c84:	stur	x8, [x29, #-16]
  412c88:	ldur	x8, [x29, #-16]
  412c8c:	ldrb	w9, [x8]
  412c90:	mov	w10, #0x0                   	// #0
  412c94:	str	w10, [sp, #12]
  412c98:	cbz	w9, 412cb4 <printf@plt+0x10fe4>
  412c9c:	ldur	x8, [x29, #-16]
  412ca0:	ldrb	w0, [x8]
  412ca4:	bl	401950 <isspace@plt>
  412ca8:	cmp	w0, #0x0
  412cac:	cset	w9, ne  // ne = any
  412cb0:	str	w9, [sp, #12]
  412cb4:	ldr	w8, [sp, #12]
  412cb8:	tbnz	w8, #0, 412cc0 <printf@plt+0x10ff0>
  412cbc:	b	412cd0 <printf@plt+0x11000>
  412cc0:	ldur	x8, [x29, #-16]
  412cc4:	add	x8, x8, #0x1
  412cc8:	stur	x8, [x29, #-16]
  412ccc:	b	412c88 <printf@plt+0x10fb8>
  412cd0:	ldur	x0, [x29, #-16]
  412cd4:	bl	401a30 <atoi@plt>
  412cd8:	stur	w0, [x29, #-24]
  412cdc:	ldur	x8, [x29, #-16]
  412ce0:	ldrb	w9, [x8]
  412ce4:	mov	w10, #0x0                   	// #0
  412ce8:	str	w10, [sp, #8]
  412cec:	cbz	w9, 412d0c <printf@plt+0x1103c>
  412cf0:	ldur	x8, [x29, #-16]
  412cf4:	ldrb	w0, [x8]
  412cf8:	bl	401950 <isspace@plt>
  412cfc:	cmp	w0, #0x0
  412d00:	cset	w9, ne  // ne = any
  412d04:	eor	w9, w9, #0x1
  412d08:	str	w9, [sp, #8]
  412d0c:	ldr	w8, [sp, #8]
  412d10:	tbnz	w8, #0, 412d18 <printf@plt+0x11048>
  412d14:	b	412d28 <printf@plt+0x11058>
  412d18:	ldur	x8, [x29, #-16]
  412d1c:	add	x8, x8, #0x1
  412d20:	stur	x8, [x29, #-16]
  412d24:	b	412cdc <printf@plt+0x1100c>
  412d28:	ldr	x8, [sp, #32]
  412d2c:	cbnz	x8, 412d4c <printf@plt+0x1107c>
  412d30:	mov	x0, #0x10                  	// #16
  412d34:	bl	4257b4 <_Znwm@@Base>
  412d38:	ldr	x8, [sp, #24]
  412d3c:	str	x0, [x8]
  412d40:	ldr	x9, [x8]
  412d44:	str	x9, [sp, #32]
  412d48:	b	412d68 <printf@plt+0x11098>
  412d4c:	mov	x0, #0x10                  	// #16
  412d50:	bl	4257b4 <_Znwm@@Base>
  412d54:	ldr	x8, [sp, #32]
  412d58:	str	x0, [x8, #8]
  412d5c:	ldr	x8, [sp, #32]
  412d60:	ldr	x8, [x8, #8]
  412d64:	str	x8, [sp, #32]
  412d68:	ldurb	w8, [x29, #-17]
  412d6c:	ldr	x9, [sp, #32]
  412d70:	strb	w8, [x9]
  412d74:	ldur	w8, [x29, #-24]
  412d78:	ldr	x9, [sp, #32]
  412d7c:	str	w8, [x9, #4]
  412d80:	ldr	x9, [sp, #32]
  412d84:	mov	x10, xzr
  412d88:	str	x10, [x9, #8]
  412d8c:	b	412c1c <printf@plt+0x10f4c>
  412d90:	ldp	x29, x30, [sp, #64]
  412d94:	add	sp, sp, #0x50
  412d98:	ret
  412d9c:	sub	sp, sp, #0x30
  412da0:	stp	x29, x30, [sp, #32]
  412da4:	add	x29, sp, #0x20
  412da8:	stur	x0, [x29, #-8]
  412dac:	str	x1, [sp, #16]
  412db0:	ldur	x8, [x29, #-8]
  412db4:	ldr	x9, [x8]
  412db8:	str	x8, [sp, #8]
  412dbc:	cbnz	x9, 412dcc <printf@plt+0x110fc>
  412dc0:	ldr	x1, [sp, #16]
  412dc4:	ldr	x0, [sp, #8]
  412dc8:	bl	412ba0 <printf@plt+0x10ed0>
  412dcc:	ldp	x29, x30, [sp, #32]
  412dd0:	add	sp, sp, #0x30
  412dd4:	ret
  412dd8:	sub	sp, sp, #0x30
  412ddc:	str	x0, [sp, #32]
  412de0:	str	w1, [sp, #28]
  412de4:	ldr	x8, [sp, #32]
  412de8:	str	wzr, [sp, #12]
  412dec:	ldr	x8, [x8]
  412df0:	str	x8, [sp, #16]
  412df4:	ldr	x8, [sp, #16]
  412df8:	cbz	x8, 412e38 <printf@plt+0x11168>
  412dfc:	ldr	w8, [sp, #12]
  412e00:	add	w8, w8, #0x1
  412e04:	str	w8, [sp, #12]
  412e08:	ldr	x9, [sp, #16]
  412e0c:	ldr	w8, [x9, #4]
  412e10:	ldr	w10, [sp, #28]
  412e14:	cmp	w8, w10
  412e18:	b.ne	412e28 <printf@plt+0x11158>  // b.any
  412e1c:	ldr	w8, [sp, #12]
  412e20:	str	w8, [sp, #44]
  412e24:	b	412e3c <printf@plt+0x1116c>
  412e28:	ldr	x8, [sp, #16]
  412e2c:	ldr	x8, [x8, #8]
  412e30:	str	x8, [sp, #16]
  412e34:	b	412df4 <printf@plt+0x11124>
  412e38:	str	wzr, [sp, #44]
  412e3c:	ldr	w0, [sp, #44]
  412e40:	add	sp, sp, #0x30
  412e44:	ret
  412e48:	sub	sp, sp, #0x30
  412e4c:	str	x0, [sp, #32]
  412e50:	str	w1, [sp, #28]
  412e54:	ldr	x8, [sp, #32]
  412e58:	ldr	w9, [sp, #28]
  412e5c:	subs	w9, w9, #0x1
  412e60:	str	w9, [sp, #28]
  412e64:	ldr	x8, [x8]
  412e68:	str	x8, [sp, #16]
  412e6c:	ldr	x8, [sp, #16]
  412e70:	mov	w9, #0x0                   	// #0
  412e74:	str	w9, [sp, #12]
  412e78:	cbz	x8, 412e8c <printf@plt+0x111bc>
  412e7c:	ldr	w8, [sp, #28]
  412e80:	cmp	w8, #0x0
  412e84:	cset	w8, gt
  412e88:	str	w8, [sp, #12]
  412e8c:	ldr	w8, [sp, #12]
  412e90:	tbnz	w8, #0, 412e98 <printf@plt+0x111c8>
  412e94:	b	412ecc <printf@plt+0x111fc>
  412e98:	ldr	w8, [sp, #28]
  412e9c:	subs	w8, w8, #0x1
  412ea0:	str	w8, [sp, #28]
  412ea4:	ldr	w8, [sp, #28]
  412ea8:	cbnz	w8, 412ebc <printf@plt+0x111ec>
  412eac:	ldr	x8, [sp, #16]
  412eb0:	ldr	w9, [x8, #4]
  412eb4:	str	w9, [sp, #44]
  412eb8:	b	412ed0 <printf@plt+0x11200>
  412ebc:	ldr	x8, [sp, #16]
  412ec0:	ldr	x8, [x8, #8]
  412ec4:	str	x8, [sp, #16]
  412ec8:	b	412e6c <printf@plt+0x1119c>
  412ecc:	str	wzr, [sp, #44]
  412ed0:	ldr	w0, [sp, #44]
  412ed4:	add	sp, sp, #0x30
  412ed8:	ret
  412edc:	sub	sp, sp, #0x30
  412ee0:	str	x0, [sp, #32]
  412ee4:	str	w1, [sp, #28]
  412ee8:	ldr	x8, [sp, #32]
  412eec:	ldr	w9, [sp, #28]
  412ef0:	subs	w9, w9, #0x1
  412ef4:	str	w9, [sp, #28]
  412ef8:	ldr	x8, [x8]
  412efc:	str	x8, [sp, #16]
  412f00:	ldr	x8, [sp, #16]
  412f04:	mov	w9, #0x0                   	// #0
  412f08:	str	w9, [sp, #12]
  412f0c:	cbz	x8, 412f20 <printf@plt+0x11250>
  412f10:	ldr	w8, [sp, #28]
  412f14:	cmp	w8, #0x0
  412f18:	cset	w8, gt
  412f1c:	str	w8, [sp, #12]
  412f20:	ldr	w8, [sp, #12]
  412f24:	tbnz	w8, #0, 412f2c <printf@plt+0x1125c>
  412f28:	b	412f60 <printf@plt+0x11290>
  412f2c:	ldr	w8, [sp, #28]
  412f30:	subs	w8, w8, #0x1
  412f34:	str	w8, [sp, #28]
  412f38:	ldr	w8, [sp, #28]
  412f3c:	cbnz	w8, 412f50 <printf@plt+0x11280>
  412f40:	ldr	x8, [sp, #16]
  412f44:	ldrb	w9, [x8]
  412f48:	strb	w9, [sp, #47]
  412f4c:	b	412f68 <printf@plt+0x11298>
  412f50:	ldr	x8, [sp, #16]
  412f54:	ldr	x8, [x8, #8]
  412f58:	str	x8, [sp, #16]
  412f5c:	b	412f00 <printf@plt+0x11230>
  412f60:	mov	w8, #0x4c                  	// #76
  412f64:	strb	w8, [sp, #47]
  412f68:	ldrb	w0, [sp, #47]
  412f6c:	add	sp, sp, #0x30
  412f70:	ret
  412f74:	sub	sp, sp, #0x30
  412f78:	stp	x29, x30, [sp, #32]
  412f7c:	add	x29, sp, #0x20
  412f80:	mov	w8, #0x1                   	// #1
  412f84:	stur	x0, [x29, #-8]
  412f88:	ldur	x9, [x29, #-8]
  412f8c:	stur	w8, [x29, #-12]
  412f90:	ldr	x9, [x9]
  412f94:	str	x9, [sp, #8]
  412f98:	ldr	x8, [sp, #8]
  412f9c:	cbz	x8, 412fd4 <printf@plt+0x11304>
  412fa0:	ldur	w1, [x29, #-12]
  412fa4:	ldr	x8, [sp, #8]
  412fa8:	ldr	w2, [x8, #4]
  412fac:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  412fb0:	add	x0, x0, #0x6bd
  412fb4:	bl	401cd0 <printf@plt>
  412fb8:	ldur	w9, [x29, #-12]
  412fbc:	add	w9, w9, #0x1
  412fc0:	stur	w9, [x29, #-12]
  412fc4:	ldr	x8, [sp, #8]
  412fc8:	ldr	x8, [x8, #8]
  412fcc:	str	x8, [sp, #8]
  412fd0:	b	412f98 <printf@plt+0x112c8>
  412fd4:	ldp	x29, x30, [sp, #32]
  412fd8:	add	sp, sp, #0x30
  412fdc:	ret
  412fe0:	sub	sp, sp, #0x50
  412fe4:	stp	x29, x30, [sp, #64]
  412fe8:	add	x29, sp, #0x40
  412fec:	mov	x8, xzr
  412ff0:	mov	x9, #0x8                   	// #8
  412ff4:	adrp	x10, 412000 <printf@plt+0x10330>
  412ff8:	add	x10, x10, #0x8c0
  412ffc:	stur	x0, [x29, #-8]
  413000:	stur	x1, [x29, #-16]
  413004:	stur	w2, [x29, #-20]
  413008:	ldur	x11, [x29, #-8]
  41300c:	ldur	x12, [x29, #-16]
  413010:	str	x12, [x11, #8]
  413014:	str	x8, [x11, #16]
  413018:	ldur	w13, [x29, #-20]
  41301c:	str	w13, [x11, #24]
  413020:	str	x8, [x11, #32]
  413024:	str	wzr, [x11, #40]
  413028:	mov	x0, x9
  41302c:	str	x10, [sp, #16]
  413030:	str	x11, [sp, #8]
  413034:	bl	4257b4 <_Znwm@@Base>
  413038:	str	x0, [sp]
  41303c:	ldr	x8, [sp, #16]
  413040:	blr	x8
  413044:	b	413048 <printf@plt+0x11378>
  413048:	ldr	x8, [sp]
  41304c:	ldr	x9, [sp, #8]
  413050:	str	x8, [x9]
  413054:	ldp	x29, x30, [sp, #64]
  413058:	add	sp, sp, #0x50
  41305c:	ret
  413060:	str	x0, [sp, #32]
  413064:	str	w1, [sp, #28]
  413068:	ldr	x0, [sp]
  41306c:	bl	42588c <_ZdlPv@@Base>
  413070:	ldr	x0, [sp, #32]
  413074:	bl	401c50 <_Unwind_Resume@plt>
  413078:	sub	sp, sp, #0x40
  41307c:	stp	x29, x30, [sp, #48]
  413080:	add	x29, sp, #0x30
  413084:	stur	x0, [x29, #-8]
  413088:	ldur	x8, [x29, #-8]
  41308c:	ldr	x9, [x8]
  413090:	str	x8, [sp, #24]
  413094:	cbz	x9, 4130c0 <printf@plt+0x113f0>
  413098:	ldr	x8, [sp, #24]
  41309c:	ldr	x9, [x8]
  4130a0:	str	x9, [sp, #16]
  4130a4:	cbz	x9, 4130c0 <printf@plt+0x113f0>
  4130a8:	ldr	x0, [sp, #16]
  4130ac:	adrp	x8, 412000 <printf@plt+0x10330>
  4130b0:	add	x8, x8, #0x8dc
  4130b4:	blr	x8
  4130b8:	ldr	x0, [sp, #16]
  4130bc:	bl	42588c <_ZdlPv@@Base>
  4130c0:	ldr	x8, [sp, #24]
  4130c4:	ldr	x9, [x8, #16]
  4130c8:	stur	x9, [x29, #-16]
  4130cc:	ldr	x8, [sp, #24]
  4130d0:	ldr	x9, [x8, #16]
  4130d4:	cbz	x9, 41310c <printf@plt+0x1143c>
  4130d8:	ldr	x8, [sp, #24]
  4130dc:	ldr	x9, [x8, #16]
  4130e0:	ldr	x9, [x9, #16]
  4130e4:	str	x9, [x8, #16]
  4130e8:	ldur	x9, [x29, #-16]
  4130ec:	str	x9, [sp, #8]
  4130f0:	cbz	x9, 4130fc <printf@plt+0x1142c>
  4130f4:	ldr	x0, [sp, #8]
  4130f8:	bl	42588c <_ZdlPv@@Base>
  4130fc:	ldr	x8, [sp, #24]
  413100:	ldr	x9, [x8, #16]
  413104:	stur	x9, [x29, #-16]
  413108:	b	4130cc <printf@plt+0x113fc>
  41310c:	ldp	x29, x30, [sp, #48]
  413110:	add	sp, sp, #0x40
  413114:	ret
  413118:	sub	sp, sp, #0x30
  41311c:	stp	x29, x30, [sp, #32]
  413120:	add	x29, sp, #0x20
  413124:	stur	x0, [x29, #-8]
  413128:	str	x1, [sp, #16]
  41312c:	ldr	x8, [sp, #16]
  413130:	cbz	x8, 413160 <printf@plt+0x11490>
  413134:	ldr	x8, [sp, #16]
  413138:	str	x8, [sp, #8]
  41313c:	ldr	x8, [sp, #16]
  413140:	ldr	x8, [x8, #16]
  413144:	str	x8, [sp, #16]
  413148:	ldr	x8, [sp, #8]
  41314c:	str	x8, [sp]
  413150:	cbz	x8, 41315c <printf@plt+0x1148c>
  413154:	ldr	x0, [sp]
  413158:	bl	42588c <_ZdlPv@@Base>
  41315c:	b	41312c <printf@plt+0x1145c>
  413160:	ldp	x29, x30, [sp, #32]
  413164:	add	sp, sp, #0x30
  413168:	ret
  41316c:	sub	sp, sp, #0x40
  413170:	stp	x29, x30, [sp, #48]
  413174:	add	x29, sp, #0x30
  413178:	mov	x8, xzr
  41317c:	stur	x0, [x29, #-8]
  413180:	stur	w1, [x29, #-12]
  413184:	ldur	x9, [x29, #-8]
  413188:	str	x8, [sp, #24]
  41318c:	ldur	w10, [x29, #-12]
  413190:	str	w10, [x9, #24]
  413194:	ldr	x8, [x9, #16]
  413198:	str	x8, [sp, #16]
  41319c:	str	x9, [sp, #8]
  4131a0:	ldr	x8, [sp, #16]
  4131a4:	cbz	x8, 413208 <printf@plt+0x11538>
  4131a8:	ldr	x8, [sp, #16]
  4131ac:	ldr	w9, [x8, #4]
  4131b0:	ldr	x8, [sp, #8]
  4131b4:	ldr	w10, [x8, #24]
  4131b8:	cmp	w9, w10
  4131bc:	b.le	4131f0 <printf@plt+0x11520>
  4131c0:	ldr	x8, [sp, #8]
  4131c4:	ldr	w9, [x8, #24]
  4131c8:	ldr	x10, [sp, #16]
  4131cc:	str	w9, [x10, #4]
  4131d0:	ldr	x10, [sp, #16]
  4131d4:	ldr	x1, [x10, #16]
  4131d8:	mov	x0, x8
  4131dc:	bl	413118 <printf@plt+0x11448>
  4131e0:	ldr	x8, [sp, #16]
  4131e4:	mov	x10, xzr
  4131e8:	str	x10, [x8, #16]
  4131ec:	b	413264 <printf@plt+0x11594>
  4131f0:	ldr	x8, [sp, #16]
  4131f4:	str	x8, [sp, #24]
  4131f8:	ldr	x8, [sp, #16]
  4131fc:	ldr	x8, [x8, #16]
  413200:	str	x8, [sp, #16]
  413204:	b	4131a0 <printf@plt+0x114d0>
  413208:	ldr	x8, [sp, #24]
  41320c:	cbz	x8, 413264 <printf@plt+0x11594>
  413210:	ldr	x8, [sp, #24]
  413214:	ldr	w9, [x8, #4]
  413218:	cmp	w9, #0x0
  41321c:	cset	w9, le
  413220:	tbnz	w9, #0, 413264 <printf@plt+0x11594>
  413224:	ldr	x8, [sp, #8]
  413228:	ldr	w9, [x8, #24]
  41322c:	ldr	x10, [sp, #24]
  413230:	ldr	w11, [x10, #4]
  413234:	cmp	w9, w11
  413238:	b.le	413264 <printf@plt+0x11594>
  41323c:	ldr	x8, [sp, #24]
  413240:	ldr	w9, [x8, #8]
  413244:	add	w1, w9, #0x1
  413248:	ldr	x8, [sp, #24]
  41324c:	ldr	w2, [x8, #4]
  413250:	ldr	x8, [sp, #8]
  413254:	ldr	w3, [x8, #24]
  413258:	mov	x0, x8
  41325c:	mov	w4, #0x4c                  	// #76
  413260:	bl	413270 <printf@plt+0x115a0>
  413264:	ldp	x29, x30, [sp, #48]
  413268:	add	sp, sp, #0x40
  41326c:	ret
  413270:	sub	sp, sp, #0x40
  413274:	stp	x29, x30, [sp, #48]
  413278:	add	x29, sp, #0x30
  41327c:	stur	x0, [x29, #-16]
  413280:	stur	w1, [x29, #-20]
  413284:	str	w2, [sp, #24]
  413288:	str	w3, [sp, #20]
  41328c:	strb	w4, [sp, #19]
  413290:	ldur	x8, [x29, #-16]
  413294:	ldur	w1, [x29, #-20]
  413298:	mov	x0, x8
  41329c:	str	x8, [sp]
  4132a0:	bl	413ec0 <printf@plt+0x121f0>
  4132a4:	str	x0, [sp, #8]
  4132a8:	ldr	x8, [sp, #8]
  4132ac:	cbnz	x8, 4132d0 <printf@plt+0x11600>
  4132b0:	ldur	w1, [x29, #-20]
  4132b4:	ldr	w2, [sp, #24]
  4132b8:	ldr	w3, [sp, #20]
  4132bc:	ldrb	w4, [sp, #19]
  4132c0:	ldr	x0, [sp]
  4132c4:	bl	413f58 <printf@plt+0x12288>
  4132c8:	stur	w0, [x29, #-4]
  4132cc:	b	4132ec <printf@plt+0x1161c>
  4132d0:	ldr	x1, [sp, #8]
  4132d4:	ldr	w2, [sp, #24]
  4132d8:	ldr	w3, [sp, #20]
  4132dc:	ldrb	w4, [sp, #19]
  4132e0:	ldr	x0, [sp]
  4132e4:	bl	414168 <printf@plt+0x12498>
  4132e8:	stur	w0, [x29, #-4]
  4132ec:	ldur	w0, [x29, #-4]
  4132f0:	ldp	x29, x30, [sp, #48]
  4132f4:	add	sp, sp, #0x40
  4132f8:	ret
  4132fc:	sub	sp, sp, #0x20
  413300:	str	x0, [sp, #16]
  413304:	ldr	x8, [sp, #16]
  413308:	ldr	x9, [x8, #16]
  41330c:	str	x8, [sp, #8]
  413310:	cbz	x9, 413330 <printf@plt+0x11660>
  413314:	ldr	x8, [sp, #8]
  413318:	ldr	w9, [x8, #24]
  41331c:	ldr	x10, [x8, #16]
  413320:	ldr	w11, [x10]
  413324:	subs	w9, w9, w11
  413328:	str	w9, [sp, #28]
  41332c:	b	41333c <printf@plt+0x1166c>
  413330:	ldr	x8, [sp, #8]
  413334:	ldr	w9, [x8, #24]
  413338:	str	w9, [sp, #28]
  41333c:	ldr	w0, [sp, #28]
  413340:	add	sp, sp, #0x20
  413344:	ret
  413348:	sub	sp, sp, #0x30
  41334c:	stp	x29, x30, [sp, #32]
  413350:	add	x29, sp, #0x20
  413354:	stur	x0, [x29, #-8]
  413358:	stur	w1, [x29, #-12]
  41335c:	ldur	x8, [x29, #-8]
  413360:	ldr	x9, [x8, #16]
  413364:	str	x8, [sp, #8]
  413368:	cbz	x9, 4133a8 <printf@plt+0x116d8>
  41336c:	ldr	x8, [sp, #8]
  413370:	ldr	x9, [x8, #16]
  413374:	ldr	w10, [x9]
  413378:	ldur	w11, [x29, #-12]
  41337c:	cmp	w10, w11
  413380:	b.le	4133a8 <printf@plt+0x116d8>
  413384:	ldur	w2, [x29, #-12]
  413388:	ldr	x8, [sp, #8]
  41338c:	ldr	x9, [x8, #16]
  413390:	ldr	w3, [x9]
  413394:	mov	x0, x8
  413398:	mov	w10, wzr
  41339c:	mov	w1, w10
  4133a0:	mov	w4, #0x4c                  	// #76
  4133a4:	bl	413270 <printf@plt+0x115a0>
  4133a8:	ldp	x29, x30, [sp, #32]
  4133ac:	add	sp, sp, #0x30
  4133b0:	ret
  4133b4:	sub	sp, sp, #0x30
  4133b8:	stp	x29, x30, [sp, #32]
  4133bc:	add	x29, sp, #0x20
  4133c0:	stur	x0, [x29, #-8]
  4133c4:	stur	w1, [x29, #-12]
  4133c8:	ldur	x8, [x29, #-8]
  4133cc:	ldr	x9, [x8, #16]
  4133d0:	str	x8, [sp, #8]
  4133d4:	cbnz	x9, 4133dc <printf@plt+0x1170c>
  4133d8:	b	4134f0 <printf@plt+0x11820>
  4133dc:	mov	x8, xzr
  4133e0:	ldr	x9, [sp, #8]
  4133e4:	str	x8, [x9, #32]
  4133e8:	ldr	w10, [x9, #24]
  4133ec:	cmp	w10, #0x0
  4133f0:	cset	w10, le
  4133f4:	tbnz	w10, #0, 4134f0 <printf@plt+0x11820>
  4133f8:	ldr	x8, [sp, #8]
  4133fc:	ldr	x0, [x8, #8]
  413400:	bl	416ef4 <printf@plt+0x15224>
  413404:	ldr	x8, [sp, #8]
  413408:	ldr	x9, [x8, #8]
  41340c:	mov	x0, x9
  413410:	bl	416ef4 <printf@plt+0x15224>
  413414:	ldr	x8, [sp, #8]
  413418:	ldr	x9, [x8, #8]
  41341c:	mov	x0, x9
  413420:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413424:	add	x1, x1, #0x6cb
  413428:	bl	416d24 <printf@plt+0x15054>
  41342c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413430:	add	x1, x1, #0x6df
  413434:	bl	416d24 <printf@plt+0x15054>
  413438:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  41343c:	add	x1, x1, #0x706
  413440:	bl	416d24 <printf@plt+0x15054>
  413444:	ldr	x8, [sp, #8]
  413448:	ldr	x9, [x8, #8]
  41344c:	mov	x0, x9
  413450:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  413454:	add	x1, x1, #0x2cf
  413458:	bl	416d24 <printf@plt+0x15054>
  41345c:	bl	416ef4 <printf@plt+0x15224>
  413460:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  413464:	add	x8, x8, #0x240
  413468:	ldr	w10, [x8]
  41346c:	cbnz	w10, 413478 <printf@plt+0x117a8>
  413470:	ldr	x0, [sp, #8]
  413474:	bl	4134fc <printf@plt+0x1182c>
  413478:	ldr	x8, [sp, #8]
  41347c:	ldr	x0, [x8, #8]
  413480:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413484:	add	x1, x1, #0x72d
  413488:	bl	416d24 <printf@plt+0x15054>
  41348c:	ldur	w9, [x29, #-12]
  413490:	cbz	w9, 4134d8 <printf@plt+0x11808>
  413494:	ldr	x8, [sp, #8]
  413498:	ldr	x0, [x8, #8]
  41349c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4134a0:	add	x1, x1, #0x74b
  4134a4:	bl	416d24 <printf@plt+0x15054>
  4134a8:	ldr	x8, [sp, #8]
  4134ac:	ldr	x9, [x8, #8]
  4134b0:	mov	x0, x9
  4134b4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4134b8:	add	x1, x1, #0x760
  4134bc:	bl	416d24 <printf@plt+0x15054>
  4134c0:	ldr	x8, [sp, #8]
  4134c4:	ldr	x9, [x8, #8]
  4134c8:	mov	x0, x9
  4134cc:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4134d0:	add	x1, x1, #0x6dd
  4134d4:	bl	416d24 <printf@plt+0x15054>
  4134d8:	ldr	x8, [sp, #8]
  4134dc:	ldr	x0, [x8, #8]
  4134e0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4134e4:	add	x1, x1, #0x2cf
  4134e8:	bl	416d24 <printf@plt+0x15054>
  4134ec:	bl	416ef4 <printf@plt+0x15224>
  4134f0:	ldp	x29, x30, [sp, #32]
  4134f4:	add	sp, sp, #0x30
  4134f8:	ret
  4134fc:	sub	sp, sp, #0x70
  413500:	stp	x29, x30, [sp, #96]
  413504:	add	x29, sp, #0x60
  413508:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  41350c:	add	x1, x1, #0x764
  413510:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  413514:	add	x8, x8, #0x76f
  413518:	stur	x0, [x29, #-8]
  41351c:	ldur	x9, [x29, #-8]
  413520:	ldr	x10, [x9, #16]
  413524:	stur	x10, [x29, #-16]
  413528:	ldr	x10, [x9, #16]
  41352c:	stur	x10, [x29, #-24]
  413530:	stur	wzr, [x29, #-28]
  413534:	ldr	x0, [x9, #8]
  413538:	stur	x8, [x29, #-40]
  41353c:	str	x9, [sp, #48]
  413540:	bl	416d24 <printf@plt+0x15054>
  413544:	ldur	x8, [x29, #-24]
  413548:	cbz	x8, 413718 <printf@plt+0x11a48>
  41354c:	ldur	x8, [x29, #-16]
  413550:	cbz	x8, 4135bc <printf@plt+0x118ec>
  413554:	ldur	x8, [x29, #-16]
  413558:	ldur	x9, [x29, #-24]
  41355c:	cmp	x8, x9
  413560:	b.eq	4135bc <printf@plt+0x118ec>  // b.none
  413564:	ldur	x1, [x29, #-16]
  413568:	ldr	x0, [sp, #48]
  41356c:	bl	4137d0 <printf@plt+0x11b00>
  413570:	cbz	w0, 4135bc <printf@plt+0x118ec>
  413574:	ldr	x8, [sp, #48]
  413578:	ldr	x0, [x8, #8]
  41357c:	ldur	x1, [x29, #-40]
  413580:	bl	416d24 <printf@plt+0x15054>
  413584:	ldur	x1, [x29, #-16]
  413588:	ldr	x8, [sp, #48]
  41358c:	str	x0, [sp, #40]
  413590:	mov	x0, x8
  413594:	bl	4137d0 <printf@plt+0x11b00>
  413598:	ldr	x1, [sp, #40]
  41359c:	str	w0, [sp, #36]
  4135a0:	mov	x0, x1
  4135a4:	ldr	w1, [sp, #36]
  4135a8:	bl	4171e8 <printf@plt+0x15518>
  4135ac:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4135b0:	add	x1, x1, #0x77c
  4135b4:	bl	416d24 <printf@plt+0x15054>
  4135b8:	bl	416ef4 <printf@plt+0x15224>
  4135bc:	ldur	x1, [x29, #-24]
  4135c0:	ldr	x0, [sp, #48]
  4135c4:	bl	41373c <printf@plt+0x11a6c>
  4135c8:	mov	w8, #0x64                  	// #100
  4135cc:	mul	w9, w0, w8
  4135d0:	ldr	x0, [sp, #48]
  4135d4:	str	w8, [sp, #32]
  4135d8:	str	w9, [sp, #28]
  4135dc:	bl	4132fc <printf@plt+0x1162c>
  4135e0:	mov	w8, #0x2                   	// #2
  4135e4:	sdiv	w9, w0, w8
  4135e8:	ldr	w10, [sp, #28]
  4135ec:	add	w9, w10, w9
  4135f0:	ldr	x0, [sp, #48]
  4135f4:	str	w8, [sp, #24]
  4135f8:	str	w9, [sp, #20]
  4135fc:	bl	4132fc <printf@plt+0x1162c>
  413600:	ldr	w8, [sp, #20]
  413604:	sdiv	w9, w8, w0
  413608:	ldur	x11, [x29, #-24]
  41360c:	ldr	w10, [x11]
  413610:	ldr	w12, [sp, #32]
  413614:	mul	w10, w10, w12
  413618:	ldr	x0, [sp, #48]
  41361c:	str	w9, [sp, #16]
  413620:	str	w10, [sp, #12]
  413624:	bl	4132fc <printf@plt+0x1162c>
  413628:	ldr	w8, [sp, #24]
  41362c:	sdiv	w9, w0, w8
  413630:	ldr	w10, [sp, #12]
  413634:	add	w9, w10, w9
  413638:	ldr	x0, [sp, #48]
  41363c:	str	w9, [sp, #8]
  413640:	bl	4132fc <printf@plt+0x1162c>
  413644:	ldr	w8, [sp, #8]
  413648:	sdiv	w9, w8, w0
  41364c:	ldr	w10, [sp, #16]
  413650:	subs	w9, w10, w9
  413654:	stur	w9, [x29, #-28]
  413658:	ldur	x11, [x29, #-24]
  41365c:	ldrb	w9, [x11, #12]
  413660:	cmp	w9, #0x43
  413664:	str	w9, [sp, #4]
  413668:	b.eq	413680 <printf@plt+0x119b0>  // b.none
  41366c:	b	413670 <printf@plt+0x119a0>
  413670:	ldr	w8, [sp, #4]
  413674:	cmp	w8, #0x52
  413678:	b.eq	4136ac <printf@plt+0x119dc>  // b.none
  41367c:	b	4136d8 <printf@plt+0x11a08>
  413680:	ldr	x8, [sp, #48]
  413684:	ldr	x0, [x8, #8]
  413688:	ldur	x1, [x29, #-40]
  41368c:	bl	416d24 <printf@plt+0x15054>
  413690:	ldur	w1, [x29, #-28]
  413694:	bl	4171e8 <printf@plt+0x15518>
  413698:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  41369c:	add	x1, x1, #0x77c
  4136a0:	bl	416d24 <printf@plt+0x15054>
  4136a4:	bl	416ef4 <printf@plt+0x15224>
  4136a8:	b	413700 <printf@plt+0x11a30>
  4136ac:	ldr	x8, [sp, #48]
  4136b0:	ldr	x0, [x8, #8]
  4136b4:	ldur	x1, [x29, #-40]
  4136b8:	bl	416d24 <printf@plt+0x15054>
  4136bc:	ldur	w1, [x29, #-28]
  4136c0:	bl	4171e8 <printf@plt+0x15518>
  4136c4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4136c8:	add	x1, x1, #0x795
  4136cc:	bl	416d24 <printf@plt+0x15054>
  4136d0:	bl	416ef4 <printf@plt+0x15224>
  4136d4:	b	413700 <printf@plt+0x11a30>
  4136d8:	ldr	x8, [sp, #48]
  4136dc:	ldr	x0, [x8, #8]
  4136e0:	ldur	x1, [x29, #-40]
  4136e4:	bl	416d24 <printf@plt+0x15054>
  4136e8:	ldur	w1, [x29, #-28]
  4136ec:	bl	4171e8 <printf@plt+0x15518>
  4136f0:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4136f4:	add	x1, x1, #0x7ad
  4136f8:	bl	416d24 <printf@plt+0x15054>
  4136fc:	bl	416ef4 <printf@plt+0x15224>
  413700:	ldur	x8, [x29, #-24]
  413704:	stur	x8, [x29, #-16]
  413708:	ldur	x8, [x29, #-24]
  41370c:	ldr	x8, [x8, #16]
  413710:	stur	x8, [x29, #-24]
  413714:	b	413544 <printf@plt+0x11874>
  413718:	ldr	x8, [sp, #48]
  41371c:	ldr	x0, [x8, #8]
  413720:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413724:	add	x1, x1, #0x7b7
  413728:	bl	416d24 <printf@plt+0x15054>
  41372c:	bl	416ef4 <printf@plt+0x15224>
  413730:	ldp	x29, x30, [sp, #96]
  413734:	add	sp, sp, #0x70
  413738:	ret
  41373c:	sub	sp, sp, #0x20
  413740:	str	x0, [sp, #16]
  413744:	str	x1, [sp, #8]
  413748:	ldr	x8, [sp, #16]
  41374c:	ldr	x9, [sp, #8]
  413750:	str	x8, [sp]
  413754:	cbz	x9, 41377c <printf@plt+0x11aac>
  413758:	ldr	x8, [sp, #8]
  41375c:	ldr	w9, [x8, #4]
  413760:	cmp	w9, #0x0
  413764:	cset	w9, le
  413768:	tbnz	w9, #0, 41377c <printf@plt+0x11aac>
  41376c:	ldr	x8, [sp, #8]
  413770:	ldr	w9, [x8, #4]
  413774:	str	w9, [sp, #28]
  413778:	b	4137a4 <printf@plt+0x11ad4>
  41377c:	ldr	x8, [sp, #8]
  413780:	ldr	x8, [x8, #16]
  413784:	cbz	x8, 413798 <printf@plt+0x11ac8>
  413788:	ldr	x8, [sp, #8]
  41378c:	ldr	w9, [x8]
  413790:	str	w9, [sp, #28]
  413794:	b	4137a4 <printf@plt+0x11ad4>
  413798:	ldr	x8, [sp]
  41379c:	ldr	w9, [x8, #24]
  4137a0:	str	w9, [sp, #28]
  4137a4:	ldr	w0, [sp, #28]
  4137a8:	add	sp, sp, #0x20
  4137ac:	ret
  4137b0:	sub	sp, sp, #0x10
  4137b4:	str	x0, [sp, #8]
  4137b8:	str	w1, [sp, #4]
  4137bc:	ldr	x8, [sp, #8]
  4137c0:	ldr	w9, [sp, #4]
  4137c4:	str	w9, [x8, #40]
  4137c8:	add	sp, sp, #0x10
  4137cc:	ret
  4137d0:	sub	sp, sp, #0x50
  4137d4:	stp	x29, x30, [sp, #64]
  4137d8:	add	x29, sp, #0x40
  4137dc:	stur	x0, [x29, #-16]
  4137e0:	stur	x1, [x29, #-24]
  4137e4:	ldur	x8, [x29, #-16]
  4137e8:	ldur	x9, [x29, #-24]
  4137ec:	str	x8, [sp, #32]
  4137f0:	cbz	x9, 413814 <printf@plt+0x11b44>
  4137f4:	ldur	x8, [x29, #-24]
  4137f8:	ldr	w9, [x8, #4]
  4137fc:	cmp	w9, #0x0
  413800:	cset	w9, le
  413804:	tbnz	w9, #0, 413814 <printf@plt+0x11b44>
  413808:	ldur	x8, [x29, #-24]
  41380c:	ldr	x8, [x8, #16]
  413810:	cbnz	x8, 41381c <printf@plt+0x11b4c>
  413814:	stur	wzr, [x29, #-4]
  413818:	b	4138b8 <printf@plt+0x11be8>
  41381c:	ldur	x8, [x29, #-24]
  413820:	ldr	x8, [x8, #16]
  413824:	ldr	w9, [x8]
  413828:	mov	w10, #0x64                  	// #100
  41382c:	mul	w9, w9, w10
  413830:	ldr	x0, [sp, #32]
  413834:	str	w10, [sp, #28]
  413838:	str	w9, [sp, #24]
  41383c:	bl	4132fc <printf@plt+0x1162c>
  413840:	mov	w9, #0x2                   	// #2
  413844:	sdiv	w10, w0, w9
  413848:	ldr	w11, [sp, #24]
  41384c:	add	w10, w11, w10
  413850:	ldr	x0, [sp, #32]
  413854:	str	w9, [sp, #20]
  413858:	str	w10, [sp, #16]
  41385c:	bl	4132fc <printf@plt+0x1162c>
  413860:	ldr	w9, [sp, #16]
  413864:	sdiv	w10, w9, w0
  413868:	ldur	x8, [x29, #-24]
  41386c:	ldr	w11, [x8, #4]
  413870:	ldr	w12, [sp, #28]
  413874:	mul	w11, w11, w12
  413878:	ldr	x0, [sp, #32]
  41387c:	str	w10, [sp, #12]
  413880:	str	w11, [sp, #8]
  413884:	bl	4132fc <printf@plt+0x1162c>
  413888:	ldr	w9, [sp, #20]
  41388c:	sdiv	w10, w0, w9
  413890:	ldr	w11, [sp, #8]
  413894:	add	w10, w11, w10
  413898:	ldr	x0, [sp, #32]
  41389c:	str	w10, [sp, #4]
  4138a0:	bl	4132fc <printf@plt+0x1162c>
  4138a4:	ldr	w9, [sp, #4]
  4138a8:	sdiv	w10, w9, w0
  4138ac:	ldr	w11, [sp, #12]
  4138b0:	subs	w10, w11, w10
  4138b4:	stur	w10, [x29, #-4]
  4138b8:	ldur	w0, [x29, #-4]
  4138bc:	ldp	x29, x30, [sp, #64]
  4138c0:	add	sp, sp, #0x50
  4138c4:	ret
  4138c8:	sub	sp, sp, #0x30
  4138cc:	stp	x29, x30, [sp, #32]
  4138d0:	add	x29, sp, #0x20
  4138d4:	stur	x0, [x29, #-8]
  4138d8:	stur	w1, [x29, #-12]
  4138dc:	str	x2, [sp, #8]
  4138e0:	ldur	x8, [x29, #-8]
  4138e4:	ldur	w9, [x29, #-12]
  4138e8:	str	x8, [sp]
  4138ec:	cbz	w9, 41398c <printf@plt+0x11cbc>
  4138f0:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4138f4:	add	x8, x8, #0x240
  4138f8:	ldr	w9, [x8]
  4138fc:	cmp	w9, #0x1
  413900:	b.ne	413954 <printf@plt+0x11c84>  // b.any
  413904:	ldr	x8, [sp]
  413908:	ldr	x0, [x8, #8]
  41390c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413910:	add	x1, x1, #0x7c3
  413914:	bl	416d24 <printf@plt+0x15054>
  413918:	ldur	w1, [x29, #-12]
  41391c:	bl	4171e8 <printf@plt+0x15518>
  413920:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413924:	add	x1, x1, #0x6dc
  413928:	bl	416d24 <printf@plt+0x15054>
  41392c:	ldr	x8, [sp, #8]
  413930:	cbz	x8, 413944 <printf@plt+0x11c74>
  413934:	ldr	x8, [sp]
  413938:	ldr	x0, [x8, #8]
  41393c:	ldr	x1, [sp, #8]
  413940:	bl	416d24 <printf@plt+0x15054>
  413944:	ldr	x8, [sp]
  413948:	ldr	x0, [x8, #8]
  41394c:	bl	416ef4 <printf@plt+0x15224>
  413950:	b	41398c <printf@plt+0x11cbc>
  413954:	ldr	x8, [sp]
  413958:	ldr	x0, [x8, #8]
  41395c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413960:	add	x1, x1, #0x7cf
  413964:	bl	416d24 <printf@plt+0x15054>
  413968:	ldr	x8, [sp, #8]
  41396c:	cbz	x8, 413980 <printf@plt+0x11cb0>
  413970:	ldr	x8, [sp]
  413974:	ldr	x0, [x8, #8]
  413978:	ldr	x1, [sp, #8]
  41397c:	bl	416d24 <printf@plt+0x15054>
  413980:	ldr	x8, [sp]
  413984:	ldr	x0, [x8, #8]
  413988:	bl	416ef4 <printf@plt+0x15224>
  41398c:	ldp	x29, x30, [sp, #32]
  413990:	add	sp, sp, #0x30
  413994:	ret
  413998:	sub	sp, sp, #0x90
  41399c:	stp	x29, x30, [sp, #128]
  4139a0:	add	x29, sp, #0x80
  4139a4:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  4139a8:	add	x8, x8, #0x7d3
  4139ac:	stur	x0, [x29, #-8]
  4139b0:	stur	w1, [x29, #-12]
  4139b4:	ldur	x9, [x29, #-8]
  4139b8:	ldr	x10, [x9, #16]
  4139bc:	stur	x10, [x29, #-24]
  4139c0:	ldr	x10, [x9, #16]
  4139c4:	stur	x10, [x29, #-32]
  4139c8:	stur	wzr, [x29, #-36]
  4139cc:	ldr	x10, [x9, #32]
  4139d0:	stur	x8, [x29, #-48]
  4139d4:	stur	x9, [x29, #-56]
  4139d8:	cbz	x10, 4139fc <printf@plt+0x11d2c>
  4139dc:	ldur	w8, [x29, #-12]
  4139e0:	ldur	x9, [x29, #-56]
  4139e4:	ldr	x10, [x9, #32]
  4139e8:	ldr	w11, [x10, #8]
  4139ec:	cmp	w8, w11
  4139f0:	b.gt	4139fc <printf@plt+0x11d2c>
  4139f4:	ldur	x0, [x29, #-56]
  4139f8:	bl	413cf4 <printf@plt+0x12024>
  4139fc:	ldur	x8, [x29, #-24]
  413a00:	mov	w9, #0x0                   	// #0
  413a04:	stur	w9, [x29, #-60]
  413a08:	cbz	x8, 413a24 <printf@plt+0x11d54>
  413a0c:	ldur	x8, [x29, #-24]
  413a10:	ldr	w9, [x8, #8]
  413a14:	ldur	w10, [x29, #-12]
  413a18:	cmp	w9, w10
  413a1c:	cset	w9, lt  // lt = tstop
  413a20:	stur	w9, [x29, #-60]
  413a24:	ldur	w8, [x29, #-60]
  413a28:	tbnz	w8, #0, 413a30 <printf@plt+0x11d60>
  413a2c:	b	413a40 <printf@plt+0x11d70>
  413a30:	ldur	x8, [x29, #-24]
  413a34:	ldr	x8, [x8, #16]
  413a38:	stur	x8, [x29, #-24]
  413a3c:	b	4139fc <printf@plt+0x11d2c>
  413a40:	ldur	x8, [x29, #-24]
  413a44:	cbz	x8, 413ce8 <printf@plt+0x12018>
  413a48:	ldur	x8, [x29, #-24]
  413a4c:	ldr	w9, [x8, #8]
  413a50:	ldur	w10, [x29, #-12]
  413a54:	cmp	w9, w10
  413a58:	b.ne	413ce8 <printf@plt+0x12018>  // b.any
  413a5c:	ldur	x8, [x29, #-56]
  413a60:	ldr	x9, [x8, #32]
  413a64:	cbz	x9, 413a80 <printf@plt+0x11db0>
  413a68:	ldur	x8, [x29, #-56]
  413a6c:	ldr	x0, [x8, #8]
  413a70:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413a74:	add	x1, x1, #0x7d4
  413a78:	bl	416d24 <printf@plt+0x15054>
  413a7c:	bl	416ef4 <printf@plt+0x15224>
  413a80:	ldur	x8, [x29, #-56]
  413a84:	ldr	x9, [x8, #32]
  413a88:	cbnz	x9, 413a9c <printf@plt+0x11dcc>
  413a8c:	ldur	x8, [x29, #-56]
  413a90:	ldr	x9, [x8, #16]
  413a94:	stur	x9, [x29, #-32]
  413a98:	b	413aa8 <printf@plt+0x11dd8>
  413a9c:	ldur	x8, [x29, #-56]
  413aa0:	ldr	x9, [x8, #32]
  413aa4:	stur	x9, [x29, #-32]
  413aa8:	ldur	x8, [x29, #-56]
  413aac:	ldr	x9, [x8, #32]
  413ab0:	cbz	x9, 413ae4 <printf@plt+0x11e14>
  413ab4:	ldur	x1, [x29, #-32]
  413ab8:	ldur	x0, [x29, #-56]
  413abc:	bl	4137d0 <printf@plt+0x11b00>
  413ac0:	ldur	x8, [x29, #-56]
  413ac4:	str	w0, [sp, #64]
  413ac8:	mov	x0, x8
  413acc:	ldr	w1, [sp, #64]
  413ad0:	ldur	x2, [x29, #-48]
  413ad4:	bl	4138c8 <printf@plt+0x11bf8>
  413ad8:	ldur	x8, [x29, #-32]
  413adc:	ldr	x8, [x8, #16]
  413ae0:	stur	x8, [x29, #-32]
  413ae4:	ldur	x8, [x29, #-32]
  413ae8:	ldur	x9, [x29, #-24]
  413aec:	cmp	x8, x9
  413af0:	b.eq	413bd4 <printf@plt+0x11f04>  // b.none
  413af4:	ldur	x1, [x29, #-32]
  413af8:	ldur	x0, [x29, #-56]
  413afc:	bl	41373c <printf@plt+0x11a6c>
  413b00:	mov	w8, #0x64                  	// #100
  413b04:	mul	w9, w0, w8
  413b08:	ldur	x0, [x29, #-56]
  413b0c:	str	w8, [sp, #60]
  413b10:	str	w9, [sp, #56]
  413b14:	bl	4132fc <printf@plt+0x1162c>
  413b18:	mov	w8, #0x2                   	// #2
  413b1c:	sdiv	w9, w0, w8
  413b20:	ldr	w10, [sp, #56]
  413b24:	add	w9, w10, w9
  413b28:	ldur	x0, [x29, #-56]
  413b2c:	str	w8, [sp, #52]
  413b30:	str	w9, [sp, #48]
  413b34:	bl	4132fc <printf@plt+0x1162c>
  413b38:	ldr	w8, [sp, #48]
  413b3c:	sdiv	w9, w8, w0
  413b40:	ldur	x11, [x29, #-32]
  413b44:	ldr	w10, [x11]
  413b48:	ldr	w12, [sp, #60]
  413b4c:	mul	w10, w10, w12
  413b50:	ldur	x0, [x29, #-56]
  413b54:	str	w9, [sp, #44]
  413b58:	str	w10, [sp, #40]
  413b5c:	bl	4132fc <printf@plt+0x1162c>
  413b60:	ldr	w8, [sp, #52]
  413b64:	sdiv	w9, w0, w8
  413b68:	ldr	w10, [sp, #40]
  413b6c:	add	w9, w10, w9
  413b70:	ldur	x0, [x29, #-56]
  413b74:	str	w9, [sp, #36]
  413b78:	bl	4132fc <printf@plt+0x1162c>
  413b7c:	ldr	w8, [sp, #36]
  413b80:	sdiv	w9, w8, w0
  413b84:	ldr	w10, [sp, #44]
  413b88:	subs	w9, w10, w9
  413b8c:	stur	w9, [x29, #-36]
  413b90:	ldur	w1, [x29, #-36]
  413b94:	ldur	x0, [x29, #-56]
  413b98:	ldur	x2, [x29, #-48]
  413b9c:	bl	4138c8 <printf@plt+0x11bf8>
  413ba0:	ldur	x1, [x29, #-32]
  413ba4:	ldur	x0, [x29, #-56]
  413ba8:	bl	4137d0 <printf@plt+0x11b00>
  413bac:	ldur	x11, [x29, #-56]
  413bb0:	str	w0, [sp, #32]
  413bb4:	mov	x0, x11
  413bb8:	ldr	w1, [sp, #32]
  413bbc:	ldur	x2, [x29, #-48]
  413bc0:	bl	4138c8 <printf@plt+0x11bf8>
  413bc4:	ldur	x11, [x29, #-32]
  413bc8:	ldr	x11, [x11, #16]
  413bcc:	stur	x11, [x29, #-32]
  413bd0:	b	413ae4 <printf@plt+0x11e14>
  413bd4:	ldur	x1, [x29, #-32]
  413bd8:	ldur	x0, [x29, #-56]
  413bdc:	bl	41373c <printf@plt+0x11a6c>
  413be0:	mov	w8, #0x64                  	// #100
  413be4:	mul	w9, w0, w8
  413be8:	ldur	x0, [x29, #-56]
  413bec:	str	w8, [sp, #28]
  413bf0:	str	w9, [sp, #24]
  413bf4:	bl	4132fc <printf@plt+0x1162c>
  413bf8:	mov	w8, #0x2                   	// #2
  413bfc:	sdiv	w9, w0, w8
  413c00:	ldr	w10, [sp, #24]
  413c04:	add	w9, w10, w9
  413c08:	ldur	x0, [x29, #-56]
  413c0c:	str	w8, [sp, #20]
  413c10:	str	w9, [sp, #16]
  413c14:	bl	4132fc <printf@plt+0x1162c>
  413c18:	ldr	w8, [sp, #16]
  413c1c:	sdiv	w9, w8, w0
  413c20:	ldur	x11, [x29, #-32]
  413c24:	ldr	w10, [x11]
  413c28:	ldr	w12, [sp, #28]
  413c2c:	mul	w10, w10, w12
  413c30:	ldur	x0, [x29, #-56]
  413c34:	str	w9, [sp, #12]
  413c38:	str	w10, [sp, #8]
  413c3c:	bl	4132fc <printf@plt+0x1162c>
  413c40:	ldr	w8, [sp, #20]
  413c44:	sdiv	w9, w0, w8
  413c48:	ldr	w10, [sp, #8]
  413c4c:	add	w9, w10, w9
  413c50:	ldur	x0, [x29, #-56]
  413c54:	str	w9, [sp, #4]
  413c58:	bl	4132fc <printf@plt+0x1162c>
  413c5c:	ldr	w8, [sp, #4]
  413c60:	sdiv	w9, w8, w0
  413c64:	ldr	w10, [sp, #12]
  413c68:	subs	w9, w10, w9
  413c6c:	stur	w9, [x29, #-36]
  413c70:	ldur	x11, [x29, #-32]
  413c74:	ldrb	w9, [x11, #12]
  413c78:	cmp	w9, #0x43
  413c7c:	str	w9, [sp]
  413c80:	b.eq	413c98 <printf@plt+0x11fc8>  // b.none
  413c84:	b	413c88 <printf@plt+0x11fb8>
  413c88:	ldr	w8, [sp]
  413c8c:	cmp	w8, #0x52
  413c90:	b.eq	413cb0 <printf@plt+0x11fe0>  // b.none
  413c94:	b	413cc8 <printf@plt+0x11ff8>
  413c98:	ldur	w1, [x29, #-36]
  413c9c:	ldur	x0, [x29, #-56]
  413ca0:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x4748>
  413ca4:	add	x2, x2, #0x7da
  413ca8:	bl	4138c8 <printf@plt+0x11bf8>
  413cac:	b	413cdc <printf@plt+0x1200c>
  413cb0:	ldur	w1, [x29, #-36]
  413cb4:	ldur	x0, [x29, #-56]
  413cb8:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x4748>
  413cbc:	add	x2, x2, #0x7e9
  413cc0:	bl	4138c8 <printf@plt+0x11bf8>
  413cc4:	b	413cdc <printf@plt+0x1200c>
  413cc8:	ldur	w1, [x29, #-36]
  413ccc:	ldur	x0, [x29, #-56]
  413cd0:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  413cd4:	add	x2, x2, #0x2cf
  413cd8:	bl	4138c8 <printf@plt+0x11bf8>
  413cdc:	ldur	x8, [x29, #-32]
  413ce0:	ldur	x9, [x29, #-56]
  413ce4:	str	x8, [x9, #32]
  413ce8:	ldp	x29, x30, [sp, #128]
  413cec:	add	sp, sp, #0x90
  413cf0:	ret
  413cf4:	sub	sp, sp, #0x30
  413cf8:	stp	x29, x30, [sp, #32]
  413cfc:	add	x29, sp, #0x20
  413d00:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413d04:	add	x1, x1, #0x72d
  413d08:	stur	x0, [x29, #-8]
  413d0c:	ldur	x8, [x29, #-8]
  413d10:	mov	x0, x8
  413d14:	str	x1, [sp, #16]
  413d18:	str	x8, [sp, #8]
  413d1c:	bl	413db4 <printf@plt+0x120e4>
  413d20:	ldr	x8, [sp, #8]
  413d24:	ldr	x0, [x8, #8]
  413d28:	ldr	x1, [sp, #16]
  413d2c:	bl	416d24 <printf@plt+0x15054>
  413d30:	ldr	x8, [sp, #8]
  413d34:	ldr	w9, [x8, #40]
  413d38:	cbz	w9, 413d80 <printf@plt+0x120b0>
  413d3c:	ldr	x8, [sp, #8]
  413d40:	ldr	x0, [x8, #8]
  413d44:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413d48:	add	x1, x1, #0x74b
  413d4c:	bl	416d24 <printf@plt+0x15054>
  413d50:	ldr	x8, [sp, #8]
  413d54:	ldr	x9, [x8, #8]
  413d58:	mov	x0, x9
  413d5c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413d60:	add	x1, x1, #0x760
  413d64:	bl	416d24 <printf@plt+0x15054>
  413d68:	ldr	x8, [sp, #8]
  413d6c:	ldr	x9, [x8, #8]
  413d70:	mov	x0, x9
  413d74:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413d78:	add	x1, x1, #0x6dd
  413d7c:	bl	416d24 <printf@plt+0x15054>
  413d80:	ldr	x8, [sp, #8]
  413d84:	ldr	x0, [x8, #8]
  413d88:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  413d8c:	add	x1, x1, #0x2cf
  413d90:	bl	416d24 <printf@plt+0x15054>
  413d94:	bl	416ef4 <printf@plt+0x15224>
  413d98:	ldr	x8, [sp, #8]
  413d9c:	str	wzr, [x8, #40]
  413da0:	mov	x9, xzr
  413da4:	str	x9, [x8, #32]
  413da8:	ldp	x29, x30, [sp, #32]
  413dac:	add	sp, sp, #0x30
  413db0:	ret
  413db4:	sub	sp, sp, #0x30
  413db8:	stp	x29, x30, [sp, #32]
  413dbc:	add	x29, sp, #0x20
  413dc0:	stur	x0, [x29, #-8]
  413dc4:	ldur	x8, [x29, #-8]
  413dc8:	stur	wzr, [x29, #-12]
  413dcc:	ldr	x9, [x8, #32]
  413dd0:	str	x8, [sp]
  413dd4:	cbz	x9, 413e6c <printf@plt+0x1219c>
  413dd8:	ldr	x8, [sp]
  413ddc:	ldr	x9, [x8, #32]
  413de0:	ldr	x9, [x9, #16]
  413de4:	str	x9, [sp, #8]
  413de8:	ldr	x8, [sp, #8]
  413dec:	cbz	x8, 413e0c <printf@plt+0x1213c>
  413df0:	ldr	x8, [sp, #8]
  413df4:	ldr	w9, [x8, #8]
  413df8:	stur	w9, [x29, #-12]
  413dfc:	ldr	x8, [sp, #8]
  413e00:	ldr	x8, [x8, #16]
  413e04:	str	x8, [sp, #8]
  413e08:	b	413de8 <printf@plt+0x12118>
  413e0c:	ldur	w8, [x29, #-12]
  413e10:	cmp	w8, #0x0
  413e14:	cset	w8, le
  413e18:	tbnz	w8, #0, 413e28 <printf@plt+0x12158>
  413e1c:	ldur	w1, [x29, #-12]
  413e20:	ldr	x0, [sp]
  413e24:	bl	413998 <printf@plt+0x11cc8>
  413e28:	ldr	x8, [sp]
  413e2c:	ldr	x9, [x8, #32]
  413e30:	cbz	x9, 413e54 <printf@plt+0x12184>
  413e34:	ldr	x8, [sp]
  413e38:	ldr	x0, [x8, #8]
  413e3c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413e40:	add	x1, x1, #0x7d4
  413e44:	bl	416d24 <printf@plt+0x15054>
  413e48:	mov	x8, xzr
  413e4c:	ldr	x9, [sp]
  413e50:	str	x8, [x9, #32]
  413e54:	ldr	x8, [sp]
  413e58:	ldr	x0, [x8, #8]
  413e5c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413e60:	add	x1, x1, #0x7f7
  413e64:	bl	416d24 <printf@plt+0x15054>
  413e68:	bl	416ef4 <printf@plt+0x15224>
  413e6c:	ldp	x29, x30, [sp, #32]
  413e70:	add	sp, sp, #0x30
  413e74:	ret
  413e78:	sub	sp, sp, #0x30
  413e7c:	stp	x29, x30, [sp, #32]
  413e80:	add	x29, sp, #0x20
  413e84:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  413e88:	add	x1, x1, #0x7fd
  413e8c:	stur	x0, [x29, #-8]
  413e90:	ldur	x8, [x29, #-8]
  413e94:	mov	x0, x8
  413e98:	str	x1, [sp, #16]
  413e9c:	str	x8, [sp, #8]
  413ea0:	bl	413db4 <printf@plt+0x120e4>
  413ea4:	ldr	x8, [sp, #8]
  413ea8:	ldr	x0, [x8, #8]
  413eac:	ldr	x1, [sp, #16]
  413eb0:	bl	416d24 <printf@plt+0x15054>
  413eb4:	ldp	x29, x30, [sp, #32]
  413eb8:	add	sp, sp, #0x30
  413ebc:	ret
  413ec0:	sub	sp, sp, #0x30
  413ec4:	str	x0, [sp, #32]
  413ec8:	str	w1, [sp, #28]
  413ecc:	ldr	x8, [sp, #32]
  413ed0:	ldr	x8, [x8, #16]
  413ed4:	str	x8, [sp, #16]
  413ed8:	ldr	x8, [sp, #16]
  413edc:	mov	w9, #0x0                   	// #0
  413ee0:	str	w9, [sp, #12]
  413ee4:	cbz	x8, 413f00 <printf@plt+0x12230>
  413ee8:	ldr	w8, [sp, #28]
  413eec:	ldr	x9, [sp, #16]
  413ef0:	ldr	w10, [x9, #8]
  413ef4:	cmp	w8, w10
  413ef8:	cset	w8, ne  // ne = any
  413efc:	str	w8, [sp, #12]
  413f00:	ldr	w8, [sp, #12]
  413f04:	tbnz	w8, #0, 413f0c <printf@plt+0x1223c>
  413f08:	b	413f1c <printf@plt+0x1224c>
  413f0c:	ldr	x8, [sp, #16]
  413f10:	ldr	x8, [x8, #16]
  413f14:	str	x8, [sp, #16]
  413f18:	b	413ed8 <printf@plt+0x12208>
  413f1c:	ldr	x8, [sp, #16]
  413f20:	cbz	x8, 413f44 <printf@plt+0x12274>
  413f24:	ldr	w8, [sp, #28]
  413f28:	ldr	x9, [sp, #16]
  413f2c:	ldr	w10, [x9, #8]
  413f30:	cmp	w8, w10
  413f34:	b.ne	413f44 <printf@plt+0x12274>  // b.any
  413f38:	ldr	x8, [sp, #16]
  413f3c:	str	x8, [sp, #40]
  413f40:	b	413f4c <printf@plt+0x1227c>
  413f44:	mov	x8, xzr
  413f48:	str	x8, [sp, #40]
  413f4c:	ldr	x0, [sp, #40]
  413f50:	add	sp, sp, #0x30
  413f54:	ret
  413f58:	sub	sp, sp, #0x60
  413f5c:	stp	x29, x30, [sp, #80]
  413f60:	add	x29, sp, #0x50
  413f64:	mov	x8, xzr
  413f68:	stur	x0, [x29, #-16]
  413f6c:	stur	w1, [x29, #-20]
  413f70:	stur	w2, [x29, #-24]
  413f74:	stur	w3, [x29, #-28]
  413f78:	sturb	w4, [x29, #-29]
  413f7c:	ldur	x9, [x29, #-16]
  413f80:	ldr	x10, [x9, #16]
  413f84:	str	x10, [sp, #40]
  413f88:	ldr	x10, [x9, #16]
  413f8c:	str	x10, [sp, #32]
  413f90:	str	x8, [sp, #24]
  413f94:	str	x9, [sp, #16]
  413f98:	ldr	x8, [sp, #40]
  413f9c:	mov	w9, #0x0                   	// #0
  413fa0:	str	w9, [sp, #12]
  413fa4:	cbz	x8, 413fc0 <printf@plt+0x122f0>
  413fa8:	ldr	x8, [sp, #40]
  413fac:	ldr	w9, [x8, #8]
  413fb0:	ldur	w10, [x29, #-20]
  413fb4:	cmp	w9, w10
  413fb8:	cset	w9, lt  // lt = tstop
  413fbc:	str	w9, [sp, #12]
  413fc0:	ldr	w8, [sp, #12]
  413fc4:	tbnz	w8, #0, 413fcc <printf@plt+0x122fc>
  413fc8:	b	413fe4 <printf@plt+0x12314>
  413fcc:	ldr	x8, [sp, #40]
  413fd0:	str	x8, [sp, #32]
  413fd4:	ldr	x8, [sp, #40]
  413fd8:	ldr	x8, [x8, #16]
  413fdc:	str	x8, [sp, #40]
  413fe0:	b	413f98 <printf@plt+0x122c8>
  413fe4:	ldr	x8, [sp, #32]
  413fe8:	cbz	x8, 41401c <printf@plt+0x1234c>
  413fec:	ldr	x8, [sp, #32]
  413ff0:	ldr	w9, [x8, #8]
  413ff4:	ldur	w10, [x29, #-20]
  413ff8:	cmp	w9, w10
  413ffc:	b.le	41401c <printf@plt+0x1234c>
  414000:	ldur	w8, [x29, #-28]
  414004:	ldr	x9, [sp, #32]
  414008:	ldr	w10, [x9]
  41400c:	cmp	w8, w10
  414010:	b.le	41401c <printf@plt+0x1234c>
  414014:	stur	wzr, [x29, #-4]
  414018:	b	414158 <printf@plt+0x12488>
  41401c:	mov	x8, xzr
  414020:	str	x8, [sp, #32]
  414024:	ldr	x8, [sp, #16]
  414028:	ldr	x9, [x8, #16]
  41402c:	str	x9, [sp, #40]
  414030:	ldr	x8, [sp, #40]
  414034:	mov	w9, #0x0                   	// #0
  414038:	str	w9, [sp, #8]
  41403c:	cbz	x8, 414058 <printf@plt+0x12388>
  414040:	ldr	x8, [sp, #40]
  414044:	ldr	w9, [x8, #8]
  414048:	ldur	w10, [x29, #-20]
  41404c:	cmp	w9, w10
  414050:	cset	w9, lt  // lt = tstop
  414054:	str	w9, [sp, #8]
  414058:	ldr	w8, [sp, #8]
  41405c:	tbnz	w8, #0, 414064 <printf@plt+0x12394>
  414060:	b	41407c <printf@plt+0x123ac>
  414064:	ldr	x8, [sp, #40]
  414068:	str	x8, [sp, #32]
  41406c:	ldr	x8, [sp, #40]
  414070:	ldr	x8, [x8, #16]
  414074:	str	x8, [sp, #40]
  414078:	b	414030 <printf@plt+0x12360>
  41407c:	ldr	x8, [sp, #32]
  414080:	cbz	x8, 4140a0 <printf@plt+0x123d0>
  414084:	ldur	w8, [x29, #-24]
  414088:	ldr	x9, [sp, #32]
  41408c:	ldr	w10, [x9, #4]
  414090:	cmp	w8, w10
  414094:	b.ge	4140a0 <printf@plt+0x123d0>  // b.tcont
  414098:	stur	wzr, [x29, #-4]
  41409c:	b	414158 <printf@plt+0x12488>
  4140a0:	ldr	x8, [sp, #32]
  4140a4:	cbz	x8, 4140d4 <printf@plt+0x12404>
  4140a8:	ldr	x8, [sp, #32]
  4140ac:	ldr	x8, [x8, #16]
  4140b0:	cbz	x8, 4140d4 <printf@plt+0x12404>
  4140b4:	ldr	x8, [sp, #32]
  4140b8:	ldr	x8, [x8, #16]
  4140bc:	ldr	w9, [x8]
  4140c0:	ldur	w10, [x29, #-28]
  4140c4:	cmp	w9, w10
  4140c8:	b.ge	4140d4 <printf@plt+0x12404>  // b.tcont
  4140cc:	stur	wzr, [x29, #-4]
  4140d0:	b	414158 <printf@plt+0x12488>
  4140d4:	mov	x0, #0x18                  	// #24
  4140d8:	bl	4257b4 <_Znwm@@Base>
  4140dc:	str	x0, [sp, #24]
  4140e0:	ldr	x8, [sp, #32]
  4140e4:	cbnz	x8, 414104 <printf@plt+0x12434>
  4140e8:	ldr	x8, [sp, #16]
  4140ec:	ldr	x9, [x8, #16]
  4140f0:	ldr	x10, [sp, #24]
  4140f4:	str	x9, [x10, #16]
  4140f8:	ldr	x9, [sp, #24]
  4140fc:	str	x9, [x8, #16]
  414100:	b	414120 <printf@plt+0x12450>
  414104:	ldr	x8, [sp, #32]
  414108:	ldr	x8, [x8, #16]
  41410c:	ldr	x9, [sp, #24]
  414110:	str	x8, [x9, #16]
  414114:	ldr	x8, [sp, #24]
  414118:	ldr	x9, [sp, #32]
  41411c:	str	x8, [x9, #16]
  414120:	ldur	w8, [x29, #-24]
  414124:	ldr	x9, [sp, #24]
  414128:	str	w8, [x9]
  41412c:	ldur	w8, [x29, #-28]
  414130:	ldr	x9, [sp, #24]
  414134:	str	w8, [x9, #4]
  414138:	ldur	w8, [x29, #-20]
  41413c:	ldr	x9, [sp, #24]
  414140:	str	w8, [x9, #8]
  414144:	ldurb	w8, [x29, #-29]
  414148:	ldr	x9, [sp, #24]
  41414c:	strb	w8, [x9, #12]
  414150:	mov	w8, #0x1                   	// #1
  414154:	stur	w8, [x29, #-4]
  414158:	ldur	w0, [x29, #-4]
  41415c:	ldp	x29, x30, [sp, #80]
  414160:	add	sp, sp, #0x60
  414164:	ret
  414168:	sub	sp, sp, #0x40
  41416c:	str	x0, [sp, #48]
  414170:	str	x1, [sp, #40]
  414174:	str	w2, [sp, #36]
  414178:	str	w3, [sp, #32]
  41417c:	strb	w4, [sp, #31]
  414180:	ldr	x8, [sp, #48]
  414184:	ldr	x8, [x8, #16]
  414188:	str	x8, [sp, #16]
  41418c:	ldr	x8, [sp, #16]
  414190:	mov	w9, #0x0                   	// #0
  414194:	str	w9, [sp, #12]
  414198:	cbz	x8, 4141b4 <printf@plt+0x124e4>
  41419c:	ldr	x8, [sp, #16]
  4141a0:	ldr	x8, [x8, #16]
  4141a4:	ldr	x9, [sp, #40]
  4141a8:	cmp	x8, x9
  4141ac:	cset	w10, ne  // ne = any
  4141b0:	str	w10, [sp, #12]
  4141b4:	ldr	w8, [sp, #12]
  4141b8:	tbnz	w8, #0, 4141c0 <printf@plt+0x124f0>
  4141bc:	b	4141d0 <printf@plt+0x12500>
  4141c0:	ldr	x8, [sp, #16]
  4141c4:	ldr	x8, [x8, #16]
  4141c8:	str	x8, [sp, #16]
  4141cc:	b	41418c <printf@plt+0x124bc>
  4141d0:	ldr	x8, [sp, #16]
  4141d4:	cbz	x8, 4141f4 <printf@plt+0x12524>
  4141d8:	ldr	w8, [sp, #36]
  4141dc:	ldr	x9, [sp, #16]
  4141e0:	ldr	w10, [x9, #4]
  4141e4:	cmp	w8, w10
  4141e8:	b.ge	4141f4 <printf@plt+0x12524>  // b.tcont
  4141ec:	str	wzr, [sp, #60]
  4141f0:	b	414274 <printf@plt+0x125a4>
  4141f4:	ldr	x8, [sp, #40]
  4141f8:	ldr	x8, [x8, #16]
  4141fc:	cbz	x8, 414220 <printf@plt+0x12550>
  414200:	ldr	x8, [sp, #40]
  414204:	ldr	x8, [x8, #16]
  414208:	ldr	w9, [x8]
  41420c:	ldr	w10, [sp, #32]
  414210:	cmp	w9, w10
  414214:	b.ge	414220 <printf@plt+0x12550>  // b.tcont
  414218:	str	wzr, [sp, #60]
  41421c:	b	414274 <printf@plt+0x125a4>
  414220:	ldr	x8, [sp, #40]
  414224:	ldr	w9, [x8]
  414228:	ldr	w10, [sp, #36]
  41422c:	cmp	w9, w10
  414230:	b.le	414240 <printf@plt+0x12570>
  414234:	ldr	w8, [sp, #36]
  414238:	ldr	x9, [sp, #40]
  41423c:	str	w8, [x9]
  414240:	ldr	x8, [sp, #40]
  414244:	ldr	w9, [x8, #4]
  414248:	ldr	w10, [sp, #32]
  41424c:	cmp	w9, w10
  414250:	b.ge	414260 <printf@plt+0x12590>  // b.tcont
  414254:	ldr	w8, [sp, #32]
  414258:	ldr	x9, [sp, #40]
  41425c:	str	w8, [x9, #4]
  414260:	ldrb	w8, [sp, #31]
  414264:	ldr	x9, [sp, #40]
  414268:	strb	w8, [x9, #12]
  41426c:	mov	w8, #0x1                   	// #1
  414270:	str	w8, [sp, #60]
  414274:	ldr	w0, [sp, #60]
  414278:	add	sp, sp, #0x40
  41427c:	ret
  414280:	sub	sp, sp, #0x20
  414284:	stp	x29, x30, [sp, #16]
  414288:	add	x29, sp, #0x10
  41428c:	str	x0, [sp, #8]
  414290:	str	w1, [sp, #4]
  414294:	ldr	x8, [sp, #8]
  414298:	ldr	x0, [x8]
  41429c:	ldr	w1, [sp, #4]
  4142a0:	bl	412dd8 <printf@plt+0x11108>
  4142a4:	add	w0, w0, #0x1
  4142a8:	ldp	x29, x30, [sp, #16]
  4142ac:	add	sp, sp, #0x20
  4142b0:	ret
  4142b4:	sub	sp, sp, #0x20
  4142b8:	str	x0, [sp, #16]
  4142bc:	str	w1, [sp, #12]
  4142c0:	ldr	x8, [sp, #16]
  4142c4:	str	wzr, [sp, #8]
  4142c8:	ldr	x8, [x8, #16]
  4142cc:	str	x8, [sp]
  4142d0:	ldr	x8, [sp]
  4142d4:	cbz	x8, 414314 <printf@plt+0x12644>
  4142d8:	ldr	x8, [sp]
  4142dc:	ldr	w9, [x8]
  4142e0:	ldr	w10, [sp, #12]
  4142e4:	cmp	w9, w10
  4142e8:	b.le	4142f8 <printf@plt+0x12628>
  4142ec:	ldr	w8, [sp, #8]
  4142f0:	str	w8, [sp, #28]
  4142f4:	b	41431c <printf@plt+0x1264c>
  4142f8:	ldr	x8, [sp]
  4142fc:	ldr	w9, [x8, #8]
  414300:	str	w9, [sp, #8]
  414304:	ldr	x8, [sp]
  414308:	ldr	x8, [x8, #16]
  41430c:	str	x8, [sp]
  414310:	b	4142d0 <printf@plt+0x12600>
  414314:	ldr	w8, [sp, #8]
  414318:	str	w8, [sp, #28]
  41431c:	ldr	w0, [sp, #28]
  414320:	add	sp, sp, #0x20
  414324:	ret
  414328:	sub	sp, sp, #0x20
  41432c:	str	x0, [sp, #24]
  414330:	ldr	x8, [sp, #24]
  414334:	str	wzr, [sp, #20]
  414338:	ldr	x8, [x8, #16]
  41433c:	str	x8, [sp, #8]
  414340:	ldr	x8, [sp, #8]
  414344:	cbz	x8, 414364 <printf@plt+0x12694>
  414348:	ldr	w8, [sp, #20]
  41434c:	add	w8, w8, #0x1
  414350:	str	w8, [sp, #20]
  414354:	ldr	x8, [sp, #8]
  414358:	ldr	x8, [x8, #16]
  41435c:	str	x8, [sp, #8]
  414360:	b	414340 <printf@plt+0x12670>
  414364:	ldr	w0, [sp, #20]
  414368:	add	sp, sp, #0x20
  41436c:	ret
  414370:	sub	sp, sp, #0x30
  414374:	stp	x29, x30, [sp, #32]
  414378:	add	x29, sp, #0x20
  41437c:	stur	x0, [x29, #-8]
  414380:	ldur	x8, [x29, #-8]
  414384:	stur	wzr, [x29, #-12]
  414388:	ldr	x9, [x8, #16]
  41438c:	str	x9, [sp, #8]
  414390:	str	x8, [sp]
  414394:	ldr	x8, [sp, #8]
  414398:	cbz	x8, 4143c8 <printf@plt+0x126f8>
  41439c:	ldr	x1, [sp, #8]
  4143a0:	ldr	x0, [sp]
  4143a4:	bl	4137d0 <printf@plt+0x11b00>
  4143a8:	cbz	w0, 4143b8 <printf@plt+0x126e8>
  4143ac:	ldur	w8, [x29, #-12]
  4143b0:	add	w8, w8, #0x1
  4143b4:	stur	w8, [x29, #-12]
  4143b8:	ldr	x8, [sp, #8]
  4143bc:	ldr	x8, [x8, #16]
  4143c0:	str	x8, [sp, #8]
  4143c4:	b	414394 <printf@plt+0x126c4>
  4143c8:	ldur	w0, [x29, #-12]
  4143cc:	ldp	x29, x30, [sp, #32]
  4143d0:	add	sp, sp, #0x30
  4143d4:	ret
  4143d8:	sub	sp, sp, #0x20
  4143dc:	stp	x29, x30, [sp, #16]
  4143e0:	add	x29, sp, #0x10
  4143e4:	str	x0, [sp, #8]
  4143e8:	str	w1, [sp, #4]
  4143ec:	ldr	x8, [sp, #8]
  4143f0:	ldr	x0, [x8]
  4143f4:	ldr	w1, [sp, #4]
  4143f8:	bl	412e48 <printf@plt+0x11178>
  4143fc:	ldp	x29, x30, [sp, #16]
  414400:	add	sp, sp, #0x20
  414404:	ret
  414408:	sub	sp, sp, #0x20
  41440c:	stp	x29, x30, [sp, #16]
  414410:	add	x29, sp, #0x10
  414414:	str	x0, [sp, #8]
  414418:	str	w1, [sp, #4]
  41441c:	ldr	x8, [sp, #8]
  414420:	ldr	x0, [x8]
  414424:	ldr	w1, [sp, #4]
  414428:	bl	412edc <printf@plt+0x1120c>
  41442c:	ldp	x29, x30, [sp, #16]
  414430:	add	sp, sp, #0x20
  414434:	ret
  414438:	sub	sp, sp, #0x30
  41443c:	stp	x29, x30, [sp, #32]
  414440:	add	x29, sp, #0x20
  414444:	stur	x0, [x29, #-8]
  414448:	ldur	x8, [x29, #-8]
  41444c:	ldr	x9, [x8, #16]
  414450:	str	x8, [sp, #8]
  414454:	cbz	x9, 4144ac <printf@plt+0x127dc>
  414458:	ldr	x8, [sp, #8]
  41445c:	ldr	x9, [x8, #16]
  414460:	str	x9, [sp, #16]
  414464:	ldr	x8, [sp, #16]
  414468:	cbz	x8, 4144a8 <printf@plt+0x127d8>
  41446c:	ldr	x8, [sp, #16]
  414470:	ldr	w1, [x8, #8]
  414474:	ldr	x8, [sp, #16]
  414478:	ldr	w2, [x8]
  41447c:	ldr	x8, [sp, #16]
  414480:	ldr	w3, [x8, #4]
  414484:	ldr	x8, [sp, #16]
  414488:	ldrb	w4, [x8, #12]
  41448c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  414490:	add	x0, x0, #0x806
  414494:	bl	401cd0 <printf@plt>
  414498:	ldr	x8, [sp, #16]
  41449c:	ldr	x8, [x8, #16]
  4144a0:	str	x8, [sp, #16]
  4144a4:	b	414464 <printf@plt+0x12794>
  4144a8:	b	4144b8 <printf@plt+0x127e8>
  4144ac:	ldr	x8, [sp, #8]
  4144b0:	ldr	x0, [x8]
  4144b4:	bl	412f74 <printf@plt+0x112a4>
  4144b8:	ldp	x29, x30, [sp, #32]
  4144bc:	add	sp, sp, #0x30
  4144c0:	ret
  4144c4:	sub	sp, sp, #0x60
  4144c8:	stp	x29, x30, [sp, #80]
  4144cc:	add	x29, sp, #0x50
  4144d0:	mov	x8, #0x30                  	// #48
  4144d4:	adrp	x9, 412000 <printf@plt+0x10330>
  4144d8:	add	x9, x9, #0xfe0
  4144dc:	stur	x0, [x29, #-8]
  4144e0:	stur	x1, [x29, #-16]
  4144e4:	stur	w2, [x29, #-20]
  4144e8:	stur	w3, [x29, #-24]
  4144ec:	stur	w4, [x29, #-28]
  4144f0:	ldur	x10, [x29, #-8]
  4144f4:	mov	x0, x8
  4144f8:	str	x9, [sp, #24]
  4144fc:	str	x10, [sp, #16]
  414500:	bl	4257b4 <_Znwm@@Base>
  414504:	ldur	x1, [x29, #-16]
  414508:	ldur	w2, [x29, #-28]
  41450c:	str	x0, [sp, #8]
  414510:	ldr	x8, [sp, #24]
  414514:	blr	x8
  414518:	b	41451c <printf@plt+0x1284c>
  41451c:	ldr	x8, [sp, #8]
  414520:	ldr	x9, [sp, #16]
  414524:	str	x8, [x9, #16]
  414528:	ldr	x0, [x9, #16]
  41452c:	ldur	w10, [x29, #-20]
  414530:	ldur	w11, [x29, #-24]
  414534:	add	w2, w10, w11
  414538:	ldur	w3, [x29, #-28]
  41453c:	mov	w1, #0x1                   	// #1
  414540:	mov	w4, #0x4c                  	// #76
  414544:	bl	413270 <printf@plt+0x115a0>
  414548:	ldr	x8, [sp, #16]
  41454c:	ldr	x9, [x8, #16]
  414550:	ldur	w1, [x29, #-24]
  414554:	mov	x0, x9
  414558:	bl	413348 <printf@plt+0x11678>
  41455c:	ldur	w10, [x29, #-20]
  414560:	ldr	x8, [sp, #16]
  414564:	str	w10, [x8, #12]
  414568:	ldur	w10, [x29, #-24]
  41456c:	str	w10, [x8, #4]
  414570:	ldur	w10, [x29, #-28]
  414574:	str	w10, [x8, #8]
  414578:	ldp	x29, x30, [sp, #80]
  41457c:	add	sp, sp, #0x60
  414580:	ret
  414584:	str	x0, [sp, #40]
  414588:	str	w1, [sp, #36]
  41458c:	ldr	x0, [sp, #8]
  414590:	bl	42588c <_ZdlPv@@Base>
  414594:	ldr	x0, [sp, #40]
  414598:	bl	401c50 <_Unwind_Resume@plt>
  41459c:	sub	sp, sp, #0x30
  4145a0:	stp	x29, x30, [sp, #32]
  4145a4:	add	x29, sp, #0x20
  4145a8:	stur	x0, [x29, #-8]
  4145ac:	ldur	x8, [x29, #-8]
  4145b0:	mov	x0, x8
  4145b4:	str	x8, [sp, #16]
  4145b8:	bl	4145f8 <printf@plt+0x12928>
  4145bc:	b	4145c0 <printf@plt+0x128f0>
  4145c0:	ldr	x8, [sp, #16]
  4145c4:	ldr	x9, [x8, #16]
  4145c8:	str	x9, [sp, #8]
  4145cc:	cbz	x9, 4145e8 <printf@plt+0x12918>
  4145d0:	ldr	x0, [sp, #8]
  4145d4:	adrp	x8, 413000 <printf@plt+0x11330>
  4145d8:	add	x8, x8, #0x78
  4145dc:	blr	x8
  4145e0:	ldr	x0, [sp, #8]
  4145e4:	bl	42588c <_ZdlPv@@Base>
  4145e8:	ldp	x29, x30, [sp, #32]
  4145ec:	add	sp, sp, #0x30
  4145f0:	ret
  4145f4:	bl	4127f4 <printf@plt+0x10b24>
  4145f8:	sub	sp, sp, #0x10
  4145fc:	str	x0, [sp, #8]
  414600:	add	sp, sp, #0x10
  414604:	ret
  414608:	sub	sp, sp, #0x30
  41460c:	stp	x29, x30, [sp, #32]
  414610:	add	x29, sp, #0x20
  414614:	stur	x0, [x29, #-8]
  414618:	stur	w1, [x29, #-12]
  41461c:	ldur	x8, [x29, #-8]
  414620:	ldr	w9, [x8, #12]
  414624:	ldr	w10, [x8, #4]
  414628:	add	w9, w9, w10
  41462c:	str	x8, [sp, #8]
  414630:	cbnz	w9, 414690 <printf@plt+0x129c0>
  414634:	ldur	w8, [x29, #-12]
  414638:	cbz	w8, 41468c <printf@plt+0x129bc>
  41463c:	ldr	x8, [sp, #8]
  414640:	ldr	x9, [x8, #16]
  414644:	ldr	x0, [x9, #8]
  414648:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  41464c:	add	x1, x1, #0x74b
  414650:	bl	416d24 <printf@plt+0x15054>
  414654:	ldr	x8, [sp, #8]
  414658:	ldr	x9, [x8, #16]
  41465c:	ldr	x9, [x9, #8]
  414660:	mov	x0, x9
  414664:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414668:	add	x1, x1, #0x760
  41466c:	bl	416d24 <printf@plt+0x15054>
  414670:	ldr	x8, [sp, #8]
  414674:	ldr	x9, [x8, #16]
  414678:	ldr	x9, [x9, #8]
  41467c:	mov	x0, x9
  414680:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414684:	add	x1, x1, #0x6dd
  414688:	bl	416d24 <printf@plt+0x15054>
  41468c:	b	414750 <printf@plt+0x12a80>
  414690:	ldr	x8, [sp, #8]
  414694:	ldr	x9, [x8, #16]
  414698:	ldr	x0, [x9, #8]
  41469c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4146a0:	add	x1, x1, #0x81d
  4146a4:	bl	416d24 <printf@plt+0x15054>
  4146a8:	ldr	x8, [sp, #8]
  4146ac:	ldr	w10, [x8, #12]
  4146b0:	ldr	w11, [x8, #4]
  4146b4:	add	w10, w10, w11
  4146b8:	mov	w11, #0x64                  	// #100
  4146bc:	mul	w10, w10, w11
  4146c0:	ldr	w11, [x8, #8]
  4146c4:	mov	w12, #0x2                   	// #2
  4146c8:	sdiv	w11, w11, w12
  4146cc:	add	w10, w10, w11
  4146d0:	ldr	w11, [x8, #8]
  4146d4:	sdiv	w10, w10, w11
  4146d8:	ldr	w11, [x8, #8]
  4146dc:	sdiv	w11, w11, w12
  4146e0:	ldr	w12, [x8, #8]
  4146e4:	sdiv	w11, w11, w12
  4146e8:	subs	w1, w10, w11
  4146ec:	bl	4171e8 <printf@plt+0x15518>
  4146f0:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  4146f4:	add	x1, x1, #0x832
  4146f8:	bl	416d24 <printf@plt+0x15054>
  4146fc:	ldur	w10, [x29, #-12]
  414700:	cbz	w10, 414738 <printf@plt+0x12a68>
  414704:	ldr	x8, [sp, #8]
  414708:	ldr	x9, [x8, #16]
  41470c:	ldr	x0, [x9, #8]
  414710:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414714:	add	x1, x1, #0x835
  414718:	bl	416d24 <printf@plt+0x15054>
  41471c:	ldr	x8, [sp, #8]
  414720:	ldr	x9, [x8, #16]
  414724:	ldr	x9, [x9, #8]
  414728:	mov	x0, x9
  41472c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414730:	add	x1, x1, #0x760
  414734:	bl	416d24 <printf@plt+0x15054>
  414738:	ldr	x8, [sp, #8]
  41473c:	ldr	x9, [x8, #16]
  414740:	ldr	x0, [x9, #8]
  414744:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414748:	add	x1, x1, #0x6dd
  41474c:	bl	416d24 <printf@plt+0x15054>
  414750:	ldp	x29, x30, [sp, #32]
  414754:	add	sp, sp, #0x30
  414758:	ret
  41475c:	sub	sp, sp, #0x20
  414760:	str	x0, [sp, #24]
  414764:	str	x1, [sp, #16]
  414768:	str	x2, [sp, #8]
  41476c:	str	x3, [sp]
  414770:	ldr	x8, [sp, #24]
  414774:	ldr	w9, [x8, #12]
  414778:	ldr	x10, [sp, #16]
  41477c:	str	w9, [x10]
  414780:	ldr	w9, [x8, #4]
  414784:	ldr	x10, [sp, #8]
  414788:	str	w9, [x10]
  41478c:	ldr	w9, [x8, #8]
  414790:	ldr	x8, [sp]
  414794:	str	w9, [x8]
  414798:	add	sp, sp, #0x20
  41479c:	ret
  4147a0:	sub	sp, sp, #0x20
  4147a4:	mov	x8, xzr
  4147a8:	mov	w9, #0x1                   	// #1
  4147ac:	mov	w10, #0xffffffff            	// #-1
  4147b0:	str	x0, [sp, #24]
  4147b4:	str	x1, [sp, #16]
  4147b8:	str	w2, [sp, #12]
  4147bc:	ldr	x11, [sp, #24]
  4147c0:	str	x8, [x11]
  4147c4:	str	x8, [x11, #8]
  4147c8:	ldr	x8, [sp, #16]
  4147cc:	str	x8, [x11, #16]
  4147d0:	ldr	w12, [sp, #12]
  4147d4:	str	w12, [x11, #24]
  4147d8:	str	w9, [x11, #28]
  4147dc:	str	w10, [x11, #32]
  4147e0:	str	w10, [x11, #36]
  4147e4:	str	w10, [x11, #40]
  4147e8:	str	w9, [x11, #44]
  4147ec:	str	wzr, [x11, #48]
  4147f0:	add	sp, sp, #0x20
  4147f4:	ret
  4147f8:	sub	sp, sp, #0x20
  4147fc:	stp	x29, x30, [sp, #16]
  414800:	add	x29, sp, #0x10
  414804:	str	x0, [sp, #8]
  414808:	ldr	x0, [sp, #8]
  41480c:	bl	414824 <printf@plt+0x12b54>
  414810:	b	414814 <printf@plt+0x12b44>
  414814:	ldp	x29, x30, [sp, #16]
  414818:	add	sp, sp, #0x20
  41481c:	ret
  414820:	bl	4127f4 <printf@plt+0x10b24>
  414824:	sub	sp, sp, #0x40
  414828:	stp	x29, x30, [sp, #48]
  41482c:	add	x29, sp, #0x30
  414830:	mov	w8, #0x1                   	// #1
  414834:	stur	x0, [x29, #-8]
  414838:	ldur	x9, [x29, #-8]
  41483c:	stur	w8, [x29, #-12]
  414840:	ldr	x10, [x9]
  414844:	str	x10, [sp, #24]
  414848:	str	x9, [sp, #16]
  41484c:	ldr	x8, [sp, #16]
  414850:	ldr	x9, [x8]
  414854:	cbz	x9, 4148e0 <printf@plt+0x12c10>
  414858:	ldur	w8, [x29, #-12]
  41485c:	mov	w9, #0x0                   	// #0
  414860:	str	w9, [sp, #12]
  414864:	cbz	w8, 414884 <printf@plt+0x12bb4>
  414868:	ldr	x8, [sp, #16]
  41486c:	ldr	x9, [x8]
  414870:	ldr	w10, [x9, #16]
  414874:	cmp	w10, #0x0
  414878:	cset	w10, ne  // ne = any
  41487c:	eor	w10, w10, #0x1
  414880:	str	w10, [sp, #12]
  414884:	ldr	w8, [sp, #12]
  414888:	and	w8, w8, #0x1
  41488c:	stur	w8, [x29, #-12]
  414890:	ldur	w8, [x29, #-12]
  414894:	cbnz	w8, 4148a8 <printf@plt+0x12bd8>
  414898:	ldr	x8, [sp, #16]
  41489c:	ldr	x1, [x8]
  4148a0:	mov	x0, x8
  4148a4:	bl	414908 <printf@plt+0x12c38>
  4148a8:	ldr	x8, [sp, #16]
  4148ac:	ldr	x9, [x8]
  4148b0:	str	x9, [sp, #24]
  4148b4:	ldr	x9, [x8]
  4148b8:	ldr	x9, [x9, #72]
  4148bc:	str	x9, [x8]
  4148c0:	ldr	x9, [sp, #24]
  4148c4:	str	x9, [sp]
  4148c8:	cbz	x9, 4148dc <printf@plt+0x12c0c>
  4148cc:	ldr	x0, [sp]
  4148d0:	bl	416684 <printf@plt+0x149b4>
  4148d4:	ldr	x0, [sp]
  4148d8:	bl	42588c <_ZdlPv@@Base>
  4148dc:	b	41484c <printf@plt+0x12b7c>
  4148e0:	mov	x8, xzr
  4148e4:	ldr	x9, [sp, #16]
  4148e8:	str	x8, [x9, #8]
  4148ec:	ldp	x29, x30, [sp, #48]
  4148f0:	add	sp, sp, #0x40
  4148f4:	ret
  4148f8:	sub	sp, sp, #0x10
  4148fc:	str	x0, [sp, #8]
  414900:	add	sp, sp, #0x10
  414904:	ret
  414908:	sub	sp, sp, #0x50
  41490c:	stp	x29, x30, [sp, #64]
  414910:	add	x29, sp, #0x40
  414914:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  414918:	add	x8, x8, #0xb28
  41491c:	stur	x0, [x29, #-8]
  414920:	stur	x1, [x29, #-16]
  414924:	ldur	x9, [x29, #-8]
  414928:	ldur	x10, [x29, #-16]
  41492c:	ldr	w11, [x10]
  414930:	subs	w11, w11, #0x0
  414934:	mov	w10, w11
  414938:	ubfx	x10, x10, #0, #32
  41493c:	cmp	x10, #0xa
  414940:	stur	x8, [x29, #-24]
  414944:	str	x9, [sp, #32]
  414948:	str	x10, [sp, #24]
  41494c:	b.hi	414b4c <printf@plt+0x12e7c>  // b.pmore
  414950:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  414954:	add	x8, x8, #0x844
  414958:	ldr	x11, [sp, #24]
  41495c:	ldrsw	x10, [x8, x11, lsl #2]
  414960:	add	x9, x8, x10
  414964:	br	x9
  414968:	ldr	x8, [sp, #32]
  41496c:	ldr	x0, [x8, #16]
  414970:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414974:	add	x1, x1, #0x89c
  414978:	bl	416d24 <printf@plt+0x15054>
  41497c:	b	414b64 <printf@plt+0x12e94>
  414980:	ldr	x8, [sp, #32]
  414984:	ldr	x0, [x8, #16]
  414988:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  41498c:	add	x1, x1, #0x2d9
  414990:	bl	416d24 <printf@plt+0x15054>
  414994:	b	414b64 <printf@plt+0x12e94>
  414998:	ldur	x8, [x29, #-16]
  41499c:	ldr	x8, [x8, #64]
  4149a0:	cbnz	x8, 4149bc <printf@plt+0x12cec>
  4149a4:	ldr	x8, [sp, #32]
  4149a8:	ldr	x0, [x8, #16]
  4149ac:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4149b0:	add	x1, x1, #0xe51
  4149b4:	bl	416d24 <printf@plt+0x15054>
  4149b8:	b	4149fc <printf@plt+0x12d2c>
  4149bc:	ldur	x8, [x29, #-16]
  4149c0:	ldr	x8, [x8, #64]
  4149c4:	str	x8, [sp, #16]
  4149c8:	cbz	x8, 4149dc <printf@plt+0x12d0c>
  4149cc:	ldr	x0, [sp, #16]
  4149d0:	bl	41459c <printf@plt+0x128cc>
  4149d4:	ldr	x0, [sp, #16]
  4149d8:	bl	42588c <_ZdlPv@@Base>
  4149dc:	ldur	x8, [x29, #-16]
  4149e0:	mov	x9, xzr
  4149e4:	str	x9, [x8, #64]
  4149e8:	ldr	x8, [sp, #32]
  4149ec:	ldr	x0, [x8, #16]
  4149f0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4149f4:	add	x1, x1, #0xe51
  4149f8:	bl	416d24 <printf@plt+0x15054>
  4149fc:	ldr	x8, [sp, #32]
  414a00:	ldr	x0, [x8, #16]
  414a04:	mov	w9, wzr
  414a08:	mov	w1, w9
  414a0c:	bl	4172a4 <printf@plt+0x155d4>
  414a10:	mov	w9, #0x1                   	// #1
  414a14:	ldr	x8, [sp, #32]
  414a18:	str	w9, [x8, #44]
  414a1c:	b	414b64 <printf@plt+0x12e94>
  414a20:	ldr	x8, [sp, #32]
  414a24:	ldr	x0, [x8, #16]
  414a28:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414a2c:	add	x1, x1, #0x8a1
  414a30:	bl	416d24 <printf@plt+0x15054>
  414a34:	b	414b64 <printf@plt+0x12e94>
  414a38:	ldr	x8, [sp, #32]
  414a3c:	ldr	x0, [x8, #16]
  414a40:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414a44:	add	x1, x1, #0x8a8
  414a48:	bl	416d24 <printf@plt+0x15054>
  414a4c:	b	414b64 <printf@plt+0x12e94>
  414a50:	ldr	x8, [sp, #32]
  414a54:	ldr	x0, [x8, #16]
  414a58:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414a5c:	add	x1, x1, #0x8af
  414a60:	bl	416d24 <printf@plt+0x15054>
  414a64:	b	414b64 <printf@plt+0x12e94>
  414a68:	ldr	x8, [sp, #32]
  414a6c:	ldr	x0, [x8, #16]
  414a70:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414a74:	add	x1, x1, #0x8b5
  414a78:	bl	416d24 <printf@plt+0x15054>
  414a7c:	ldr	x8, [sp, #32]
  414a80:	ldr	x9, [x8, #16]
  414a84:	mov	x0, x9
  414a88:	mov	w10, #0x1                   	// #1
  414a8c:	mov	w1, w10
  414a90:	str	w10, [sp, #12]
  414a94:	bl	4172a4 <printf@plt+0x155d4>
  414a98:	ldr	w10, [sp, #12]
  414a9c:	ldr	x8, [sp, #32]
  414aa0:	str	w10, [x8, #44]
  414aa4:	ldur	x9, [x29, #-16]
  414aa8:	ldr	x9, [x9, #64]
  414aac:	cbz	x9, 414ad0 <printf@plt+0x12e00>
  414ab0:	ldur	x8, [x29, #-16]
  414ab4:	ldr	x8, [x8, #64]
  414ab8:	str	x8, [sp]
  414abc:	cbz	x8, 414ad0 <printf@plt+0x12e00>
  414ac0:	ldr	x0, [sp]
  414ac4:	bl	41459c <printf@plt+0x128cc>
  414ac8:	ldr	x0, [sp]
  414acc:	bl	42588c <_ZdlPv@@Base>
  414ad0:	ldur	x8, [x29, #-16]
  414ad4:	mov	x9, xzr
  414ad8:	str	x9, [x8, #64]
  414adc:	b	414b64 <printf@plt+0x12e94>
  414ae0:	ldr	x0, [sp, #32]
  414ae4:	bl	414b70 <printf@plt+0x12ea0>
  414ae8:	cbnz	w0, 414b00 <printf@plt+0x12e30>
  414aec:	ldr	x8, [sp, #32]
  414af0:	ldr	x0, [x8, #16]
  414af4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414af8:	add	x1, x1, #0x8bc
  414afc:	bl	416d24 <printf@plt+0x15054>
  414b00:	b	414b64 <printf@plt+0x12e94>
  414b04:	ldr	x0, [sp, #32]
  414b08:	bl	414b70 <printf@plt+0x12ea0>
  414b0c:	cbnz	w0, 414b24 <printf@plt+0x12e54>
  414b10:	ldr	x8, [sp, #32]
  414b14:	ldr	x0, [x8, #16]
  414b18:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414b1c:	add	x1, x1, #0x8c5
  414b20:	bl	416d24 <printf@plt+0x15054>
  414b24:	b	414b64 <printf@plt+0x12e94>
  414b28:	ldr	x0, [sp, #32]
  414b2c:	bl	414b70 <printf@plt+0x12ea0>
  414b30:	cbnz	w0, 414b48 <printf@plt+0x12e78>
  414b34:	ldr	x8, [sp, #32]
  414b38:	ldr	x0, [x8, #16]
  414b3c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  414b40:	add	x1, x1, #0x2d1
  414b44:	bl	416d24 <printf@plt+0x15054>
  414b48:	b	414b64 <printf@plt+0x12e94>
  414b4c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  414b50:	add	x0, x0, #0x8cc
  414b54:	ldur	x1, [x29, #-24]
  414b58:	ldur	x2, [x29, #-24]
  414b5c:	ldur	x3, [x29, #-24]
  414b60:	bl	41cf78 <printf@plt+0x1b2a8>
  414b64:	ldp	x29, x30, [sp, #64]
  414b68:	add	sp, sp, #0x50
  414b6c:	ret
  414b70:	sub	sp, sp, #0x20
  414b74:	stp	x29, x30, [sp, #16]
  414b78:	add	x29, sp, #0x10
  414b7c:	mov	w1, #0x6                   	// #6
  414b80:	str	x0, [sp, #8]
  414b84:	ldr	x0, [sp, #8]
  414b88:	bl	415050 <printf@plt+0x13380>
  414b8c:	ldp	x29, x30, [sp, #16]
  414b90:	add	sp, sp, #0x20
  414b94:	ret
  414b98:	sub	sp, sp, #0x40
  414b9c:	stp	x29, x30, [sp, #48]
  414ba0:	add	x29, sp, #0x30
  414ba4:	stur	x0, [x29, #-8]
  414ba8:	stur	x1, [x29, #-16]
  414bac:	str	x2, [sp, #24]
  414bb0:	str	w3, [sp, #20]
  414bb4:	ldur	x8, [x29, #-8]
  414bb8:	ldr	x9, [sp, #24]
  414bbc:	str	x8, [sp, #8]
  414bc0:	cbz	x9, 414bd0 <printf@plt+0x12f00>
  414bc4:	ldr	x0, [sp, #24]
  414bc8:	bl	4018e0 <strlen@plt>
  414bcc:	cbnz	x0, 414be4 <printf@plt+0x12f14>
  414bd0:	ldr	x8, [sp, #8]
  414bd4:	ldr	x0, [x8, #16]
  414bd8:	ldur	x1, [x29, #-16]
  414bdc:	bl	416d24 <printf@plt+0x15054>
  414be0:	b	414c20 <printf@plt+0x12f50>
  414be4:	ldr	x8, [sp, #8]
  414be8:	ldr	x0, [x8, #16]
  414bec:	ldur	x1, [x29, #-16]
  414bf0:	bl	416d24 <printf@plt+0x15054>
  414bf4:	ldr	x8, [sp, #8]
  414bf8:	ldr	x9, [x8, #16]
  414bfc:	mov	x0, x9
  414c00:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  414c04:	add	x1, x1, #0xf27
  414c08:	bl	416d24 <printf@plt+0x15054>
  414c0c:	ldr	x8, [sp, #8]
  414c10:	ldr	x9, [x8, #16]
  414c14:	ldr	x1, [sp, #24]
  414c18:	mov	x0, x9
  414c1c:	bl	416d24 <printf@plt+0x15054>
  414c20:	ldr	w8, [sp, #20]
  414c24:	cmp	w8, #0x1
  414c28:	b.ne	414c70 <printf@plt+0x12fa0>  // b.any
  414c2c:	ldr	x8, [sp, #8]
  414c30:	ldr	x0, [x8, #16]
  414c34:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414c38:	add	x1, x1, #0x74b
  414c3c:	bl	416d24 <printf@plt+0x15054>
  414c40:	ldr	x8, [sp, #8]
  414c44:	ldr	x9, [x8, #16]
  414c48:	mov	x0, x9
  414c4c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414c50:	add	x1, x1, #0x760
  414c54:	bl	416d24 <printf@plt+0x15054>
  414c58:	ldr	x8, [sp, #8]
  414c5c:	ldr	x9, [x8, #16]
  414c60:	mov	x0, x9
  414c64:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414c68:	add	x1, x1, #0x6dd
  414c6c:	bl	416d24 <printf@plt+0x15054>
  414c70:	ldr	x8, [sp, #8]
  414c74:	ldr	x0, [x8, #16]
  414c78:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  414c7c:	add	x1, x1, #0x2cf
  414c80:	bl	416d24 <printf@plt+0x15054>
  414c84:	ldp	x29, x30, [sp, #48]
  414c88:	add	sp, sp, #0x40
  414c8c:	ret
  414c90:	sub	sp, sp, #0x40
  414c94:	stp	x29, x30, [sp, #48]
  414c98:	add	x29, sp, #0x30
  414c9c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  414ca0:	add	x8, x8, #0x8dd
  414ca4:	stur	x0, [x29, #-8]
  414ca8:	stur	x1, [x29, #-16]
  414cac:	ldur	x9, [x29, #-8]
  414cb0:	ldr	x0, [x9, #16]
  414cb4:	mov	x1, x8
  414cb8:	str	x9, [sp]
  414cbc:	bl	416d24 <printf@plt+0x15054>
  414cc0:	ldur	x8, [x29, #-16]
  414cc4:	mov	x0, x8
  414cc8:	bl	416660 <printf@plt+0x14990>
  414ccc:	cbz	w0, 414ce4 <printf@plt+0x13014>
  414cd0:	add	x0, sp, #0xd
  414cd4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414cd8:	add	x1, x1, #0x8ec
  414cdc:	bl	401a00 <sprintf@plt>
  414ce0:	b	414d24 <printf@plt+0x13054>
  414ce4:	ldur	x0, [x29, #-16]
  414ce8:	sub	x1, x29, #0x14
  414cec:	add	x2, sp, #0x18
  414cf0:	add	x3, sp, #0x14
  414cf4:	bl	41bb4c <printf@plt+0x19e7c>
  414cf8:	ldur	w8, [x29, #-20]
  414cfc:	mov	w9, #0x101                 	// #257
  414d00:	udiv	w2, w8, w9
  414d04:	ldr	w8, [sp, #24]
  414d08:	udiv	w3, w8, w9
  414d0c:	ldr	w8, [sp, #20]
  414d10:	udiv	w4, w8, w9
  414d14:	add	x0, sp, #0xd
  414d18:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  414d1c:	add	x1, x1, #0x5bf
  414d20:	bl	401a00 <sprintf@plt>
  414d24:	ldr	x8, [sp]
  414d28:	ldr	x0, [x8, #16]
  414d2c:	add	x1, sp, #0xd
  414d30:	bl	416d24 <printf@plt+0x15054>
  414d34:	ldr	x8, [sp]
  414d38:	ldr	x9, [x8, #16]
  414d3c:	mov	x0, x9
  414d40:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  414d44:	add	x1, x1, #0x2ce
  414d48:	bl	416d24 <printf@plt+0x15054>
  414d4c:	ldp	x29, x30, [sp, #48]
  414d50:	add	sp, sp, #0x40
  414d54:	ret
  414d58:	sub	sp, sp, #0x40
  414d5c:	stp	x29, x30, [sp, #48]
  414d60:	add	x29, sp, #0x30
  414d64:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  414d68:	add	x8, x8, #0x5e1
  414d6c:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  414d70:	add	x9, x9, #0xb28
  414d74:	stur	x0, [x29, #-8]
  414d78:	stur	x1, [x29, #-16]
  414d7c:	ldur	x10, [x29, #-8]
  414d80:	ldur	x11, [x29, #-16]
  414d84:	ldr	w12, [x11]
  414d88:	subs	w12, w12, #0x0
  414d8c:	mov	w11, w12
  414d90:	ubfx	x11, x11, #0, #32
  414d94:	cmp	x11, #0xa
  414d98:	str	x8, [sp, #24]
  414d9c:	str	x9, [sp, #16]
  414da0:	str	x10, [sp, #8]
  414da4:	str	x11, [sp]
  414da8:	b.hi	41502c <printf@plt+0x1335c>  // b.pmore
  414dac:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  414db0:	add	x8, x8, #0x870
  414db4:	ldr	x11, [sp]
  414db8:	ldrsw	x10, [x8, x11, lsl #2]
  414dbc:	add	x9, x8, x10
  414dc0:	br	x9
  414dc4:	ldur	x8, [x29, #-16]
  414dc8:	ldr	x2, [x8, #8]
  414dcc:	ldr	x0, [sp, #8]
  414dd0:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414dd4:	add	x1, x1, #0x8f3
  414dd8:	mov	w3, #0x2                   	// #2
  414ddc:	bl	414b98 <printf@plt+0x12ec8>
  414de0:	b	415044 <printf@plt+0x13374>
  414de4:	ldur	x8, [x29, #-16]
  414de8:	ldr	x2, [x8, #8]
  414dec:	ldr	x0, [sp, #8]
  414df0:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414df4:	add	x1, x1, #0x8f6
  414df8:	mov	w3, #0x2                   	// #2
  414dfc:	bl	414b98 <printf@plt+0x12ec8>
  414e00:	b	415044 <printf@plt+0x13374>
  414e04:	ldur	x8, [x29, #-16]
  414e08:	ldr	x8, [x8, #64]
  414e0c:	cbz	x8, 414e68 <printf@plt+0x13198>
  414e10:	ldr	x8, [sp, #8]
  414e14:	ldr	x0, [x8, #16]
  414e18:	bl	416ef4 <printf@plt+0x15224>
  414e1c:	ldr	x8, [sp, #8]
  414e20:	ldr	x9, [x8, #16]
  414e24:	mov	x0, x9
  414e28:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414e2c:	add	x1, x1, #0x8f9
  414e30:	bl	416d24 <printf@plt+0x15054>
  414e34:	ldur	x8, [x29, #-16]
  414e38:	ldr	x8, [x8, #64]
  414e3c:	ldr	x9, [sp, #8]
  414e40:	ldr	w1, [x9, #48]
  414e44:	mov	x0, x8
  414e48:	bl	414608 <printf@plt+0x12938>
  414e4c:	ldur	x8, [x29, #-16]
  414e50:	ldr	x2, [x8, #8]
  414e54:	ldr	x0, [sp, #8]
  414e58:	ldr	x1, [sp, #24]
  414e5c:	mov	w3, #0x2                   	// #2
  414e60:	bl	414b98 <printf@plt+0x12ec8>
  414e64:	b	414e94 <printf@plt+0x131c4>
  414e68:	ldr	x8, [sp, #8]
  414e6c:	ldr	x0, [x8, #16]
  414e70:	bl	416ef4 <printf@plt+0x15224>
  414e74:	ldur	x8, [x29, #-16]
  414e78:	ldr	x2, [x8, #8]
  414e7c:	ldr	x8, [sp, #8]
  414e80:	ldr	w3, [x8, #48]
  414e84:	mov	x0, x8
  414e88:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414e8c:	add	x1, x1, #0x8f9
  414e90:	bl	414b98 <printf@plt+0x12ec8>
  414e94:	ldr	x8, [sp, #8]
  414e98:	ldr	x0, [x8, #16]
  414e9c:	mov	w1, #0x1                   	// #1
  414ea0:	bl	4172a4 <printf@plt+0x155d4>
  414ea4:	b	415044 <printf@plt+0x13374>
  414ea8:	ldur	x8, [x29, #-16]
  414eac:	ldr	x2, [x8, #8]
  414eb0:	ldr	x0, [sp, #8]
  414eb4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414eb8:	add	x1, x1, #0x8fd
  414ebc:	mov	w3, #0x2                   	// #2
  414ec0:	bl	414b98 <printf@plt+0x12ec8>
  414ec4:	b	415044 <printf@plt+0x13374>
  414ec8:	ldur	x8, [x29, #-16]
  414ecc:	ldr	x2, [x8, #8]
  414ed0:	ldr	x0, [sp, #8]
  414ed4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414ed8:	add	x1, x1, #0x902
  414edc:	mov	w3, #0x2                   	// #2
  414ee0:	bl	414b98 <printf@plt+0x12ec8>
  414ee4:	b	415044 <printf@plt+0x13374>
  414ee8:	ldur	x8, [x29, #-16]
  414eec:	ldr	x2, [x8, #8]
  414ef0:	ldr	x0, [sp, #8]
  414ef4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414ef8:	add	x1, x1, #0x907
  414efc:	mov	w3, #0x2                   	// #2
  414f00:	bl	414b98 <printf@plt+0x12ec8>
  414f04:	b	415044 <printf@plt+0x13374>
  414f08:	ldr	x8, [sp, #8]
  414f0c:	ldr	x0, [x8, #16]
  414f10:	mov	w1, #0x1                   	// #1
  414f14:	bl	4172a4 <printf@plt+0x155d4>
  414f18:	ldr	x8, [sp, #8]
  414f1c:	ldr	x9, [x8, #16]
  414f20:	mov	x0, x9
  414f24:	bl	416ef4 <printf@plt+0x15224>
  414f28:	ldr	x8, [sp, #8]
  414f2c:	ldr	x9, [x8, #16]
  414f30:	mov	x0, x9
  414f34:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414f38:	add	x1, x1, #0x90b
  414f3c:	bl	416d24 <printf@plt+0x15054>
  414f40:	ldur	x8, [x29, #-16]
  414f44:	ldr	x8, [x8, #64]
  414f48:	cbnz	x8, 414f6c <printf@plt+0x1329c>
  414f4c:	ldur	x8, [x29, #-16]
  414f50:	ldr	x2, [x8, #8]
  414f54:	ldr	x8, [sp, #8]
  414f58:	ldr	w3, [x8, #48]
  414f5c:	mov	x0, x8
  414f60:	ldr	x1, [sp, #24]
  414f64:	bl	414b98 <printf@plt+0x12ec8>
  414f68:	b	414f98 <printf@plt+0x132c8>
  414f6c:	ldur	x8, [x29, #-16]
  414f70:	ldr	x0, [x8, #64]
  414f74:	ldr	x8, [sp, #8]
  414f78:	ldr	w1, [x8, #48]
  414f7c:	bl	414608 <printf@plt+0x12938>
  414f80:	ldur	x8, [x29, #-16]
  414f84:	ldr	x2, [x8, #8]
  414f88:	ldr	x0, [sp, #8]
  414f8c:	ldr	x1, [sp, #24]
  414f90:	mov	w3, #0x2                   	// #2
  414f94:	bl	414b98 <printf@plt+0x12ec8>
  414f98:	ldr	x8, [sp, #8]
  414f9c:	ldr	x0, [x8, #16]
  414fa0:	mov	w9, wzr
  414fa4:	mov	w1, w9
  414fa8:	bl	4172a4 <printf@plt+0x155d4>
  414fac:	b	415044 <printf@plt+0x13374>
  414fb0:	ldr	x0, [sp, #8]
  414fb4:	bl	414b70 <printf@plt+0x12ea0>
  414fb8:	cbnz	w0, 414fd8 <printf@plt+0x13308>
  414fbc:	ldur	x8, [x29, #-16]
  414fc0:	ldr	x2, [x8, #8]
  414fc4:	ldr	x0, [sp, #8]
  414fc8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414fcc:	add	x1, x1, #0x910
  414fd0:	mov	w3, #0x2                   	// #2
  414fd4:	bl	414b98 <printf@plt+0x12ec8>
  414fd8:	b	415044 <printf@plt+0x13374>
  414fdc:	ldr	x0, [sp, #8]
  414fe0:	bl	414b70 <printf@plt+0x12ea0>
  414fe4:	cbnz	w0, 415004 <printf@plt+0x13334>
  414fe8:	ldur	x8, [x29, #-16]
  414fec:	ldr	x2, [x8, #8]
  414ff0:	ldr	x0, [sp, #8]
  414ff4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  414ff8:	add	x1, x1, #0x917
  414ffc:	mov	w3, #0x2                   	// #2
  415000:	bl	414b98 <printf@plt+0x12ec8>
  415004:	b	415044 <printf@plt+0x13374>
  415008:	b	415044 <printf@plt+0x13374>
  41500c:	ldr	x0, [sp, #8]
  415010:	bl	414b70 <printf@plt+0x12ea0>
  415014:	cbnz	w0, 415028 <printf@plt+0x13358>
  415018:	ldur	x8, [x29, #-16]
  41501c:	add	x1, x8, #0x18
  415020:	ldr	x0, [sp, #8]
  415024:	bl	414c90 <printf@plt+0x12fc0>
  415028:	b	415044 <printf@plt+0x13374>
  41502c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  415030:	add	x0, x0, #0x8cc
  415034:	ldr	x1, [sp, #16]
  415038:	ldr	x2, [sp, #16]
  41503c:	ldr	x3, [sp, #16]
  415040:	bl	41cf78 <printf@plt+0x1b2a8>
  415044:	ldp	x29, x30, [sp, #48]
  415048:	add	sp, sp, #0x40
  41504c:	ret
  415050:	sub	sp, sp, #0x20
  415054:	str	x0, [sp, #16]
  415058:	str	w1, [sp, #12]
  41505c:	ldr	x8, [sp, #16]
  415060:	ldr	x8, [x8]
  415064:	str	x8, [sp]
  415068:	ldr	x8, [sp]
  41506c:	cbz	x8, 4150a0 <printf@plt+0x133d0>
  415070:	ldr	w8, [sp, #12]
  415074:	ldr	x9, [sp]
  415078:	ldr	w10, [x9]
  41507c:	cmp	w8, w10
  415080:	b.ne	415090 <printf@plt+0x133c0>  // b.any
  415084:	mov	w8, #0x1                   	// #1
  415088:	str	w8, [sp, #28]
  41508c:	b	4150a4 <printf@plt+0x133d4>
  415090:	ldr	x8, [sp]
  415094:	ldr	x8, [x8, #72]
  415098:	str	x8, [sp]
  41509c:	b	415068 <printf@plt+0x13398>
  4150a0:	str	wzr, [sp, #28]
  4150a4:	ldr	w0, [sp, #28]
  4150a8:	add	sp, sp, #0x20
  4150ac:	ret
  4150b0:	sub	sp, sp, #0x20
  4150b4:	str	x0, [sp, #16]
  4150b8:	ldr	x8, [sp, #16]
  4150bc:	ldr	x8, [x8]
  4150c0:	str	x8, [sp, #8]
  4150c4:	ldr	x8, [sp, #8]
  4150c8:	cbz	x8, 4150f4 <printf@plt+0x13424>
  4150cc:	ldr	x8, [sp, #8]
  4150d0:	ldr	x8, [x8, #64]
  4150d4:	cbz	x8, 4150e4 <printf@plt+0x13414>
  4150d8:	mov	w8, #0x1                   	// #1
  4150dc:	str	w8, [sp, #28]
  4150e0:	b	4150f8 <printf@plt+0x13428>
  4150e4:	ldr	x8, [sp, #8]
  4150e8:	ldr	x8, [x8, #72]
  4150ec:	str	x8, [sp, #8]
  4150f0:	b	4150c4 <printf@plt+0x133f4>
  4150f4:	str	wzr, [sp, #28]
  4150f8:	ldr	w0, [sp, #28]
  4150fc:	add	sp, sp, #0x20
  415100:	ret
  415104:	sub	sp, sp, #0x20
  415108:	str	x0, [sp, #24]
  41510c:	str	x1, [sp, #16]
  415110:	ldr	x8, [sp, #24]
  415114:	ldr	x9, [sp, #16]
  415118:	ldr	w10, [x9]
  41511c:	str	w10, [sp, #12]
  415120:	ldr	w10, [sp, #12]
  415124:	cmp	w10, #0x2
  415128:	str	x8, [sp]
  41512c:	b.eq	41513c <printf@plt+0x1346c>  // b.none
  415130:	ldr	w8, [sp, #12]
  415134:	cmp	w8, #0x6
  415138:	b.ne	415170 <printf@plt+0x134a0>  // b.any
  41513c:	ldr	x8, [sp]
  415140:	ldr	x9, [x8, #8]
  415144:	cbz	x9, 415170 <printf@plt+0x134a0>
  415148:	ldr	x8, [sp, #16]
  41514c:	ldr	x9, [sp]
  415150:	ldr	x10, [x9, #8]
  415154:	str	x8, [x10, #72]
  415158:	ldr	x8, [sp, #16]
  41515c:	str	x8, [x9, #8]
  415160:	ldr	x8, [sp, #16]
  415164:	mov	x10, xzr
  415168:	str	x10, [x8, #72]
  41516c:	b	4151a0 <printf@plt+0x134d0>
  415170:	ldr	x8, [sp]
  415174:	ldr	x9, [x8]
  415178:	ldr	x10, [sp, #16]
  41517c:	str	x9, [x10, #72]
  415180:	ldr	x9, [x8]
  415184:	cbnz	x9, 415194 <printf@plt+0x134c4>
  415188:	ldr	x8, [sp, #16]
  41518c:	ldr	x9, [sp]
  415190:	str	x8, [x9, #8]
  415194:	ldr	x8, [sp, #16]
  415198:	ldr	x9, [sp]
  41519c:	str	x8, [x9]
  4151a0:	add	sp, sp, #0x20
  4151a4:	ret
  4151a8:	sub	sp, sp, #0x60
  4151ac:	stp	x29, x30, [sp, #80]
  4151b0:	add	x29, sp, #0x50
  4151b4:	mov	x8, #0x50                  	// #80
  4151b8:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4151bc:	add	x9, x9, #0xb28
  4151c0:	stur	x0, [x29, #-8]
  4151c4:	stur	w1, [x29, #-12]
  4151c8:	stur	x2, [x29, #-24]
  4151cc:	stur	x3, [x29, #-32]
  4151d0:	ldur	x10, [x29, #-8]
  4151d4:	mov	x0, x8
  4151d8:	str	x9, [sp, #16]
  4151dc:	str	x10, [sp, #8]
  4151e0:	bl	4257b4 <_Znwm@@Base>
  4151e4:	str	x0, [sp]
  4151e8:	bl	4166ac <printf@plt+0x149dc>
  4151ec:	b	4151f0 <printf@plt+0x13520>
  4151f0:	ldr	x8, [sp]
  4151f4:	str	x8, [sp, #40]
  4151f8:	ldur	w9, [x29, #-12]
  4151fc:	ldr	x10, [sp, #40]
  415200:	str	w9, [x10]
  415204:	ldur	x10, [x29, #-24]
  415208:	ldr	x11, [sp, #40]
  41520c:	str	x10, [x11, #8]
  415210:	ldr	x10, [sp, #40]
  415214:	str	wzr, [x10, #16]
  415218:	ldur	x10, [x29, #-32]
  41521c:	ldr	x11, [sp, #40]
  415220:	str	x10, [x11, #64]
  415224:	ldur	w9, [x29, #-12]
  415228:	cmp	w9, #0x6
  41522c:	b.ne	415270 <printf@plt+0x135a0>  // b.any
  415230:	ldr	x0, [sp, #8]
  415234:	mov	w1, #0x6                   	// #6
  415238:	bl	415050 <printf@plt+0x13380>
  41523c:	cbz	w0, 415270 <printf@plt+0x135a0>
  415240:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  415244:	add	x0, x0, #0x91c
  415248:	ldr	x1, [sp, #16]
  41524c:	ldr	x2, [sp, #16]
  415250:	ldr	x3, [sp, #16]
  415254:	bl	41d068 <printf@plt+0x1b398>
  415258:	b	415270 <printf@plt+0x135a0>
  41525c:	str	x0, [sp, #32]
  415260:	str	w1, [sp, #28]
  415264:	ldr	x0, [sp]
  415268:	bl	42588c <_ZdlPv@@Base>
  41526c:	b	415288 <printf@plt+0x135b8>
  415270:	ldr	x1, [sp, #40]
  415274:	ldr	x0, [sp, #8]
  415278:	bl	415104 <printf@plt+0x13434>
  41527c:	ldp	x29, x30, [sp, #80]
  415280:	add	sp, sp, #0x60
  415284:	ret
  415288:	ldr	x0, [sp, #32]
  41528c:	bl	401c50 <_Unwind_Resume@plt>
  415290:	sub	sp, sp, #0x20
  415294:	stp	x29, x30, [sp, #16]
  415298:	add	x29, sp, #0x10
  41529c:	adrp	x2, 429000 <_ZdlPvm@@Base+0x3748>
  4152a0:	add	x2, x2, #0x5e1
  4152a4:	mov	x8, xzr
  4152a8:	str	x0, [sp, #8]
  4152ac:	str	w1, [sp, #4]
  4152b0:	ldr	x0, [sp, #8]
  4152b4:	ldr	w1, [sp, #4]
  4152b8:	mov	x3, x8
  4152bc:	bl	4151a8 <printf@plt+0x134d8>
  4152c0:	ldp	x29, x30, [sp, #16]
  4152c4:	add	sp, sp, #0x20
  4152c8:	ret
  4152cc:	sub	sp, sp, #0x50
  4152d0:	stp	x29, x30, [sp, #64]
  4152d4:	add	x29, sp, #0x40
  4152d8:	mov	x8, #0x50                  	// #80
  4152dc:	stur	x0, [x29, #-8]
  4152e0:	stur	x1, [x29, #-16]
  4152e4:	ldur	x0, [x29, #-8]
  4152e8:	str	x0, [sp, #16]
  4152ec:	mov	x0, x8
  4152f0:	bl	4257b4 <_Znwm@@Base>
  4152f4:	str	x0, [sp, #8]
  4152f8:	bl	4166ac <printf@plt+0x149dc>
  4152fc:	b	415300 <printf@plt+0x13630>
  415300:	ldr	x8, [sp, #8]
  415304:	stur	x8, [x29, #-24]
  415308:	ldur	x9, [x29, #-24]
  41530c:	mov	w10, #0xa                   	// #10
  415310:	str	w10, [x9]
  415314:	ldur	x9, [x29, #-24]
  415318:	mov	x11, xzr
  41531c:	str	x11, [x9, #8]
  415320:	ldur	x1, [x29, #-16]
  415324:	ldur	x9, [x29, #-24]
  415328:	add	x0, x9, #0x18
  41532c:	mov	x2, #0x28                  	// #40
  415330:	str	x11, [sp]
  415334:	bl	4018a0 <memcpy@plt>
  415338:	ldur	x8, [x29, #-24]
  41533c:	str	wzr, [x8, #16]
  415340:	ldur	x8, [x29, #-24]
  415344:	ldr	x9, [sp]
  415348:	str	x9, [x8, #64]
  41534c:	ldur	x1, [x29, #-24]
  415350:	ldr	x0, [sp, #16]
  415354:	bl	415104 <printf@plt+0x13434>
  415358:	ldp	x29, x30, [sp, #64]
  41535c:	add	sp, sp, #0x50
  415360:	ret
  415364:	str	x0, [sp, #32]
  415368:	str	w1, [sp, #28]
  41536c:	ldr	x0, [sp, #8]
  415370:	bl	42588c <_ZdlPv@@Base>
  415374:	ldr	x0, [sp, #32]
  415378:	bl	401c50 <_Unwind_Resume@plt>
  41537c:	sub	sp, sp, #0x20
  415380:	stp	x29, x30, [sp, #16]
  415384:	add	x29, sp, #0x10
  415388:	mov	w8, wzr
  41538c:	str	x0, [sp, #8]
  415390:	ldr	x9, [sp, #8]
  415394:	mov	x0, x9
  415398:	mov	w1, w8
  41539c:	str	x9, [sp]
  4153a0:	bl	415050 <printf@plt+0x13380>
  4153a4:	cbnz	w0, 4153b8 <printf@plt+0x136e8>
  4153a8:	ldr	x0, [sp]
  4153ac:	mov	w8, wzr
  4153b0:	mov	w1, w8
  4153b4:	bl	415290 <printf@plt+0x135c0>
  4153b8:	ldp	x29, x30, [sp, #16]
  4153bc:	add	sp, sp, #0x20
  4153c0:	ret
  4153c4:	sub	sp, sp, #0x20
  4153c8:	stp	x29, x30, [sp, #16]
  4153cc:	add	x29, sp, #0x10
  4153d0:	mov	w1, #0x1                   	// #1
  4153d4:	str	x0, [sp, #8]
  4153d8:	ldr	x8, [sp, #8]
  4153dc:	mov	x0, x8
  4153e0:	str	x8, [sp]
  4153e4:	bl	415050 <printf@plt+0x13380>
  4153e8:	cbnz	w0, 4153f8 <printf@plt+0x13728>
  4153ec:	ldr	x0, [sp]
  4153f0:	mov	w1, #0x1                   	// #1
  4153f4:	bl	415290 <printf@plt+0x135c0>
  4153f8:	ldp	x29, x30, [sp, #16]
  4153fc:	add	sp, sp, #0x20
  415400:	ret
  415404:	sub	sp, sp, #0x20
  415408:	stp	x29, x30, [sp, #16]
  41540c:	add	x29, sp, #0x10
  415410:	mov	w1, #0x5                   	// #5
  415414:	str	x0, [sp, #8]
  415418:	ldr	x8, [sp, #8]
  41541c:	mov	x0, x8
  415420:	str	x8, [sp]
  415424:	bl	415050 <printf@plt+0x13380>
  415428:	cbnz	w0, 415448 <printf@plt+0x13778>
  41542c:	ldr	x0, [sp]
  415430:	mov	w1, #0x6                   	// #6
  415434:	bl	415050 <printf@plt+0x13380>
  415438:	cbnz	w0, 415448 <printf@plt+0x13778>
  41543c:	ldr	x0, [sp]
  415440:	mov	w1, #0x5                   	// #5
  415444:	bl	415290 <printf@plt+0x135c0>
  415448:	ldp	x29, x30, [sp, #16]
  41544c:	add	sp, sp, #0x20
  415450:	ret
  415454:	sub	sp, sp, #0x30
  415458:	stp	x29, x30, [sp, #32]
  41545c:	add	x29, sp, #0x20
  415460:	mov	w1, #0x2                   	// #2
  415464:	stur	x0, [x29, #-8]
  415468:	ldur	x8, [x29, #-8]
  41546c:	mov	x0, x8
  415470:	str	w1, [sp, #8]
  415474:	str	x8, [sp]
  415478:	bl	415528 <printf@plt+0x13858>
  41547c:	ldr	x0, [sp]
  415480:	ldr	w1, [sp, #8]
  415484:	bl	415050 <printf@plt+0x13380>
  415488:	cbz	w0, 4154ec <printf@plt+0x1381c>
  41548c:	ldr	x0, [sp]
  415490:	mov	w1, #0x2                   	// #2
  415494:	bl	415550 <printf@plt+0x13880>
  415498:	str	x0, [sp, #16]
  41549c:	ldr	x0, [sp]
  4154a0:	bl	4155cc <printf@plt+0x138fc>
  4154a4:	str	w0, [sp, #12]
  4154a8:	ldr	x0, [sp]
  4154ac:	bl	415614 <printf@plt+0x13944>
  4154b0:	ldr	x8, [sp]
  4154b4:	mov	x0, x8
  4154b8:	mov	w1, #0x6                   	// #6
  4154bc:	bl	415050 <printf@plt+0x13380>
  4154c0:	cbnz	w0, 4154dc <printf@plt+0x1380c>
  4154c4:	ldr	x3, [sp, #16]
  4154c8:	ldr	x0, [sp]
  4154cc:	mov	w1, #0x6                   	// #6
  4154d0:	mov	x8, xzr
  4154d4:	mov	x2, x8
  4154d8:	bl	4151a8 <printf@plt+0x134d8>
  4154dc:	ldr	w8, [sp, #12]
  4154e0:	ldr	x9, [sp]
  4154e4:	str	w8, [x9, #48]
  4154e8:	b	415514 <printf@plt+0x13844>
  4154ec:	ldr	x0, [sp]
  4154f0:	mov	w1, #0x6                   	// #6
  4154f4:	bl	415050 <printf@plt+0x13380>
  4154f8:	cbnz	w0, 415514 <printf@plt+0x13844>
  4154fc:	ldr	x0, [sp]
  415500:	mov	w1, #0x6                   	// #6
  415504:	mov	x8, xzr
  415508:	mov	x2, x8
  41550c:	mov	x3, x8
  415510:	bl	4151a8 <printf@plt+0x134d8>
  415514:	ldr	x0, [sp]
  415518:	bl	4148f8 <printf@plt+0x12c28>
  41551c:	ldp	x29, x30, [sp, #32]
  415520:	add	sp, sp, #0x30
  415524:	ret
  415528:	sub	sp, sp, #0x20
  41552c:	stp	x29, x30, [sp, #16]
  415530:	add	x29, sp, #0x10
  415534:	mov	w1, #0x5                   	// #5
  415538:	str	x0, [sp, #8]
  41553c:	ldr	x0, [sp, #8]
  415540:	bl	4156a4 <printf@plt+0x139d4>
  415544:	ldp	x29, x30, [sp, #16]
  415548:	add	sp, sp, #0x20
  41554c:	ret
  415550:	sub	sp, sp, #0x30
  415554:	str	x0, [sp, #32]
  415558:	str	w1, [sp, #28]
  41555c:	ldr	x8, [sp, #32]
  415560:	ldr	x8, [x8]
  415564:	str	x8, [sp, #16]
  415568:	ldr	x8, [sp, #16]
  41556c:	cbz	x8, 4155b8 <printf@plt+0x138e8>
  415570:	ldr	w8, [sp, #28]
  415574:	ldr	x9, [sp, #16]
  415578:	ldr	w10, [x9]
  41557c:	cmp	w8, w10
  415580:	b.ne	4155a8 <printf@plt+0x138d8>  // b.any
  415584:	ldr	x8, [sp, #16]
  415588:	ldr	x8, [x8, #64]
  41558c:	str	x8, [sp, #8]
  415590:	ldr	x8, [sp, #16]
  415594:	mov	x9, xzr
  415598:	str	x9, [x8, #64]
  41559c:	ldr	x8, [sp, #8]
  4155a0:	str	x8, [sp, #40]
  4155a4:	b	4155c0 <printf@plt+0x138f0>
  4155a8:	ldr	x8, [sp, #16]
  4155ac:	ldr	x8, [x8, #72]
  4155b0:	str	x8, [sp, #16]
  4155b4:	b	415568 <printf@plt+0x13898>
  4155b8:	mov	x8, xzr
  4155bc:	str	x8, [sp, #40]
  4155c0:	ldr	x0, [sp, #40]
  4155c4:	add	sp, sp, #0x30
  4155c8:	ret
  4155cc:	sub	sp, sp, #0x20
  4155d0:	str	x0, [sp, #16]
  4155d4:	ldr	x8, [sp, #16]
  4155d8:	ldr	w9, [x8, #48]
  4155dc:	str	x8, [sp, #8]
  4155e0:	cbz	w9, 415604 <printf@plt+0x13934>
  4155e4:	ldr	x8, [sp, #8]
  4155e8:	ldr	w9, [x8, #44]
  4155ec:	cbz	w9, 415604 <printf@plt+0x13934>
  4155f0:	ldr	x8, [sp, #8]
  4155f4:	str	wzr, [x8, #48]
  4155f8:	mov	w9, #0x1                   	// #1
  4155fc:	str	w9, [sp, #28]
  415600:	b	415608 <printf@plt+0x13938>
  415604:	str	wzr, [sp, #28]
  415608:	ldr	w0, [sp, #28]
  41560c:	add	sp, sp, #0x20
  415610:	ret
  415614:	sub	sp, sp, #0x30
  415618:	stp	x29, x30, [sp, #32]
  41561c:	add	x29, sp, #0x20
  415620:	mov	w8, #0x1                   	// #1
  415624:	mov	w1, #0x2                   	// #2
  415628:	stur	x0, [x29, #-8]
  41562c:	ldur	x9, [x29, #-8]
  415630:	str	w8, [x9, #28]
  415634:	mov	x0, x9
  415638:	str	x9, [sp, #8]
  41563c:	bl	4156a4 <printf@plt+0x139d4>
  415640:	str	x0, [sp, #16]
  415644:	ldr	x9, [sp, #8]
  415648:	str	wzr, [x9, #48]
  41564c:	ldr	x0, [sp, #16]
  415650:	ldp	x29, x30, [sp, #32]
  415654:	add	sp, sp, #0x30
  415658:	ret
  41565c:	sub	sp, sp, #0x30
  415660:	stp	x29, x30, [sp, #32]
  415664:	add	x29, sp, #0x20
  415668:	mov	w8, #0xa                   	// #10
  41566c:	stur	x0, [x29, #-8]
  415670:	str	x1, [sp, #16]
  415674:	ldur	x9, [x29, #-8]
  415678:	mov	x0, x9
  41567c:	mov	w1, w8
  415680:	str	x9, [sp, #8]
  415684:	bl	4156a4 <printf@plt+0x139d4>
  415688:	ldr	x1, [sp, #16]
  41568c:	ldr	x9, [sp, #8]
  415690:	mov	x0, x9
  415694:	bl	4152cc <printf@plt+0x135fc>
  415698:	ldp	x29, x30, [sp, #32]
  41569c:	add	sp, sp, #0x30
  4156a0:	ret
  4156a4:	sub	sp, sp, #0x70
  4156a8:	stp	x29, x30, [sp, #96]
  4156ac:	add	x29, sp, #0x60
  4156b0:	mov	x8, xzr
  4156b4:	stur	x0, [x29, #-8]
  4156b8:	stur	w1, [x29, #-12]
  4156bc:	ldur	x9, [x29, #-8]
  4156c0:	stur	x8, [x29, #-24]
  4156c4:	ldur	w1, [x29, #-12]
  4156c8:	mov	x0, x9
  4156cc:	str	x9, [sp, #40]
  4156d0:	bl	415050 <printf@plt+0x13380>
  4156d4:	cbz	w0, 415920 <printf@plt+0x13c50>
  4156d8:	ldr	x8, [sp, #40]
  4156dc:	ldr	x9, [x8]
  4156e0:	stur	x9, [x29, #-32]
  4156e4:	mov	x9, xzr
  4156e8:	stur	x9, [x29, #-40]
  4156ec:	mov	w10, #0x1                   	// #1
  4156f0:	stur	w10, [x29, #-44]
  4156f4:	mov	x0, x8
  4156f8:	bl	4148f8 <printf@plt+0x12c28>
  4156fc:	ldr	x8, [sp, #40]
  415700:	ldr	x9, [x8]
  415704:	mov	w10, #0x0                   	// #0
  415708:	str	w10, [sp, #36]
  41570c:	cbz	x9, 41572c <printf@plt+0x13a5c>
  415710:	ldr	x8, [sp, #40]
  415714:	ldr	x9, [x8]
  415718:	ldr	w10, [x9]
  41571c:	ldur	w11, [x29, #-12]
  415720:	cmp	w10, w11
  415724:	cset	w10, ne  // ne = any
  415728:	str	w10, [sp, #36]
  41572c:	ldr	w8, [sp, #36]
  415730:	tbnz	w8, #0, 415738 <printf@plt+0x13a68>
  415734:	b	4157cc <printf@plt+0x13afc>
  415738:	ldur	w8, [x29, #-44]
  41573c:	mov	w9, #0x0                   	// #0
  415740:	str	w9, [sp, #32]
  415744:	cbz	w8, 415764 <printf@plt+0x13a94>
  415748:	ldr	x8, [sp, #40]
  41574c:	ldr	x9, [x8]
  415750:	ldr	w10, [x9, #16]
  415754:	cmp	w10, #0x0
  415758:	cset	w10, ne  // ne = any
  41575c:	eor	w10, w10, #0x1
  415760:	str	w10, [sp, #32]
  415764:	ldr	w8, [sp, #32]
  415768:	and	w8, w8, #0x1
  41576c:	stur	w8, [x29, #-44]
  415770:	ldur	w8, [x29, #-44]
  415774:	cbnz	w8, 415788 <printf@plt+0x13ab8>
  415778:	ldr	x8, [sp, #40]
  41577c:	ldr	x1, [x8]
  415780:	mov	x0, x8
  415784:	bl	414908 <printf@plt+0x12c38>
  415788:	ldr	x8, [sp, #40]
  41578c:	ldr	x9, [x8]
  415790:	stur	x9, [x29, #-32]
  415794:	ldr	x9, [x8]
  415798:	ldr	x9, [x9, #72]
  41579c:	str	x9, [x8]
  4157a0:	ldr	x9, [x8]
  4157a4:	cbnz	x9, 4157b4 <printf@plt+0x13ae4>
  4157a8:	mov	x8, xzr
  4157ac:	ldr	x9, [sp, #40]
  4157b0:	str	x8, [x9, #8]
  4157b4:	ldur	x8, [x29, #-40]
  4157b8:	ldur	x9, [x29, #-32]
  4157bc:	str	x8, [x9, #72]
  4157c0:	ldur	x8, [x29, #-32]
  4157c4:	stur	x8, [x29, #-40]
  4157c8:	b	4156fc <printf@plt+0x13a2c>
  4157cc:	ldr	x8, [sp, #40]
  4157d0:	ldr	x9, [x8]
  4157d4:	cbz	x9, 4158a0 <printf@plt+0x13bd0>
  4157d8:	ldr	x8, [sp, #40]
  4157dc:	ldr	x9, [x8]
  4157e0:	ldr	w10, [x9]
  4157e4:	ldur	w11, [x29, #-12]
  4157e8:	cmp	w10, w11
  4157ec:	b.ne	4158a0 <printf@plt+0x13bd0>  // b.any
  4157f0:	ldr	x8, [sp, #40]
  4157f4:	ldr	x9, [x8]
  4157f8:	ldr	w10, [x9, #16]
  4157fc:	cbz	w10, 415810 <printf@plt+0x13b40>
  415800:	ldr	x8, [sp, #40]
  415804:	ldr	x1, [x8]
  415808:	mov	x0, x8
  41580c:	bl	414908 <printf@plt+0x12c38>
  415810:	ldur	w8, [x29, #-12]
  415814:	cmp	w8, #0x2
  415818:	b.ne	41582c <printf@plt+0x13b5c>  // b.any
  41581c:	ldr	x8, [sp, #40]
  415820:	ldr	x9, [x8]
  415824:	ldr	x9, [x9, #8]
  415828:	stur	x9, [x29, #-24]
  41582c:	ldr	x8, [sp, #40]
  415830:	ldr	x9, [x8]
  415834:	stur	x9, [x29, #-32]
  415838:	ldr	x9, [x8]
  41583c:	ldr	x9, [x9, #72]
  415840:	str	x9, [x8]
  415844:	ldr	x9, [x8]
  415848:	cbnz	x9, 415858 <printf@plt+0x13b88>
  41584c:	mov	x8, xzr
  415850:	ldr	x9, [sp, #40]
  415854:	str	x8, [x9, #8]
  415858:	ldur	x8, [x29, #-32]
  41585c:	ldr	x8, [x8, #64]
  415860:	cbz	x8, 415884 <printf@plt+0x13bb4>
  415864:	ldur	x8, [x29, #-32]
  415868:	ldr	x8, [x8, #64]
  41586c:	str	x8, [sp, #24]
  415870:	cbz	x8, 415884 <printf@plt+0x13bb4>
  415874:	ldr	x0, [sp, #24]
  415878:	bl	41459c <printf@plt+0x128cc>
  41587c:	ldr	x0, [sp, #24]
  415880:	bl	42588c <_ZdlPv@@Base>
  415884:	ldur	x8, [x29, #-32]
  415888:	str	x8, [sp, #16]
  41588c:	cbz	x8, 4158a0 <printf@plt+0x13bd0>
  415890:	ldr	x0, [sp, #16]
  415894:	bl	416684 <printf@plt+0x149b4>
  415898:	ldr	x0, [sp, #16]
  41589c:	bl	42588c <_ZdlPv@@Base>
  4158a0:	ldur	x8, [x29, #-40]
  4158a4:	cbz	x8, 415920 <printf@plt+0x13c50>
  4158a8:	ldur	x8, [x29, #-40]
  4158ac:	ldr	w9, [x8]
  4158b0:	cmp	w9, #0xa
  4158b4:	b.ne	4158cc <printf@plt+0x13bfc>  // b.any
  4158b8:	ldur	x8, [x29, #-40]
  4158bc:	add	x1, x8, #0x18
  4158c0:	ldr	x0, [sp, #40]
  4158c4:	bl	4152cc <printf@plt+0x135fc>
  4158c8:	b	4158ec <printf@plt+0x13c1c>
  4158cc:	ldur	x8, [x29, #-40]
  4158d0:	ldr	w1, [x8]
  4158d4:	ldur	x8, [x29, #-40]
  4158d8:	ldr	x2, [x8, #8]
  4158dc:	ldur	x8, [x29, #-40]
  4158e0:	ldr	x3, [x8, #64]
  4158e4:	ldr	x0, [sp, #40]
  4158e8:	bl	4151a8 <printf@plt+0x134d8>
  4158ec:	ldur	x8, [x29, #-40]
  4158f0:	stur	x8, [x29, #-32]
  4158f4:	ldur	x8, [x29, #-40]
  4158f8:	ldr	x8, [x8, #72]
  4158fc:	stur	x8, [x29, #-40]
  415900:	ldur	x8, [x29, #-32]
  415904:	str	x8, [sp, #8]
  415908:	cbz	x8, 41591c <printf@plt+0x13c4c>
  41590c:	ldr	x0, [sp, #8]
  415910:	bl	416684 <printf@plt+0x149b4>
  415914:	ldr	x0, [sp, #8]
  415918:	bl	42588c <_ZdlPv@@Base>
  41591c:	b	4158a0 <printf@plt+0x13bd0>
  415920:	ldur	x0, [x29, #-24]
  415924:	ldp	x29, x30, [sp, #96]
  415928:	add	sp, sp, #0x70
  41592c:	ret
  415930:	sub	sp, sp, #0x20
  415934:	stp	x29, x30, [sp, #16]
  415938:	add	x29, sp, #0x10
  41593c:	mov	w1, #0xa                   	// #10
  415940:	str	x0, [sp, #8]
  415944:	ldr	x0, [sp, #8]
  415948:	bl	4156a4 <printf@plt+0x139d4>
  41594c:	ldp	x29, x30, [sp, #16]
  415950:	add	sp, sp, #0x20
  415954:	ret
  415958:	sub	sp, sp, #0x20
  41595c:	stp	x29, x30, [sp, #16]
  415960:	add	x29, sp, #0x10
  415964:	mov	w1, #0x1                   	// #1
  415968:	str	x0, [sp, #8]
  41596c:	ldr	x0, [sp, #8]
  415970:	bl	4156a4 <printf@plt+0x139d4>
  415974:	ldp	x29, x30, [sp, #16]
  415978:	add	sp, sp, #0x20
  41597c:	ret
  415980:	sub	sp, sp, #0x20
  415984:	stp	x29, x30, [sp, #16]
  415988:	add	x29, sp, #0x10
  41598c:	mov	w8, wzr
  415990:	str	x0, [sp, #8]
  415994:	ldr	x0, [sp, #8]
  415998:	mov	w1, w8
  41599c:	bl	4156a4 <printf@plt+0x139d4>
  4159a0:	ldp	x29, x30, [sp, #16]
  4159a4:	add	sp, sp, #0x20
  4159a8:	ret
  4159ac:	sub	sp, sp, #0x20
  4159b0:	stp	x29, x30, [sp, #16]
  4159b4:	add	x29, sp, #0x10
  4159b8:	mov	w1, #0x4                   	// #4
  4159bc:	str	x0, [sp, #8]
  4159c0:	ldr	x0, [sp, #8]
  4159c4:	bl	4156a4 <printf@plt+0x139d4>
  4159c8:	ldp	x29, x30, [sp, #16]
  4159cc:	add	sp, sp, #0x20
  4159d0:	ret
  4159d4:	sub	sp, sp, #0x20
  4159d8:	stp	x29, x30, [sp, #16]
  4159dc:	add	x29, sp, #0x10
  4159e0:	mov	w1, #0x3                   	// #3
  4159e4:	str	x0, [sp, #8]
  4159e8:	ldr	x0, [sp, #8]
  4159ec:	bl	4156a4 <printf@plt+0x139d4>
  4159f0:	ldp	x29, x30, [sp, #16]
  4159f4:	add	sp, sp, #0x20
  4159f8:	ret
  4159fc:	sub	sp, sp, #0x20
  415a00:	stp	x29, x30, [sp, #16]
  415a04:	add	x29, sp, #0x10
  415a08:	mov	w1, #0x6                   	// #6
  415a0c:	str	x0, [sp, #8]
  415a10:	ldr	x0, [sp, #8]
  415a14:	bl	4156a4 <printf@plt+0x139d4>
  415a18:	ldp	x29, x30, [sp, #16]
  415a1c:	add	sp, sp, #0x20
  415a20:	ret
  415a24:	sub	sp, sp, #0x20
  415a28:	stp	x29, x30, [sp, #16]
  415a2c:	add	x29, sp, #0x10
  415a30:	mov	w1, #0x7                   	// #7
  415a34:	str	x0, [sp, #8]
  415a38:	ldr	x0, [sp, #8]
  415a3c:	bl	4156a4 <printf@plt+0x139d4>
  415a40:	ldp	x29, x30, [sp, #16]
  415a44:	add	sp, sp, #0x20
  415a48:	ret
  415a4c:	sub	sp, sp, #0x20
  415a50:	stp	x29, x30, [sp, #16]
  415a54:	add	x29, sp, #0x10
  415a58:	mov	w1, #0x8                   	// #8
  415a5c:	str	x0, [sp, #8]
  415a60:	ldr	x0, [sp, #8]
  415a64:	bl	4156a4 <printf@plt+0x139d4>
  415a68:	ldp	x29, x30, [sp, #16]
  415a6c:	add	sp, sp, #0x20
  415a70:	ret
  415a74:	sub	sp, sp, #0x30
  415a78:	stp	x29, x30, [sp, #32]
  415a7c:	add	x29, sp, #0x20
  415a80:	stur	x0, [x29, #-8]
  415a84:	str	x1, [sp, #16]
  415a88:	ldur	x8, [x29, #-8]
  415a8c:	ldr	x9, [sp, #16]
  415a90:	str	x8, [sp, #8]
  415a94:	cbz	x9, 415acc <printf@plt+0x13dfc>
  415a98:	ldr	x8, [sp, #16]
  415a9c:	ldr	w9, [x8, #16]
  415aa0:	cbnz	w9, 415acc <printf@plt+0x13dfc>
  415aa4:	ldr	x8, [sp, #16]
  415aa8:	ldr	x1, [x8, #72]
  415aac:	ldr	x0, [sp, #8]
  415ab0:	bl	415a74 <printf@plt+0x13da4>
  415ab4:	ldr	x8, [sp, #16]
  415ab8:	mov	w9, #0x1                   	// #1
  415abc:	str	w9, [x8, #16]
  415ac0:	ldr	x1, [sp, #16]
  415ac4:	ldr	x0, [sp, #8]
  415ac8:	bl	414d58 <printf@plt+0x13088>
  415acc:	ldp	x29, x30, [sp, #32]
  415ad0:	add	sp, sp, #0x30
  415ad4:	ret
  415ad8:	sub	sp, sp, #0x30
  415adc:	stp	x29, x30, [sp, #32]
  415ae0:	add	x29, sp, #0x20
  415ae4:	mov	w8, #0x2                   	// #2
  415ae8:	stur	x0, [x29, #-8]
  415aec:	str	x1, [sp, #16]
  415af0:	str	w2, [sp, #12]
  415af4:	ldur	x9, [x29, #-8]
  415af8:	mov	x0, x9
  415afc:	mov	w1, w8
  415b00:	str	x9, [sp]
  415b04:	bl	415050 <printf@plt+0x13380>
  415b08:	cbnz	w0, 415b34 <printf@plt+0x13e64>
  415b0c:	ldr	x0, [sp]
  415b10:	mov	w1, #0x6                   	// #6
  415b14:	bl	415050 <printf@plt+0x13380>
  415b18:	cbnz	w0, 415b34 <printf@plt+0x13e64>
  415b1c:	ldr	x0, [sp]
  415b20:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  415b24:	add	x1, x1, #0x5e1
  415b28:	mov	w8, wzr
  415b2c:	mov	w2, w8
  415b30:	bl	415c08 <printf@plt+0x13f38>
  415b34:	ldr	x0, [sp]
  415b38:	mov	w1, #0x9                   	// #9
  415b3c:	bl	415050 <printf@plt+0x13380>
  415b40:	cbz	w0, 415bcc <printf@plt+0x13efc>
  415b44:	ldr	x0, [sp]
  415b48:	bl	415c44 <printf@plt+0x13f74>
  415b4c:	str	w0, [sp, #8]
  415b50:	ldr	x8, [sp]
  415b54:	ldr	x1, [x8]
  415b58:	mov	x0, x8
  415b5c:	bl	415a74 <printf@plt+0x13da4>
  415b60:	ldr	w9, [sp, #8]
  415b64:	cbz	w9, 415bc8 <printf@plt+0x13ef8>
  415b68:	ldr	x0, [sp]
  415b6c:	mov	w1, #0x6                   	// #6
  415b70:	bl	415050 <printf@plt+0x13380>
  415b74:	cbz	w0, 415b88 <printf@plt+0x13eb8>
  415b78:	ldr	x8, [sp]
  415b7c:	ldr	x0, [x8, #16]
  415b80:	bl	416ef4 <printf@plt+0x15224>
  415b84:	b	415bc8 <printf@plt+0x13ef8>
  415b88:	ldr	x8, [sp]
  415b8c:	ldr	w9, [x8, #24]
  415b90:	cbnz	w9, 415bb0 <printf@plt+0x13ee0>
  415b94:	ldr	x8, [sp]
  415b98:	ldr	x0, [x8, #16]
  415b9c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  415ba0:	add	x1, x1, #0x93a
  415ba4:	bl	416d24 <printf@plt+0x15054>
  415ba8:	bl	416ef4 <printf@plt+0x15224>
  415bac:	b	415bc8 <printf@plt+0x13ef8>
  415bb0:	ldr	x8, [sp]
  415bb4:	ldr	x0, [x8, #16]
  415bb8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  415bbc:	add	x1, x1, #0x940
  415bc0:	bl	416d24 <printf@plt+0x15054>
  415bc4:	bl	416ef4 <printf@plt+0x15224>
  415bc8:	b	415bdc <printf@plt+0x13f0c>
  415bcc:	ldr	x8, [sp]
  415bd0:	ldr	x1, [x8]
  415bd4:	mov	x0, x8
  415bd8:	bl	415a74 <printf@plt+0x13da4>
  415bdc:	ldr	x8, [sp]
  415be0:	ldr	x0, [x8, #16]
  415be4:	ldr	x1, [sp, #16]
  415be8:	ldr	w2, [sp, #12]
  415bec:	bl	417140 <printf@plt+0x15470>
  415bf0:	ldr	x8, [sp]
  415bf4:	str	wzr, [x8, #28]
  415bf8:	str	wzr, [x8, #44]
  415bfc:	ldp	x29, x30, [sp, #32]
  415c00:	add	sp, sp, #0x30
  415c04:	ret
  415c08:	sub	sp, sp, #0x30
  415c0c:	stp	x29, x30, [sp, #32]
  415c10:	add	x29, sp, #0x20
  415c14:	mov	x8, xzr
  415c18:	stur	x0, [x29, #-8]
  415c1c:	str	x1, [sp, #16]
  415c20:	str	w2, [sp, #12]
  415c24:	ldur	x0, [x29, #-8]
  415c28:	ldr	x1, [sp, #16]
  415c2c:	ldr	w3, [sp, #12]
  415c30:	mov	x2, x8
  415c34:	bl	415ddc <printf@plt+0x1410c>
  415c38:	ldp	x29, x30, [sp, #32]
  415c3c:	add	sp, sp, #0x30
  415c40:	ret
  415c44:	sub	sp, sp, #0x60
  415c48:	stp	x29, x30, [sp, #80]
  415c4c:	add	x29, sp, #0x50
  415c50:	mov	x8, xzr
  415c54:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  415c58:	add	x9, x9, #0xb28
  415c5c:	stur	x0, [x29, #-16]
  415c60:	ldur	x10, [x29, #-16]
  415c64:	ldr	x11, [x10]
  415c68:	stur	x11, [x29, #-24]
  415c6c:	stur	x8, [x29, #-32]
  415c70:	str	x8, [sp, #40]
  415c74:	str	x9, [sp, #32]
  415c78:	str	x10, [sp, #24]
  415c7c:	ldur	x8, [x29, #-24]
  415c80:	mov	w9, #0x0                   	// #0
  415c84:	str	w9, [sp, #20]
  415c88:	cbz	x8, 415ca0 <printf@plt+0x13fd0>
  415c8c:	ldur	x8, [x29, #-24]
  415c90:	ldr	w9, [x8]
  415c94:	cmp	w9, #0x9
  415c98:	cset	w9, ne  // ne = any
  415c9c:	str	w9, [sp, #20]
  415ca0:	ldr	w8, [sp, #20]
  415ca4:	tbnz	w8, #0, 415cac <printf@plt+0x13fdc>
  415ca8:	b	415cc4 <printf@plt+0x13ff4>
  415cac:	ldur	x8, [x29, #-24]
  415cb0:	stur	x8, [x29, #-32]
  415cb4:	ldur	x8, [x29, #-24]
  415cb8:	ldr	x8, [x8, #72]
  415cbc:	stur	x8, [x29, #-24]
  415cc0:	b	415c7c <printf@plt+0x13fac>
  415cc4:	ldur	x8, [x29, #-24]
  415cc8:	cbz	x8, 415d98 <printf@plt+0x140c8>
  415ccc:	ldur	x8, [x29, #-24]
  415cd0:	ldr	w9, [x8]
  415cd4:	cmp	w9, #0x9
  415cd8:	b.ne	415d98 <printf@plt+0x140c8>  // b.any
  415cdc:	ldur	x8, [x29, #-24]
  415ce0:	ldr	x9, [sp, #24]
  415ce4:	ldr	x10, [x9]
  415ce8:	cmp	x8, x10
  415cec:	b.ne	415d24 <printf@plt+0x14054>  // b.any
  415cf0:	ldr	x8, [sp, #24]
  415cf4:	ldr	x9, [x8]
  415cf8:	ldr	x9, [x9, #72]
  415cfc:	str	x9, [x8]
  415d00:	ldr	x9, [x8]
  415d04:	cbnz	x9, 415d14 <printf@plt+0x14044>
  415d08:	mov	x8, xzr
  415d0c:	ldr	x9, [sp, #24]
  415d10:	str	x8, [x9, #8]
  415d14:	ldr	x8, [sp, #24]
  415d18:	ldr	x9, [x8]
  415d1c:	str	x9, [sp, #40]
  415d20:	b	415d7c <printf@plt+0x140ac>
  415d24:	ldur	x8, [x29, #-32]
  415d28:	cbnz	x8, 415d48 <printf@plt+0x14078>
  415d2c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  415d30:	add	x0, x0, #0x945
  415d34:	ldr	x1, [sp, #32]
  415d38:	ldr	x2, [sp, #32]
  415d3c:	ldr	x3, [sp, #32]
  415d40:	bl	41cf78 <printf@plt+0x1b2a8>
  415d44:	b	415d7c <printf@plt+0x140ac>
  415d48:	ldur	x8, [x29, #-24]
  415d4c:	ldr	x8, [x8, #72]
  415d50:	ldur	x9, [x29, #-32]
  415d54:	str	x8, [x9, #72]
  415d58:	ldur	x8, [x29, #-24]
  415d5c:	ldr	x8, [x8, #72]
  415d60:	str	x8, [sp, #40]
  415d64:	ldur	x8, [x29, #-32]
  415d68:	ldr	x8, [x8, #72]
  415d6c:	cbnz	x8, 415d7c <printf@plt+0x140ac>
  415d70:	ldur	x8, [x29, #-32]
  415d74:	ldr	x9, [sp, #24]
  415d78:	str	x8, [x9, #8]
  415d7c:	ldur	x8, [x29, #-24]
  415d80:	str	x8, [sp, #8]
  415d84:	cbz	x8, 415d98 <printf@plt+0x140c8>
  415d88:	ldr	x0, [sp, #8]
  415d8c:	bl	416684 <printf@plt+0x149b4>
  415d90:	ldr	x0, [sp, #8]
  415d94:	bl	42588c <_ZdlPv@@Base>
  415d98:	ldr	x8, [sp, #40]
  415d9c:	cbz	x8, 415dc8 <printf@plt+0x140f8>
  415da0:	ldr	x8, [sp, #40]
  415da4:	ldr	w9, [x8, #16]
  415da8:	cbz	w9, 415db8 <printf@plt+0x140e8>
  415dac:	mov	w8, #0x1                   	// #1
  415db0:	stur	w8, [x29, #-4]
  415db4:	b	415dcc <printf@plt+0x140fc>
  415db8:	ldr	x8, [sp, #40]
  415dbc:	ldr	x8, [x8, #72]
  415dc0:	str	x8, [sp, #40]
  415dc4:	b	415d98 <printf@plt+0x140c8>
  415dc8:	stur	wzr, [x29, #-4]
  415dcc:	ldur	w0, [x29, #-4]
  415dd0:	ldp	x29, x30, [sp, #80]
  415dd4:	add	sp, sp, #0x60
  415dd8:	ret
  415ddc:	sub	sp, sp, #0x50
  415de0:	stp	x29, x30, [sp, #64]
  415de4:	add	x29, sp, #0x40
  415de8:	mov	w8, #0x2                   	// #2
  415dec:	stur	x0, [x29, #-8]
  415df0:	stur	x1, [x29, #-16]
  415df4:	stur	x2, [x29, #-24]
  415df8:	stur	w3, [x29, #-28]
  415dfc:	ldur	x9, [x29, #-8]
  415e00:	mov	x0, x9
  415e04:	mov	w1, w8
  415e08:	str	x9, [sp, #16]
  415e0c:	bl	415050 <printf@plt+0x13380>
  415e10:	cbnz	w0, 415ec0 <printf@plt+0x141f0>
  415e14:	ldr	x0, [sp, #16]
  415e18:	mov	w1, #0x6                   	// #6
  415e1c:	bl	415050 <printf@plt+0x13380>
  415e20:	cbz	w0, 415e98 <printf@plt+0x141c8>
  415e24:	ldr	x0, [sp, #16]
  415e28:	mov	w1, #0x6                   	// #6
  415e2c:	bl	415550 <printf@plt+0x13880>
  415e30:	str	x0, [sp, #24]
  415e34:	ldr	x0, [sp, #16]
  415e38:	bl	4159fc <printf@plt+0x13d2c>
  415e3c:	ldur	x8, [x29, #-16]
  415e40:	cbz	x8, 415e58 <printf@plt+0x14188>
  415e44:	ldur	x0, [x29, #-16]
  415e48:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  415e4c:	add	x1, x1, #0x5e1
  415e50:	bl	401b80 <strcmp@plt>
  415e54:	cbnz	w0, 415e7c <printf@plt+0x141ac>
  415e58:	ldr	x8, [sp, #24]
  415e5c:	ldur	x9, [x29, #-24]
  415e60:	cmp	x8, x9
  415e64:	b.eq	415e70 <printf@plt+0x141a0>  // b.none
  415e68:	ldur	x8, [x29, #-24]
  415e6c:	cbnz	x8, 415e7c <printf@plt+0x141ac>
  415e70:	ldr	x8, [sp, #24]
  415e74:	stur	x8, [x29, #-24]
  415e78:	b	415e98 <printf@plt+0x141c8>
  415e7c:	ldr	x8, [sp, #24]
  415e80:	str	x8, [sp, #8]
  415e84:	cbz	x8, 415e98 <printf@plt+0x141c8>
  415e88:	ldr	x0, [sp, #8]
  415e8c:	bl	41459c <printf@plt+0x128cc>
  415e90:	ldr	x0, [sp, #8]
  415e94:	bl	42588c <_ZdlPv@@Base>
  415e98:	ldr	x0, [sp, #16]
  415e9c:	bl	415ecc <printf@plt+0x141fc>
  415ea0:	ldur	x2, [x29, #-16]
  415ea4:	ldur	x3, [x29, #-24]
  415ea8:	ldr	x0, [sp, #16]
  415eac:	mov	w1, #0x2                   	// #2
  415eb0:	bl	4151a8 <printf@plt+0x134d8>
  415eb4:	ldur	w8, [x29, #-28]
  415eb8:	ldr	x9, [sp, #16]
  415ebc:	str	w8, [x9, #48]
  415ec0:	ldp	x29, x30, [sp, #64]
  415ec4:	add	sp, sp, #0x50
  415ec8:	ret
  415ecc:	sub	sp, sp, #0x20
  415ed0:	stp	x29, x30, [sp, #16]
  415ed4:	add	x29, sp, #0x10
  415ed8:	mov	w1, #0x3                   	// #3
  415edc:	str	x0, [sp, #8]
  415ee0:	ldr	x8, [sp, #8]
  415ee4:	mov	x0, x8
  415ee8:	str	x8, [sp]
  415eec:	bl	415050 <printf@plt+0x13380>
  415ef0:	cbz	w0, 415f00 <printf@plt+0x14230>
  415ef4:	ldr	x0, [sp]
  415ef8:	mov	w1, #0x3                   	// #3
  415efc:	bl	416390 <printf@plt+0x146c0>
  415f00:	ldr	x0, [sp]
  415f04:	mov	w1, #0x4                   	// #4
  415f08:	bl	415050 <printf@plt+0x13380>
  415f0c:	cbz	w0, 415f1c <printf@plt+0x1424c>
  415f10:	ldr	x0, [sp]
  415f14:	mov	w1, #0x4                   	// #4
  415f18:	bl	416390 <printf@plt+0x146c0>
  415f1c:	ldr	x0, [sp]
  415f20:	mov	w1, #0x6                   	// #6
  415f24:	bl	415050 <printf@plt+0x13380>
  415f28:	cbz	w0, 415f38 <printf@plt+0x14268>
  415f2c:	ldr	x0, [sp]
  415f30:	mov	w1, #0x6                   	// #6
  415f34:	bl	416390 <printf@plt+0x146c0>
  415f38:	ldp	x29, x30, [sp, #16]
  415f3c:	add	sp, sp, #0x20
  415f40:	ret
  415f44:	sub	sp, sp, #0x60
  415f48:	stp	x29, x30, [sp, #80]
  415f4c:	add	x29, sp, #0x50
  415f50:	stur	x0, [x29, #-8]
  415f54:	stur	x1, [x29, #-16]
  415f58:	stur	x2, [x29, #-24]
  415f5c:	stur	w3, [x29, #-28]
  415f60:	stur	w4, [x29, #-32]
  415f64:	stur	w5, [x29, #-36]
  415f68:	str	w6, [sp, #40]
  415f6c:	ldur	x0, [x29, #-8]
  415f70:	ldur	w8, [x29, #-28]
  415f74:	str	x0, [sp, #8]
  415f78:	cbnz	w8, 415f88 <printf@plt+0x142b8>
  415f7c:	mov	x8, xzr
  415f80:	str	x8, [sp, #32]
  415f84:	b	415fcc <printf@plt+0x142fc>
  415f88:	mov	x0, #0x18                  	// #24
  415f8c:	bl	4257b4 <_Znwm@@Base>
  415f90:	ldur	x1, [x29, #-16]
  415f94:	ldur	w2, [x29, #-28]
  415f98:	ldur	w3, [x29, #-32]
  415f9c:	ldur	w4, [x29, #-36]
  415fa0:	str	x0, [sp]
  415fa4:	bl	4144c4 <printf@plt+0x127f4>
  415fa8:	b	415fac <printf@plt+0x142dc>
  415fac:	ldr	x8, [sp]
  415fb0:	str	x8, [sp, #32]
  415fb4:	b	415fcc <printf@plt+0x142fc>
  415fb8:	str	x0, [sp, #24]
  415fbc:	str	w1, [sp, #20]
  415fc0:	ldr	x0, [sp]
  415fc4:	bl	42588c <_ZdlPv@@Base>
  415fc8:	b	415fec <printf@plt+0x1431c>
  415fcc:	ldur	x1, [x29, #-24]
  415fd0:	ldr	x2, [sp, #32]
  415fd4:	ldr	w3, [sp, #40]
  415fd8:	ldr	x0, [sp, #8]
  415fdc:	bl	415ddc <printf@plt+0x1410c>
  415fe0:	ldp	x29, x30, [sp, #80]
  415fe4:	add	sp, sp, #0x60
  415fe8:	ret
  415fec:	ldr	x0, [sp, #24]
  415ff0:	bl	401c50 <_Unwind_Resume@plt>
  415ff4:	sub	sp, sp, #0x10
  415ff8:	str	x0, [sp, #8]
  415ffc:	ldr	x8, [sp, #8]
  416000:	str	wzr, [x8, #48]
  416004:	add	sp, sp, #0x10
  416008:	ret
  41600c:	sub	sp, sp, #0x40
  416010:	stp	x29, x30, [sp, #48]
  416014:	add	x29, sp, #0x30
  416018:	stur	x0, [x29, #-8]
  41601c:	ldur	x8, [x29, #-8]
  416020:	mov	x0, x8
  416024:	str	x8, [sp, #24]
  416028:	bl	414b70 <printf@plt+0x12ea0>
  41602c:	cbz	w0, 416064 <printf@plt+0x14394>
  416030:	ldr	x0, [sp, #24]
  416034:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  416038:	add	x1, x1, #0x5e1
  41603c:	mov	w8, wzr
  416040:	mov	w2, w8
  416044:	bl	415ad8 <printf@plt+0x13e08>
  416048:	ldr	x9, [sp, #24]
  41604c:	ldr	x0, [x9, #16]
  416050:	bl	416ff4 <printf@plt+0x15324>
  416054:	mov	w8, #0x1                   	// #1
  416058:	ldr	x9, [sp, #24]
  41605c:	str	w8, [x9, #28]
  416060:	b	4160ac <printf@plt+0x143dc>
  416064:	ldr	x0, [sp, #24]
  416068:	mov	w1, #0x2                   	// #2
  41606c:	bl	415550 <printf@plt+0x13880>
  416070:	stur	x0, [x29, #-16]
  416074:	ldr	x0, [sp, #24]
  416078:	bl	415614 <printf@plt+0x13944>
  41607c:	ldur	x2, [x29, #-16]
  416080:	ldr	x8, [sp, #24]
  416084:	str	x0, [sp, #16]
  416088:	mov	x0, x8
  41608c:	ldr	x1, [sp, #16]
  416090:	mov	w9, #0x1                   	// #1
  416094:	mov	w3, w9
  416098:	str	w9, [sp, #12]
  41609c:	bl	415ddc <printf@plt+0x1410c>
  4160a0:	ldr	w9, [sp, #12]
  4160a4:	ldr	x8, [sp, #24]
  4160a8:	str	w9, [x8, #28]
  4160ac:	ldp	x29, x30, [sp, #48]
  4160b0:	add	sp, sp, #0x40
  4160b4:	ret
  4160b8:	sub	sp, sp, #0x20
  4160bc:	stp	x29, x30, [sp, #16]
  4160c0:	add	x29, sp, #0x10
  4160c4:	mov	w1, #0x6                   	// #6
  4160c8:	str	x0, [sp, #8]
  4160cc:	ldr	x8, [sp, #8]
  4160d0:	mov	x0, x8
  4160d4:	str	x8, [sp]
  4160d8:	bl	415050 <printf@plt+0x13380>
  4160dc:	cbnz	w0, 416108 <printf@plt+0x14438>
  4160e0:	ldr	x0, [sp]
  4160e4:	bl	416120 <printf@plt+0x14450>
  4160e8:	cbz	w0, 416108 <printf@plt+0x14438>
  4160ec:	ldr	x0, [sp]
  4160f0:	mov	w1, #0x9                   	// #9
  4160f4:	bl	415050 <printf@plt+0x13380>
  4160f8:	cbnz	w0, 416108 <printf@plt+0x14438>
  4160fc:	ldr	x0, [sp]
  416100:	mov	w1, #0x9                   	// #9
  416104:	bl	415290 <printf@plt+0x135c0>
  416108:	mov	w8, #0x1                   	// #1
  41610c:	ldr	x9, [sp]
  416110:	str	w8, [x9, #28]
  416114:	ldp	x29, x30, [sp, #16]
  416118:	add	sp, sp, #0x20
  41611c:	ret
  416120:	sub	sp, sp, #0x10
  416124:	str	x0, [sp, #8]
  416128:	ldr	x8, [sp, #8]
  41612c:	ldr	w9, [x8, #28]
  416130:	cmp	w9, #0x0
  416134:	cset	w9, ne  // ne = any
  416138:	eor	w9, w9, #0x1
  41613c:	and	w0, w9, #0x1
  416140:	add	sp, sp, #0x10
  416144:	ret
  416148:	sub	sp, sp, #0x30
  41614c:	stp	x29, x30, [sp, #32]
  416150:	add	x29, sp, #0x20
  416154:	mov	w1, #0x6                   	// #6
  416158:	stur	x0, [x29, #-8]
  41615c:	ldur	x8, [x29, #-8]
  416160:	mov	x0, x8
  416164:	str	x8, [sp, #16]
  416168:	bl	415050 <printf@plt+0x13380>
  41616c:	cbz	w0, 416198 <printf@plt+0x144c8>
  416170:	ldr	x0, [sp, #16]
  416174:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  416178:	add	x1, x1, #0x5e0
  41617c:	mov	w8, #0x1                   	// #1
  416180:	mov	w2, w8
  416184:	str	w8, [sp, #12]
  416188:	bl	415ad8 <printf@plt+0x13e08>
  41618c:	ldr	w8, [sp, #12]
  416190:	ldr	x9, [sp, #16]
  416194:	str	w8, [x9, #28]
  416198:	ldp	x29, x30, [sp, #32]
  41619c:	add	sp, sp, #0x30
  4161a0:	ret
  4161a4:	sub	sp, sp, #0x10
  4161a8:	str	x0, [sp, #8]
  4161ac:	ldr	x8, [sp, #8]
  4161b0:	ldr	w9, [x8, #44]
  4161b4:	cmp	w9, #0x0
  4161b8:	cset	w9, ne  // ne = any
  4161bc:	eor	w9, w9, #0x1
  4161c0:	and	w0, w9, #0x1
  4161c4:	add	sp, sp, #0x10
  4161c8:	ret
  4161cc:	sub	sp, sp, #0x10
  4161d0:	str	x0, [sp, #8]
  4161d4:	ldr	x8, [sp, #8]
  4161d8:	ldr	w0, [x8, #48]
  4161dc:	add	sp, sp, #0x10
  4161e0:	ret
  4161e4:	sub	sp, sp, #0x20
  4161e8:	stp	x29, x30, [sp, #16]
  4161ec:	add	x29, sp, #0x10
  4161f0:	mov	w1, #0x6                   	// #6
  4161f4:	str	x0, [sp, #8]
  4161f8:	ldr	x8, [sp, #8]
  4161fc:	mov	x0, x8
  416200:	str	x8, [sp]
  416204:	bl	415050 <printf@plt+0x13380>
  416208:	cbz	w0, 416224 <printf@plt+0x14554>
  41620c:	ldr	x0, [sp]
  416210:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  416214:	add	x1, x1, #0xf27
  416218:	mov	w2, #0x1                   	// #1
  41621c:	bl	415ad8 <printf@plt+0x13e08>
  416220:	b	416230 <printf@plt+0x14560>
  416224:	ldr	x8, [sp]
  416228:	ldr	x0, [x8, #16]
  41622c:	bl	416d84 <printf@plt+0x150b4>
  416230:	mov	w8, #0x1                   	// #1
  416234:	ldr	x9, [sp]
  416238:	str	w8, [x9, #28]
  41623c:	ldp	x29, x30, [sp, #16]
  416240:	add	sp, sp, #0x20
  416244:	ret
  416248:	sub	sp, sp, #0x50
  41624c:	stp	x29, x30, [sp, #64]
  416250:	add	x29, sp, #0x40
  416254:	mov	x8, xzr
  416258:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41625c:	add	x9, x9, #0xb28
  416260:	stur	x0, [x29, #-8]
  416264:	stur	x1, [x29, #-16]
  416268:	ldur	x10, [x29, #-8]
  41626c:	ldr	x11, [x10]
  416270:	stur	x11, [x29, #-24]
  416274:	str	x8, [sp, #32]
  416278:	str	x9, [sp, #24]
  41627c:	str	x10, [sp, #16]
  416280:	ldur	x8, [x29, #-24]
  416284:	mov	w9, #0x0                   	// #0
  416288:	str	w9, [sp, #12]
  41628c:	cbz	x8, 4162a4 <printf@plt+0x145d4>
  416290:	ldur	x8, [x29, #-24]
  416294:	ldur	x9, [x29, #-16]
  416298:	cmp	x8, x9
  41629c:	cset	w10, ne  // ne = any
  4162a0:	str	w10, [sp, #12]
  4162a4:	ldr	w8, [sp, #12]
  4162a8:	tbnz	w8, #0, 4162b0 <printf@plt+0x145e0>
  4162ac:	b	4162c8 <printf@plt+0x145f8>
  4162b0:	ldur	x8, [x29, #-24]
  4162b4:	str	x8, [sp, #32]
  4162b8:	ldur	x8, [x29, #-24]
  4162bc:	ldr	x8, [x8, #72]
  4162c0:	stur	x8, [x29, #-24]
  4162c4:	b	416280 <printf@plt+0x145b0>
  4162c8:	ldur	x8, [x29, #-24]
  4162cc:	cbz	x8, 416384 <printf@plt+0x146b4>
  4162d0:	ldur	x8, [x29, #-24]
  4162d4:	ldur	x9, [x29, #-16]
  4162d8:	cmp	x8, x9
  4162dc:	b.ne	416384 <printf@plt+0x146b4>  // b.any
  4162e0:	ldur	x8, [x29, #-24]
  4162e4:	ldr	x9, [sp, #16]
  4162e8:	ldr	x10, [x9]
  4162ec:	cmp	x8, x10
  4162f0:	b.ne	41631c <printf@plt+0x1464c>  // b.any
  4162f4:	ldr	x8, [sp, #16]
  4162f8:	ldr	x9, [x8]
  4162fc:	ldr	x9, [x9, #72]
  416300:	str	x9, [x8]
  416304:	ldr	x9, [x8]
  416308:	cbnz	x9, 416318 <printf@plt+0x14648>
  41630c:	mov	x8, xzr
  416310:	ldr	x9, [sp, #16]
  416314:	str	x8, [x9, #8]
  416318:	b	416368 <printf@plt+0x14698>
  41631c:	ldr	x8, [sp, #32]
  416320:	cbnz	x8, 416340 <printf@plt+0x14670>
  416324:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  416328:	add	x0, x0, #0x945
  41632c:	ldr	x1, [sp, #24]
  416330:	ldr	x2, [sp, #24]
  416334:	ldr	x3, [sp, #24]
  416338:	bl	41cf78 <printf@plt+0x1b2a8>
  41633c:	b	416368 <printf@plt+0x14698>
  416340:	ldur	x8, [x29, #-24]
  416344:	ldr	x8, [x8, #72]
  416348:	ldr	x9, [sp, #32]
  41634c:	str	x8, [x9, #72]
  416350:	ldr	x8, [sp, #32]
  416354:	ldr	x8, [x8, #72]
  416358:	cbnz	x8, 416368 <printf@plt+0x14698>
  41635c:	ldr	x8, [sp, #32]
  416360:	ldr	x9, [sp, #16]
  416364:	str	x8, [x9, #8]
  416368:	ldur	x8, [x29, #-24]
  41636c:	str	x8, [sp]
  416370:	cbz	x8, 416384 <printf@plt+0x146b4>
  416374:	ldr	x0, [sp]
  416378:	bl	416684 <printf@plt+0x149b4>
  41637c:	ldr	x0, [sp]
  416380:	bl	42588c <_ZdlPv@@Base>
  416384:	ldp	x29, x30, [sp, #64]
  416388:	add	sp, sp, #0x50
  41638c:	ret
  416390:	sub	sp, sp, #0x40
  416394:	stp	x29, x30, [sp, #48]
  416398:	add	x29, sp, #0x30
  41639c:	stur	x0, [x29, #-8]
  4163a0:	stur	w1, [x29, #-12]
  4163a4:	ldur	x8, [x29, #-8]
  4163a8:	ldr	x9, [x8]
  4163ac:	str	x9, [sp, #24]
  4163b0:	str	x8, [sp, #16]
  4163b4:	ldr	x8, [sp, #24]
  4163b8:	mov	w9, #0x0                   	// #0
  4163bc:	str	w9, [sp, #12]
  4163c0:	cbz	x8, 4163dc <printf@plt+0x1470c>
  4163c4:	ldr	x8, [sp, #24]
  4163c8:	ldr	w9, [x8]
  4163cc:	ldur	w10, [x29, #-12]
  4163d0:	cmp	w9, w10
  4163d4:	cset	w9, ne  // ne = any
  4163d8:	str	w9, [sp, #12]
  4163dc:	ldr	w8, [sp, #12]
  4163e0:	tbnz	w8, #0, 4163e8 <printf@plt+0x14718>
  4163e4:	b	4163f8 <printf@plt+0x14728>
  4163e8:	ldr	x8, [sp, #24]
  4163ec:	ldr	x8, [x8, #72]
  4163f0:	str	x8, [sp, #24]
  4163f4:	b	4163b4 <printf@plt+0x146e4>
  4163f8:	ldr	x8, [sp, #24]
  4163fc:	cbz	x8, 416420 <printf@plt+0x14750>
  416400:	ldr	x8, [sp, #24]
  416404:	ldr	w9, [x8]
  416408:	ldur	w10, [x29, #-12]
  41640c:	cmp	w9, w10
  416410:	b.ne	416420 <printf@plt+0x14750>  // b.any
  416414:	ldr	x1, [sp, #24]
  416418:	ldr	x0, [sp, #16]
  41641c:	bl	416248 <printf@plt+0x14578>
  416420:	ldp	x29, x30, [sp, #48]
  416424:	add	sp, sp, #0x40
  416428:	ret
  41642c:	sub	sp, sp, #0x40
  416430:	stp	x29, x30, [sp, #48]
  416434:	add	x29, sp, #0x30
  416438:	mov	w1, #0x2                   	// #2
  41643c:	stur	x0, [x29, #-8]
  416440:	ldur	x8, [x29, #-8]
  416444:	mov	x0, x8
  416448:	str	x8, [sp, #8]
  41644c:	bl	415050 <printf@plt+0x13380>
  416450:	cbz	w0, 4164d8 <printf@plt+0x14808>
  416454:	ldr	x8, [sp, #8]
  416458:	ldr	x9, [x8]
  41645c:	stur	x9, [x29, #-16]
  416460:	ldur	x8, [x29, #-16]
  416464:	cbz	x8, 4164d8 <printf@plt+0x14808>
  416468:	ldur	x8, [x29, #-16]
  41646c:	ldr	w9, [x8]
  416470:	cmp	w9, #0x2
  416474:	b.ne	4164c8 <printf@plt+0x147f8>  // b.any
  416478:	ldur	x8, [x29, #-16]
  41647c:	ldr	x8, [x8, #8]
  416480:	cbz	x8, 4164c8 <printf@plt+0x147f8>
  416484:	ldr	x0, [sp, #8]
  416488:	mov	w1, #0x2                   	// #2
  41648c:	bl	415550 <printf@plt+0x13880>
  416490:	str	x0, [sp, #24]
  416494:	ldr	x0, [sp, #8]
  416498:	bl	4155cc <printf@plt+0x138fc>
  41649c:	str	w0, [sp, #20]
  4164a0:	ldr	x0, [sp, #8]
  4164a4:	bl	415614 <printf@plt+0x13944>
  4164a8:	ldr	x2, [sp, #24]
  4164ac:	ldr	w3, [sp, #20]
  4164b0:	ldr	x8, [sp, #8]
  4164b4:	mov	x0, x8
  4164b8:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4164bc:	add	x1, x1, #0x5e1
  4164c0:	bl	415ddc <printf@plt+0x1410c>
  4164c4:	b	4164d8 <printf@plt+0x14808>
  4164c8:	ldur	x8, [x29, #-16]
  4164cc:	ldr	x8, [x8, #72]
  4164d0:	stur	x8, [x29, #-16]
  4164d4:	b	416460 <printf@plt+0x14790>
  4164d8:	ldp	x29, x30, [sp, #48]
  4164dc:	add	sp, sp, #0x40
  4164e0:	ret
  4164e4:	sub	sp, sp, #0x30
  4164e8:	stp	x29, x30, [sp, #32]
  4164ec:	add	x29, sp, #0x20
  4164f0:	mov	w1, #0x2                   	// #2
  4164f4:	str	x0, [sp, #16]
  4164f8:	ldr	x8, [sp, #16]
  4164fc:	mov	x0, x8
  416500:	str	x8, [sp]
  416504:	bl	415050 <printf@plt+0x13380>
  416508:	cbz	w0, 41655c <printf@plt+0x1488c>
  41650c:	ldr	x8, [sp]
  416510:	ldr	x9, [x8]
  416514:	str	x9, [sp, #8]
  416518:	ldr	x8, [sp, #8]
  41651c:	cbz	x8, 41655c <printf@plt+0x1488c>
  416520:	ldr	x8, [sp, #8]
  416524:	ldr	w9, [x8]
  416528:	cmp	w9, #0x2
  41652c:	b.ne	41654c <printf@plt+0x1487c>  // b.any
  416530:	ldr	x8, [sp, #8]
  416534:	ldr	x8, [x8, #8]
  416538:	cbz	x8, 41654c <printf@plt+0x1487c>
  41653c:	ldr	x8, [sp, #8]
  416540:	ldr	x8, [x8, #8]
  416544:	stur	x8, [x29, #-8]
  416548:	b	416568 <printf@plt+0x14898>
  41654c:	ldr	x8, [sp, #8]
  416550:	ldr	x8, [x8, #72]
  416554:	str	x8, [sp, #8]
  416558:	b	416518 <printf@plt+0x14848>
  41655c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  416560:	add	x8, x8, #0x5e1
  416564:	stur	x8, [x29, #-8]
  416568:	ldur	x0, [x29, #-8]
  41656c:	ldp	x29, x30, [sp, #32]
  416570:	add	sp, sp, #0x30
  416574:	ret
  416578:	sub	sp, sp, #0x20
  41657c:	stp	x29, x30, [sp, #16]
  416580:	add	x29, sp, #0x10
  416584:	mov	w1, #0x8                   	// #8
  416588:	str	x0, [sp, #8]
  41658c:	ldr	x8, [sp, #8]
  416590:	mov	x0, x8
  416594:	str	x8, [sp]
  416598:	bl	415050 <printf@plt+0x13380>
  41659c:	cbz	w0, 4165ac <printf@plt+0x148dc>
  4165a0:	ldr	x0, [sp]
  4165a4:	bl	415a4c <printf@plt+0x13d7c>
  4165a8:	b	4165b8 <printf@plt+0x148e8>
  4165ac:	ldr	x0, [sp]
  4165b0:	mov	w1, #0x7                   	// #7
  4165b4:	bl	415290 <printf@plt+0x135c0>
  4165b8:	ldp	x29, x30, [sp, #16]
  4165bc:	add	sp, sp, #0x20
  4165c0:	ret
  4165c4:	sub	sp, sp, #0x20
  4165c8:	stp	x29, x30, [sp, #16]
  4165cc:	add	x29, sp, #0x10
  4165d0:	mov	w1, #0x7                   	// #7
  4165d4:	str	x0, [sp, #8]
  4165d8:	ldr	x8, [sp, #8]
  4165dc:	mov	x0, x8
  4165e0:	str	x8, [sp]
  4165e4:	bl	415050 <printf@plt+0x13380>
  4165e8:	cbz	w0, 4165f8 <printf@plt+0x14928>
  4165ec:	ldr	x0, [sp]
  4165f0:	bl	415a24 <printf@plt+0x13d54>
  4165f4:	b	416604 <printf@plt+0x14934>
  4165f8:	ldr	x0, [sp]
  4165fc:	mov	w1, #0x8                   	// #8
  416600:	bl	415290 <printf@plt+0x135c0>
  416604:	ldp	x29, x30, [sp, #16]
  416608:	add	sp, sp, #0x20
  41660c:	ret
  416610:	sub	sp, sp, #0x20
  416614:	stp	x29, x30, [sp, #16]
  416618:	add	x29, sp, #0x10
  41661c:	mov	w1, #0x4                   	// #4
  416620:	str	x0, [sp, #8]
  416624:	ldr	x0, [sp, #8]
  416628:	bl	415290 <printf@plt+0x135c0>
  41662c:	ldp	x29, x30, [sp, #16]
  416630:	add	sp, sp, #0x20
  416634:	ret
  416638:	sub	sp, sp, #0x20
  41663c:	stp	x29, x30, [sp, #16]
  416640:	add	x29, sp, #0x10
  416644:	mov	w1, #0x3                   	// #3
  416648:	str	x0, [sp, #8]
  41664c:	ldr	x0, [sp, #8]
  416650:	bl	415290 <printf@plt+0x135c0>
  416654:	ldp	x29, x30, [sp, #16]
  416658:	add	sp, sp, #0x20
  41665c:	ret
  416660:	sub	sp, sp, #0x10
  416664:	str	x0, [sp, #8]
  416668:	ldr	x8, [sp, #8]
  41666c:	ldr	w9, [x8]
  416670:	cmp	w9, #0x0
  416674:	cset	w9, eq  // eq = none
  416678:	and	w0, w9, #0x1
  41667c:	add	sp, sp, #0x10
  416680:	ret
  416684:	sub	sp, sp, #0x20
  416688:	stp	x29, x30, [sp, #16]
  41668c:	add	x29, sp, #0x10
  416690:	str	x0, [sp, #8]
  416694:	ldr	x8, [sp, #8]
  416698:	add	x0, x8, #0x18
  41669c:	bl	41b374 <printf@plt+0x196a4>
  4166a0:	ldp	x29, x30, [sp, #16]
  4166a4:	add	sp, sp, #0x20
  4166a8:	ret
  4166ac:	sub	sp, sp, #0x20
  4166b0:	stp	x29, x30, [sp, #16]
  4166b4:	add	x29, sp, #0x10
  4166b8:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4166bc:	add	x8, x8, #0x88
  4166c0:	str	x0, [sp, #8]
  4166c4:	ldr	x9, [sp, #8]
  4166c8:	add	x0, x9, #0x18
  4166cc:	ldr	x8, [x8]
  4166d0:	str	x8, [sp]
  4166d4:	ldr	x1, [sp]
  4166d8:	bl	41232c <printf@plt+0x1065c>
  4166dc:	ldp	x29, x30, [sp, #16]
  4166e0:	add	sp, sp, #0x20
  4166e4:	ret
  4166e8:	sub	sp, sp, #0x30
  4166ec:	stp	x29, x30, [sp, #32]
  4166f0:	add	x29, sp, #0x20
  4166f4:	mov	x8, xzr
  4166f8:	mov	w9, #0x0                   	// #0
  4166fc:	stur	x0, [x29, #-8]
  416700:	str	x1, [sp, #16]
  416704:	str	w2, [sp, #12]
  416708:	ldur	x10, [x29, #-8]
  41670c:	str	x8, [x10, #8]
  416710:	ldr	w11, [sp, #12]
  416714:	add	w11, w11, #0x1
  416718:	mov	w0, w11
  41671c:	sxtw	x0, w0
  416720:	str	w9, [sp, #8]
  416724:	str	x10, [sp]
  416728:	bl	401880 <_Znam@plt>
  41672c:	ldr	x8, [sp]
  416730:	str	x0, [x8]
  416734:	ldr	x0, [x8]
  416738:	ldr	x1, [sp, #16]
  41673c:	ldrsw	x2, [sp, #12]
  416740:	bl	401ab0 <strncpy@plt>
  416744:	ldr	x8, [sp]
  416748:	ldr	x10, [x8]
  41674c:	ldrsw	x12, [sp, #12]
  416750:	add	x10, x10, x12
  416754:	ldr	w9, [sp, #8]
  416758:	strb	w9, [x10]
  41675c:	ldp	x29, x30, [sp, #32]
  416760:	add	sp, sp, #0x30
  416764:	ret
  416768:	sub	sp, sp, #0x20
  41676c:	stp	x29, x30, [sp, #16]
  416770:	add	x29, sp, #0x10
  416774:	str	x0, [sp, #8]
  416778:	ldr	x8, [sp, #8]
  41677c:	ldr	x8, [x8]
  416780:	str	x8, [sp]
  416784:	cbz	x8, 416790 <printf@plt+0x14ac0>
  416788:	ldr	x0, [sp]
  41678c:	bl	401b40 <_ZdaPv@plt>
  416790:	ldp	x29, x30, [sp, #16]
  416794:	add	sp, sp, #0x20
  416798:	ret
  41679c:	sub	sp, sp, #0x10
  4167a0:	mov	x8, xzr
  4167a4:	str	x0, [sp, #8]
  4167a8:	ldr	x9, [sp, #8]
  4167ac:	str	wzr, [x9]
  4167b0:	str	x8, [x9, #8]
  4167b4:	str	x8, [x9, #16]
  4167b8:	add	sp, sp, #0x10
  4167bc:	ret
  4167c0:	sub	sp, sp, #0x40
  4167c4:	stp	x29, x30, [sp, #48]
  4167c8:	add	x29, sp, #0x30
  4167cc:	stur	x0, [x29, #-8]
  4167d0:	stur	x1, [x29, #-16]
  4167d4:	ldur	x8, [x29, #-8]
  4167d8:	ldr	w9, [x8]
  4167dc:	str	w9, [sp, #20]
  4167e0:	str	x8, [sp, #8]
  4167e4:	ldr	x8, [sp, #8]
  4167e8:	ldr	x9, [x8, #8]
  4167ec:	cbz	x9, 416840 <printf@plt+0x14b70>
  4167f0:	ldr	x8, [sp, #8]
  4167f4:	ldr	x9, [x8, #8]
  4167f8:	str	x9, [sp, #24]
  4167fc:	ldr	x9, [x8, #8]
  416800:	ldr	x9, [x9, #8]
  416804:	str	x9, [x8, #8]
  416808:	ldr	x8, [sp, #24]
  41680c:	ldr	x0, [x8]
  416810:	ldur	x1, [x29, #-16]
  416814:	bl	401890 <fputs@plt>
  416818:	ldr	x8, [sp, #24]
  41681c:	str	x8, [sp]
  416820:	cbz	x8, 41683c <printf@plt+0x14b6c>
  416824:	ldr	x0, [sp]
  416828:	adrp	x8, 416000 <printf@plt+0x14330>
  41682c:	add	x8, x8, #0x768
  416830:	blr	x8
  416834:	ldr	x0, [sp]
  416838:	bl	42588c <_ZdlPv@@Base>
  41683c:	b	4167e4 <printf@plt+0x14b14>
  416840:	mov	x8, xzr
  416844:	ldr	x9, [sp, #8]
  416848:	str	x8, [x9, #8]
  41684c:	str	x8, [x9, #16]
  416850:	str	wzr, [x9]
  416854:	ldr	w0, [sp, #20]
  416858:	ldp	x29, x30, [sp, #48]
  41685c:	add	sp, sp, #0x40
  416860:	ret
  416864:	sub	sp, sp, #0x50
  416868:	stp	x29, x30, [sp, #64]
  41686c:	add	x29, sp, #0x40
  416870:	stur	x0, [x29, #-8]
  416874:	stur	x1, [x29, #-16]
  416878:	stur	w2, [x29, #-20]
  41687c:	ldur	x8, [x29, #-8]
  416880:	ldr	x9, [x8, #8]
  416884:	str	x8, [sp, #16]
  416888:	cbnz	x9, 4168dc <printf@plt+0x14c0c>
  41688c:	mov	x0, #0x10                  	// #16
  416890:	bl	4257b4 <_Znwm@@Base>
  416894:	ldur	x1, [x29, #-16]
  416898:	ldur	w2, [x29, #-20]
  41689c:	str	x0, [sp, #8]
  4168a0:	adrp	x8, 416000 <printf@plt+0x14330>
  4168a4:	add	x8, x8, #0x6e8
  4168a8:	blr	x8
  4168ac:	b	4168b0 <printf@plt+0x14be0>
  4168b0:	ldr	x8, [sp, #8]
  4168b4:	ldr	x9, [sp, #16]
  4168b8:	str	x8, [x9, #8]
  4168bc:	ldr	x10, [x9, #8]
  4168c0:	str	x10, [x9, #16]
  4168c4:	b	416934 <printf@plt+0x14c64>
  4168c8:	str	x0, [sp, #32]
  4168cc:	str	w1, [sp, #28]
  4168d0:	ldr	x0, [sp, #8]
  4168d4:	bl	42588c <_ZdlPv@@Base>
  4168d8:	b	416954 <printf@plt+0x14c84>
  4168dc:	mov	x0, #0x10                  	// #16
  4168e0:	bl	4257b4 <_Znwm@@Base>
  4168e4:	ldur	x1, [x29, #-16]
  4168e8:	ldur	w2, [x29, #-20]
  4168ec:	str	x0, [sp]
  4168f0:	adrp	x8, 416000 <printf@plt+0x14330>
  4168f4:	add	x8, x8, #0x6e8
  4168f8:	blr	x8
  4168fc:	b	416900 <printf@plt+0x14c30>
  416900:	ldr	x8, [sp, #16]
  416904:	ldr	x9, [x8, #16]
  416908:	ldr	x10, [sp]
  41690c:	str	x10, [x9, #8]
  416910:	ldr	x9, [x8, #16]
  416914:	ldr	x9, [x9, #8]
  416918:	str	x9, [x8, #16]
  41691c:	b	416934 <printf@plt+0x14c64>
  416920:	str	x0, [sp, #32]
  416924:	str	w1, [sp, #28]
  416928:	ldr	x0, [sp]
  41692c:	bl	42588c <_ZdlPv@@Base>
  416930:	b	416954 <printf@plt+0x14c84>
  416934:	ldur	w8, [x29, #-20]
  416938:	ldr	x9, [sp, #16]
  41693c:	ldr	w10, [x9]
  416940:	add	w8, w10, w8
  416944:	str	w8, [x9]
  416948:	ldp	x29, x30, [sp, #64]
  41694c:	add	sp, sp, #0x50
  416950:	ret
  416954:	ldr	x0, [sp, #32]
  416958:	bl	401c50 <_Unwind_Resume@plt>
  41695c:	sub	sp, sp, #0x10
  416960:	str	x0, [sp, #8]
  416964:	ldr	x8, [sp, #8]
  416968:	ldr	w0, [x8]
  41696c:	add	sp, sp, #0x10
  416970:	ret
  416974:	sub	sp, sp, #0x30
  416978:	stp	x29, x30, [sp, #32]
  41697c:	add	x29, sp, #0x20
  416980:	adrp	x8, 416000 <printf@plt+0x14330>
  416984:	add	x8, x8, #0x79c
  416988:	stur	x0, [x29, #-8]
  41698c:	str	x1, [sp, #16]
  416990:	str	w2, [sp, #12]
  416994:	ldur	x9, [x29, #-8]
  416998:	ldr	x10, [sp, #16]
  41699c:	str	x10, [x9]
  4169a0:	ldr	w11, [sp, #12]
  4169a4:	str	w11, [x9, #8]
  4169a8:	str	wzr, [x9, #12]
  4169ac:	str	wzr, [x9, #16]
  4169b0:	str	wzr, [x9, #20]
  4169b4:	add	x0, x9, #0x18
  4169b8:	blr	x8
  4169bc:	ldp	x29, x30, [sp, #32]
  4169c0:	add	sp, sp, #0x30
  4169c4:	ret
  4169c8:	sub	sp, sp, #0x30
  4169cc:	stp	x29, x30, [sp, #32]
  4169d0:	add	x29, sp, #0x20
  4169d4:	stur	x0, [x29, #-8]
  4169d8:	str	x1, [sp, #16]
  4169dc:	ldur	x8, [x29, #-8]
  4169e0:	ldr	x9, [x8]
  4169e4:	str	x8, [sp, #8]
  4169e8:	cbz	x9, 4169f8 <printf@plt+0x14d28>
  4169ec:	ldr	x8, [sp, #8]
  4169f0:	ldr	x0, [x8]
  4169f4:	bl	401b00 <fflush@plt>
  4169f8:	ldr	x8, [sp, #16]
  4169fc:	ldr	x9, [sp, #8]
  416a00:	str	x8, [x9]
  416a04:	mov	x0, x9
  416a08:	ldp	x29, x30, [sp, #32]
  416a0c:	add	sp, sp, #0x30
  416a10:	ret
  416a14:	sub	sp, sp, #0x30
  416a18:	stp	x29, x30, [sp, #32]
  416a1c:	add	x29, sp, #0x20
  416a20:	stur	x0, [x29, #-8]
  416a24:	str	x1, [sp, #16]
  416a28:	ldur	x8, [x29, #-8]
  416a2c:	str	x8, [sp]
  416a30:	ldr	x0, [sp, #16]
  416a34:	bl	401a80 <getc@plt>
  416a38:	str	w0, [sp, #12]
  416a3c:	mov	w8, #0xffffffff            	// #-1
  416a40:	cmp	w0, w8
  416a44:	b.eq	416a5c <printf@plt+0x14d8c>  // b.none
  416a48:	ldr	w0, [sp, #12]
  416a4c:	ldr	x8, [sp]
  416a50:	ldr	x1, [x8]
  416a54:	bl	401920 <putc@plt>
  416a58:	b	416a30 <printf@plt+0x14d60>
  416a5c:	ldr	x0, [sp]
  416a60:	ldp	x29, x30, [sp, #32]
  416a64:	add	sp, sp, #0x30
  416a68:	ret
  416a6c:	sub	sp, sp, #0x20
  416a70:	stp	x29, x30, [sp, #16]
  416a74:	add	x29, sp, #0x10
  416a78:	str	x0, [sp, #8]
  416a7c:	ldr	x8, [sp, #8]
  416a80:	mov	x0, x8
  416a84:	str	x8, [sp]
  416a88:	bl	416ac0 <printf@plt+0x14df0>
  416a8c:	ldr	x8, [sp]
  416a90:	ldr	w9, [x8, #12]
  416a94:	cbz	w9, 416ab0 <printf@plt+0x14de0>
  416a98:	ldr	x8, [sp]
  416a9c:	ldr	x1, [x8]
  416aa0:	mov	w0, #0xa                   	// #10
  416aa4:	bl	401920 <putc@plt>
  416aa8:	ldr	x8, [sp]
  416aac:	str	wzr, [x8, #12]
  416ab0:	ldr	x0, [sp]
  416ab4:	ldp	x29, x30, [sp, #16]
  416ab8:	add	sp, sp, #0x20
  416abc:	ret
  416ac0:	sub	sp, sp, #0x30
  416ac4:	stp	x29, x30, [sp, #32]
  416ac8:	add	x29, sp, #0x20
  416acc:	stur	x0, [x29, #-8]
  416ad0:	ldur	x8, [x29, #-8]
  416ad4:	add	x0, x8, #0x18
  416ad8:	str	x8, [sp, #8]
  416adc:	bl	41695c <printf@plt+0x14c8c>
  416ae0:	stur	w0, [x29, #-12]
  416ae4:	ldur	w9, [x29, #-12]
  416ae8:	cmp	w9, #0x0
  416aec:	cset	w9, le
  416af0:	tbnz	w9, #0, 416bc4 <printf@plt+0x14ef4>
  416af4:	ldr	x8, [sp, #8]
  416af8:	ldr	w9, [x8, #20]
  416afc:	cbz	w9, 416b84 <printf@plt+0x14eb4>
  416b00:	ldr	x8, [sp, #8]
  416b04:	ldr	w9, [x8, #12]
  416b08:	ldur	w10, [x29, #-12]
  416b0c:	add	w9, w9, w10
  416b10:	add	w9, w9, #0x1
  416b14:	ldr	w10, [x8, #8]
  416b18:	cmp	w9, w10
  416b1c:	b.le	416b40 <printf@plt+0x14e70>
  416b20:	ldr	x8, [sp, #8]
  416b24:	ldr	x1, [x8]
  416b28:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  416b2c:	add	x0, x0, #0x5e0
  416b30:	bl	401890 <fputs@plt>
  416b34:	ldr	x8, [sp, #8]
  416b38:	str	wzr, [x8, #12]
  416b3c:	b	416b64 <printf@plt+0x14e94>
  416b40:	ldr	x8, [sp, #8]
  416b44:	ldr	x1, [x8]
  416b48:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  416b4c:	add	x0, x0, #0xf27
  416b50:	bl	401890 <fputs@plt>
  416b54:	ldr	x8, [sp, #8]
  416b58:	ldr	w9, [x8, #12]
  416b5c:	add	w9, w9, #0x1
  416b60:	str	w9, [x8, #12]
  416b64:	ldr	x8, [sp, #8]
  416b68:	add	x0, x8, #0x18
  416b6c:	ldr	x1, [x8]
  416b70:	bl	4167c0 <printf@plt+0x14af0>
  416b74:	ldur	w9, [x29, #-12]
  416b78:	add	w9, w9, w0
  416b7c:	stur	w9, [x29, #-12]
  416b80:	b	416bc4 <printf@plt+0x14ef4>
  416b84:	ldr	x8, [sp, #8]
  416b88:	ldr	x1, [x8]
  416b8c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  416b90:	add	x0, x0, #0xf27
  416b94:	bl	401890 <fputs@plt>
  416b98:	ldr	x8, [sp, #8]
  416b9c:	ldr	w9, [x8, #12]
  416ba0:	add	w9, w9, #0x1
  416ba4:	str	w9, [x8, #12]
  416ba8:	add	x0, x8, #0x18
  416bac:	ldr	x1, [x8]
  416bb0:	bl	4167c0 <printf@plt+0x14af0>
  416bb4:	ldr	x8, [sp, #8]
  416bb8:	ldr	w9, [x8, #12]
  416bbc:	add	w9, w9, w0
  416bc0:	str	w9, [x8, #12]
  416bc4:	ldp	x29, x30, [sp, #32]
  416bc8:	add	sp, sp, #0x30
  416bcc:	ret
  416bd0:	sub	sp, sp, #0x10
  416bd4:	str	x0, [sp, #8]
  416bd8:	str	x1, [sp]
  416bdc:	ldr	x0, [sp, #8]
  416be0:	add	sp, sp, #0x10
  416be4:	ret
  416be8:	sub	sp, sp, #0x30
  416bec:	stp	x29, x30, [sp, #32]
  416bf0:	add	x29, sp, #0x20
  416bf4:	stur	x0, [x29, #-8]
  416bf8:	str	x1, [sp, #16]
  416bfc:	ldur	x8, [x29, #-8]
  416c00:	mov	x0, x8
  416c04:	str	x8, [sp, #8]
  416c08:	bl	416ac0 <printf@plt+0x14df0>
  416c0c:	ldr	x8, [sp, #8]
  416c10:	ldr	w9, [x8, #12]
  416c14:	cbz	w9, 416c28 <printf@plt+0x14f58>
  416c18:	ldr	x8, [sp, #8]
  416c1c:	ldr	x1, [x8]
  416c20:	mov	w0, #0xa                   	// #10
  416c24:	bl	401920 <putc@plt>
  416c28:	ldr	x8, [sp, #8]
  416c2c:	ldr	x1, [x8]
  416c30:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  416c34:	add	x0, x0, #0x963
  416c38:	bl	401890 <fputs@plt>
  416c3c:	ldr	x0, [sp, #16]
  416c40:	ldr	x8, [sp, #8]
  416c44:	ldr	x1, [x8]
  416c48:	bl	401890 <fputs@plt>
  416c4c:	ldr	x8, [sp, #8]
  416c50:	ldr	x1, [x8]
  416c54:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  416c58:	add	x0, x0, #0x969
  416c5c:	bl	401890 <fputs@plt>
  416c60:	ldr	x8, [sp, #8]
  416c64:	str	wzr, [x8, #12]
  416c68:	mov	x0, x8
  416c6c:	ldp	x29, x30, [sp, #32]
  416c70:	add	sp, sp, #0x30
  416c74:	ret
  416c78:	sub	sp, sp, #0x40
  416c7c:	stp	x29, x30, [sp, #48]
  416c80:	add	x29, sp, #0x30
  416c84:	stur	x0, [x29, #-8]
  416c88:	stur	x1, [x29, #-16]
  416c8c:	ldur	x8, [x29, #-8]
  416c90:	mov	x0, x8
  416c94:	str	x8, [sp, #24]
  416c98:	bl	416ac0 <printf@plt+0x14df0>
  416c9c:	ldr	x8, [sp, #24]
  416ca0:	ldr	w9, [x8, #12]
  416ca4:	cbz	w9, 416cb8 <printf@plt+0x14fe8>
  416ca8:	ldr	x8, [sp, #24]
  416cac:	ldr	x1, [x8]
  416cb0:	mov	w0, #0xa                   	// #10
  416cb4:	bl	401920 <putc@plt>
  416cb8:	ldr	x8, [sp, #24]
  416cbc:	str	wzr, [x8, #12]
  416cc0:	mov	x0, x8
  416cc4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  416cc8:	add	x1, x1, #0x96f
  416ccc:	bl	416d24 <printf@plt+0x15054>
  416cd0:	ldr	x8, [sp, #24]
  416cd4:	mov	x0, x8
  416cd8:	bl	416d84 <printf@plt+0x150b4>
  416cdc:	ldr	x8, [sp, #24]
  416ce0:	add	x9, x8, #0x18
  416ce4:	ldur	x1, [x29, #-16]
  416ce8:	ldur	x10, [x29, #-16]
  416cec:	mov	x0, x10
  416cf0:	str	x9, [sp, #16]
  416cf4:	str	x1, [sp, #8]
  416cf8:	bl	4018e0 <strlen@plt>
  416cfc:	ldr	x8, [sp, #16]
  416d00:	str	w0, [sp, #4]
  416d04:	mov	x0, x8
  416d08:	ldr	x1, [sp, #8]
  416d0c:	ldr	w2, [sp, #4]
  416d10:	bl	416864 <printf@plt+0x14b94>
  416d14:	ldr	x0, [sp, #24]
  416d18:	ldp	x29, x30, [sp, #48]
  416d1c:	add	sp, sp, #0x40
  416d20:	ret
  416d24:	sub	sp, sp, #0x40
  416d28:	stp	x29, x30, [sp, #48]
  416d2c:	add	x29, sp, #0x30
  416d30:	stur	x0, [x29, #-8]
  416d34:	stur	x1, [x29, #-16]
  416d38:	ldur	x8, [x29, #-8]
  416d3c:	add	x0, x8, #0x18
  416d40:	ldur	x1, [x29, #-16]
  416d44:	ldur	x9, [x29, #-16]
  416d48:	str	x0, [sp, #24]
  416d4c:	mov	x0, x9
  416d50:	str	x8, [sp, #16]
  416d54:	str	x1, [sp, #8]
  416d58:	bl	4018e0 <strlen@plt>
  416d5c:	ldr	x8, [sp, #24]
  416d60:	str	w0, [sp, #4]
  416d64:	mov	x0, x8
  416d68:	ldr	x1, [sp, #8]
  416d6c:	ldr	w2, [sp, #4]
  416d70:	bl	416864 <printf@plt+0x14b94>
  416d74:	ldr	x0, [sp, #16]
  416d78:	ldp	x29, x30, [sp, #48]
  416d7c:	add	sp, sp, #0x40
  416d80:	ret
  416d84:	sub	sp, sp, #0x30
  416d88:	stp	x29, x30, [sp, #32]
  416d8c:	add	x29, sp, #0x20
  416d90:	stur	x0, [x29, #-8]
  416d94:	ldur	x8, [x29, #-8]
  416d98:	ldr	w9, [x8, #12]
  416d9c:	add	x0, x8, #0x18
  416da0:	str	x8, [sp, #16]
  416da4:	str	w9, [sp, #12]
  416da8:	bl	41695c <printf@plt+0x14c8c>
  416dac:	ldr	w9, [sp, #12]
  416db0:	add	w10, w9, w0
  416db4:	add	w10, w10, #0x1
  416db8:	ldr	x8, [sp, #16]
  416dbc:	ldr	w11, [x8, #8]
  416dc0:	cmp	w10, w11
  416dc4:	b.le	416e24 <printf@plt+0x15154>
  416dc8:	ldr	x8, [sp, #16]
  416dcc:	ldr	w9, [x8, #20]
  416dd0:	cbz	w9, 416e24 <printf@plt+0x15154>
  416dd4:	ldr	x8, [sp, #16]
  416dd8:	ldr	x1, [x8]
  416ddc:	mov	w0, #0xa                   	// #10
  416de0:	bl	401ad0 <fputc@plt>
  416de4:	ldr	x8, [sp, #16]
  416de8:	add	x0, x8, #0x18
  416dec:	bl	41695c <printf@plt+0x14c8c>
  416df0:	cmp	w0, #0x0
  416df4:	cset	w9, le
  416df8:	tbnz	w9, #0, 416e18 <printf@plt+0x15148>
  416dfc:	ldr	x8, [sp, #16]
  416e00:	add	x0, x8, #0x18
  416e04:	ldr	x1, [x8]
  416e08:	bl	4167c0 <printf@plt+0x14af0>
  416e0c:	ldr	x8, [sp, #16]
  416e10:	str	w0, [x8, #12]
  416e14:	b	416e20 <printf@plt+0x15150>
  416e18:	ldr	x8, [sp, #16]
  416e1c:	str	wzr, [x8, #12]
  416e20:	b	416e88 <printf@plt+0x151b8>
  416e24:	ldr	x8, [sp, #16]
  416e28:	add	x0, x8, #0x18
  416e2c:	bl	41695c <printf@plt+0x14c8c>
  416e30:	cbz	w0, 416e88 <printf@plt+0x151b8>
  416e34:	ldr	x8, [sp, #16]
  416e38:	ldr	w9, [x8, #12]
  416e3c:	cmp	w9, #0x0
  416e40:	cset	w9, le
  416e44:	tbnz	w9, #0, 416e68 <printf@plt+0x15198>
  416e48:	ldr	x8, [sp, #16]
  416e4c:	ldr	x1, [x8]
  416e50:	mov	w0, #0x20                  	// #32
  416e54:	bl	401ad0 <fputc@plt>
  416e58:	ldr	x8, [sp, #16]
  416e5c:	ldr	w9, [x8, #12]
  416e60:	add	w9, w9, #0x1
  416e64:	str	w9, [x8, #12]
  416e68:	ldr	x8, [sp, #16]
  416e6c:	add	x0, x8, #0x18
  416e70:	ldr	x1, [x8]
  416e74:	bl	4167c0 <printf@plt+0x14af0>
  416e78:	ldr	x8, [sp, #16]
  416e7c:	ldr	w9, [x8, #12]
  416e80:	add	w9, w9, w0
  416e84:	str	w9, [x8, #12]
  416e88:	ldr	x0, [sp, #16]
  416e8c:	ldp	x29, x30, [sp, #32]
  416e90:	add	sp, sp, #0x30
  416e94:	ret
  416e98:	sub	sp, sp, #0x30
  416e9c:	stp	x29, x30, [sp, #32]
  416ea0:	add	x29, sp, #0x20
  416ea4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  416ea8:	add	x1, x1, #0x974
  416eac:	stur	x0, [x29, #-8]
  416eb0:	ldur	x8, [x29, #-8]
  416eb4:	mov	x0, x8
  416eb8:	str	x1, [sp, #16]
  416ebc:	str	x8, [sp, #8]
  416ec0:	bl	416ac0 <printf@plt+0x14df0>
  416ec4:	ldr	x0, [sp, #8]
  416ec8:	bl	416d84 <printf@plt+0x150b4>
  416ecc:	ldr	x8, [sp, #8]
  416ed0:	mov	x0, x8
  416ed4:	ldr	x1, [sp, #16]
  416ed8:	bl	416d24 <printf@plt+0x15054>
  416edc:	bl	416ef4 <printf@plt+0x15224>
  416ee0:	ldr	x8, [sp, #8]
  416ee4:	mov	x0, x8
  416ee8:	ldp	x29, x30, [sp, #32]
  416eec:	add	sp, sp, #0x30
  416ef0:	ret
  416ef4:	sub	sp, sp, #0x20
  416ef8:	stp	x29, x30, [sp, #16]
  416efc:	add	x29, sp, #0x10
  416f00:	str	x0, [sp, #8]
  416f04:	ldr	x8, [sp, #8]
  416f08:	mov	x0, x8
  416f0c:	str	x8, [sp]
  416f10:	bl	416d84 <printf@plt+0x150b4>
  416f14:	ldr	x8, [sp]
  416f18:	add	x9, x8, #0x18
  416f1c:	ldr	x1, [x8]
  416f20:	mov	x0, x9
  416f24:	bl	4167c0 <printf@plt+0x14af0>
  416f28:	ldr	x8, [sp]
  416f2c:	ldr	w10, [x8, #12]
  416f30:	add	w10, w10, w0
  416f34:	str	w10, [x8, #12]
  416f38:	ldr	x8, [sp]
  416f3c:	ldr	x1, [x8]
  416f40:	mov	w0, #0xa                   	// #10
  416f44:	bl	401ad0 <fputc@plt>
  416f48:	ldr	x8, [sp]
  416f4c:	str	wzr, [x8, #12]
  416f50:	mov	x0, x8
  416f54:	ldp	x29, x30, [sp, #16]
  416f58:	add	sp, sp, #0x20
  416f5c:	ret
  416f60:	sub	sp, sp, #0x30
  416f64:	stp	x29, x30, [sp, #32]
  416f68:	add	x29, sp, #0x20
  416f6c:	stur	x0, [x29, #-8]
  416f70:	stur	w1, [x29, #-12]
  416f74:	ldur	x8, [x29, #-8]
  416f78:	ldr	w9, [x8, #12]
  416f7c:	ldur	w10, [x29, #-12]
  416f80:	add	w9, w9, w10
  416f84:	add	x0, x8, #0x18
  416f88:	str	x8, [sp, #8]
  416f8c:	str	w9, [sp, #4]
  416f90:	bl	41695c <printf@plt+0x14c8c>
  416f94:	ldr	w9, [sp, #4]
  416f98:	add	w10, w9, w0
  416f9c:	add	w10, w10, #0x1
  416fa0:	ldr	x8, [sp, #8]
  416fa4:	ldr	w11, [x8, #8]
  416fa8:	cmp	w10, w11
  416fac:	b.le	416fe4 <printf@plt+0x15314>
  416fb0:	ldr	x8, [sp, #8]
  416fb4:	ldr	w9, [x8, #20]
  416fb8:	cbz	w9, 416fe4 <printf@plt+0x15314>
  416fbc:	ldr	x8, [sp, #8]
  416fc0:	ldr	x1, [x8]
  416fc4:	mov	w0, #0xa                   	// #10
  416fc8:	bl	401ad0 <fputc@plt>
  416fcc:	ldr	x8, [sp, #8]
  416fd0:	add	x0, x8, #0x18
  416fd4:	ldr	x1, [x8]
  416fd8:	bl	4167c0 <printf@plt+0x14af0>
  416fdc:	ldr	x8, [sp, #8]
  416fe0:	str	w0, [x8, #12]
  416fe4:	ldr	x0, [sp, #8]
  416fe8:	ldp	x29, x30, [sp, #32]
  416fec:	add	sp, sp, #0x30
  416ff0:	ret
  416ff4:	sub	sp, sp, #0x20
  416ff8:	stp	x29, x30, [sp, #16]
  416ffc:	add	x29, sp, #0x10
  417000:	str	x0, [sp, #8]
  417004:	ldr	x8, [sp, #8]
  417008:	mov	x0, x8
  41700c:	str	x8, [sp]
  417010:	bl	416d84 <printf@plt+0x150b4>
  417014:	ldr	x8, [sp]
  417018:	add	x9, x8, #0x18
  41701c:	ldr	x1, [x8]
  417020:	mov	x0, x9
  417024:	bl	4167c0 <printf@plt+0x14af0>
  417028:	ldr	x8, [sp]
  41702c:	ldr	w10, [x8, #12]
  417030:	add	w10, w10, w0
  417034:	str	w10, [x8, #12]
  417038:	ldr	x8, [sp]
  41703c:	ldr	x1, [x8]
  417040:	mov	w0, #0xa                   	// #10
  417044:	bl	401ad0 <fputc@plt>
  417048:	ldr	x8, [sp]
  41704c:	str	wzr, [x8, #12]
  417050:	mov	x0, x8
  417054:	ldp	x29, x30, [sp, #16]
  417058:	add	sp, sp, #0x20
  41705c:	ret
  417060:	sub	sp, sp, #0x30
  417064:	stp	x29, x30, [sp, #32]
  417068:	add	x29, sp, #0x20
  41706c:	stur	x0, [x29, #-8]
  417070:	stur	w1, [x29, #-12]
  417074:	ldur	x8, [x29, #-8]
  417078:	ldur	w9, [x29, #-12]
  41707c:	cmp	w9, #0x0
  417080:	cset	w9, lt  // lt = tstop
  417084:	mov	w10, #0x0                   	// #0
  417088:	str	x8, [sp, #8]
  41708c:	str	w10, [sp, #4]
  417090:	tbnz	w9, #0, 4170a4 <printf@plt+0x153d4>
  417094:	ldur	w8, [x29, #-12]
  417098:	cmp	w8, #0xa
  41709c:	cset	w8, le
  4170a0:	str	w8, [sp, #4]
  4170a4:	ldr	w8, [sp, #4]
  4170a8:	and	w0, w8, #0x1
  4170ac:	mov	w1, #0x11b                 	// #283
  4170b0:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x4748>
  4170b4:	add	x2, x2, #0x978
  4170b8:	bl	412800 <printf@plt+0x10b30>
  4170bc:	ldur	w8, [x29, #-12]
  4170c0:	ldr	x9, [sp, #8]
  4170c4:	str	w8, [x9, #16]
  4170c8:	mov	x0, x9
  4170cc:	ldp	x29, x30, [sp, #32]
  4170d0:	add	sp, sp, #0x30
  4170d4:	ret
  4170d8:	sub	sp, sp, #0x30
  4170dc:	stp	x29, x30, [sp, #32]
  4170e0:	add	x29, sp, #0x20
  4170e4:	stur	x0, [x29, #-8]
  4170e8:	sturb	w1, [x29, #-9]
  4170ec:	ldur	x8, [x29, #-8]
  4170f0:	add	x0, x8, #0x18
  4170f4:	ldr	x1, [x8]
  4170f8:	str	x8, [sp, #8]
  4170fc:	bl	4167c0 <printf@plt+0x14af0>
  417100:	ldr	x8, [sp, #8]
  417104:	ldr	w9, [x8, #12]
  417108:	add	w9, w9, w0
  41710c:	str	w9, [x8, #12]
  417110:	ldurb	w0, [x29, #-9]
  417114:	ldr	x8, [sp, #8]
  417118:	ldr	x1, [x8]
  41711c:	bl	401920 <putc@plt>
  417120:	ldr	x8, [sp, #8]
  417124:	ldr	w9, [x8, #12]
  417128:	add	w9, w9, #0x1
  41712c:	str	w9, [x8, #12]
  417130:	mov	x0, x8
  417134:	ldp	x29, x30, [sp, #32]
  417138:	add	sp, sp, #0x30
  41713c:	ret
  417140:	sub	sp, sp, #0x30
  417144:	stp	x29, x30, [sp, #32]
  417148:	add	x29, sp, #0x20
  41714c:	stur	x0, [x29, #-8]
  417150:	str	x1, [sp, #16]
  417154:	str	w2, [sp, #12]
  417158:	ldur	x8, [x29, #-8]
  41715c:	add	x0, x8, #0x18
  417160:	ldr	x1, [sp, #16]
  417164:	ldr	w2, [sp, #12]
  417168:	str	x8, [sp]
  41716c:	bl	416864 <printf@plt+0x14b94>
  417170:	ldr	x0, [sp]
  417174:	ldp	x29, x30, [sp, #32]
  417178:	add	sp, sp, #0x30
  41717c:	ret
  417180:	sub	sp, sp, #0x40
  417184:	stp	x29, x30, [sp, #48]
  417188:	add	x29, sp, #0x30
  41718c:	stur	x0, [x29, #-8]
  417190:	stur	x1, [x29, #-16]
  417194:	ldur	x8, [x29, #-8]
  417198:	add	x0, x8, #0x18
  41719c:	ldur	x9, [x29, #-16]
  4171a0:	str	x0, [sp, #24]
  4171a4:	mov	x0, x9
  4171a8:	str	x8, [sp, #16]
  4171ac:	bl	412350 <printf@plt+0x10680>
  4171b0:	ldur	x8, [x29, #-16]
  4171b4:	str	x0, [sp, #8]
  4171b8:	mov	x0, x8
  4171bc:	bl	412368 <printf@plt+0x10698>
  4171c0:	ldr	x8, [sp, #24]
  4171c4:	str	w0, [sp, #4]
  4171c8:	mov	x0, x8
  4171cc:	ldr	x1, [sp, #8]
  4171d0:	ldr	w2, [sp, #4]
  4171d4:	bl	416864 <printf@plt+0x14b94>
  4171d8:	ldr	x0, [sp, #16]
  4171dc:	ldp	x29, x30, [sp, #48]
  4171e0:	add	sp, sp, #0x40
  4171e4:	ret
  4171e8:	sub	sp, sp, #0x40
  4171ec:	stp	x29, x30, [sp, #48]
  4171f0:	add	x29, sp, #0x30
  4171f4:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  4171f8:	add	x8, x8, #0x8c9
  4171fc:	add	x9, sp, #0x18
  417200:	stur	x0, [x29, #-8]
  417204:	stur	w1, [x29, #-12]
  417208:	ldur	x10, [x29, #-8]
  41720c:	ldur	w2, [x29, #-12]
  417210:	mov	x0, x9
  417214:	mov	x1, x8
  417218:	str	x9, [sp, #16]
  41721c:	str	x10, [sp, #8]
  417220:	bl	401a00 <sprintf@plt>
  417224:	ldr	x8, [sp, #8]
  417228:	mov	x0, x8
  41722c:	ldr	x1, [sp, #16]
  417230:	bl	416d24 <printf@plt+0x15054>
  417234:	ldr	x8, [sp, #8]
  417238:	mov	x0, x8
  41723c:	ldp	x29, x30, [sp, #48]
  417240:	add	sp, sp, #0x40
  417244:	ret
  417248:	sub	sp, sp, #0xb0
  41724c:	stp	x29, x30, [sp, #160]
  417250:	add	x29, sp, #0xa0
  417254:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  417258:	add	x1, x1, #0x997
  41725c:	add	x8, sp, #0x10
  417260:	stur	x0, [x29, #-8]
  417264:	stur	d0, [x29, #-16]
  417268:	ldur	x9, [x29, #-8]
  41726c:	ldur	d0, [x29, #-16]
  417270:	mov	x0, x8
  417274:	str	x8, [sp, #8]
  417278:	str	x9, [sp]
  41727c:	bl	401a00 <sprintf@plt>
  417280:	ldr	x8, [sp]
  417284:	mov	x0, x8
  417288:	ldr	x1, [sp, #8]
  41728c:	bl	416d24 <printf@plt+0x15054>
  417290:	ldr	x8, [sp]
  417294:	mov	x0, x8
  417298:	ldp	x29, x30, [sp, #160]
  41729c:	add	sp, sp, #0xb0
  4172a0:	ret
  4172a4:	sub	sp, sp, #0x30
  4172a8:	stp	x29, x30, [sp, #32]
  4172ac:	add	x29, sp, #0x20
  4172b0:	mov	w8, wzr
  4172b4:	stur	x0, [x29, #-8]
  4172b8:	stur	w1, [x29, #-12]
  4172bc:	ldur	x9, [x29, #-8]
  4172c0:	mov	x0, x9
  4172c4:	mov	w1, w8
  4172c8:	str	w8, [sp, #16]
  4172cc:	str	x9, [sp, #8]
  4172d0:	bl	416f60 <printf@plt+0x15290>
  4172d4:	ldur	w8, [x29, #-12]
  4172d8:	ldr	x9, [sp, #8]
  4172dc:	str	w8, [x9, #20]
  4172e0:	mov	x0, x9
  4172e4:	ldr	w1, [sp, #16]
  4172e8:	bl	416f60 <printf@plt+0x15290>
  4172ec:	ldr	x9, [sp, #8]
  4172f0:	mov	x0, x9
  4172f4:	ldp	x29, x30, [sp, #32]
  4172f8:	add	sp, sp, #0x30
  4172fc:	ret
  417300:	sub	sp, sp, #0x20
  417304:	stp	x29, x30, [sp, #16]
  417308:	add	x29, sp, #0x10
  41730c:	mov	x8, #0x4                   	// #4
  417310:	mov	x9, #0xffffffffffffffff    	// #-1
  417314:	str	x0, [sp, #8]
  417318:	ldr	x10, [sp, #8]
  41731c:	str	x8, [x10]
  417320:	ldr	x11, [x10]
  417324:	mul	x12, x11, x8
  417328:	umulh	x8, x11, x8
  41732c:	cmp	x8, #0x0
  417330:	csel	x0, x9, x12, ne  // ne = any
  417334:	str	x10, [sp]
  417338:	bl	401880 <_Znam@plt>
  41733c:	ldr	x8, [sp]
  417340:	str	x0, [x8, #16]
  417344:	str	xzr, [x8, #8]
  417348:	ldp	x29, x30, [sp, #16]
  41734c:	add	sp, sp, #0x20
  417350:	ret
  417354:	sub	sp, sp, #0x30
  417358:	stp	x29, x30, [sp, #32]
  41735c:	add	x29, sp, #0x20
  417360:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  417364:	add	x8, x8, #0xb28
  417368:	stur	x0, [x29, #-8]
  41736c:	str	x1, [sp, #16]
  417370:	ldur	x9, [x29, #-8]
  417374:	ldr	x10, [sp, #16]
  417378:	cmp	x10, #0x0
  41737c:	cset	w11, hi  // hi = pmore
  417380:	str	x8, [sp, #8]
  417384:	str	x9, [sp]
  417388:	tbnz	w11, #0, 4173a4 <printf@plt+0x156d4>
  41738c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  417390:	add	x0, x0, #0xe6c
  417394:	ldr	x1, [sp, #8]
  417398:	ldr	x2, [sp, #8]
  41739c:	ldr	x3, [sp, #8]
  4173a0:	bl	41d068 <printf@plt+0x1b398>
  4173a4:	ldr	x8, [sp, #16]
  4173a8:	ldr	x9, [sp]
  4173ac:	str	x8, [x9]
  4173b0:	ldr	x8, [x9]
  4173b4:	mov	x10, #0x4                   	// #4
  4173b8:	mul	x11, x8, x10
  4173bc:	umulh	x8, x8, x10
  4173c0:	mov	x10, #0xffffffffffffffff    	// #-1
  4173c4:	cmp	x8, #0x0
  4173c8:	csel	x0, x10, x11, ne  // ne = any
  4173cc:	bl	401880 <_Znam@plt>
  4173d0:	ldr	x8, [sp]
  4173d4:	str	x0, [x8, #16]
  4173d8:	str	xzr, [x8, #8]
  4173dc:	ldp	x29, x30, [sp, #32]
  4173e0:	add	sp, sp, #0x30
  4173e4:	ret
  4173e8:	sub	sp, sp, #0x20
  4173ec:	stp	x29, x30, [sp, #16]
  4173f0:	add	x29, sp, #0x10
  4173f4:	str	x0, [sp, #8]
  4173f8:	ldr	x8, [sp, #8]
  4173fc:	ldr	x8, [x8, #16]
  417400:	str	x8, [sp]
  417404:	cbz	x8, 417410 <printf@plt+0x15740>
  417408:	ldr	x0, [sp]
  41740c:	bl	401b40 <_ZdaPv@plt>
  417410:	ldp	x29, x30, [sp, #16]
  417414:	add	sp, sp, #0x20
  417418:	ret
  41741c:	sub	sp, sp, #0x40
  417420:	stp	x29, x30, [sp, #48]
  417424:	add	x29, sp, #0x30
  417428:	stur	x0, [x29, #-8]
  41742c:	stur	w1, [x29, #-12]
  417430:	ldur	x8, [x29, #-8]
  417434:	ldr	x9, [x8, #8]
  417438:	ldr	x10, [x8]
  41743c:	cmp	x9, x10
  417440:	str	x8, [sp, #8]
  417444:	b.cc	4174e4 <printf@plt+0x15814>  // b.lo, b.ul, b.last
  417448:	ldr	x8, [sp, #8]
  41744c:	ldr	x9, [x8, #16]
  417450:	str	x9, [sp, #24]
  417454:	ldr	x9, [x8]
  417458:	mov	x10, #0x2                   	// #2
  41745c:	mul	x9, x9, x10
  417460:	str	x9, [x8]
  417464:	ldr	x9, [x8]
  417468:	mov	x10, #0x4                   	// #4
  41746c:	mul	x11, x9, x10
  417470:	umulh	x9, x9, x10
  417474:	mov	x10, #0xffffffffffffffff    	// #-1
  417478:	cmp	x9, #0x0
  41747c:	csel	x0, x10, x11, ne  // ne = any
  417480:	bl	401880 <_Znam@plt>
  417484:	ldr	x8, [sp, #8]
  417488:	str	x0, [x8, #16]
  41748c:	str	xzr, [sp, #16]
  417490:	ldr	x8, [sp, #16]
  417494:	ldr	x9, [sp, #8]
  417498:	ldr	x10, [x9, #8]
  41749c:	cmp	x8, x10
  4174a0:	b.cs	4174d0 <printf@plt+0x15800>  // b.hs, b.nlast
  4174a4:	ldr	x8, [sp, #24]
  4174a8:	ldr	x9, [sp, #16]
  4174ac:	ldr	w10, [x8, x9, lsl #2]
  4174b0:	ldr	x8, [sp, #8]
  4174b4:	ldr	x9, [x8, #16]
  4174b8:	ldr	x11, [sp, #16]
  4174bc:	str	w10, [x9, x11, lsl #2]
  4174c0:	ldr	x8, [sp, #16]
  4174c4:	add	x8, x8, #0x1
  4174c8:	str	x8, [sp, #16]
  4174cc:	b	417490 <printf@plt+0x157c0>
  4174d0:	ldr	x8, [sp, #24]
  4174d4:	str	x8, [sp]
  4174d8:	cbz	x8, 4174e4 <printf@plt+0x15814>
  4174dc:	ldr	x0, [sp]
  4174e0:	bl	401b40 <_ZdaPv@plt>
  4174e4:	ldur	w8, [x29, #-12]
  4174e8:	ldr	x9, [sp, #8]
  4174ec:	ldr	x10, [x9, #16]
  4174f0:	ldr	x11, [x9, #8]
  4174f4:	str	w8, [x10, x11, lsl #2]
  4174f8:	ldr	x10, [x9, #8]
  4174fc:	add	x10, x10, #0x1
  417500:	str	x10, [x9, #8]
  417504:	ldp	x29, x30, [sp, #48]
  417508:	add	sp, sp, #0x40
  41750c:	ret
  417510:	sub	sp, sp, #0x60
  417514:	stp	x29, x30, [sp, #80]
  417518:	add	x29, sp, #0x50
  41751c:	mov	x8, #0x80                  	// #128
  417520:	mov	x9, #0x4                   	// #4
  417524:	mov	x10, #0xffffffffffffffff    	// #-1
  417528:	stur	x0, [x29, #-8]
  41752c:	ldur	x11, [x29, #-8]
  417530:	str	xzr, [x11, #8]
  417534:	str	x8, [x11]
  417538:	ldr	x8, [x11]
  41753c:	mul	x12, x8, x9
  417540:	umulh	x9, x8, x9
  417544:	cmp	x9, #0x0
  417548:	csel	x0, x10, x12, ne  // ne = any
  41754c:	stur	x11, [x29, #-32]
  417550:	str	x8, [sp, #40]
  417554:	bl	401880 <_Znam@plt>
  417558:	ldr	x8, [sp, #40]
  41755c:	str	x0, [sp, #32]
  417560:	cbz	x8, 4175ac <printf@plt+0x158dc>
  417564:	mov	x8, #0x4                   	// #4
  417568:	ldr	x9, [sp, #40]
  41756c:	mul	x8, x8, x9
  417570:	ldr	x10, [sp, #32]
  417574:	add	x8, x10, x8
  417578:	str	x8, [sp, #24]
  41757c:	str	x10, [sp, #16]
  417580:	ldr	x8, [sp, #16]
  417584:	mov	x0, x8
  417588:	str	x8, [sp, #8]
  41758c:	bl	41a2bc <printf@plt+0x185ec>
  417590:	b	417594 <printf@plt+0x158c4>
  417594:	ldr	x8, [sp, #8]
  417598:	add	x9, x8, #0x4
  41759c:	ldr	x10, [sp, #24]
  4175a0:	cmp	x9, x10
  4175a4:	str	x9, [sp, #16]
  4175a8:	b.ne	417580 <printf@plt+0x158b0>  // b.any
  4175ac:	ldr	x8, [sp, #32]
  4175b0:	ldur	x9, [x29, #-32]
  4175b4:	str	x8, [x9, #16]
  4175b8:	ldp	x29, x30, [sp, #80]
  4175bc:	add	sp, sp, #0x60
  4175c0:	ret
  4175c4:	stur	x0, [x29, #-16]
  4175c8:	stur	w1, [x29, #-20]
  4175cc:	ldr	x0, [sp, #32]
  4175d0:	bl	401b40 <_ZdaPv@plt>
  4175d4:	ldur	x0, [x29, #-16]
  4175d8:	bl	401c50 <_Unwind_Resume@plt>
  4175dc:	sub	sp, sp, #0x20
  4175e0:	stp	x29, x30, [sp, #16]
  4175e4:	add	x29, sp, #0x10
  4175e8:	str	x0, [sp, #8]
  4175ec:	ldr	x8, [sp, #8]
  4175f0:	ldr	x8, [x8, #16]
  4175f4:	str	x8, [sp]
  4175f8:	cbz	x8, 417604 <printf@plt+0x15934>
  4175fc:	ldr	x0, [sp]
  417600:	bl	401b40 <_ZdaPv@plt>
  417604:	ldp	x29, x30, [sp, #16]
  417608:	add	sp, sp, #0x20
  41760c:	ret
  417610:	sub	sp, sp, #0x80
  417614:	stp	x29, x30, [sp, #112]
  417618:	add	x29, sp, #0x70
  41761c:	stur	w1, [x29, #-4]
  417620:	stur	x0, [x29, #-16]
  417624:	ldur	x8, [x29, #-16]
  417628:	ldr	x9, [x8, #8]
  41762c:	ldr	x10, [x8]
  417630:	cmp	x9, x10
  417634:	str	x8, [sp, #56]
  417638:	b.cc	417748 <printf@plt+0x15a78>  // b.lo, b.ul, b.last
  41763c:	ldr	x8, [sp, #56]
  417640:	ldr	x9, [x8, #16]
  417644:	stur	x9, [x29, #-24]
  417648:	ldr	x9, [x8]
  41764c:	mov	x10, #0x2                   	// #2
  417650:	mul	x9, x9, x10
  417654:	str	x9, [x8]
  417658:	ldr	x9, [x8]
  41765c:	mov	x10, #0x4                   	// #4
  417660:	mul	x11, x9, x10
  417664:	umulh	x10, x9, x10
  417668:	mov	x12, #0xffffffffffffffff    	// #-1
  41766c:	cmp	x10, #0x0
  417670:	csel	x0, x12, x11, ne  // ne = any
  417674:	str	x9, [sp, #48]
  417678:	bl	401880 <_Znam@plt>
  41767c:	ldr	x8, [sp, #48]
  417680:	str	x0, [sp, #40]
  417684:	cbz	x8, 4176d0 <printf@plt+0x15a00>
  417688:	mov	x8, #0x4                   	// #4
  41768c:	ldr	x9, [sp, #48]
  417690:	mul	x8, x8, x9
  417694:	ldr	x10, [sp, #40]
  417698:	add	x8, x10, x8
  41769c:	str	x8, [sp, #32]
  4176a0:	str	x10, [sp, #24]
  4176a4:	ldr	x8, [sp, #24]
  4176a8:	mov	x0, x8
  4176ac:	str	x8, [sp, #16]
  4176b0:	bl	41a2bc <printf@plt+0x185ec>
  4176b4:	b	4176b8 <printf@plt+0x159e8>
  4176b8:	ldr	x8, [sp, #16]
  4176bc:	add	x9, x8, #0x4
  4176c0:	ldr	x10, [sp, #32]
  4176c4:	cmp	x9, x10
  4176c8:	str	x9, [sp, #24]
  4176cc:	b.ne	4176a4 <printf@plt+0x159d4>  // b.any
  4176d0:	ldr	x8, [sp, #40]
  4176d4:	ldr	x9, [sp, #56]
  4176d8:	str	x8, [x9, #16]
  4176dc:	stur	xzr, [x29, #-48]
  4176e0:	ldur	x8, [x29, #-48]
  4176e4:	ldr	x9, [sp, #56]
  4176e8:	ldr	x10, [x9, #8]
  4176ec:	cmp	x8, x10
  4176f0:	b.cs	417734 <printf@plt+0x15a64>  // b.hs, b.nlast
  4176f4:	ldur	x8, [x29, #-24]
  4176f8:	ldur	x9, [x29, #-48]
  4176fc:	ldr	x10, [sp, #56]
  417700:	ldr	x11, [x10, #16]
  417704:	ldur	x12, [x29, #-48]
  417708:	ldr	w13, [x8, x9, lsl #2]
  41770c:	str	w13, [x11, x12, lsl #2]
  417710:	ldur	x8, [x29, #-48]
  417714:	add	x8, x8, #0x1
  417718:	stur	x8, [x29, #-48]
  41771c:	b	4176e0 <printf@plt+0x15a10>
  417720:	stur	x0, [x29, #-32]
  417724:	stur	w1, [x29, #-36]
  417728:	ldr	x0, [sp, #40]
  41772c:	bl	401b40 <_ZdaPv@plt>
  417730:	b	417774 <printf@plt+0x15aa4>
  417734:	ldur	x8, [x29, #-24]
  417738:	str	x8, [sp, #8]
  41773c:	cbz	x8, 417748 <printf@plt+0x15a78>
  417740:	ldr	x0, [sp, #8]
  417744:	bl	401b40 <_ZdaPv@plt>
  417748:	ldr	x8, [sp, #56]
  41774c:	ldr	x9, [x8, #16]
  417750:	ldr	x10, [x8, #8]
  417754:	ldur	w11, [x29, #-4]
  417758:	str	w11, [x9, x10, lsl #2]
  41775c:	ldr	x9, [x8, #8]
  417760:	add	x9, x9, #0x1
  417764:	str	x9, [x8, #8]
  417768:	ldp	x29, x30, [sp, #112]
  41776c:	add	sp, sp, #0x80
  417770:	ret
  417774:	ldur	x0, [x29, #-32]
  417778:	bl	401c50 <_Unwind_Resume@plt>
  41777c:	sub	sp, sp, #0x30
  417780:	stp	x29, x30, [sp, #32]
  417784:	add	x29, sp, #0x20
  417788:	stur	x0, [x29, #-8]
  41778c:	ldur	x8, [x29, #-8]
  417790:	ldr	x9, [x8, #8]
  417794:	add	x0, x9, #0x1
  417798:	str	x8, [sp]
  41779c:	bl	401880 <_Znam@plt>
  4177a0:	str	x0, [sp, #16]
  4177a4:	str	xzr, [sp, #8]
  4177a8:	ldr	x8, [sp, #8]
  4177ac:	ldr	x9, [sp]
  4177b0:	ldr	x10, [x9, #8]
  4177b4:	cmp	x8, x10
  4177b8:	b.cs	4177f8 <printf@plt+0x15b28>  // b.hs, b.nlast
  4177bc:	ldr	x8, [sp]
  4177c0:	ldr	x9, [x8, #16]
  4177c4:	ldr	x10, [sp, #8]
  4177c8:	mov	x11, #0x4                   	// #4
  4177cc:	mul	x10, x11, x10
  4177d0:	add	x0, x9, x10
  4177d4:	bl	41a2d4 <printf@plt+0x18604>
  4177d8:	ldr	x8, [sp, #16]
  4177dc:	ldr	x9, [sp, #8]
  4177e0:	add	x8, x8, x9
  4177e4:	strb	w0, [x8]
  4177e8:	ldr	x8, [sp, #8]
  4177ec:	add	x8, x8, #0x1
  4177f0:	str	x8, [sp, #8]
  4177f4:	b	4177a8 <printf@plt+0x15ad8>
  4177f8:	ldr	x8, [sp, #16]
  4177fc:	ldr	x9, [sp]
  417800:	ldr	x10, [x9, #8]
  417804:	add	x8, x8, x10
  417808:	mov	w11, #0x0                   	// #0
  41780c:	strb	w11, [x8]
  417810:	ldr	x0, [sp, #16]
  417814:	ldp	x29, x30, [sp, #32]
  417818:	add	sp, sp, #0x30
  41781c:	ret
  417820:	sub	sp, sp, #0x10
  417824:	str	x0, [sp, #8]
  417828:	ldr	x8, [sp, #8]
  41782c:	str	xzr, [x8, #8]
  417830:	add	sp, sp, #0x10
  417834:	ret
  417838:	sub	sp, sp, #0x10
  41783c:	mov	w8, #0x3e8                 	// #1000
  417840:	mov	w9, #0x10000               	// #65536
  417844:	str	w0, [sp, #12]
  417848:	ldr	w10, [sp, #12]
  41784c:	subs	w10, w8, w10
  417850:	mul	w9, w10, w9
  417854:	udiv	w0, w9, w8
  417858:	add	sp, sp, #0x10
  41785c:	ret
  417860:	sub	sp, sp, #0x30
  417864:	stp	x29, x30, [sp, #32]
  417868:	add	x29, sp, #0x20
  41786c:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  417870:	add	x8, x8, #0xfe8
  417874:	ldr	x9, [x8]
  417878:	ldr	x9, [x9, #24]
  41787c:	stur	x8, [x29, #-8]
  417880:	str	x9, [sp, #16]
  417884:	cbz	x9, 417898 <printf@plt+0x15bc8>
  417888:	ldr	x0, [sp, #16]
  41788c:	bl	41b374 <printf@plt+0x196a4>
  417890:	ldr	x0, [sp, #16]
  417894:	bl	42588c <_ZdlPv@@Base>
  417898:	ldur	x8, [x29, #-8]
  41789c:	ldr	x9, [x8]
  4178a0:	ldr	x9, [x9, #32]
  4178a4:	str	x9, [sp, #8]
  4178a8:	cbz	x9, 4178bc <printf@plt+0x15bec>
  4178ac:	ldr	x0, [sp, #8]
  4178b0:	bl	41b374 <printf@plt+0x196a4>
  4178b4:	ldr	x0, [sp, #8]
  4178b8:	bl	42588c <_ZdlPv@@Base>
  4178bc:	ldur	x8, [x29, #-8]
  4178c0:	ldr	x9, [x8]
  4178c4:	str	x9, [sp]
  4178c8:	cbz	x9, 4178d4 <printf@plt+0x15c04>
  4178cc:	ldr	x0, [sp]
  4178d0:	bl	42588c <_ZdlPv@@Base>
  4178d4:	mov	x8, xzr
  4178d8:	ldur	x9, [x29, #-8]
  4178dc:	str	x8, [x9]
  4178e0:	ldp	x29, x30, [sp, #32]
  4178e4:	add	sp, sp, #0x30
  4178e8:	ret
  4178ec:	sub	sp, sp, #0x40
  4178f0:	stp	x29, x30, [sp, #48]
  4178f4:	add	x29, sp, #0x30
  4178f8:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  4178fc:	add	x8, x8, #0xe9b
  417900:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  417904:	add	x9, x9, #0xb28
  417908:	add	x10, sp, #0x18
  41790c:	sturb	w0, [x29, #-1]
  417910:	ldurb	w1, [x29, #-1]
  417914:	mov	x0, x10
  417918:	str	x8, [sp, #16]
  41791c:	str	x9, [sp, #8]
  417920:	str	x10, [sp]
  417924:	bl	41cc58 <printf@plt+0x1af88>
  417928:	ldr	x0, [sp, #16]
  41792c:	ldr	x1, [sp]
  417930:	ldr	x2, [sp, #8]
  417934:	ldr	x3, [sp, #8]
  417938:	bl	41d068 <printf@plt+0x1b398>
  41793c:	ldp	x29, x30, [sp, #48]
  417940:	add	sp, sp, #0x40
  417944:	ret
  417948:	sub	sp, sp, #0x20
  41794c:	stp	x29, x30, [sp, #16]
  417950:	add	x29, sp, #0x10
  417954:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  417958:	add	x8, x8, #0xb28
  41795c:	str	x8, [sp]
  417960:	bl	4179b0 <printf@plt+0x15ce0>
  417964:	stur	w0, [x29, #-4]
  417968:	ldur	w9, [x29, #-4]
  41796c:	cmp	w9, #0x0
  417970:	cset	w9, lt  // lt = tstop
  417974:	tbnz	w9, #0, 417984 <printf@plt+0x15cb4>
  417978:	ldur	w8, [x29, #-4]
  41797c:	cmp	w8, #0x10, lsl #12
  417980:	b.le	4179a0 <printf@plt+0x15cd0>
  417984:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  417988:	add	x0, x0, #0xec9
  41798c:	ldr	x1, [sp]
  417990:	ldr	x2, [sp]
  417994:	ldr	x3, [sp]
  417998:	bl	41cf78 <printf@plt+0x1b2a8>
  41799c:	stur	wzr, [x29, #-4]
  4179a0:	ldur	w0, [x29, #-4]
  4179a4:	ldp	x29, x30, [sp, #16]
  4179a8:	add	sp, sp, #0x20
  4179ac:	ret
  4179b0:	sub	sp, sp, #0xb0
  4179b4:	stp	x29, x30, [sp, #160]
  4179b8:	add	x29, sp, #0xa0
  4179bc:	adrp	x8, 417000 <printf@plt+0x15330>
  4179c0:	add	x8, x8, #0x510
  4179c4:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4179c8:	add	x9, x9, #0xb28
  4179cc:	sub	x0, x29, #0x18
  4179d0:	str	x9, [sp, #72]
  4179d4:	blr	x8
  4179d8:	bl	4183c8 <printf@plt+0x166f8>
  4179dc:	str	x0, [sp, #64]
  4179e0:	b	4179e4 <printf@plt+0x15d14>
  4179e4:	ldr	x8, [sp, #64]
  4179e8:	sub	x0, x29, #0x1c
  4179ec:	stur	w8, [x29, #-28]
  4179f0:	bl	41a334 <printf@plt+0x18664>
  4179f4:	str	w0, [sp, #60]
  4179f8:	b	4179fc <printf@plt+0x15d2c>
  4179fc:	ldr	w8, [sp, #60]
  417a00:	cmp	w8, #0x2d
  417a04:	b.ne	417a60 <printf@plt+0x15d90>  // b.any
  417a08:	ldur	w8, [x29, #-28]
  417a0c:	stur	w8, [x29, #-48]
  417a10:	ldur	w8, [x29, #-48]
  417a14:	mov	w1, w8
  417a18:	sub	x0, x29, #0x18
  417a1c:	bl	417610 <printf@plt+0x15940>
  417a20:	b	417a24 <printf@plt+0x15d54>
  417a24:	bl	41a34c <printf@plt+0x1867c>
  417a28:	str	x0, [sp, #48]
  417a2c:	b	417a30 <printf@plt+0x15d60>
  417a30:	ldr	x8, [sp, #48]
  417a34:	stur	w8, [x29, #-52]
  417a38:	ldur	w8, [x29, #-52]
  417a3c:	stur	w8, [x29, #-28]
  417a40:	b	417a60 <printf@plt+0x15d90>
  417a44:	stur	x0, [x29, #-40]
  417a48:	stur	w1, [x29, #-44]
  417a4c:	sub	x0, x29, #0x18
  417a50:	adrp	x8, 417000 <printf@plt+0x15330>
  417a54:	add	x8, x8, #0x5dc
  417a58:	blr	x8
  417a5c:	b	417bc8 <printf@plt+0x15ef8>
  417a60:	sub	x0, x29, #0x1c
  417a64:	bl	41a334 <printf@plt+0x18664>
  417a68:	str	w0, [sp, #44]
  417a6c:	b	417a70 <printf@plt+0x15da0>
  417a70:	ldr	w0, [sp, #44]
  417a74:	bl	401ba0 <isdigit@plt>
  417a78:	cbnz	w0, 417a98 <printf@plt+0x15dc8>
  417a7c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  417a80:	add	x0, x0, #0xf61
  417a84:	ldr	x1, [sp, #72]
  417a88:	ldr	x2, [sp, #72]
  417a8c:	ldr	x3, [sp, #72]
  417a90:	bl	41d068 <printf@plt+0x1b398>
  417a94:	b	417a98 <printf@plt+0x15dc8>
  417a98:	sub	x0, x29, #0x1c
  417a9c:	bl	41a334 <printf@plt+0x18664>
  417aa0:	str	w0, [sp, #40]
  417aa4:	b	417aa8 <printf@plt+0x15dd8>
  417aa8:	ldr	w0, [sp, #40]
  417aac:	bl	401ba0 <isdigit@plt>
  417ab0:	cbz	w0, 417af0 <printf@plt+0x15e20>
  417ab4:	ldur	w8, [x29, #-28]
  417ab8:	stur	w8, [x29, #-56]
  417abc:	ldur	w8, [x29, #-56]
  417ac0:	mov	w1, w8
  417ac4:	sub	x0, x29, #0x18
  417ac8:	bl	417610 <printf@plt+0x15940>
  417acc:	b	417ad0 <printf@plt+0x15e00>
  417ad0:	bl	41a34c <printf@plt+0x1867c>
  417ad4:	str	x0, [sp, #32]
  417ad8:	b	417adc <printf@plt+0x15e0c>
  417adc:	ldr	x8, [sp, #32]
  417ae0:	stur	w8, [x29, #-60]
  417ae4:	ldur	w8, [x29, #-60]
  417ae8:	stur	w8, [x29, #-28]
  417aec:	b	417a98 <printf@plt+0x15dc8>
  417af0:	ldur	w8, [x29, #-28]
  417af4:	stur	w8, [x29, #-64]
  417af8:	ldur	w8, [x29, #-64]
  417afc:	mov	w0, w8
  417b00:	bl	41a3bc <printf@plt+0x186ec>
  417b04:	b	417b08 <printf@plt+0x15e38>
  417b08:	sub	x0, x29, #0x18
  417b0c:	bl	41777c <printf@plt+0x15aac>
  417b10:	str	x0, [sp, #24]
  417b14:	b	417b18 <printf@plt+0x15e48>
  417b18:	ldr	x8, [sp, #24]
  417b1c:	stur	x8, [x29, #-72]
  417b20:	bl	401b50 <__errno_location@plt>
  417b24:	str	wzr, [x0]
  417b28:	ldur	x0, [x29, #-72]
  417b2c:	mov	x8, xzr
  417b30:	mov	x1, x8
  417b34:	mov	w2, #0xa                   	// #10
  417b38:	bl	401970 <strtol@plt>
  417b3c:	str	x0, [sp, #80]
  417b40:	bl	401b50 <__errno_location@plt>
  417b44:	ldr	w9, [x0]
  417b48:	cbnz	w9, 417b6c <printf@plt+0x15e9c>
  417b4c:	ldr	x8, [sp, #80]
  417b50:	mov	x9, #0x7fffffff            	// #2147483647
  417b54:	cmp	x8, x9
  417b58:	b.gt	417b6c <printf@plt+0x15e9c>
  417b5c:	ldr	x8, [sp, #80]
  417b60:	mov	x9, #0xffffffff80000001    	// #-2147483647
  417b64:	cmp	x8, x9
  417b68:	b.ge	417b8c <printf@plt+0x15ebc>  // b.tcont
  417b6c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  417b70:	add	x0, x0, #0xf7b
  417b74:	ldr	x1, [sp, #72]
  417b78:	ldr	x2, [sp, #72]
  417b7c:	ldr	x3, [sp, #72]
  417b80:	bl	41cf78 <printf@plt+0x1b2a8>
  417b84:	b	417b88 <printf@plt+0x15eb8>
  417b88:	str	xzr, [sp, #80]
  417b8c:	ldur	x8, [x29, #-72]
  417b90:	str	x8, [sp, #16]
  417b94:	cbz	x8, 417ba0 <printf@plt+0x15ed0>
  417b98:	ldr	x0, [sp, #16]
  417b9c:	bl	401b40 <_ZdaPv@plt>
  417ba0:	ldr	x8, [sp, #80]
  417ba4:	sub	x0, x29, #0x18
  417ba8:	adrp	x9, 417000 <printf@plt+0x15330>
  417bac:	add	x9, x9, #0x5dc
  417bb0:	str	w8, [sp, #12]
  417bb4:	blr	x9
  417bb8:	ldr	w0, [sp, #12]
  417bbc:	ldp	x29, x30, [sp, #160]
  417bc0:	add	sp, sp, #0xb0
  417bc4:	ret
  417bc8:	ldur	x0, [x29, #-40]
  417bcc:	bl	401c50 <_Unwind_Resume@plt>
  417bd0:	sub	sp, sp, #0x60
  417bd4:	stp	x29, x30, [sp, #80]
  417bd8:	add	x29, sp, #0x50
  417bdc:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  417be0:	add	x8, x8, #0xb28
  417be4:	stur	x0, [x29, #-8]
  417be8:	ldur	x9, [x29, #-8]
  417bec:	cmp	x9, #0x0
  417bf0:	cset	w10, hi  // hi = pmore
  417bf4:	str	x8, [sp, #32]
  417bf8:	tbnz	w10, #0, 417c14 <printf@plt+0x15f44>
  417bfc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  417c00:	add	x0, x0, #0xeef
  417c04:	ldr	x1, [sp, #32]
  417c08:	ldr	x2, [sp, #32]
  417c0c:	ldr	x3, [sp, #32]
  417c10:	bl	41d068 <printf@plt+0x1b398>
  417c14:	mov	x0, #0x18                  	// #24
  417c18:	bl	4257b4 <_Znwm@@Base>
  417c1c:	ldur	x1, [x29, #-8]
  417c20:	str	x0, [sp, #24]
  417c24:	adrp	x8, 417000 <printf@plt+0x15330>
  417c28:	add	x8, x8, #0x354
  417c2c:	blr	x8
  417c30:	b	417c34 <printf@plt+0x15f64>
  417c34:	ldr	x8, [sp, #24]
  417c38:	stur	x8, [x29, #-16]
  417c3c:	str	xzr, [sp, #40]
  417c40:	ldr	x8, [sp, #40]
  417c44:	ldur	x9, [x29, #-8]
  417c48:	cmp	x8, x9
  417c4c:	b.cs	417c94 <printf@plt+0x15fc4>  // b.hs, b.nlast
  417c50:	ldur	x0, [x29, #-16]
  417c54:	str	x0, [sp, #16]
  417c58:	bl	4179b0 <printf@plt+0x15ce0>
  417c5c:	ldr	x8, [sp, #16]
  417c60:	str	w0, [sp, #12]
  417c64:	mov	x0, x8
  417c68:	ldr	w1, [sp, #12]
  417c6c:	bl	41741c <printf@plt+0x1574c>
  417c70:	ldr	x8, [sp, #40]
  417c74:	add	x8, x8, #0x1
  417c78:	str	x8, [sp, #40]
  417c7c:	b	417c40 <printf@plt+0x15f70>
  417c80:	stur	x0, [x29, #-24]
  417c84:	stur	w1, [x29, #-28]
  417c88:	ldr	x0, [sp, #24]
  417c8c:	bl	42588c <_ZdlPv@@Base>
  417c90:	b	417ca8 <printf@plt+0x15fd8>
  417c94:	bl	417cb0 <printf@plt+0x15fe0>
  417c98:	ldur	x0, [x29, #-16]
  417c9c:	ldp	x29, x30, [sp, #80]
  417ca0:	add	sp, sp, #0x60
  417ca4:	ret
  417ca8:	ldur	x0, [x29, #-24]
  417cac:	bl	401c50 <_Unwind_Resume@plt>
  417cb0:	stp	x29, x30, [sp, #-16]!
  417cb4:	mov	x29, sp
  417cb8:	bl	418bbc <printf@plt+0x16eec>
  417cbc:	ldp	x29, x30, [sp], #16
  417cc0:	ret
  417cc4:	sub	sp, sp, #0x70
  417cc8:	stp	x29, x30, [sp, #96]
  417ccc:	add	x29, sp, #0x60
  417cd0:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  417cd4:	add	x8, x8, #0xb28
  417cd8:	stur	x0, [x29, #-8]
  417cdc:	ldur	x9, [x29, #-8]
  417ce0:	cmp	x9, #0x0
  417ce4:	cset	w10, hi  // hi = pmore
  417ce8:	str	x8, [sp, #40]
  417cec:	tbnz	w10, #0, 417d08 <printf@plt+0x16038>
  417cf0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  417cf4:	add	x0, x0, #0xeef
  417cf8:	ldr	x1, [sp, #40]
  417cfc:	ldr	x2, [sp, #40]
  417d00:	ldr	x3, [sp, #40]
  417d04:	bl	41d068 <printf@plt+0x1b398>
  417d08:	mov	x0, #0x18                  	// #24
  417d0c:	bl	4257b4 <_Znwm@@Base>
  417d10:	ldur	x1, [x29, #-8]
  417d14:	str	x0, [sp, #32]
  417d18:	adrp	x8, 417000 <printf@plt+0x15330>
  417d1c:	add	x8, x8, #0x354
  417d20:	blr	x8
  417d24:	b	417d28 <printf@plt+0x16058>
  417d28:	ldr	x8, [sp, #32]
  417d2c:	stur	x8, [x29, #-16]
  417d30:	stur	xzr, [x29, #-40]
  417d34:	ldur	x8, [x29, #-40]
  417d38:	ldur	x9, [x29, #-8]
  417d3c:	cmp	x8, x9
  417d40:	b.cs	417d88 <printf@plt+0x160b8>  // b.hs, b.nlast
  417d44:	ldur	x0, [x29, #-16]
  417d48:	str	x0, [sp, #24]
  417d4c:	bl	4179b0 <printf@plt+0x15ce0>
  417d50:	ldr	x8, [sp, #24]
  417d54:	str	w0, [sp, #20]
  417d58:	mov	x0, x8
  417d5c:	ldr	w1, [sp, #20]
  417d60:	bl	41741c <printf@plt+0x1574c>
  417d64:	ldur	x8, [x29, #-40]
  417d68:	add	x8, x8, #0x1
  417d6c:	stur	x8, [x29, #-40]
  417d70:	b	417d34 <printf@plt+0x16064>
  417d74:	stur	x0, [x29, #-24]
  417d78:	stur	w1, [x29, #-28]
  417d7c:	ldr	x0, [sp, #32]
  417d80:	bl	42588c <_ZdlPv@@Base>
  417d84:	b	417e04 <printf@plt+0x16134>
  417d88:	ldur	x8, [x29, #-8]
  417d8c:	mov	w0, w8
  417d90:	bl	41a2f0 <printf@plt+0x18620>
  417d94:	tbnz	w0, #0, 417d9c <printf@plt+0x160cc>
  417d98:	b	417df0 <printf@plt+0x16120>
  417d9c:	bl	417e0c <printf@plt+0x1613c>
  417da0:	str	x0, [sp, #48]
  417da4:	ldr	x0, [sp, #48]
  417da8:	bl	41a31c <printf@plt+0x1864c>
  417dac:	cmp	x0, #0x1
  417db0:	b.ls	417dcc <printf@plt+0x160fc>  // b.plast
  417db4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  417db8:	add	x0, x0, #0xf19
  417dbc:	ldr	x1, [sp, #40]
  417dc0:	ldr	x2, [sp, #40]
  417dc4:	ldr	x3, [sp, #40]
  417dc8:	bl	41cf78 <printf@plt+0x1b2a8>
  417dcc:	ldr	x8, [sp, #48]
  417dd0:	str	x8, [sp, #8]
  417dd4:	cbz	x8, 417df0 <printf@plt+0x16120>
  417dd8:	ldr	x0, [sp, #8]
  417ddc:	adrp	x8, 417000 <printf@plt+0x15330>
  417de0:	add	x8, x8, #0x3e8
  417de4:	blr	x8
  417de8:	ldr	x0, [sp, #8]
  417dec:	bl	42588c <_ZdlPv@@Base>
  417df0:	bl	417cb0 <printf@plt+0x15fe0>
  417df4:	ldur	x0, [x29, #-16]
  417df8:	ldp	x29, x30, [sp, #96]
  417dfc:	add	sp, sp, #0x70
  417e00:	ret
  417e04:	ldur	x0, [x29, #-24]
  417e08:	bl	401c50 <_Unwind_Resume@plt>
  417e0c:	sub	sp, sp, #0x100
  417e10:	stp	x29, x30, [sp, #240]
  417e14:	add	x29, sp, #0xf0
  417e18:	mov	w8, #0x0                   	// #0
  417e1c:	adrp	x9, 417000 <printf@plt+0x15330>
  417e20:	add	x9, x9, #0x510
  417e24:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  417e28:	add	x10, x10, #0xb28
  417e2c:	sub	x0, x29, #0x20
  417e30:	sturb	w8, [x29, #-1]
  417e34:	str	x10, [sp, #112]
  417e38:	blr	x9
  417e3c:	bl	41a34c <printf@plt+0x1867c>
  417e40:	str	x0, [sp, #104]
  417e44:	b	417e48 <printf@plt+0x16178>
  417e48:	ldr	x8, [sp, #104]
  417e4c:	stur	w8, [x29, #-36]
  417e50:	mov	x0, #0x18                  	// #24
  417e54:	bl	4257b4 <_Znwm@@Base>
  417e58:	str	x0, [sp, #96]
  417e5c:	b	417e60 <printf@plt+0x16190>
  417e60:	ldr	x0, [sp, #96]
  417e64:	adrp	x8, 417000 <printf@plt+0x15330>
  417e68:	add	x8, x8, #0x300
  417e6c:	blr	x8
  417e70:	b	417e74 <printf@plt+0x161a4>
  417e74:	ldr	x8, [sp, #96]
  417e78:	stur	x8, [x29, #-64]
  417e7c:	ldurb	w8, [x29, #-1]
  417e80:	eor	w8, w8, #0x1
  417e84:	tbnz	w8, #0, 417e8c <printf@plt+0x161bc>
  417e88:	b	418160 <printf@plt+0x16490>
  417e8c:	sub	x0, x29, #0x20
  417e90:	bl	417820 <printf@plt+0x15b50>
  417e94:	b	417e98 <printf@plt+0x161c8>
  417e98:	ldur	w8, [x29, #-36]
  417e9c:	stur	w8, [x29, #-68]
  417ea0:	ldur	w8, [x29, #-68]
  417ea4:	mov	w0, w8
  417ea8:	bl	41a440 <printf@plt+0x18770>
  417eac:	str	w0, [sp, #92]
  417eb0:	b	417eb4 <printf@plt+0x161e4>
  417eb4:	ldr	w8, [sp, #92]
  417eb8:	tbnz	w8, #0, 417ec0 <printf@plt+0x161f0>
  417ebc:	b	417f00 <printf@plt+0x16230>
  417ec0:	bl	41a34c <printf@plt+0x1867c>
  417ec4:	str	x0, [sp, #80]
  417ec8:	b	417ecc <printf@plt+0x161fc>
  417ecc:	ldr	x8, [sp, #80]
  417ed0:	stur	w8, [x29, #-72]
  417ed4:	ldur	w8, [x29, #-72]
  417ed8:	stur	w8, [x29, #-36]
  417edc:	b	417e98 <printf@plt+0x161c8>
  417ee0:	stur	x0, [x29, #-48]
  417ee4:	stur	w1, [x29, #-52]
  417ee8:	b	41818c <printf@plt+0x164bc>
  417eec:	stur	x0, [x29, #-48]
  417ef0:	stur	w1, [x29, #-52]
  417ef4:	ldr	x0, [sp, #96]
  417ef8:	bl	42588c <_ZdlPv@@Base>
  417efc:	b	41818c <printf@plt+0x164bc>
  417f00:	sub	x0, x29, #0x24
  417f04:	mov	w1, #0x2d                  	// #45
  417f08:	bl	41a4c8 <printf@plt+0x187f8>
  417f0c:	str	w0, [sp, #76]
  417f10:	b	417f14 <printf@plt+0x16244>
  417f14:	ldr	w8, [sp, #76]
  417f18:	tbnz	w8, #0, 417f20 <printf@plt+0x16250>
  417f1c:	b	417f90 <printf@plt+0x162c0>
  417f20:	bl	41a34c <printf@plt+0x1867c>
  417f24:	str	x0, [sp, #64]
  417f28:	b	417f2c <printf@plt+0x1625c>
  417f2c:	ldr	x8, [sp, #64]
  417f30:	sub	x0, x29, #0x4c
  417f34:	stur	w8, [x29, #-76]
  417f38:	bl	41a334 <printf@plt+0x18664>
  417f3c:	str	w0, [sp, #60]
  417f40:	b	417f44 <printf@plt+0x16274>
  417f44:	ldr	w0, [sp, #60]
  417f48:	bl	401ba0 <isdigit@plt>
  417f4c:	cbz	w0, 417f78 <printf@plt+0x162a8>
  417f50:	ldur	w8, [x29, #-36]
  417f54:	stur	w8, [x29, #-80]
  417f58:	ldur	w8, [x29, #-80]
  417f5c:	mov	w1, w8
  417f60:	sub	x0, x29, #0x20
  417f64:	bl	417610 <printf@plt+0x15940>
  417f68:	b	417f6c <printf@plt+0x1629c>
  417f6c:	ldur	w8, [x29, #-76]
  417f70:	stur	w8, [x29, #-36]
  417f74:	b	417f90 <printf@plt+0x162c0>
  417f78:	ldur	w8, [x29, #-76]
  417f7c:	stur	w8, [x29, #-84]
  417f80:	ldur	w8, [x29, #-84]
  417f84:	mov	w0, w8
  417f88:	bl	41a3bc <printf@plt+0x186ec>
  417f8c:	b	417f90 <printf@plt+0x162c0>
  417f90:	sub	x0, x29, #0x24
  417f94:	bl	41a334 <printf@plt+0x18664>
  417f98:	str	w0, [sp, #56]
  417f9c:	b	417fa0 <printf@plt+0x162d0>
  417fa0:	ldr	w0, [sp, #56]
  417fa4:	bl	401ba0 <isdigit@plt>
  417fa8:	cbz	w0, 417fe8 <printf@plt+0x16318>
  417fac:	ldur	w8, [x29, #-36]
  417fb0:	stur	w8, [x29, #-88]
  417fb4:	ldur	w8, [x29, #-88]
  417fb8:	mov	w1, w8
  417fbc:	sub	x0, x29, #0x20
  417fc0:	bl	417610 <printf@plt+0x15940>
  417fc4:	b	417fc8 <printf@plt+0x162f8>
  417fc8:	bl	41a34c <printf@plt+0x1867c>
  417fcc:	str	x0, [sp, #48]
  417fd0:	b	417fd4 <printf@plt+0x16304>
  417fd4:	ldr	x8, [sp, #48]
  417fd8:	stur	w8, [x29, #-92]
  417fdc:	ldur	w8, [x29, #-92]
  417fe0:	stur	w8, [x29, #-36]
  417fe4:	b	417f90 <printf@plt+0x162c0>
  417fe8:	sub	x0, x29, #0x20
  417fec:	bl	41a4fc <printf@plt+0x1882c>
  417ff0:	str	w0, [sp, #44]
  417ff4:	b	417ff8 <printf@plt+0x16328>
  417ff8:	ldr	w8, [sp, #44]
  417ffc:	tbnz	w8, #0, 4180ac <printf@plt+0x163dc>
  418000:	sub	x0, x29, #0x20
  418004:	bl	41777c <printf@plt+0x15aac>
  418008:	str	x0, [sp, #32]
  41800c:	b	418010 <printf@plt+0x16340>
  418010:	ldr	x8, [sp, #32]
  418014:	stur	x8, [x29, #-104]
  418018:	bl	401b50 <__errno_location@plt>
  41801c:	str	wzr, [x0]
  418020:	ldur	x0, [x29, #-104]
  418024:	mov	x8, xzr
  418028:	mov	x1, x8
  41802c:	mov	w2, #0xa                   	// #10
  418030:	bl	401970 <strtol@plt>
  418034:	stur	x0, [x29, #-112]
  418038:	bl	401b50 <__errno_location@plt>
  41803c:	ldr	w9, [x0]
  418040:	cbnz	w9, 418064 <printf@plt+0x16394>
  418044:	ldur	x8, [x29, #-112]
  418048:	mov	x9, #0x7fffffff            	// #2147483647
  41804c:	cmp	x8, x9
  418050:	b.gt	418064 <printf@plt+0x16394>
  418054:	ldur	x8, [x29, #-112]
  418058:	mov	x9, #0xffffffff80000001    	// #-2147483647
  41805c:	cmp	x8, x9
  418060:	b.ge	418084 <printf@plt+0x163b4>  // b.tcont
  418064:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  418068:	add	x0, x0, #0xf96
  41806c:	ldr	x1, [sp, #112]
  418070:	ldr	x2, [sp, #112]
  418074:	ldr	x3, [sp, #112]
  418078:	bl	41cf78 <printf@plt+0x1b2a8>
  41807c:	b	418080 <printf@plt+0x163b0>
  418080:	stur	xzr, [x29, #-112]
  418084:	ldur	x0, [x29, #-64]
  418088:	ldur	x8, [x29, #-112]
  41808c:	mov	w1, w8
  418090:	bl	41741c <printf@plt+0x1574c>
  418094:	b	418098 <printf@plt+0x163c8>
  418098:	ldur	x8, [x29, #-104]
  41809c:	str	x8, [sp, #24]
  4180a0:	cbz	x8, 4180ac <printf@plt+0x163dc>
  4180a4:	ldr	x0, [sp, #24]
  4180a8:	bl	401b40 <_ZdaPv@plt>
  4180ac:	sub	x0, x29, #0x24
  4180b0:	bl	41a334 <printf@plt+0x18664>
  4180b4:	str	w0, [sp, #20]
  4180b8:	b	4180bc <printf@plt+0x163ec>
  4180bc:	ldr	w8, [sp, #20]
  4180c0:	add	w9, w8, #0x1
  4180c4:	mov	w10, w9
  4180c8:	ubfx	x10, x10, #0, #32
  4180cc:	cmp	x10, #0x24
  4180d0:	str	x10, [sp, #8]
  4180d4:	b.hi	418138 <printf@plt+0x16468>  // b.pmore
  4180d8:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  4180dc:	add	x8, x8, #0x99c
  4180e0:	ldr	x11, [sp, #8]
  4180e4:	ldrsw	x10, [x8, x11, lsl #2]
  4180e8:	add	x9, x8, x10
  4180ec:	br	x9
  4180f0:	bl	41846c <printf@plt+0x1679c>
  4180f4:	b	4180f8 <printf@plt+0x16428>
  4180f8:	mov	w8, #0x1                   	// #1
  4180fc:	sturb	w8, [x29, #-1]
  418100:	b	41815c <printf@plt+0x1648c>
  418104:	mov	w8, #0x1                   	// #1
  418108:	sturb	w8, [x29, #-1]
  41810c:	ldur	w8, [x29, #-36]
  418110:	stur	w8, [x29, #-116]
  418114:	ldur	w8, [x29, #-116]
  418118:	mov	w0, w8
  41811c:	bl	41a3bc <printf@plt+0x186ec>
  418120:	b	418124 <printf@plt+0x16454>
  418124:	b	41815c <printf@plt+0x1648c>
  418128:	mov	w8, #0x1                   	// #1
  41812c:	sturb	w8, [x29, #-1]
  418130:	b	41815c <printf@plt+0x1648c>
  418134:	b	41815c <printf@plt+0x1648c>
  418138:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  41813c:	add	x0, x0, #0xf61
  418140:	ldr	x1, [sp, #112]
  418144:	ldr	x2, [sp, #112]
  418148:	ldr	x3, [sp, #112]
  41814c:	bl	41cf78 <printf@plt+0x1b2a8>
  418150:	b	418154 <printf@plt+0x16484>
  418154:	mov	w8, #0x1                   	// #1
  418158:	sturb	w8, [x29, #-1]
  41815c:	b	417e7c <printf@plt+0x161ac>
  418160:	ldur	x0, [x29, #-64]
  418164:	sub	x8, x29, #0x20
  418168:	str	x0, [sp]
  41816c:	mov	x0, x8
  418170:	adrp	x8, 417000 <printf@plt+0x15330>
  418174:	add	x8, x8, #0x5dc
  418178:	blr	x8
  41817c:	ldr	x0, [sp]
  418180:	ldp	x29, x30, [sp, #240]
  418184:	add	sp, sp, #0x100
  418188:	ret
  41818c:	sub	x0, x29, #0x20
  418190:	adrp	x8, 417000 <printf@plt+0x15330>
  418194:	add	x8, x8, #0x5dc
  418198:	blr	x8
  41819c:	ldur	x0, [x29, #-48]
  4181a0:	bl	401c50 <_Unwind_Resume@plt>
  4181a4:	sub	sp, sp, #0x30
  4181a8:	stp	x29, x30, [sp, #32]
  4181ac:	add	x29, sp, #0x20
  4181b0:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4181b4:	add	x8, x8, #0xb28
  4181b8:	str	x8, [sp, #8]
  4181bc:	bl	417e0c <printf@plt+0x1613c>
  4181c0:	stur	x0, [x29, #-8]
  4181c4:	ldur	x0, [x29, #-8]
  4181c8:	bl	41a31c <printf@plt+0x1864c>
  4181cc:	str	x0, [sp, #16]
  4181d0:	ldr	x8, [sp, #16]
  4181d4:	cmp	x8, #0x0
  4181d8:	cset	w9, hi  // hi = pmore
  4181dc:	tbnz	w9, #0, 4181f8 <printf@plt+0x16528>
  4181e0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  4181e4:	add	x0, x0, #0xf2c
  4181e8:	ldr	x1, [sp, #8]
  4181ec:	ldr	x2, [sp, #8]
  4181f0:	ldr	x3, [sp, #8]
  4181f4:	bl	41cf78 <printf@plt+0x1b2a8>
  4181f8:	ldr	x8, [sp, #16]
  4181fc:	mov	w0, w8
  418200:	bl	41a2f0 <printf@plt+0x18620>
  418204:	tbnz	w0, #0, 41820c <printf@plt+0x1653c>
  418208:	b	418224 <printf@plt+0x16554>
  41820c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  418210:	add	x0, x0, #0xf3f
  418214:	ldr	x1, [sp, #8]
  418218:	ldr	x2, [sp, #8]
  41821c:	ldr	x3, [sp, #8]
  418220:	bl	41cf78 <printf@plt+0x1b2a8>
  418224:	bl	417cb0 <printf@plt+0x15fe0>
  418228:	ldur	x0, [x29, #-8]
  41822c:	ldp	x29, x30, [sp, #32]
  418230:	add	sp, sp, #0x30
  418234:	ret
  418238:	sub	sp, sp, #0x80
  41823c:	stp	x29, x30, [sp, #112]
  418240:	add	x29, sp, #0x70
  418244:	adrp	x8, 417000 <printf@plt+0x15330>
  418248:	add	x8, x8, #0x510
  41824c:	sub	x0, x29, #0x18
  418250:	blr	x8
  418254:	bl	4183c8 <printf@plt+0x166f8>
  418258:	str	x0, [sp, #40]
  41825c:	b	418260 <printf@plt+0x16590>
  418260:	ldr	x8, [sp, #40]
  418264:	stur	w8, [x29, #-28]
  418268:	sub	x0, x29, #0x1c
  41826c:	bl	41a334 <printf@plt+0x18664>
  418270:	str	w0, [sp, #36]
  418274:	b	418278 <printf@plt+0x165a8>
  418278:	mov	w8, #0xffffffff            	// #-1
  41827c:	ldr	w9, [sp, #36]
  418280:	cmp	w9, w8
  418284:	b.eq	418390 <printf@plt+0x166c0>  // b.none
  418288:	sub	x0, x29, #0x1c
  41828c:	bl	41a334 <printf@plt+0x18664>
  418290:	str	w0, [sp, #32]
  418294:	b	418298 <printf@plt+0x165c8>
  418298:	ldr	w8, [sp, #32]
  41829c:	cmp	w8, #0xa
  4182a0:	b.ne	418354 <printf@plt+0x16684>  // b.any
  4182a4:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4182a8:	add	x8, x8, #0xfc0
  4182ac:	ldr	w9, [x8]
  4182b0:	add	w9, w9, #0x1
  4182b4:	str	w9, [x8]
  4182b8:	bl	41a34c <printf@plt+0x1867c>
  4182bc:	str	x0, [sp, #24]
  4182c0:	b	4182c4 <printf@plt+0x165f4>
  4182c4:	ldr	x8, [sp, #24]
  4182c8:	stur	w8, [x29, #-48]
  4182cc:	ldur	w8, [x29, #-48]
  4182d0:	sub	x0, x29, #0x1c
  4182d4:	stur	w8, [x29, #-28]
  4182d8:	bl	41a334 <printf@plt+0x18664>
  4182dc:	str	w0, [sp, #20]
  4182e0:	b	4182e4 <printf@plt+0x16614>
  4182e4:	ldr	w8, [sp, #20]
  4182e8:	cmp	w8, #0x2b
  4182ec:	b.ne	418334 <printf@plt+0x16664>  // b.any
  4182f0:	sub	x0, x29, #0x34
  4182f4:	mov	w1, #0xa                   	// #10
  4182f8:	bl	41a39c <printf@plt+0x186cc>
  4182fc:	b	418300 <printf@plt+0x16630>
  418300:	ldur	w8, [x29, #-52]
  418304:	mov	w1, w8
  418308:	sub	x0, x29, #0x18
  41830c:	bl	417610 <printf@plt+0x15940>
  418310:	b	418314 <printf@plt+0x16644>
  418314:	b	418350 <printf@plt+0x16680>
  418318:	stur	x0, [x29, #-40]
  41831c:	stur	w1, [x29, #-44]
  418320:	sub	x0, x29, #0x18
  418324:	adrp	x8, 417000 <printf@plt+0x15330>
  418328:	add	x8, x8, #0x5dc
  41832c:	blr	x8
  418330:	b	4183c0 <printf@plt+0x166f0>
  418334:	ldur	w8, [x29, #-28]
  418338:	str	w8, [sp, #56]
  41833c:	ldr	w8, [sp, #56]
  418340:	mov	w0, w8
  418344:	bl	41a3bc <printf@plt+0x186ec>
  418348:	b	41834c <printf@plt+0x1667c>
  41834c:	b	418390 <printf@plt+0x166c0>
  418350:	b	418370 <printf@plt+0x166a0>
  418354:	ldur	w8, [x29, #-28]
  418358:	str	w8, [sp, #52]
  41835c:	ldr	w8, [sp, #52]
  418360:	mov	w1, w8
  418364:	sub	x0, x29, #0x18
  418368:	bl	417610 <printf@plt+0x15940>
  41836c:	b	418370 <printf@plt+0x166a0>
  418370:	bl	41a34c <printf@plt+0x1867c>
  418374:	str	x0, [sp, #8]
  418378:	b	41837c <printf@plt+0x166ac>
  41837c:	ldr	x8, [sp, #8]
  418380:	str	w8, [sp, #48]
  418384:	ldr	w8, [sp, #48]
  418388:	stur	w8, [x29, #-28]
  41838c:	b	418268 <printf@plt+0x16598>
  418390:	sub	x0, x29, #0x18
  418394:	bl	41777c <printf@plt+0x15aac>
  418398:	str	x0, [sp]
  41839c:	b	4183a0 <printf@plt+0x166d0>
  4183a0:	sub	x0, x29, #0x18
  4183a4:	adrp	x8, 417000 <printf@plt+0x15330>
  4183a8:	add	x8, x8, #0x5dc
  4183ac:	blr	x8
  4183b0:	ldr	x0, [sp]
  4183b4:	ldp	x29, x30, [sp, #112]
  4183b8:	add	sp, sp, #0x80
  4183bc:	ret
  4183c0:	ldur	x0, [x29, #-40]
  4183c4:	bl	401c50 <_Unwind_Resume@plt>
  4183c8:	sub	sp, sp, #0x30
  4183cc:	stp	x29, x30, [sp, #32]
  4183d0:	add	x29, sp, #0x20
  4183d4:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4183d8:	add	x8, x8, #0xb28
  4183dc:	sub	x0, x29, #0x4
  4183e0:	str	x8, [sp, #16]
  4183e4:	bl	41a2bc <printf@plt+0x185ec>
  4183e8:	bl	41a34c <printf@plt+0x1867c>
  4183ec:	stur	w0, [x29, #-8]
  4183f0:	ldur	w8, [x29, #-8]
  4183f4:	sub	x0, x29, #0x4
  4183f8:	stur	w8, [x29, #-4]
  4183fc:	bl	41a334 <printf@plt+0x18664>
  418400:	add	w8, w0, #0x1
  418404:	mov	w9, w8
  418408:	ubfx	x9, x9, #0, #32
  41840c:	cmp	x9, #0x21
  418410:	str	x9, [sp, #8]
  418414:	b.hi	418450 <printf@plt+0x16780>  // b.pmore
  418418:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  41841c:	add	x8, x8, #0xa30
  418420:	ldr	x11, [sp, #8]
  418424:	ldrsw	x10, [x8, x11, lsl #2]
  418428:	add	x9, x8, x10
  41842c:	br	x9
  418430:	b	418454 <printf@plt+0x16784>
  418434:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  418438:	add	x0, x0, #0xfb9
  41843c:	ldr	x1, [sp, #16]
  418440:	ldr	x2, [sp, #16]
  418444:	ldr	x3, [sp, #16]
  418448:	bl	41cf78 <printf@plt+0x1b2a8>
  41844c:	b	418458 <printf@plt+0x16788>
  418450:	b	418458 <printf@plt+0x16788>
  418454:	b	4183e8 <printf@plt+0x16718>
  418458:	ldur	w8, [x29, #-4]
  41845c:	mov	w0, w8
  418460:	ldp	x29, x30, [sp, #32]
  418464:	add	sp, sp, #0x30
  418468:	ret
  41846c:	sub	sp, sp, #0x20
  418470:	stp	x29, x30, [sp, #16]
  418474:	add	x29, sp, #0x10
  418478:	bl	41a34c <printf@plt+0x1867c>
  41847c:	stur	w0, [x29, #-4]
  418480:	sub	x0, x29, #0x4
  418484:	mov	w1, #0xa                   	// #10
  418488:	bl	41a4c8 <printf@plt+0x187f8>
  41848c:	tbnz	w0, #0, 418494 <printf@plt+0x167c4>
  418490:	b	4184ac <printf@plt+0x167dc>
  418494:	ldur	w8, [x29, #-4]
  418498:	str	w8, [sp, #8]
  41849c:	ldr	w8, [sp, #8]
  4184a0:	mov	w0, w8
  4184a4:	bl	41a3bc <printf@plt+0x186ec>
  4184a8:	b	4184d8 <printf@plt+0x16808>
  4184ac:	sub	x0, x29, #0x4
  4184b0:	mov	w1, #0xffffffff            	// #-1
  4184b4:	bl	41a5ec <printf@plt+0x1891c>
  4184b8:	tbnz	w0, #0, 4184c0 <printf@plt+0x167f0>
  4184bc:	b	4184c4 <printf@plt+0x167f4>
  4184c0:	b	4184d8 <printf@plt+0x16808>
  4184c4:	bl	41a34c <printf@plt+0x1867c>
  4184c8:	str	w0, [sp, #4]
  4184cc:	ldr	w8, [sp, #4]
  4184d0:	stur	w8, [x29, #-4]
  4184d4:	b	418480 <printf@plt+0x167b0>
  4184d8:	ldp	x29, x30, [sp, #16]
  4184dc:	add	sp, sp, #0x20
  4184e0:	ret
  4184e4:	sub	sp, sp, #0x80
  4184e8:	stp	x29, x30, [sp, #112]
  4184ec:	add	x29, sp, #0x70
  4184f0:	adrp	x8, 417000 <printf@plt+0x15330>
  4184f4:	add	x8, x8, #0x510
  4184f8:	sub	x0, x29, #0x18
  4184fc:	blr	x8
  418500:	bl	4183c8 <printf@plt+0x166f8>
  418504:	str	x0, [sp, #32]
  418508:	b	41850c <printf@plt+0x1683c>
  41850c:	ldr	x8, [sp, #32]
  418510:	stur	w8, [x29, #-28]
  418514:	ldur	w8, [x29, #-28]
  418518:	stur	w8, [x29, #-48]
  41851c:	ldur	w8, [x29, #-48]
  418520:	mov	w0, w8
  418524:	bl	41a440 <printf@plt+0x18770>
  418528:	str	w0, [sp, #28]
  41852c:	b	418530 <printf@plt+0x16860>
  418530:	mov	w8, #0x0                   	// #0
  418534:	ldr	w9, [sp, #28]
  418538:	str	w8, [sp, #24]
  41853c:	tbnz	w9, #0, 4185ac <printf@plt+0x168dc>
  418540:	sub	x0, x29, #0x34
  418544:	mov	w1, #0xa                   	// #10
  418548:	bl	41a39c <printf@plt+0x186cc>
  41854c:	b	418550 <printf@plt+0x16880>
  418550:	ldur	w8, [x29, #-52]
  418554:	mov	w1, w8
  418558:	sub	x0, x29, #0x1c
  41855c:	bl	41a528 <printf@plt+0x18858>
  418560:	str	w0, [sp, #20]
  418564:	b	418568 <printf@plt+0x16898>
  418568:	mov	w8, #0x0                   	// #0
  41856c:	ldr	w9, [sp, #20]
  418570:	str	w8, [sp, #24]
  418574:	tbnz	w9, #0, 41857c <printf@plt+0x168ac>
  418578:	b	4185ac <printf@plt+0x168dc>
  41857c:	add	x0, sp, #0x38
  418580:	mov	w1, #0xffffffff            	// #-1
  418584:	bl	41a39c <printf@plt+0x186cc>
  418588:	b	41858c <printf@plt+0x168bc>
  41858c:	ldr	w8, [sp, #56]
  418590:	mov	w1, w8
  418594:	sub	x0, x29, #0x1c
  418598:	bl	41a528 <printf@plt+0x18858>
  41859c:	str	w0, [sp, #16]
  4185a0:	b	4185a4 <printf@plt+0x168d4>
  4185a4:	ldr	w8, [sp, #16]
  4185a8:	str	w8, [sp, #24]
  4185ac:	ldr	w8, [sp, #24]
  4185b0:	tbnz	w8, #0, 4185b8 <printf@plt+0x168e8>
  4185b4:	b	418610 <printf@plt+0x16940>
  4185b8:	ldur	w8, [x29, #-28]
  4185bc:	str	w8, [sp, #52]
  4185c0:	ldr	w8, [sp, #52]
  4185c4:	mov	w1, w8
  4185c8:	sub	x0, x29, #0x18
  4185cc:	bl	417610 <printf@plt+0x15940>
  4185d0:	b	4185d4 <printf@plt+0x16904>
  4185d4:	bl	41a34c <printf@plt+0x1867c>
  4185d8:	str	x0, [sp, #8]
  4185dc:	b	4185e0 <printf@plt+0x16910>
  4185e0:	ldr	x8, [sp, #8]
  4185e4:	str	w8, [sp, #48]
  4185e8:	ldr	w8, [sp, #48]
  4185ec:	stur	w8, [x29, #-28]
  4185f0:	b	418514 <printf@plt+0x16844>
  4185f4:	stur	x0, [x29, #-40]
  4185f8:	stur	w1, [x29, #-44]
  4185fc:	sub	x0, x29, #0x18
  418600:	adrp	x8, 417000 <printf@plt+0x15330>
  418604:	add	x8, x8, #0x5dc
  418608:	blr	x8
  41860c:	b	418658 <printf@plt+0x16988>
  418610:	ldur	w8, [x29, #-28]
  418614:	str	w8, [sp, #44]
  418618:	ldr	w8, [sp, #44]
  41861c:	mov	w0, w8
  418620:	bl	41a3bc <printf@plt+0x186ec>
  418624:	b	418628 <printf@plt+0x16958>
  418628:	sub	x0, x29, #0x18
  41862c:	bl	41777c <printf@plt+0x15aac>
  418630:	str	x0, [sp]
  418634:	b	418638 <printf@plt+0x16968>
  418638:	sub	x0, x29, #0x18
  41863c:	adrp	x8, 417000 <printf@plt+0x15330>
  418640:	add	x8, x8, #0x5dc
  418644:	blr	x8
  418648:	ldr	x0, [sp]
  41864c:	ldp	x29, x30, [sp, #112]
  418650:	add	sp, sp, #0x80
  418654:	ret
  418658:	ldur	x0, [x29, #-40]
  41865c:	bl	401c50 <_Unwind_Resume@plt>
  418660:	sub	sp, sp, #0x20
  418664:	stp	x29, x30, [sp, #16]
  418668:	add	x29, sp, #0x10
  41866c:	sub	x0, x29, #0x4
  418670:	bl	41a2bc <printf@plt+0x185ec>
  418674:	bl	41a34c <printf@plt+0x1867c>
  418678:	str	w0, [sp, #8]
  41867c:	ldr	w8, [sp, #8]
  418680:	sub	x0, x29, #0x4
  418684:	stur	w8, [x29, #-4]
  418688:	bl	41a334 <printf@plt+0x18664>
  41868c:	subs	w8, w0, #0x9
  418690:	mov	w9, w8
  418694:	ubfx	x9, x9, #0, #32
  418698:	cmp	x9, #0x1a
  41869c:	str	x9, [sp]
  4186a0:	b.hi	4186e0 <printf@plt+0x16a10>  // b.pmore
  4186a4:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  4186a8:	add	x8, x8, #0xab8
  4186ac:	ldr	x11, [sp]
  4186b0:	ldrsw	x10, [x8, x11, lsl #2]
  4186b4:	add	x9, x8, x10
  4186b8:	br	x9
  4186bc:	b	4186f4 <printf@plt+0x16a24>
  4186c0:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4186c4:	add	x8, x8, #0xfc0
  4186c8:	ldr	w9, [x8]
  4186cc:	add	w9, w9, #0x1
  4186d0:	str	w9, [x8]
  4186d4:	b	4186f4 <printf@plt+0x16a24>
  4186d8:	bl	4186f8 <printf@plt+0x16a28>
  4186dc:	b	4186f4 <printf@plt+0x16a24>
  4186e0:	ldur	w8, [x29, #-4]
  4186e4:	mov	w0, w8
  4186e8:	ldp	x29, x30, [sp, #16]
  4186ec:	add	sp, sp, #0x20
  4186f0:	ret
  4186f4:	b	418674 <printf@plt+0x169a4>
  4186f8:	sub	sp, sp, #0x20
  4186fc:	stp	x29, x30, [sp, #16]
  418700:	add	x29, sp, #0x10
  418704:	bl	41a34c <printf@plt+0x1867c>
  418708:	stur	w0, [x29, #-4]
  41870c:	sub	x0, x29, #0x4
  418710:	mov	w1, #0xa                   	// #10
  418714:	bl	41a4c8 <printf@plt+0x187f8>
  418718:	tbnz	w0, #0, 418720 <printf@plt+0x16a50>
  41871c:	b	418738 <printf@plt+0x16a68>
  418720:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  418724:	add	x8, x8, #0xfc0
  418728:	ldr	w9, [x8]
  41872c:	add	w9, w9, #0x1
  418730:	str	w9, [x8]
  418734:	b	418764 <printf@plt+0x16a94>
  418738:	sub	x0, x29, #0x4
  41873c:	mov	w1, #0xffffffff            	// #-1
  418740:	bl	41a5ec <printf@plt+0x1891c>
  418744:	tbnz	w0, #0, 41874c <printf@plt+0x16a7c>
  418748:	b	418750 <printf@plt+0x16a80>
  41874c:	b	418764 <printf@plt+0x16a94>
  418750:	bl	41a34c <printf@plt+0x1867c>
  418754:	str	w0, [sp, #8]
  418758:	ldr	w8, [sp, #8]
  41875c:	stur	w8, [x29, #-4]
  418760:	b	41870c <printf@plt+0x16a3c>
  418764:	ldp	x29, x30, [sp, #16]
  418768:	add	sp, sp, #0x20
  41876c:	ret
  418770:	sub	sp, sp, #0x30
  418774:	stp	x29, x30, [sp, #32]
  418778:	add	x29, sp, #0x20
  41877c:	stur	x0, [x29, #-8]
  418780:	ldur	x0, [x29, #-8]
  418784:	bl	41a31c <printf@plt+0x1864c>
  418788:	str	x0, [sp, #8]
  41878c:	str	xzr, [sp, #16]
  418790:	ldr	x8, [sp, #16]
  418794:	ldr	x9, [sp, #8]
  418798:	cmp	x8, x9
  41879c:	b.cs	4187d4 <printf@plt+0x16b04>  // b.hs, b.nlast
  4187a0:	ldur	x0, [x29, #-8]
  4187a4:	ldr	x1, [sp, #16]
  4187a8:	bl	41a568 <printf@plt+0x18898>
  4187ac:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4187b0:	add	x8, x8, #0xfe8
  4187b4:	ldr	x8, [x8]
  4187b8:	ldr	w9, [x8, #8]
  4187bc:	add	w9, w9, w0
  4187c0:	str	w9, [x8, #8]
  4187c4:	ldr	x8, [sp, #16]
  4187c8:	add	x8, x8, #0x2
  4187cc:	str	x8, [sp, #16]
  4187d0:	b	418790 <printf@plt+0x16ac0>
  4187d4:	mov	x8, #0x1                   	// #1
  4187d8:	str	x8, [sp, #16]
  4187dc:	ldr	x8, [sp, #16]
  4187e0:	ldr	x9, [sp, #8]
  4187e4:	cmp	x8, x9
  4187e8:	b.cs	418820 <printf@plt+0x16b50>  // b.hs, b.nlast
  4187ec:	ldur	x0, [x29, #-8]
  4187f0:	ldr	x1, [sp, #16]
  4187f4:	bl	41a568 <printf@plt+0x18898>
  4187f8:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4187fc:	add	x8, x8, #0xfe8
  418800:	ldr	x8, [x8]
  418804:	ldr	w9, [x8, #12]
  418808:	add	w9, w9, w0
  41880c:	str	w9, [x8, #12]
  418810:	ldr	x8, [sp, #16]
  418814:	add	x8, x8, #0x2
  418818:	str	x8, [sp, #16]
  41881c:	b	4187dc <printf@plt+0x16b0c>
  418820:	ldp	x29, x30, [sp, #32]
  418824:	add	sp, sp, #0x30
  418828:	ret
  41882c:	sub	sp, sp, #0x40
  418830:	stp	x29, x30, [sp, #48]
  418834:	add	x29, sp, #0x30
  418838:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  41883c:	add	x1, x1, #0x1a8
  418840:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  418844:	add	x8, x8, #0xfb0
  418848:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41884c:	add	x9, x9, #0xb28
  418850:	stur	x0, [x29, #-8]
  418854:	ldur	x0, [x29, #-8]
  418858:	str	x8, [sp, #16]
  41885c:	str	x9, [sp, #8]
  418860:	bl	401b80 <strcmp@plt>
  418864:	cbnz	w0, 418878 <printf@plt+0x16ba8>
  418868:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  41886c:	add	x8, x8, #0x6ac
  418870:	stur	x8, [x29, #-16]
  418874:	b	418880 <printf@plt+0x16bb0>
  418878:	ldur	x8, [x29, #-8]
  41887c:	stur	x8, [x29, #-16]
  418880:	ldur	x0, [x29, #-16]
  418884:	bl	4018e0 <strlen@plt>
  418888:	add	x8, x0, #0x1
  41888c:	str	x8, [sp, #24]
  418890:	ldr	x8, [sp, #16]
  418894:	ldr	x9, [x8]
  418898:	cbz	x9, 4188a8 <printf@plt+0x16bd8>
  41889c:	ldr	x8, [sp, #16]
  4188a0:	ldr	x0, [x8]
  4188a4:	bl	401990 <free@plt>
  4188a8:	ldr	x0, [sp, #24]
  4188ac:	bl	401bc0 <malloc@plt>
  4188b0:	ldr	x8, [sp, #16]
  4188b4:	str	x0, [x8]
  4188b8:	ldr	x9, [x8]
  4188bc:	cbnz	x9, 4188d8 <printf@plt+0x16c08>
  4188c0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  4188c4:	add	x0, x0, #0xfca
  4188c8:	ldr	x1, [sp, #8]
  4188cc:	ldr	x2, [sp, #8]
  4188d0:	ldr	x3, [sp, #8]
  4188d4:	bl	41d068 <printf@plt+0x1b398>
  4188d8:	ldr	x8, [sp, #16]
  4188dc:	ldr	x0, [x8]
  4188e0:	ldur	x1, [x29, #-16]
  4188e4:	ldr	x2, [sp, #24]
  4188e8:	bl	401ab0 <strncpy@plt>
  4188ec:	ldp	x29, x30, [sp, #48]
  4188f0:	add	sp, sp, #0x40
  4188f4:	ret
  4188f8:	sub	sp, sp, #0x40
  4188fc:	stp	x29, x30, [sp, #48]
  418900:	add	x29, sp, #0x30
  418904:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  418908:	add	x1, x1, #0x1a8
  41890c:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  418910:	add	x8, x8, #0xfb8
  418914:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  418918:	add	x9, x9, #0xb28
  41891c:	stur	x0, [x29, #-8]
  418920:	ldur	x0, [x29, #-8]
  418924:	str	x8, [sp, #16]
  418928:	str	x9, [sp, #8]
  41892c:	bl	401b80 <strcmp@plt>
  418930:	cbnz	w0, 418944 <printf@plt+0x16c74>
  418934:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  418938:	add	x8, x8, #0x6ac
  41893c:	stur	x8, [x29, #-16]
  418940:	b	41894c <printf@plt+0x16c7c>
  418944:	ldur	x8, [x29, #-8]
  418948:	stur	x8, [x29, #-16]
  41894c:	ldur	x0, [x29, #-16]
  418950:	bl	4018e0 <strlen@plt>
  418954:	add	x8, x0, #0x1
  418958:	str	x8, [sp, #24]
  41895c:	ldr	x8, [sp, #16]
  418960:	ldr	x9, [x8]
  418964:	cbz	x9, 418974 <printf@plt+0x16ca4>
  418968:	ldr	x8, [sp, #16]
  41896c:	ldr	x0, [x8]
  418970:	bl	401990 <free@plt>
  418974:	ldr	x0, [sp, #24]
  418978:	bl	401bc0 <malloc@plt>
  41897c:	ldr	x8, [sp, #16]
  418980:	str	x0, [x8]
  418984:	ldr	x9, [x8]
  418988:	cbnz	x9, 4189a4 <printf@plt+0x16cd4>
  41898c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  418990:	add	x0, x0, #0xfca
  418994:	ldr	x1, [sp, #8]
  418998:	ldr	x2, [sp, #8]
  41899c:	ldr	x3, [sp, #8]
  4189a0:	bl	41d068 <printf@plt+0x1b398>
  4189a4:	ldr	x8, [sp, #16]
  4189a8:	ldr	x0, [x8]
  4189ac:	ldur	x1, [x29, #-16]
  4189b0:	ldr	x2, [sp, #24]
  4189b4:	bl	401ab0 <strncpy@plt>
  4189b8:	ldp	x29, x30, [sp, #48]
  4189bc:	add	sp, sp, #0x40
  4189c0:	ret
  4189c4:	sub	sp, sp, #0x60
  4189c8:	stp	x29, x30, [sp, #80]
  4189cc:	add	x29, sp, #0x50
  4189d0:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4189d4:	add	x8, x8, #0xfd0
  4189d8:	adrp	x9, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4189dc:	add	x9, x9, #0xfe8
  4189e0:	sub	x10, x29, #0x4
  4189e4:	stur	w0, [x29, #-4]
  4189e8:	stur	x1, [x29, #-16]
  4189ec:	ldur	x0, [x29, #-16]
  4189f0:	stur	x8, [x29, #-32]
  4189f4:	str	x9, [sp, #40]
  4189f8:	str	x10, [sp, #32]
  4189fc:	bl	41a31c <printf@plt+0x1864c>
  418a00:	stur	w0, [x29, #-20]
  418a04:	ldur	x8, [x29, #-32]
  418a08:	ldr	x9, [x8]
  418a0c:	ldr	x0, [sp, #32]
  418a10:	str	x9, [sp, #24]
  418a14:	bl	41a334 <printf@plt+0x18664>
  418a18:	ldur	x8, [x29, #-16]
  418a1c:	str	w0, [sp, #20]
  418a20:	mov	x0, x8
  418a24:	bl	41a5d4 <printf@plt+0x18904>
  418a28:	ldur	w3, [x29, #-20]
  418a2c:	ldr	x8, [sp, #40]
  418a30:	ldr	x4, [x8]
  418a34:	ldr	x9, [sp, #24]
  418a38:	ldr	x10, [x9]
  418a3c:	ldr	x10, [x10, #24]
  418a40:	str	x0, [sp, #8]
  418a44:	mov	x0, x9
  418a48:	ldr	w1, [sp, #20]
  418a4c:	ldr	x2, [sp, #8]
  418a50:	blr	x10
  418a54:	ldp	x29, x30, [sp, #80]
  418a58:	add	sp, sp, #0x60
  418a5c:	ret
  418a60:	sub	sp, sp, #0x30
  418a64:	stp	x29, x30, [sp, #32]
  418a68:	add	x29, sp, #0x20
  418a6c:	mov	w8, #0x1                   	// #1
  418a70:	sturb	w8, [x29, #-1]
  418a74:	bl	41a34c <printf@plt+0x1867c>
  418a78:	stur	w0, [x29, #-8]
  418a7c:	ldur	w8, [x29, #-8]
  418a80:	stur	w8, [x29, #-12]
  418a84:	ldur	w8, [x29, #-12]
  418a88:	mov	w0, w8
  418a8c:	bl	41a440 <printf@plt+0x18770>
  418a90:	tbnz	w0, #0, 418a98 <printf@plt+0x16dc8>
  418a94:	b	418aac <printf@plt+0x16ddc>
  418a98:	bl	41a34c <printf@plt+0x1867c>
  418a9c:	str	w0, [sp, #16]
  418aa0:	ldr	w8, [sp, #16]
  418aa4:	stur	w8, [x29, #-8]
  418aa8:	b	418a7c <printf@plt+0x16dac>
  418aac:	sub	x0, x29, #0x8
  418ab0:	bl	41a334 <printf@plt+0x18664>
  418ab4:	mov	w8, #0xffffffff            	// #-1
  418ab8:	cmp	w0, w8
  418abc:	str	w0, [sp, #12]
  418ac0:	b.eq	418b10 <printf@plt+0x16e40>  // b.none
  418ac4:	b	418ac8 <printf@plt+0x16df8>
  418ac8:	ldr	w8, [sp, #12]
  418acc:	cmp	w8, #0xa
  418ad0:	b.eq	418af8 <printf@plt+0x16e28>  // b.none
  418ad4:	b	418ad8 <printf@plt+0x16e08>
  418ad8:	ldr	w8, [sp, #12]
  418adc:	cmp	w8, #0x23
  418ae0:	cset	w9, eq  // eq = none
  418ae4:	eor	w9, w9, #0x1
  418ae8:	tbnz	w9, #0, 418b14 <printf@plt+0x16e44>
  418aec:	b	418af0 <printf@plt+0x16e20>
  418af0:	bl	4186f8 <printf@plt+0x16a28>
  418af4:	b	418b20 <printf@plt+0x16e50>
  418af8:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  418afc:	add	x8, x8, #0xfc0
  418b00:	ldr	w9, [x8]
  418b04:	add	w9, w9, #0x1
  418b08:	str	w9, [x8]
  418b0c:	b	418b20 <printf@plt+0x16e50>
  418b10:	b	418b20 <printf@plt+0x16e50>
  418b14:	mov	w8, #0x0                   	// #0
  418b18:	sturb	w8, [x29, #-1]
  418b1c:	bl	4186f8 <printf@plt+0x16a28>
  418b20:	ldurb	w8, [x29, #-1]
  418b24:	and	w0, w8, #0x1
  418b28:	ldp	x29, x30, [sp, #32]
  418b2c:	add	sp, sp, #0x30
  418b30:	ret
  418b34:	sub	sp, sp, #0x30
  418b38:	stp	x29, x30, [sp, #32]
  418b3c:	add	x29, sp, #0x20
  418b40:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  418b44:	add	x8, x8, #0xfc0
  418b48:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  418b4c:	add	x9, x9, #0xb28
  418b50:	mov	w10, #0x1                   	// #1
  418b54:	str	x8, [sp, #16]
  418b58:	str	x9, [sp, #8]
  418b5c:	str	w10, [sp, #4]
  418b60:	bl	418a60 <printf@plt+0x16d90>
  418b64:	ldr	w10, [sp, #4]
  418b68:	and	w11, w0, w10
  418b6c:	sturb	w11, [x29, #-1]
  418b70:	ldurb	w11, [x29, #-1]
  418b74:	tbnz	w11, #0, 418bb0 <printf@plt+0x16ee0>
  418b78:	ldr	x8, [sp, #16]
  418b7c:	ldr	w9, [x8]
  418b80:	subs	w9, w9, #0x1
  418b84:	str	w9, [x8]
  418b88:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  418b8c:	add	x0, x0, #0xf19
  418b90:	ldr	x1, [sp, #8]
  418b94:	ldr	x2, [sp, #8]
  418b98:	ldr	x3, [sp, #8]
  418b9c:	bl	41cf78 <printf@plt+0x1b2a8>
  418ba0:	ldr	x8, [sp, #16]
  418ba4:	ldr	w9, [x8]
  418ba8:	add	w9, w9, #0x1
  418bac:	str	w9, [x8]
  418bb0:	ldp	x29, x30, [sp, #32]
  418bb4:	add	sp, sp, #0x30
  418bb8:	ret
  418bbc:	sub	sp, sp, #0x30
  418bc0:	stp	x29, x30, [sp, #32]
  418bc4:	add	x29, sp, #0x20
  418bc8:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  418bcc:	add	x8, x8, #0xfc0
  418bd0:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  418bd4:	add	x9, x9, #0xb28
  418bd8:	mov	w10, #0x1                   	// #1
  418bdc:	str	x8, [sp, #16]
  418be0:	str	x9, [sp, #8]
  418be4:	str	w10, [sp, #4]
  418be8:	bl	418a60 <printf@plt+0x16d90>
  418bec:	ldr	w10, [sp, #4]
  418bf0:	and	w11, w0, w10
  418bf4:	sturb	w11, [x29, #-1]
  418bf8:	ldurb	w11, [x29, #-1]
  418bfc:	tbnz	w11, #0, 418c38 <printf@plt+0x16f68>
  418c00:	ldr	x8, [sp, #16]
  418c04:	ldr	w9, [x8]
  418c08:	subs	w9, w9, #0x1
  418c0c:	str	w9, [x8]
  418c10:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x4748>
  418c14:	add	x0, x0, #0xfea
  418c18:	ldr	x1, [sp, #8]
  418c1c:	ldr	x2, [sp, #8]
  418c20:	ldr	x3, [sp, #8]
  418c24:	bl	41d024 <printf@plt+0x1b354>
  418c28:	ldr	x8, [sp, #16]
  418c2c:	ldr	w9, [x8]
  418c30:	add	w9, w9, #0x1
  418c34:	str	w9, [x8]
  418c38:	ldp	x29, x30, [sp, #32]
  418c3c:	add	sp, sp, #0x30
  418c40:	ret
  418c44:	stp	x29, x30, [sp, #-16]!
  418c48:	mov	x29, sp
  418c4c:	bl	418bbc <printf@plt+0x16eec>
  418c50:	ldp	x29, x30, [sp], #16
  418c54:	ret
  418c58:	sub	sp, sp, #0x70
  418c5c:	stp	x29, x30, [sp, #96]
  418c60:	add	x29, sp, #0x60
  418c64:	sub	x8, x29, #0x2c
  418c68:	stur	x0, [x29, #-8]
  418c6c:	stur	wzr, [x29, #-12]
  418c70:	stur	wzr, [x29, #-16]
  418c74:	stur	wzr, [x29, #-20]
  418c78:	stur	wzr, [x29, #-24]
  418c7c:	stur	wzr, [x29, #-28]
  418c80:	stur	wzr, [x29, #-32]
  418c84:	stur	wzr, [x29, #-36]
  418c88:	stur	wzr, [x29, #-40]
  418c8c:	str	x8, [sp, #24]
  418c90:	bl	4183c8 <printf@plt+0x166f8>
  418c94:	stur	w0, [x29, #-44]
  418c98:	ldr	x0, [sp, #24]
  418c9c:	bl	41a334 <printf@plt+0x18664>
  418ca0:	subs	w9, w0, #0x63
  418ca4:	mov	w8, w9
  418ca8:	ubfx	x8, x8, #0, #32
  418cac:	cmp	x8, #0xf
  418cb0:	str	x8, [sp, #16]
  418cb4:	b.hi	418d90 <printf@plt+0x170c0>  // b.pmore
  418cb8:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  418cbc:	add	x8, x8, #0xb24
  418cc0:	ldr	x11, [sp, #16]
  418cc4:	ldrsw	x10, [x8, x11, lsl #2]
  418cc8:	add	x9, x8, x10
  418ccc:	br	x9
  418cd0:	bl	417948 <printf@plt+0x15c78>
  418cd4:	stur	w0, [x29, #-28]
  418cd8:	bl	417948 <printf@plt+0x15c78>
  418cdc:	stur	w0, [x29, #-32]
  418ce0:	bl	417948 <printf@plt+0x15c78>
  418ce4:	stur	w0, [x29, #-36]
  418ce8:	ldur	x0, [x29, #-8]
  418cec:	ldur	w1, [x29, #-28]
  418cf0:	ldur	w2, [x29, #-32]
  418cf4:	ldur	w3, [x29, #-36]
  418cf8:	bl	41b690 <printf@plt+0x199c0>
  418cfc:	b	418dd0 <printf@plt+0x17100>
  418d00:	ldur	x0, [x29, #-8]
  418d04:	bl	41b5c0 <printf@plt+0x198f0>
  418d08:	b	418dd0 <printf@plt+0x17100>
  418d0c:	bl	417948 <printf@plt+0x15c78>
  418d10:	stur	w0, [x29, #-12]
  418d14:	ldur	x0, [x29, #-8]
  418d18:	ldur	w1, [x29, #-12]
  418d1c:	bl	41b7a0 <printf@plt+0x19ad0>
  418d20:	b	418dd0 <printf@plt+0x17100>
  418d24:	bl	417948 <printf@plt+0x15c78>
  418d28:	stur	w0, [x29, #-28]
  418d2c:	bl	417948 <printf@plt+0x15c78>
  418d30:	stur	w0, [x29, #-32]
  418d34:	bl	417948 <printf@plt+0x15c78>
  418d38:	stur	w0, [x29, #-36]
  418d3c:	bl	417948 <printf@plt+0x15c78>
  418d40:	stur	w0, [x29, #-40]
  418d44:	ldur	x0, [x29, #-8]
  418d48:	ldur	w1, [x29, #-28]
  418d4c:	ldur	w2, [x29, #-32]
  418d50:	ldur	w3, [x29, #-36]
  418d54:	ldur	w4, [x29, #-40]
  418d58:	bl	41b70c <printf@plt+0x19a3c>
  418d5c:	b	418dd0 <printf@plt+0x17100>
  418d60:	bl	417948 <printf@plt+0x15c78>
  418d64:	stur	w0, [x29, #-16]
  418d68:	bl	417948 <printf@plt+0x15c78>
  418d6c:	stur	w0, [x29, #-20]
  418d70:	bl	417948 <printf@plt+0x15c78>
  418d74:	stur	w0, [x29, #-24]
  418d78:	ldur	x0, [x29, #-8]
  418d7c:	ldur	w1, [x29, #-16]
  418d80:	ldur	w2, [x29, #-20]
  418d84:	ldur	w3, [x29, #-24]
  418d88:	bl	41b5d8 <printf@plt+0x19908>
  418d8c:	b	418dd0 <printf@plt+0x17100>
  418d90:	sub	x0, x29, #0x2c
  418d94:	bl	41a334 <printf@plt+0x18664>
  418d98:	add	x8, sp, #0x20
  418d9c:	str	w0, [sp, #12]
  418da0:	mov	x0, x8
  418da4:	ldr	w1, [sp, #12]
  418da8:	str	x8, [sp]
  418dac:	bl	41cc08 <printf@plt+0x1af38>
  418db0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  418db4:	add	x0, x0, #0xd
  418db8:	ldr	x1, [sp]
  418dbc:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  418dc0:	add	x8, x8, #0xb28
  418dc4:	mov	x2, x8
  418dc8:	mov	x3, x8
  418dcc:	bl	41cf78 <printf@plt+0x1b2a8>
  418dd0:	ldp	x29, x30, [sp, #96]
  418dd4:	add	sp, sp, #0x70
  418dd8:	ret
  418ddc:	sub	sp, sp, #0x140
  418de0:	stp	x29, x30, [sp, #288]
  418de4:	str	x28, [sp, #304]
  418de8:	add	x29, sp, #0x120
  418dec:	sub	x8, x29, #0x10
  418df0:	adrp	x9, 417000 <printf@plt+0x15330>
  418df4:	add	x9, x9, #0x3e8
  418df8:	adrp	x10, 445000 <stderr@@GLIBC_2.17+0x10d0>
  418dfc:	add	x10, x10, #0xfe8
  418e00:	sub	x0, x29, #0x4
  418e04:	str	x8, [sp, #120]
  418e08:	str	x9, [sp, #112]
  418e0c:	str	x10, [sp, #104]
  418e10:	str	x0, [sp, #96]
  418e14:	bl	4183c8 <printf@plt+0x166f8>
  418e18:	stur	w0, [x29, #-4]
  418e1c:	ldr	x0, [sp, #96]
  418e20:	bl	41a334 <printf@plt+0x18664>
  418e24:	subs	w11, w0, #0x43
  418e28:	mov	w8, w11
  418e2c:	ubfx	x8, x8, #0, #32
  418e30:	cmp	x8, #0x3b
  418e34:	str	x8, [sp, #88]
  418e38:	b.hi	418e54 <printf@plt+0x17184>  // b.pmore
  418e3c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  418e40:	add	x8, x8, #0xb64
  418e44:	ldr	x11, [sp, #88]
  418e48:	ldrsw	x10, [x8, x11, lsl #2]
  418e4c:	add	x9, x8, x10
  418e50:	br	x9
  418e54:	bl	4181a4 <printf@plt+0x164d4>
  418e58:	ldr	x8, [sp, #120]
  418e5c:	str	x0, [x8]
  418e60:	ldur	w9, [x29, #-4]
  418e64:	stur	w9, [x29, #-20]
  418e68:	ldr	x1, [x8]
  418e6c:	ldur	w9, [x29, #-20]
  418e70:	mov	w0, w9
  418e74:	bl	4189c4 <printf@plt+0x16cf4>
  418e78:	ldr	x8, [sp, #120]
  418e7c:	ldr	x0, [x8]
  418e80:	bl	418770 <printf@plt+0x16aa0>
  418e84:	ldr	x8, [sp, #120]
  418e88:	ldr	x10, [x8]
  418e8c:	str	x10, [sp, #80]
  418e90:	cbz	x10, 418ea8 <printf@plt+0x171d8>
  418e94:	ldr	x0, [sp, #80]
  418e98:	ldr	x8, [sp, #112]
  418e9c:	blr	x8
  418ea0:	ldr	x0, [sp, #80]
  418ea4:	bl	42588c <_ZdlPv@@Base>
  418ea8:	b	419260 <printf@plt+0x17590>
  418eac:	mov	x0, #0x4                   	// #4
  418eb0:	bl	417bd0 <printf@plt+0x15f00>
  418eb4:	stur	x0, [x29, #-32]
  418eb8:	ldur	w8, [x29, #-4]
  418ebc:	stur	w8, [x29, #-36]
  418ec0:	ldur	x1, [x29, #-32]
  418ec4:	ldur	w8, [x29, #-36]
  418ec8:	mov	w0, w8
  418ecc:	bl	4189c4 <printf@plt+0x16cf4>
  418ed0:	ldur	x0, [x29, #-32]
  418ed4:	bl	418770 <printf@plt+0x16aa0>
  418ed8:	ldur	x9, [x29, #-32]
  418edc:	str	x9, [sp, #72]
  418ee0:	cbz	x9, 418ef8 <printf@plt+0x17228>
  418ee4:	ldr	x0, [sp, #72]
  418ee8:	ldr	x8, [sp, #112]
  418eec:	blr	x8
  418ef0:	ldr	x0, [sp, #72]
  418ef4:	bl	42588c <_ZdlPv@@Base>
  418ef8:	b	419260 <printf@plt+0x17590>
  418efc:	mov	x0, #0x1                   	// #1
  418f00:	bl	417bd0 <printf@plt+0x15f00>
  418f04:	stur	x0, [x29, #-48]
  418f08:	ldur	w8, [x29, #-4]
  418f0c:	stur	w8, [x29, #-52]
  418f10:	ldur	x1, [x29, #-48]
  418f14:	ldur	w8, [x29, #-52]
  418f18:	mov	w0, w8
  418f1c:	bl	4189c4 <printf@plt+0x16cf4>
  418f20:	ldur	x0, [x29, #-48]
  418f24:	mov	x9, xzr
  418f28:	mov	x1, x9
  418f2c:	bl	41a568 <printf@plt+0x18898>
  418f30:	ldr	x9, [sp, #104]
  418f34:	ldr	x10, [x9]
  418f38:	ldr	w8, [x10, #8]
  418f3c:	add	w8, w8, w0
  418f40:	str	w8, [x10, #8]
  418f44:	ldur	x10, [x29, #-48]
  418f48:	str	x10, [sp, #64]
  418f4c:	cbz	x10, 418f64 <printf@plt+0x17294>
  418f50:	ldr	x0, [sp, #64]
  418f54:	ldr	x8, [sp, #112]
  418f58:	blr	x8
  418f5c:	ldr	x0, [sp, #64]
  418f60:	bl	42588c <_ZdlPv@@Base>
  418f64:	b	419260 <printf@plt+0x17590>
  418f68:	mov	x0, #0x1                   	// #1
  418f6c:	bl	417cc4 <printf@plt+0x15ff4>
  418f70:	stur	x0, [x29, #-64]
  418f74:	ldur	w8, [x29, #-4]
  418f78:	stur	w8, [x29, #-68]
  418f7c:	ldur	x1, [x29, #-64]
  418f80:	ldur	w8, [x29, #-68]
  418f84:	mov	w0, w8
  418f88:	bl	4189c4 <printf@plt+0x16cf4>
  418f8c:	ldur	x0, [x29, #-64]
  418f90:	mov	x9, xzr
  418f94:	mov	x1, x9
  418f98:	bl	41a568 <printf@plt+0x18898>
  418f9c:	ldr	x9, [sp, #104]
  418fa0:	ldr	x10, [x9]
  418fa4:	ldr	w8, [x10, #8]
  418fa8:	add	w8, w8, w0
  418fac:	str	w8, [x10, #8]
  418fb0:	ldur	x10, [x29, #-64]
  418fb4:	str	x10, [sp, #56]
  418fb8:	cbz	x10, 418fd0 <printf@plt+0x17300>
  418fbc:	ldr	x0, [sp, #56]
  418fc0:	ldr	x8, [sp, #112]
  418fc4:	blr	x8
  418fc8:	ldr	x0, [sp, #56]
  418fcc:	bl	42588c <_ZdlPv@@Base>
  418fd0:	b	419260 <printf@plt+0x17590>
  418fd4:	mov	x0, #0x2                   	// #2
  418fd8:	bl	417bd0 <printf@plt+0x15f00>
  418fdc:	stur	x0, [x29, #-80]
  418fe0:	ldur	w8, [x29, #-4]
  418fe4:	stur	w8, [x29, #-84]
  418fe8:	ldur	x1, [x29, #-80]
  418fec:	ldur	w8, [x29, #-84]
  418ff0:	mov	w0, w8
  418ff4:	bl	4189c4 <printf@plt+0x16cf4>
  418ff8:	ldur	x0, [x29, #-80]
  418ffc:	mov	x9, xzr
  419000:	mov	x1, x9
  419004:	bl	41a568 <printf@plt+0x18898>
  419008:	ldr	x9, [sp, #104]
  41900c:	ldr	x10, [x9]
  419010:	ldr	w8, [x10, #8]
  419014:	add	w8, w8, w0
  419018:	str	w8, [x10, #8]
  41901c:	ldur	x10, [x29, #-80]
  419020:	str	x10, [sp, #48]
  419024:	cbz	x10, 41903c <printf@plt+0x1736c>
  419028:	ldr	x0, [sp, #48]
  41902c:	ldr	x8, [sp, #112]
  419030:	blr	x8
  419034:	ldr	x0, [sp, #48]
  419038:	bl	42588c <_ZdlPv@@Base>
  41903c:	b	419260 <printf@plt+0x17590>
  419040:	bl	4179b0 <printf@plt+0x15ce0>
  419044:	stur	w0, [x29, #-88]
  419048:	ldur	w8, [x29, #-88]
  41904c:	cmp	w8, #0x0
  419050:	cset	w8, lt  // lt = tstop
  419054:	tbnz	w8, #0, 419088 <printf@plt+0x173b8>
  419058:	ldur	w8, [x29, #-88]
  41905c:	cmp	w8, #0x3e8
  419060:	b.gt	419088 <printf@plt+0x173b8>
  419064:	ldur	w0, [x29, #-88]
  419068:	bl	417838 <printf@plt+0x15b68>
  41906c:	stur	w0, [x29, #-92]
  419070:	ldr	x8, [sp, #104]
  419074:	ldr	x9, [x8]
  419078:	ldr	x0, [x9, #32]
  41907c:	ldur	w1, [x29, #-92]
  419080:	bl	41b7a0 <printf@plt+0x19ad0>
  419084:	b	4190f4 <printf@plt+0x17424>
  419088:	ldr	x8, [sp, #104]
  41908c:	ldr	x9, [x8]
  419090:	ldr	x9, [x9, #32]
  419094:	str	x9, [sp, #40]
  419098:	cbz	x9, 4190ac <printf@plt+0x173dc>
  41909c:	ldr	x0, [sp, #40]
  4190a0:	bl	41b374 <printf@plt+0x196a4>
  4190a4:	ldr	x0, [sp, #40]
  4190a8:	bl	42588c <_ZdlPv@@Base>
  4190ac:	mov	x0, #0x28                  	// #40
  4190b0:	bl	4257b4 <_Znwm@@Base>
  4190b4:	ldr	x8, [sp, #104]
  4190b8:	ldr	x9, [x8]
  4190bc:	ldr	x1, [x9, #24]
  4190c0:	str	x0, [sp, #32]
  4190c4:	bl	41b2f8 <printf@plt+0x19628>
  4190c8:	b	4190cc <printf@plt+0x173fc>
  4190cc:	ldr	x8, [sp, #104]
  4190d0:	ldr	x9, [x8]
  4190d4:	ldr	x10, [sp, #32]
  4190d8:	str	x10, [x9, #32]
  4190dc:	b	4190f4 <printf@plt+0x17424>
  4190e0:	stur	x0, [x29, #-104]
  4190e4:	stur	w1, [x29, #-108]
  4190e8:	ldr	x0, [sp, #32]
  4190ec:	bl	42588c <_ZdlPv@@Base>
  4190f0:	b	419270 <printf@plt+0x175a0>
  4190f4:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4190f8:	add	x8, x8, #0xfd0
  4190fc:	ldr	x8, [x8]
  419100:	ldr	x9, [sp, #104]
  419104:	ldr	x1, [x9]
  419108:	ldr	x10, [x8]
  41910c:	ldr	x10, [x10, #40]
  419110:	mov	x0, x8
  419114:	blr	x10
  419118:	bl	4179b0 <printf@plt+0x15ce0>
  41911c:	ldur	w11, [x29, #-88]
  419120:	ldr	x8, [sp, #104]
  419124:	ldr	x9, [x8]
  419128:	ldr	w12, [x9, #8]
  41912c:	add	w11, w12, w11
  419130:	str	w11, [x9, #8]
  419134:	bl	418c44 <printf@plt+0x16f74>
  419138:	b	419260 <printf@plt+0x17590>
  41913c:	ldr	x8, [sp, #104]
  419140:	ldr	x9, [x8]
  419144:	ldr	x0, [x9, #32]
  419148:	bl	418c58 <printf@plt+0x16f88>
  41914c:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  419150:	add	x8, x8, #0xfd0
  419154:	ldr	x8, [x8]
  419158:	ldr	x9, [sp, #104]
  41915c:	ldr	x1, [x9]
  419160:	ldr	x10, [x8]
  419164:	ldr	x10, [x10, #40]
  419168:	mov	x0, x8
  41916c:	blr	x10
  419170:	bl	418c44 <printf@plt+0x16f74>
  419174:	b	419260 <printf@plt+0x17590>
  419178:	mov	x0, #0x2                   	// #2
  41917c:	bl	417bd0 <printf@plt+0x15f00>
  419180:	stur	x0, [x29, #-120]
  419184:	ldur	w8, [x29, #-4]
  419188:	stur	w8, [x29, #-124]
  41918c:	ldur	x1, [x29, #-120]
  419190:	ldur	w8, [x29, #-124]
  419194:	mov	w0, w8
  419198:	bl	4189c4 <printf@plt+0x16cf4>
  41919c:	ldur	x0, [x29, #-120]
  4191a0:	bl	418770 <printf@plt+0x16aa0>
  4191a4:	ldur	x9, [x29, #-120]
  4191a8:	str	x9, [sp, #24]
  4191ac:	cbz	x9, 4191c4 <printf@plt+0x174f4>
  4191b0:	ldr	x0, [sp, #24]
  4191b4:	ldr	x8, [sp, #112]
  4191b8:	blr	x8
  4191bc:	ldr	x0, [sp, #24]
  4191c0:	bl	42588c <_ZdlPv@@Base>
  4191c4:	b	419260 <printf@plt+0x17590>
  4191c8:	bl	4181a4 <printf@plt+0x164d4>
  4191cc:	stur	x0, [x29, #-136]
  4191d0:	ldur	w8, [x29, #-4]
  4191d4:	stur	w8, [x29, #-140]
  4191d8:	ldur	x1, [x29, #-136]
  4191dc:	ldur	w8, [x29, #-140]
  4191e0:	mov	w0, w8
  4191e4:	bl	4189c4 <printf@plt+0x16cf4>
  4191e8:	ldur	x0, [x29, #-136]
  4191ec:	bl	418770 <printf@plt+0x16aa0>
  4191f0:	ldur	x9, [x29, #-136]
  4191f4:	str	x9, [sp, #16]
  4191f8:	cbz	x9, 419210 <printf@plt+0x17540>
  4191fc:	ldr	x0, [sp, #16]
  419200:	ldr	x8, [sp, #112]
  419204:	blr	x8
  419208:	ldr	x0, [sp, #16]
  41920c:	bl	42588c <_ZdlPv@@Base>
  419210:	b	419260 <printf@plt+0x17590>
  419214:	mov	x0, #0x1                   	// #1
  419218:	bl	417cc4 <printf@plt+0x15ff4>
  41921c:	str	x0, [sp, #136]
  419220:	ldur	w8, [x29, #-4]
  419224:	str	w8, [sp, #132]
  419228:	ldr	x1, [sp, #136]
  41922c:	ldr	w8, [sp, #132]
  419230:	mov	w0, w8
  419234:	bl	4189c4 <printf@plt+0x16cf4>
  419238:	ldr	x0, [sp, #136]
  41923c:	bl	418770 <printf@plt+0x16aa0>
  419240:	ldr	x9, [sp, #136]
  419244:	str	x9, [sp, #8]
  419248:	cbz	x9, 419260 <printf@plt+0x17590>
  41924c:	ldr	x0, [sp, #8]
  419250:	ldr	x8, [sp, #112]
  419254:	blr	x8
  419258:	ldr	x0, [sp, #8]
  41925c:	bl	42588c <_ZdlPv@@Base>
  419260:	ldr	x28, [sp, #304]
  419264:	ldp	x29, x30, [sp, #288]
  419268:	add	sp, sp, #0x140
  41926c:	ret
  419270:	ldur	x0, [x29, #-104]
  419274:	bl	401c50 <_Unwind_Resume@plt>
  419278:	sub	sp, sp, #0xb0
  41927c:	stp	x29, x30, [sp, #160]
  419280:	add	x29, sp, #0xa0
  419284:	mov	w8, #0x0                   	// #0
  419288:	adrp	x9, 445000 <stderr@@GLIBC_2.17+0x10d0>
  41928c:	add	x9, x9, #0xfd0
  419290:	adrp	x10, 445000 <stderr@@GLIBC_2.17+0x10d0>
  419294:	add	x10, x10, #0xfe8
  419298:	adrp	x11, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41929c:	add	x11, x11, #0xb28
  4192a0:	sturb	w8, [x29, #-1]
  4192a4:	str	x9, [sp, #80]
  4192a8:	str	x10, [sp, #72]
  4192ac:	str	x11, [sp, #64]
  4192b0:	bl	4184e4 <printf@plt+0x16814>
  4192b4:	stur	x0, [x29, #-16]
  4192b8:	ldur	x9, [x29, #-16]
  4192bc:	ldrb	w8, [x9]
  4192c0:	sturb	w8, [x29, #-17]
  4192c4:	ldurb	w8, [x29, #-17]
  4192c8:	subs	w8, w8, #0x46
  4192cc:	mov	w9, w8
  4192d0:	ubfx	x9, x9, #0, #32
  4192d4:	cmp	x9, #0x2f
  4192d8:	str	x9, [sp, #56]
  4192dc:	b.hi	41956c <printf@plt+0x1789c>  // b.pmore
  4192e0:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  4192e4:	add	x8, x8, #0xc54
  4192e8:	ldr	x11, [sp, #56]
  4192ec:	ldrsw	x10, [x8, x11, lsl #2]
  4192f0:	add	x9, x8, x10
  4192f4:	br	x9
  4192f8:	bl	4179b0 <printf@plt+0x15ce0>
  4192fc:	stur	w0, [x29, #-24]
  419300:	bl	4184e4 <printf@plt+0x16814>
  419304:	stur	x0, [x29, #-32]
  419308:	ldr	x8, [sp, #80]
  41930c:	ldr	x0, [x8]
  419310:	ldur	w1, [x29, #-24]
  419314:	ldur	x2, [x29, #-32]
  419318:	bl	41a854 <printf@plt+0x18b84>
  41931c:	ldur	x8, [x29, #-32]
  419320:	str	x8, [sp, #48]
  419324:	cbz	x8, 419330 <printf@plt+0x17660>
  419328:	ldr	x0, [sp, #48]
  41932c:	bl	401b40 <_ZdaPv@plt>
  419330:	bl	418c44 <printf@plt+0x16f74>
  419334:	b	41959c <printf@plt+0x178cc>
  419338:	bl	418238 <printf@plt+0x16568>
  41933c:	stur	x0, [x29, #-40]
  419340:	ldur	x8, [x29, #-40]
  419344:	cbnz	x8, 419364 <printf@plt+0x17694>
  419348:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41934c:	add	x0, x0, #0x27
  419350:	ldr	x1, [sp, #64]
  419354:	ldr	x2, [sp, #64]
  419358:	ldr	x3, [sp, #64]
  41935c:	bl	41d024 <printf@plt+0x1b354>
  419360:	b	419380 <printf@plt+0x176b0>
  419364:	ldur	x0, [x29, #-40]
  419368:	bl	4188f8 <printf@plt+0x16c28>
  41936c:	ldur	x8, [x29, #-40]
  419370:	str	x8, [sp, #40]
  419374:	cbz	x8, 419380 <printf@plt+0x176b0>
  419378:	ldr	x0, [sp, #40]
  41937c:	bl	401b40 <_ZdaPv@plt>
  419380:	b	41959c <printf@plt+0x178cc>
  419384:	bl	4179b0 <printf@plt+0x15ce0>
  419388:	ldr	x8, [sp, #72]
  41938c:	ldr	x9, [x8]
  419390:	str	w0, [x9, #16]
  419394:	ldr	x9, [x8]
  419398:	ldr	w10, [x9, #16]
  41939c:	ldr	x9, [x8]
  4193a0:	ldr	w11, [x9, #4]
  4193a4:	cmp	w10, w11
  4193a8:	b.ne	4193b8 <printf@plt+0x176e8>  // b.any
  4193ac:	ldr	x8, [sp, #72]
  4193b0:	ldr	x9, [x8]
  4193b4:	str	wzr, [x9, #16]
  4193b8:	bl	418c44 <printf@plt+0x16f74>
  4193bc:	b	41959c <printf@plt+0x178cc>
  4193c0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4193c4:	add	x0, x0, #0x48
  4193c8:	ldr	x1, [sp, #64]
  4193cc:	ldr	x2, [sp, #64]
  4193d0:	ldr	x3, [sp, #64]
  4193d4:	bl	41cf78 <printf@plt+0x1b2a8>
  4193d8:	bl	418c44 <printf@plt+0x16f74>
  4193dc:	b	41959c <printf@plt+0x178cc>
  4193e0:	bl	418c44 <printf@plt+0x16f74>
  4193e4:	b	41959c <printf@plt+0x178cc>
  4193e8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4193ec:	add	x0, x0, #0x63
  4193f0:	ldr	x1, [sp, #64]
  4193f4:	ldr	x2, [sp, #64]
  4193f8:	ldr	x3, [sp, #64]
  4193fc:	bl	41cf78 <printf@plt+0x1b2a8>
  419400:	bl	418c44 <printf@plt+0x16f74>
  419404:	b	41959c <printf@plt+0x178cc>
  419408:	mov	w8, #0x1                   	// #1
  41940c:	sturb	w8, [x29, #-1]
  419410:	bl	418c44 <printf@plt+0x16f74>
  419414:	b	41959c <printf@plt+0x178cc>
  419418:	bl	4179b0 <printf@plt+0x15ce0>
  41941c:	ldr	x8, [sp, #72]
  419420:	ldr	x9, [x8]
  419424:	str	w0, [x9, #20]
  419428:	bl	418c44 <printf@plt+0x16f74>
  41942c:	b	41959c <printf@plt+0x178cc>
  419430:	bl	418c44 <printf@plt+0x16f74>
  419434:	b	41959c <printf@plt+0x178cc>
  419438:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41943c:	add	x0, x0, #0x7d
  419440:	ldr	x1, [sp, #64]
  419444:	ldr	x2, [sp, #64]
  419448:	ldr	x3, [sp, #64]
  41944c:	bl	41cf78 <printf@plt+0x1b2a8>
  419450:	bl	4186f8 <printf@plt+0x16a28>
  419454:	b	41959c <printf@plt+0x178cc>
  419458:	bl	4184e4 <printf@plt+0x16814>
  41945c:	stur	x0, [x29, #-48]
  419460:	ldr	x8, [sp, #80]
  419464:	ldr	x9, [x8]
  419468:	ldur	x1, [x29, #-48]
  41946c:	ldr	x10, [sp, #72]
  419470:	ldr	x2, [x10]
  419474:	ldr	x11, [x9]
  419478:	ldr	x11, [x11, #80]
  41947c:	mov	x0, x9
  419480:	mov	w3, #0x75                  	// #117
  419484:	blr	x11
  419488:	ldur	x8, [x29, #-48]
  41948c:	str	x8, [sp, #32]
  419490:	cbz	x8, 41949c <printf@plt+0x177cc>
  419494:	ldr	x0, [sp, #32]
  419498:	bl	401b40 <_ZdaPv@plt>
  41949c:	bl	418c44 <printf@plt+0x16f74>
  4194a0:	b	41959c <printf@plt+0x178cc>
  4194a4:	bl	418238 <printf@plt+0x16568>
  4194a8:	stur	x0, [x29, #-56]
  4194ac:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4194b0:	add	x8, x8, #0xfe0
  4194b4:	ldr	w9, [x8]
  4194b8:	cmp	w9, #0x0
  4194bc:	cset	w9, gt
  4194c0:	tbnz	w9, #0, 4194e0 <printf@plt+0x17810>
  4194c4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4194c8:	add	x0, x0, #0x95
  4194cc:	ldr	x1, [sp, #64]
  4194d0:	ldr	x2, [sp, #64]
  4194d4:	ldr	x3, [sp, #64]
  4194d8:	bl	41cf78 <printf@plt+0x1b2a8>
  4194dc:	b	419554 <printf@plt+0x17884>
  4194e0:	ldur	x8, [x29, #-56]
  4194e4:	cbz	x8, 41952c <printf@plt+0x1785c>
  4194e8:	ldur	x0, [x29, #-56]
  4194ec:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4194f0:	add	x1, x1, #0x1e
  4194f4:	mov	x2, #0x7                   	// #7
  4194f8:	bl	401a90 <strncmp@plt>
  4194fc:	cbnz	w0, 41952c <printf@plt+0x1785c>
  419500:	ldr	x8, [sp, #80]
  419504:	ldr	x9, [x8]
  419508:	ldur	x1, [x29, #-56]
  41950c:	ldr	x10, [sp, #72]
  419510:	ldr	x2, [x10]
  419514:	ldr	x11, [x9]
  419518:	ldr	x11, [x11, #88]
  41951c:	mov	x0, x9
  419520:	mov	w3, #0x70                  	// #112
  419524:	blr	x11
  419528:	b	419554 <printf@plt+0x17884>
  41952c:	ldr	x8, [sp, #80]
  419530:	ldr	x9, [x8]
  419534:	ldur	x1, [x29, #-56]
  419538:	ldr	x10, [sp, #72]
  41953c:	ldr	x2, [x10]
  419540:	ldr	x11, [x9]
  419544:	ldr	x11, [x11, #80]
  419548:	mov	x0, x9
  41954c:	mov	w3, #0x70                  	// #112
  419550:	blr	x11
  419554:	ldur	x8, [x29, #-56]
  419558:	str	x8, [sp, #24]
  41955c:	cbz	x8, 419568 <printf@plt+0x17898>
  419560:	ldr	x0, [sp, #24]
  419564:	bl	401b40 <_ZdaPv@plt>
  419568:	b	41959c <printf@plt+0x178cc>
  41956c:	ldurb	w1, [x29, #-17]
  419570:	sub	x8, x29, #0x48
  419574:	mov	x0, x8
  419578:	str	x8, [sp, #16]
  41957c:	bl	41cc58 <printf@plt+0x1af88>
  419580:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419584:	add	x0, x0, #0xc4
  419588:	ldr	x1, [sp, #16]
  41958c:	ldr	x2, [sp, #64]
  419590:	ldr	x3, [sp, #64]
  419594:	bl	41d024 <printf@plt+0x1b354>
  419598:	bl	4186f8 <printf@plt+0x16a28>
  41959c:	ldur	x8, [x29, #-16]
  4195a0:	str	x8, [sp, #8]
  4195a4:	cbz	x8, 4195b0 <printf@plt+0x178e0>
  4195a8:	ldr	x0, [sp, #8]
  4195ac:	bl	401b40 <_ZdaPv@plt>
  4195b0:	ldurb	w8, [x29, #-1]
  4195b4:	and	w0, w8, #0x1
  4195b8:	ldp	x29, x30, [sp, #160]
  4195bc:	add	sp, sp, #0xb0
  4195c0:	ret
  4195c4:	stp	x29, x30, [sp, #-32]!
  4195c8:	str	x28, [sp, #16]
  4195cc:	mov	x29, sp
  4195d0:	sub	sp, sp, #0x210
  4195d4:	mov	w8, #0x0                   	// #0
  4195d8:	adrp	x9, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4195dc:	add	x9, x9, #0xfe0
  4195e0:	mov	w10, #0x1                   	// #1
  4195e4:	adrp	x11, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4195e8:	add	x11, x11, #0xfc0
  4195ec:	adrp	x12, 445000 <stderr@@GLIBC_2.17+0x10d0>
  4195f0:	add	x12, x12, #0xfd8
  4195f4:	adrp	x13, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4195f8:	add	x13, x13, #0xb28
  4195fc:	adrp	x14, 445000 <stderr@@GLIBC_2.17+0x10d0>
  419600:	add	x14, x14, #0xfe8
  419604:	adrp	x15, 445000 <stderr@@GLIBC_2.17+0x10d0>
  419608:	add	x15, x15, #0xfd0
  41960c:	adrp	x16, 445000 <stderr@@GLIBC_2.17+0x10d0>
  419610:	add	x16, x16, #0xfc8
  419614:	sub	x17, x29, #0xc
  419618:	stur	x0, [x29, #-8]
  41961c:	mov	x0, x17
  419620:	stur	w8, [x29, #-244]
  419624:	stur	x9, [x29, #-256]
  419628:	str	w10, [sp, #268]
  41962c:	str	x11, [sp, #256]
  419630:	str	x12, [sp, #248]
  419634:	str	x13, [sp, #240]
  419638:	str	x14, [sp, #232]
  41963c:	str	x15, [sp, #224]
  419640:	str	x16, [sp, #216]
  419644:	bl	41a2bc <printf@plt+0x185ec>
  419648:	ldur	w8, [x29, #-244]
  41964c:	sturb	w8, [x29, #-13]
  419650:	ldur	x9, [x29, #-256]
  419654:	str	wzr, [x9]
  419658:	ldr	w10, [sp, #268]
  41965c:	ldr	x11, [sp, #256]
  419660:	str	w10, [x11]
  419664:	ldur	x12, [x29, #-8]
  419668:	ldrb	w18, [x12]
  41966c:	cmp	w18, #0x2d
  419670:	b.ne	419698 <printf@plt+0x179c8>  // b.any
  419674:	ldur	x8, [x29, #-8]
  419678:	ldrb	w9, [x8, #1]
  41967c:	cbnz	w9, 419698 <printf@plt+0x179c8>
  419680:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  419684:	add	x8, x8, #0xf20
  419688:	ldr	x8, [x8]
  41968c:	ldr	x9, [sp, #248]
  419690:	str	x8, [x9]
  419694:	b	419700 <printf@plt+0x17a30>
  419698:	bl	401b50 <__errno_location@plt>
  41969c:	str	wzr, [x0]
  4196a0:	ldur	x0, [x29, #-8]
  4196a4:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  4196a8:	add	x1, x1, #0x5f5
  4196ac:	bl	401b70 <fopen@plt>
  4196b0:	ldr	x8, [sp, #248]
  4196b4:	str	x0, [x8]
  4196b8:	bl	401b50 <__errno_location@plt>
  4196bc:	ldr	w9, [x0]
  4196c0:	cbnz	w9, 4196d0 <printf@plt+0x17a00>
  4196c4:	ldr	x8, [sp, #248]
  4196c8:	ldr	x9, [x8]
  4196cc:	cbnz	x9, 419700 <printf@plt+0x17a30>
  4196d0:	ldur	x1, [x29, #-8]
  4196d4:	sub	x8, x29, #0x20
  4196d8:	mov	x0, x8
  4196dc:	str	x8, [sp, #208]
  4196e0:	bl	41cba0 <printf@plt+0x1aed0>
  4196e4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4196e8:	add	x0, x0, #0xdb
  4196ec:	ldr	x1, [sp, #208]
  4196f0:	ldr	x2, [sp, #240]
  4196f4:	ldr	x3, [sp, #240]
  4196f8:	bl	41cf78 <printf@plt+0x1b2a8>
  4196fc:	b	41a2a4 <printf@plt+0x185d4>
  419700:	ldur	x0, [x29, #-8]
  419704:	bl	41882c <printf@plt+0x16b5c>
  419708:	ldr	x8, [sp, #232]
  41970c:	ldr	x9, [x8]
  419710:	cbz	x9, 419718 <printf@plt+0x17a48>
  419714:	bl	417860 <printf@plt+0x15b90>
  419718:	mov	x8, #0x28                  	// #40
  41971c:	mov	x0, x8
  419720:	str	x8, [sp, #200]
  419724:	bl	4257b4 <_Znwm@@Base>
  419728:	ldr	x8, [sp, #232]
  41972c:	str	x0, [x8]
  419730:	ldr	x0, [sp, #200]
  419734:	bl	4257b4 <_Znwm@@Base>
  419738:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  41973c:	add	x8, x8, #0x88
  419740:	ldr	x8, [x8]
  419744:	stur	x8, [x29, #-40]
  419748:	ldur	x1, [x29, #-40]
  41974c:	str	x0, [sp, #192]
  419750:	bl	41232c <printf@plt+0x1065c>
  419754:	b	419758 <printf@plt+0x17a88>
  419758:	ldr	x8, [sp, #232]
  41975c:	ldr	x9, [x8]
  419760:	ldr	x10, [sp, #192]
  419764:	str	x10, [x9, #24]
  419768:	mov	x0, #0x28                  	// #40
  41976c:	bl	4257b4 <_Znwm@@Base>
  419770:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  419774:	add	x8, x8, #0x88
  419778:	ldr	x8, [x8]
  41977c:	stur	x8, [x29, #-64]
  419780:	ldur	x1, [x29, #-64]
  419784:	str	x0, [sp, #184]
  419788:	bl	41232c <printf@plt+0x1065c>
  41978c:	b	419790 <printf@plt+0x17ac0>
  419790:	ldr	x8, [sp, #232]
  419794:	ldr	x9, [x8]
  419798:	ldr	x10, [sp, #184]
  41979c:	str	x10, [x9, #32]
  4197a0:	ldr	x9, [x8]
  4197a4:	mov	w11, #0xffffffff            	// #-1
  4197a8:	str	w11, [x9]
  4197ac:	ldr	x9, [x8]
  4197b0:	str	wzr, [x9, #16]
  4197b4:	ldr	x9, [x8]
  4197b8:	str	w11, [x9, #8]
  4197bc:	ldr	x9, [x8]
  4197c0:	str	wzr, [x9, #20]
  4197c4:	ldr	x9, [x8]
  4197c8:	str	wzr, [x9, #4]
  4197cc:	ldr	x9, [x8]
  4197d0:	str	w11, [x9, #12]
  4197d4:	str	w11, [sp, #180]
  4197d8:	bl	418660 <printf@plt+0x16990>
  4197dc:	stur	w0, [x29, #-80]
  4197e0:	ldur	w11, [x29, #-80]
  4197e4:	sub	x0, x29, #0xc
  4197e8:	stur	w11, [x29, #-12]
  4197ec:	bl	41a334 <printf@plt+0x18664>
  4197f0:	ldr	w11, [sp, #180]
  4197f4:	cmp	w0, w11
  4197f8:	b.ne	419828 <printf@plt+0x17b58>  // b.any
  4197fc:	b	41a2a4 <printf@plt+0x185d4>
  419800:	stur	x0, [x29, #-48]
  419804:	stur	w1, [x29, #-52]
  419808:	ldr	x0, [sp, #192]
  41980c:	bl	42588c <_ZdlPv@@Base>
  419810:	b	41a2b4 <printf@plt+0x185e4>
  419814:	stur	x0, [x29, #-48]
  419818:	stur	w1, [x29, #-52]
  41981c:	ldr	x0, [sp, #184]
  419820:	bl	42588c <_ZdlPv@@Base>
  419824:	b	41a2b4 <printf@plt+0x185e4>
  419828:	sub	x0, x29, #0xc
  41982c:	bl	41a334 <printf@plt+0x18664>
  419830:	cmp	w0, #0x78
  419834:	b.eq	419850 <printf@plt+0x17b80>  // b.none
  419838:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41983c:	add	x0, x0, #0xf0
  419840:	ldr	x1, [sp, #240]
  419844:	ldr	x2, [sp, #240]
  419848:	ldr	x3, [sp, #240]
  41984c:	bl	41d068 <printf@plt+0x1b398>
  419850:	bl	4184e4 <printf@plt+0x16814>
  419854:	stur	x0, [x29, #-72]
  419858:	ldur	x8, [x29, #-72]
  41985c:	ldrb	w9, [x8]
  419860:	cmp	w9, #0x54
  419864:	b.eq	419880 <printf@plt+0x17bb0>  // b.none
  419868:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41986c:	add	x0, x0, #0xf0
  419870:	ldr	x1, [sp, #240]
  419874:	ldr	x2, [sp, #240]
  419878:	ldr	x3, [sp, #240]
  41987c:	bl	41d068 <printf@plt+0x1b398>
  419880:	ldur	x8, [x29, #-72]
  419884:	str	x8, [sp, #168]
  419888:	cbz	x8, 419894 <printf@plt+0x17bc4>
  41988c:	ldr	x0, [sp, #168]
  419890:	bl	401b40 <_ZdaPv@plt>
  419894:	bl	4184e4 <printf@plt+0x16814>
  419898:	stur	x0, [x29, #-88]
  41989c:	ldr	x8, [sp, #224]
  4198a0:	ldr	x9, [x8]
  4198a4:	cbnz	x9, 4198d8 <printf@plt+0x17c08>
  4198a8:	ldur	x8, [x29, #-88]
  4198ac:	ldr	x9, [sp, #216]
  4198b0:	str	x8, [x9]
  4198b4:	bl	4209ec <printf@plt+0x1ed1c>
  4198b8:	cbnz	w0, 4198d4 <printf@plt+0x17c04>
  4198bc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4198c0:	add	x0, x0, #0x110
  4198c4:	ldr	x1, [sp, #240]
  4198c8:	ldr	x2, [sp, #240]
  4198cc:	ldr	x3, [sp, #240]
  4198d0:	bl	41d068 <printf@plt+0x1b398>
  4198d4:	b	419924 <printf@plt+0x17c54>
  4198d8:	ldr	x8, [sp, #216]
  4198dc:	ldr	x9, [x8]
  4198e0:	cbz	x9, 4198f8 <printf@plt+0x17c28>
  4198e4:	ldr	x8, [sp, #216]
  4198e8:	ldr	x0, [x8]
  4198ec:	ldur	x1, [x29, #-88]
  4198f0:	bl	401b80 <strcmp@plt>
  4198f4:	cbz	w0, 419910 <printf@plt+0x17c40>
  4198f8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4198fc:	add	x0, x0, #0x138
  419900:	ldr	x1, [sp, #240]
  419904:	ldr	x2, [sp, #240]
  419908:	ldr	x3, [sp, #240]
  41990c:	bl	41d068 <printf@plt+0x1b398>
  419910:	ldur	x8, [x29, #-88]
  419914:	str	x8, [sp, #160]
  419918:	cbz	x8, 419924 <printf@plt+0x17c54>
  41991c:	ldr	x0, [sp, #160]
  419920:	bl	401b40 <_ZdaPv@plt>
  419924:	bl	418c44 <printf@plt+0x16f74>
  419928:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  41992c:	add	x8, x8, #0x2f8
  419930:	ldr	w9, [x8]
  419934:	mov	w10, #0xa                   	// #10
  419938:	mul	w9, w10, w9
  41993c:	ldr	x8, [sp, #232]
  419940:	ldr	x11, [x8]
  419944:	str	w9, [x11, #4]
  419948:	bl	418660 <printf@plt+0x16990>
  41994c:	stur	w0, [x29, #-92]
  419950:	ldur	w9, [x29, #-92]
  419954:	sub	x0, x29, #0xc
  419958:	stur	w9, [x29, #-12]
  41995c:	bl	41a334 <printf@plt+0x18664>
  419960:	cmp	w0, #0x78
  419964:	b.eq	419980 <printf@plt+0x17cb0>  // b.none
  419968:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41996c:	add	x0, x0, #0x15b
  419970:	ldr	x1, [sp, #240]
  419974:	ldr	x2, [sp, #240]
  419978:	ldr	x3, [sp, #240]
  41997c:	bl	41d068 <printf@plt+0x1b398>
  419980:	bl	4184e4 <printf@plt+0x16814>
  419984:	stur	x0, [x29, #-72]
  419988:	ldur	x8, [x29, #-72]
  41998c:	ldrb	w9, [x8]
  419990:	cmp	w9, #0x72
  419994:	b.eq	4199b0 <printf@plt+0x17ce0>  // b.none
  419998:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41999c:	add	x0, x0, #0x15b
  4199a0:	ldr	x1, [sp, #240]
  4199a4:	ldr	x2, [sp, #240]
  4199a8:	ldr	x3, [sp, #240]
  4199ac:	bl	41d068 <printf@plt+0x1b398>
  4199b0:	ldur	x8, [x29, #-72]
  4199b4:	str	x8, [sp, #152]
  4199b8:	cbz	x8, 4199c4 <printf@plt+0x17cf4>
  4199bc:	ldr	x0, [sp, #152]
  4199c0:	bl	401b40 <_ZdaPv@plt>
  4199c4:	bl	4179b0 <printf@plt+0x15ce0>
  4199c8:	stur	w0, [x29, #-76]
  4199cc:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4199d0:	add	x8, x8, #0xb50
  4199d4:	ldr	w9, [x8]
  4199d8:	stur	w9, [x29, #-96]
  4199dc:	ldur	w9, [x29, #-76]
  4199e0:	ldur	w10, [x29, #-96]
  4199e4:	cmp	w9, w10
  4199e8:	b.eq	419a04 <printf@plt+0x17d34>  // b.none
  4199ec:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4199f0:	add	x0, x0, #0x17e
  4199f4:	ldr	x1, [sp, #240]
  4199f8:	ldr	x2, [sp, #240]
  4199fc:	ldr	x3, [sp, #240]
  419a00:	bl	41d068 <printf@plt+0x1b398>
  419a04:	bl	4179b0 <printf@plt+0x15ce0>
  419a08:	stur	w0, [x29, #-76]
  419a0c:	ldur	w8, [x29, #-76]
  419a10:	adrp	x9, 442000 <_Znam@GLIBCXX_3.4>
  419a14:	add	x9, x9, #0x2f0
  419a18:	ldr	w10, [x9]
  419a1c:	cmp	w8, w10
  419a20:	b.eq	419a3c <printf@plt+0x17d6c>  // b.none
  419a24:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419a28:	add	x0, x0, #0x198
  419a2c:	ldr	x1, [sp, #240]
  419a30:	ldr	x2, [sp, #240]
  419a34:	ldr	x3, [sp, #240]
  419a38:	bl	41d068 <printf@plt+0x1b398>
  419a3c:	bl	4179b0 <printf@plt+0x15ce0>
  419a40:	stur	w0, [x29, #-76]
  419a44:	ldur	w8, [x29, #-76]
  419a48:	adrp	x9, 442000 <_Znam@GLIBCXX_3.4>
  419a4c:	add	x9, x9, #0x2f4
  419a50:	ldr	w10, [x9]
  419a54:	cmp	w8, w10
  419a58:	b.eq	419a74 <printf@plt+0x17da4>  // b.none
  419a5c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419a60:	add	x0, x0, #0x1c1
  419a64:	ldr	x1, [sp, #240]
  419a68:	ldr	x2, [sp, #240]
  419a6c:	ldr	x3, [sp, #240]
  419a70:	bl	41d068 <printf@plt+0x1b398>
  419a74:	bl	418c44 <printf@plt+0x16f74>
  419a78:	bl	418660 <printf@plt+0x16990>
  419a7c:	stur	w0, [x29, #-100]
  419a80:	ldur	w8, [x29, #-100]
  419a84:	sub	x0, x29, #0xc
  419a88:	stur	w8, [x29, #-12]
  419a8c:	mov	w1, #0x78                  	// #120
  419a90:	bl	41a620 <printf@plt+0x18950>
  419a94:	tbnz	w0, #0, 419a9c <printf@plt+0x17dcc>
  419a98:	b	419ab4 <printf@plt+0x17de4>
  419a9c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419aa0:	add	x0, x0, #0x1e8
  419aa4:	ldr	x1, [sp, #240]
  419aa8:	ldr	x2, [sp, #240]
  419aac:	ldr	x3, [sp, #240]
  419ab0:	bl	41d068 <printf@plt+0x1b398>
  419ab4:	bl	4184e4 <printf@plt+0x16814>
  419ab8:	stur	x0, [x29, #-72]
  419abc:	ldur	x8, [x29, #-72]
  419ac0:	ldrb	w9, [x8]
  419ac4:	cmp	w9, #0x69
  419ac8:	b.eq	419ae4 <printf@plt+0x17e14>  // b.none
  419acc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419ad0:	add	x0, x0, #0x1e8
  419ad4:	ldr	x1, [sp, #240]
  419ad8:	ldr	x2, [sp, #240]
  419adc:	ldr	x3, [sp, #240]
  419ae0:	bl	41d068 <printf@plt+0x1b398>
  419ae4:	ldur	x8, [x29, #-72]
  419ae8:	str	x8, [sp, #144]
  419aec:	cbz	x8, 419af8 <printf@plt+0x17e28>
  419af0:	ldr	x0, [sp, #144]
  419af4:	bl	401b40 <_ZdaPv@plt>
  419af8:	bl	418c44 <printf@plt+0x16f74>
  419afc:	ldr	x8, [sp, #224]
  419b00:	ldr	x9, [x8]
  419b04:	cbnz	x9, 419b14 <printf@plt+0x17e44>
  419b08:	bl	406ebc <printf@plt+0x51ec>
  419b0c:	ldr	x8, [sp, #224]
  419b10:	str	x0, [x8]
  419b14:	ldurb	w8, [x29, #-13]
  419b18:	eor	w8, w8, #0x1
  419b1c:	tbnz	w8, #0, 419b24 <printf@plt+0x17e54>
  419b20:	b	41a20c <printf@plt+0x1853c>
  419b24:	bl	418660 <printf@plt+0x16990>
  419b28:	stur	w0, [x29, #-104]
  419b2c:	ldur	w8, [x29, #-104]
  419b30:	sub	x0, x29, #0xc
  419b34:	stur	w8, [x29, #-12]
  419b38:	mov	w1, #0xffffffff            	// #-1
  419b3c:	bl	41a5ec <printf@plt+0x1891c>
  419b40:	tbnz	w0, #0, 419b48 <printf@plt+0x17e78>
  419b44:	b	419b4c <printf@plt+0x17e7c>
  419b48:	b	41a20c <printf@plt+0x1853c>
  419b4c:	sub	x0, x29, #0xc
  419b50:	bl	41a334 <printf@plt+0x18664>
  419b54:	subs	w8, w0, #0x23
  419b58:	mov	w9, w8
  419b5c:	ubfx	x9, x9, #0, #32
  419b60:	cmp	x9, #0x55
  419b64:	str	x9, [sp, #136]
  419b68:	b.hi	41a1cc <printf@plt+0x184fc>  // b.pmore
  419b6c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x4748>
  419b70:	add	x8, x8, #0xd14
  419b74:	ldr	x11, [sp, #136]
  419b78:	ldrsw	x10, [x8, x11, lsl #2]
  419b7c:	add	x9, x8, x10
  419b80:	br	x9
  419b84:	bl	4186f8 <printf@plt+0x16a28>
  419b88:	b	41a208 <printf@plt+0x18538>
  419b8c:	bl	4183c8 <printf@plt+0x166f8>
  419b90:	stur	w0, [x29, #-112]
  419b94:	ldur	x8, [x29, #-256]
  419b98:	ldr	w9, [x8]
  419b9c:	cmp	w9, #0x0
  419ba0:	cset	w9, gt
  419ba4:	tbnz	w9, #0, 419bb4 <printf@plt+0x17ee4>
  419ba8:	sub	x0, x29, #0xc
  419bac:	bl	41a2d4 <printf@plt+0x18604>
  419bb0:	bl	4178ec <printf@plt+0x15c1c>
  419bb4:	sub	x0, x29, #0x70
  419bb8:	bl	41a334 <printf@plt+0x18664>
  419bbc:	bl	401ba0 <isdigit@plt>
  419bc0:	cbnz	w0, 419bf4 <printf@plt+0x17f24>
  419bc4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419bc8:	add	x0, x0, #0x20b
  419bcc:	ldr	x1, [sp, #240]
  419bd0:	ldr	x2, [sp, #240]
  419bd4:	ldr	x3, [sp, #240]
  419bd8:	bl	41cf78 <printf@plt+0x1b2a8>
  419bdc:	sub	x0, x29, #0x74
  419be0:	mov	w8, wzr
  419be4:	mov	w1, w8
  419be8:	bl	41a39c <printf@plt+0x186cc>
  419bec:	ldur	w8, [x29, #-116]
  419bf0:	stur	w8, [x29, #-112]
  419bf4:	sub	x0, x29, #0xc
  419bf8:	bl	41a2d4 <printf@plt+0x18604>
  419bfc:	sub	x8, x29, #0x6b
  419c00:	sturb	w0, [x29, #-107]
  419c04:	sub	x0, x29, #0x70
  419c08:	str	x8, [sp, #128]
  419c0c:	bl	41a2d4 <printf@plt+0x18604>
  419c10:	ldr	x8, [sp, #128]
  419c14:	strb	w0, [x8, #1]
  419c18:	mov	w9, #0x0                   	// #0
  419c1c:	strb	w9, [x8, #2]
  419c20:	bl	401b50 <__errno_location@plt>
  419c24:	str	wzr, [x0]
  419c28:	ldr	x0, [sp, #128]
  419c2c:	mov	x8, xzr
  419c30:	mov	x1, x8
  419c34:	mov	w2, #0xa                   	// #10
  419c38:	bl	401970 <strtol@plt>
  419c3c:	stur	x0, [x29, #-128]
  419c40:	bl	401b50 <__errno_location@plt>
  419c44:	ldr	w9, [x0]
  419c48:	cbz	w9, 419c64 <printf@plt+0x17f94>
  419c4c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419c50:	add	x0, x0, #0x21a
  419c54:	ldr	x1, [sp, #240]
  419c58:	ldr	x2, [sp, #240]
  419c5c:	ldr	x3, [sp, #240]
  419c60:	bl	41cf78 <printf@plt+0x1b2a8>
  419c64:	ldur	x8, [x29, #-128]
  419c68:	stur	w8, [x29, #-132]
  419c6c:	ldur	w8, [x29, #-132]
  419c70:	ldr	x9, [sp, #232]
  419c74:	ldr	x10, [x9]
  419c78:	ldr	w11, [x10, #8]
  419c7c:	add	w8, w11, w8
  419c80:	str	w8, [x10, #8]
  419c84:	bl	4183c8 <printf@plt+0x166f8>
  419c88:	stur	w0, [x29, #-136]
  419c8c:	ldur	w8, [x29, #-136]
  419c90:	sub	x0, x29, #0x70
  419c94:	stur	w8, [x29, #-112]
  419c98:	bl	41a334 <printf@plt+0x18664>
  419c9c:	cmp	w0, #0xa
  419ca0:	b.eq	419cb8 <printf@plt+0x17fe8>  // b.none
  419ca4:	sub	x0, x29, #0x70
  419ca8:	bl	41a334 <printf@plt+0x18664>
  419cac:	mov	w8, #0xffffffff            	// #-1
  419cb0:	cmp	w0, w8
  419cb4:	b.ne	419cd4 <printf@plt+0x18004>  // b.any
  419cb8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419cbc:	add	x0, x0, #0x234
  419cc0:	ldr	x1, [sp, #240]
  419cc4:	ldr	x2, [sp, #240]
  419cc8:	ldr	x3, [sp, #240]
  419ccc:	bl	41cf78 <printf@plt+0x1b2a8>
  419cd0:	b	419d10 <printf@plt+0x18040>
  419cd4:	ldr	x8, [sp, #224]
  419cd8:	ldr	x0, [x8]
  419cdc:	sub	x9, x29, #0x70
  419ce0:	str	x0, [sp, #120]
  419ce4:	mov	x0, x9
  419ce8:	bl	41a654 <printf@plt+0x18984>
  419cec:	ldr	x8, [sp, #232]
  419cf0:	ldr	x2, [x8]
  419cf4:	ldr	x9, [sp, #120]
  419cf8:	str	w0, [sp, #116]
  419cfc:	mov	x0, x9
  419d00:	ldr	w1, [sp, #116]
  419d04:	mov	x10, xzr
  419d08:	mov	x3, x10
  419d0c:	bl	41aca0 <printf@plt+0x18fd0>
  419d10:	b	41a208 <printf@plt+0x18538>
  419d14:	ldur	x8, [x29, #-256]
  419d18:	ldr	w9, [x8]
  419d1c:	cmp	w9, #0x0
  419d20:	cset	w9, gt
  419d24:	tbnz	w9, #0, 419d34 <printf@plt+0x18064>
  419d28:	sub	x0, x29, #0xc
  419d2c:	bl	41a2d4 <printf@plt+0x18604>
  419d30:	bl	4178ec <printf@plt+0x15c1c>
  419d34:	bl	4183c8 <printf@plt+0x166f8>
  419d38:	sub	x8, x29, #0x8c
  419d3c:	stur	w0, [x29, #-140]
  419d40:	mov	x0, x8
  419d44:	mov	w1, #0xa                   	// #10
  419d48:	bl	41a4c8 <printf@plt+0x187f8>
  419d4c:	tbnz	w0, #0, 419d64 <printf@plt+0x18094>
  419d50:	sub	x0, x29, #0x8c
  419d54:	mov	w1, #0xffffffff            	// #-1
  419d58:	bl	41a5ec <printf@plt+0x1891c>
  419d5c:	tbnz	w0, #0, 419d64 <printf@plt+0x18094>
  419d60:	b	419d80 <printf@plt+0x180b0>
  419d64:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  419d68:	add	x0, x0, #0x250
  419d6c:	ldr	x1, [sp, #240]
  419d70:	ldr	x2, [sp, #240]
  419d74:	ldr	x3, [sp, #240]
  419d78:	bl	41cf78 <printf@plt+0x1b2a8>
  419d7c:	b	419dbc <printf@plt+0x180ec>
  419d80:	ldr	x8, [sp, #224]
  419d84:	ldr	x0, [x8]
  419d88:	sub	x9, x29, #0x8c
  419d8c:	str	x0, [sp, #104]
  419d90:	mov	x0, x9
  419d94:	bl	41a654 <printf@plt+0x18984>
  419d98:	ldr	x8, [sp, #232]
  419d9c:	ldr	x2, [x8]
  419da0:	ldr	x9, [sp, #104]
  419da4:	str	w0, [sp, #100]
  419da8:	mov	x0, x9
  419dac:	ldr	w1, [sp, #100]
  419db0:	mov	x10, xzr
  419db4:	mov	x3, x10
  419db8:	bl	41aca0 <printf@plt+0x18fd0>
  419dbc:	b	41a208 <printf@plt+0x18538>
  419dc0:	ldur	x8, [x29, #-256]
  419dc4:	ldr	w9, [x8]
  419dc8:	cmp	w9, #0x0
  419dcc:	cset	w9, gt
  419dd0:	tbnz	w9, #0, 419de0 <printf@plt+0x18110>
  419dd4:	sub	x0, x29, #0xc
  419dd8:	bl	41a2d4 <printf@plt+0x18604>
  419ddc:	bl	4178ec <printf@plt+0x15c1c>
  419de0:	bl	4184e4 <printf@plt+0x16814>
  419de4:	stur	x0, [x29, #-152]
  419de8:	ldr	x8, [sp, #224]
  419dec:	ldr	x0, [x8]
  419df0:	ldur	x1, [x29, #-152]
  419df4:	ldr	x9, [sp, #232]
  419df8:	ldr	x2, [x9]
  419dfc:	mov	x10, xzr
  419e00:	mov	x3, x10
  419e04:	bl	41afbc <printf@plt+0x192ec>
  419e08:	ldur	x8, [x29, #-152]
  419e0c:	str	x8, [sp, #88]
  419e10:	cbz	x8, 419e1c <printf@plt+0x1814c>
  419e14:	ldr	x0, [sp, #88]
  419e18:	bl	401b40 <_ZdaPv@plt>
  419e1c:	b	41a208 <printf@plt+0x18538>
  419e20:	ldur	x8, [x29, #-256]
  419e24:	ldr	w9, [x8]
  419e28:	cmp	w9, #0x0
  419e2c:	cset	w9, gt
  419e30:	tbnz	w9, #0, 419e40 <printf@plt+0x18170>
  419e34:	sub	x0, x29, #0xc
  419e38:	bl	41a2d4 <printf@plt+0x18604>
  419e3c:	bl	4178ec <printf@plt+0x15c1c>
  419e40:	bl	418ddc <printf@plt+0x1710c>
  419e44:	b	41a208 <printf@plt+0x18538>
  419e48:	bl	4179b0 <printf@plt+0x15ce0>
  419e4c:	ldr	x8, [sp, #232]
  419e50:	ldr	x9, [x8]
  419e54:	str	w0, [x9]
  419e58:	b	41a208 <printf@plt+0x18538>
  419e5c:	bl	418238 <printf@plt+0x16568>
  419e60:	stur	x0, [x29, #-160]
  419e64:	ldur	x0, [x29, #-160]
  419e68:	bl	4188f8 <printf@plt+0x16c28>
  419e6c:	ldur	x8, [x29, #-160]
  419e70:	str	x8, [sp, #80]
  419e74:	cbz	x8, 419e80 <printf@plt+0x181b0>
  419e78:	ldr	x0, [sp, #80]
  419e7c:	bl	401b40 <_ZdaPv@plt>
  419e80:	b	41a208 <printf@plt+0x18538>
  419e84:	bl	4179b0 <printf@plt+0x15ce0>
  419e88:	ldr	x8, [sp, #232]
  419e8c:	ldr	x9, [x8]
  419e90:	ldr	w10, [x9, #8]
  419e94:	add	w10, w10, w0
  419e98:	str	w10, [x9, #8]
  419e9c:	b	41a208 <printf@plt+0x18538>
  419ea0:	bl	4179b0 <printf@plt+0x15ce0>
  419ea4:	ldr	x8, [sp, #232]
  419ea8:	ldr	x9, [x8]
  419eac:	str	w0, [x9, #8]
  419eb0:	b	41a208 <printf@plt+0x18538>
  419eb4:	ldr	x8, [sp, #232]
  419eb8:	ldr	x9, [x8]
  419ebc:	ldr	x0, [x9, #24]
  419ec0:	bl	418c58 <printf@plt+0x16f88>
  419ec4:	ldr	x8, [sp, #224]
  419ec8:	ldr	x9, [x8]
  419ecc:	ldr	x10, [sp, #232]
  419ed0:	ldr	x1, [x10]
  419ed4:	ldr	x11, [x9]
  419ed8:	ldr	x11, [x11, #32]
  419edc:	mov	x0, x9
  419ee0:	blr	x11
  419ee4:	b	41a208 <printf@plt+0x18538>
  419ee8:	ldur	x8, [x29, #-256]
  419eec:	ldr	w9, [x8]
  419ef0:	cmp	w9, #0x0
  419ef4:	cset	w9, gt
  419ef8:	tbnz	w9, #0, 419f08 <printf@plt+0x18238>
  419efc:	sub	x0, x29, #0xc
  419f00:	bl	41a2d4 <printf@plt+0x18604>
  419f04:	bl	4178ec <printf@plt+0x15c1c>
  419f08:	ldr	x8, [sp, #224]
  419f0c:	ldr	x9, [x8]
  419f10:	ldr	x10, [x9]
  419f14:	ldr	x10, [x10, #72]
  419f18:	mov	x0, x9
  419f1c:	blr	x10
  419f20:	bl	4179b0 <printf@plt+0x15ce0>
  419f24:	bl	4179b0 <printf@plt+0x15ce0>
  419f28:	b	41a208 <printf@plt+0x18538>
  419f2c:	ldur	x8, [x29, #-256]
  419f30:	ldr	w9, [x8]
  419f34:	cmp	w9, #0x0
  419f38:	cset	w9, gt
  419f3c:	tbnz	w9, #0, 419f4c <printf@plt+0x1827c>
  419f40:	sub	x0, x29, #0xc
  419f44:	bl	41a2d4 <printf@plt+0x18604>
  419f48:	bl	4178ec <printf@plt+0x15c1c>
  419f4c:	ldr	x8, [sp, #224]
  419f50:	ldr	x9, [x8]
  419f54:	str	x9, [sp, #72]
  419f58:	bl	4179b0 <printf@plt+0x15ce0>
  419f5c:	ldr	x8, [sp, #232]
  419f60:	ldr	x2, [x8]
  419f64:	ldr	x9, [sp, #72]
  419f68:	ldr	x10, [x9]
  419f6c:	ldr	x10, [x10, #16]
  419f70:	str	w0, [sp, #68]
  419f74:	mov	x0, x9
  419f78:	ldr	w1, [sp, #68]
  419f7c:	mov	x11, xzr
  419f80:	mov	x3, x11
  419f84:	blr	x10
  419f88:	b	41a208 <printf@plt+0x18538>
  419f8c:	ldur	x8, [x29, #-256]
  419f90:	ldr	w9, [x8]
  419f94:	cmp	w9, #0x0
  419f98:	cset	w9, le
  419f9c:	tbnz	w9, #0, 419fc4 <printf@plt+0x182f4>
  419fa0:	ldr	x8, [sp, #224]
  419fa4:	ldr	x9, [x8]
  419fa8:	ldr	x10, [sp, #232]
  419fac:	ldr	x11, [x10]
  419fb0:	ldr	w1, [x11, #12]
  419fb4:	ldr	x11, [x9]
  419fb8:	ldr	x11, [x11, #56]
  419fbc:	mov	x0, x9
  419fc0:	blr	x11
  419fc4:	ldur	x8, [x29, #-256]
  419fc8:	ldr	w9, [x8]
  419fcc:	add	w9, w9, #0x1
  419fd0:	str	w9, [x8]
  419fd4:	ldr	x10, [sp, #224]
  419fd8:	ldr	x11, [x10]
  419fdc:	str	x11, [sp, #56]
  419fe0:	bl	4179b0 <printf@plt+0x15ce0>
  419fe4:	ldr	x8, [sp, #56]
  419fe8:	ldr	x10, [x8]
  419fec:	ldr	x10, [x10, #48]
  419ff0:	str	w0, [sp, #52]
  419ff4:	mov	x0, x8
  419ff8:	ldr	w1, [sp, #52]
  419ffc:	blr	x10
  41a000:	ldr	x8, [sp, #232]
  41a004:	ldr	x10, [x8]
  41a008:	str	wzr, [x10, #12]
  41a00c:	b	41a208 <printf@plt+0x18538>
  41a010:	bl	4179b0 <printf@plt+0x15ce0>
  41a014:	ldr	x8, [sp, #232]
  41a018:	ldr	x9, [x8]
  41a01c:	str	w0, [x9, #4]
  41a020:	ldr	x9, [x8]
  41a024:	ldr	w10, [x9, #16]
  41a028:	ldr	x9, [x8]
  41a02c:	ldr	w11, [x9, #4]
  41a030:	cmp	w10, w11
  41a034:	b.ne	41a044 <printf@plt+0x18374>  // b.any
  41a038:	ldr	x8, [sp, #232]
  41a03c:	ldr	x9, [x8]
  41a040:	str	wzr, [x9, #16]
  41a044:	b	41a208 <printf@plt+0x18538>
  41a048:	ldur	x8, [x29, #-256]
  41a04c:	ldr	w9, [x8]
  41a050:	cmp	w9, #0x0
  41a054:	cset	w9, gt
  41a058:	tbnz	w9, #0, 41a068 <printf@plt+0x18398>
  41a05c:	sub	x0, x29, #0xc
  41a060:	bl	41a2d4 <printf@plt+0x18604>
  41a064:	bl	4178ec <printf@plt+0x15c1c>
  41a068:	bl	4184e4 <printf@plt+0x16814>
  41a06c:	stur	x0, [x29, #-176]
  41a070:	stur	xzr, [x29, #-184]
  41a074:	ldur	x8, [x29, #-176]
  41a078:	ldur	x9, [x29, #-184]
  41a07c:	add	x10, x9, #0x1
  41a080:	stur	x10, [x29, #-184]
  41a084:	ldrb	w11, [x8, x9]
  41a088:	sturb	w11, [x29, #-161]
  41a08c:	cbz	w11, 41a0c8 <printf@plt+0x183f8>
  41a090:	ldr	x8, [sp, #224]
  41a094:	ldr	x0, [x8]
  41a098:	ldurb	w1, [x29, #-161]
  41a09c:	ldr	x9, [sp, #232]
  41a0a0:	ldr	x2, [x9]
  41a0a4:	sub	x3, x29, #0xbc
  41a0a8:	bl	41aca0 <printf@plt+0x18fd0>
  41a0ac:	ldur	w10, [x29, #-188]
  41a0b0:	ldr	x8, [sp, #232]
  41a0b4:	ldr	x9, [x8]
  41a0b8:	ldr	w11, [x9, #8]
  41a0bc:	add	w10, w11, w10
  41a0c0:	str	w10, [x9, #8]
  41a0c4:	b	41a074 <printf@plt+0x183a4>
  41a0c8:	ldur	x8, [x29, #-176]
  41a0cc:	str	x8, [sp, #40]
  41a0d0:	cbz	x8, 41a0dc <printf@plt+0x1840c>
  41a0d4:	ldr	x0, [sp, #40]
  41a0d8:	bl	401b40 <_ZdaPv@plt>
  41a0dc:	b	41a208 <printf@plt+0x18538>
  41a0e0:	ldur	x8, [x29, #-256]
  41a0e4:	ldr	w9, [x8]
  41a0e8:	cmp	w9, #0x0
  41a0ec:	cset	w9, gt
  41a0f0:	tbnz	w9, #0, 41a100 <printf@plt+0x18430>
  41a0f4:	sub	x0, x29, #0xc
  41a0f8:	bl	41a2d4 <printf@plt+0x18604>
  41a0fc:	bl	4178ec <printf@plt+0x15c1c>
  41a100:	bl	4179b0 <printf@plt+0x15ce0>
  41a104:	stur	w0, [x29, #-196]
  41a108:	bl	4184e4 <printf@plt+0x16814>
  41a10c:	stur	x0, [x29, #-208]
  41a110:	stur	xzr, [x29, #-216]
  41a114:	ldur	x8, [x29, #-208]
  41a118:	ldur	x9, [x29, #-216]
  41a11c:	add	x10, x9, #0x1
  41a120:	stur	x10, [x29, #-216]
  41a124:	ldrb	w11, [x8, x9]
  41a128:	sturb	w11, [x29, #-189]
  41a12c:	cbz	w11, 41a170 <printf@plt+0x184a0>
  41a130:	ldr	x8, [sp, #224]
  41a134:	ldr	x0, [x8]
  41a138:	ldurb	w1, [x29, #-189]
  41a13c:	ldr	x9, [sp, #232]
  41a140:	ldr	x2, [x9]
  41a144:	sub	x3, x29, #0xdc
  41a148:	bl	41aca0 <printf@plt+0x18fd0>
  41a14c:	ldur	w10, [x29, #-220]
  41a150:	ldur	w11, [x29, #-196]
  41a154:	add	w10, w10, w11
  41a158:	ldr	x8, [sp, #232]
  41a15c:	ldr	x9, [x8]
  41a160:	ldr	w11, [x9, #8]
  41a164:	add	w10, w11, w10
  41a168:	str	w10, [x9, #8]
  41a16c:	b	41a114 <printf@plt+0x18444>
  41a170:	ldur	x8, [x29, #-208]
  41a174:	str	x8, [sp, #32]
  41a178:	cbz	x8, 41a184 <printf@plt+0x184b4>
  41a17c:	ldr	x0, [sp, #32]
  41a180:	bl	401b40 <_ZdaPv@plt>
  41a184:	b	41a208 <printf@plt+0x18538>
  41a188:	bl	4179b0 <printf@plt+0x15ce0>
  41a18c:	ldr	x8, [sp, #232]
  41a190:	ldr	x9, [x8]
  41a194:	ldr	w10, [x9, #12]
  41a198:	add	w10, w10, w0
  41a19c:	str	w10, [x9, #12]
  41a1a0:	b	41a208 <printf@plt+0x18538>
  41a1a4:	bl	4179b0 <printf@plt+0x15ce0>
  41a1a8:	ldr	x8, [sp, #232]
  41a1ac:	ldr	x9, [x8]
  41a1b0:	str	w0, [x9, #12]
  41a1b4:	b	41a208 <printf@plt+0x18538>
  41a1b8:	b	41a208 <printf@plt+0x18538>
  41a1bc:	bl	419278 <printf@plt+0x175a8>
  41a1c0:	and	w8, w0, #0x1
  41a1c4:	sturb	w8, [x29, #-13]
  41a1c8:	b	41a208 <printf@plt+0x18538>
  41a1cc:	sub	x0, x29, #0xc
  41a1d0:	bl	41a654 <printf@plt+0x18984>
  41a1d4:	sub	x8, x29, #0xf0
  41a1d8:	str	w0, [sp, #28]
  41a1dc:	mov	x0, x8
  41a1e0:	ldr	w1, [sp, #28]
  41a1e4:	str	x8, [sp, #16]
  41a1e8:	bl	41cc80 <printf@plt+0x1afb0>
  41a1ec:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41a1f0:	add	x0, x0, #0x270
  41a1f4:	ldr	x1, [sp, #16]
  41a1f8:	ldr	x2, [sp, #240]
  41a1fc:	ldr	x3, [sp, #240]
  41a200:	bl	41d024 <printf@plt+0x1b354>
  41a204:	bl	4186f8 <printf@plt+0x16a28>
  41a208:	b	419b14 <printf@plt+0x17e44>
  41a20c:	ldur	x8, [x29, #-256]
  41a210:	ldr	w9, [x8]
  41a214:	cmp	w9, #0x0
  41a218:	cset	w9, le
  41a21c:	tbnz	w9, #0, 41a244 <printf@plt+0x18574>
  41a220:	ldr	x8, [sp, #224]
  41a224:	ldr	x9, [x8]
  41a228:	ldr	x10, [sp, #232]
  41a22c:	ldr	x11, [x10]
  41a230:	ldr	w1, [x11, #12]
  41a234:	ldr	x11, [x9]
  41a238:	ldr	x11, [x11, #56]
  41a23c:	mov	x0, x9
  41a240:	blr	x11
  41a244:	ldr	x8, [sp, #224]
  41a248:	ldr	x9, [x8]
  41a24c:	str	x9, [sp, #8]
  41a250:	cbz	x9, 41a268 <printf@plt+0x18598>
  41a254:	ldr	x8, [sp, #8]
  41a258:	ldr	x9, [x8]
  41a25c:	ldr	x9, [x9, #8]
  41a260:	mov	x0, x8
  41a264:	blr	x9
  41a268:	mov	x8, xzr
  41a26c:	ldr	x9, [sp, #224]
  41a270:	str	x8, [x9]
  41a274:	ldr	x8, [sp, #248]
  41a278:	ldr	x0, [x8]
  41a27c:	bl	401940 <fclose@plt>
  41a280:	ldurb	w10, [x29, #-13]
  41a284:	tbnz	w10, #0, 41a2a0 <printf@plt+0x185d0>
  41a288:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41a28c:	add	x0, x0, #0x28a
  41a290:	ldr	x1, [sp, #240]
  41a294:	ldr	x2, [sp, #240]
  41a298:	ldr	x3, [sp, #240]
  41a29c:	bl	41d024 <printf@plt+0x1b354>
  41a2a0:	bl	417860 <printf@plt+0x15b90>
  41a2a4:	add	sp, sp, #0x210
  41a2a8:	ldr	x28, [sp, #16]
  41a2ac:	ldp	x29, x30, [sp], #32
  41a2b0:	ret
  41a2b4:	ldur	x0, [x29, #-48]
  41a2b8:	bl	401c50 <_Unwind_Resume@plt>
  41a2bc:	sub	sp, sp, #0x10
  41a2c0:	str	x0, [sp, #8]
  41a2c4:	ldr	x8, [sp, #8]
  41a2c8:	str	wzr, [x8]
  41a2cc:	add	sp, sp, #0x10
  41a2d0:	ret
  41a2d4:	sub	sp, sp, #0x10
  41a2d8:	str	x0, [sp, #8]
  41a2dc:	ldr	x8, [sp, #8]
  41a2e0:	ldr	w9, [x8]
  41a2e4:	mov	w0, w9
  41a2e8:	add	sp, sp, #0x10
  41a2ec:	ret
  41a2f0:	sub	sp, sp, #0x10
  41a2f4:	mov	w8, #0x1                   	// #1
  41a2f8:	str	w0, [sp, #12]
  41a2fc:	ldr	w9, [sp, #12]
  41a300:	and	w9, w9, #0x1
  41a304:	mov	w10, wzr
  41a308:	cmp	w9, #0x1
  41a30c:	csel	w8, w8, w10, eq  // eq = none
  41a310:	and	w0, w8, #0x1
  41a314:	add	sp, sp, #0x10
  41a318:	ret
  41a31c:	sub	sp, sp, #0x10
  41a320:	str	x0, [sp, #8]
  41a324:	ldr	x8, [sp, #8]
  41a328:	ldr	x0, [x8, #8]
  41a32c:	add	sp, sp, #0x10
  41a330:	ret
  41a334:	sub	sp, sp, #0x10
  41a338:	str	x0, [sp, #8]
  41a33c:	ldr	x8, [sp, #8]
  41a340:	ldr	w0, [x8]
  41a344:	add	sp, sp, #0x10
  41a348:	ret
  41a34c:	sub	sp, sp, #0x30
  41a350:	stp	x29, x30, [sp, #32]
  41a354:	add	x29, sp, #0x20
  41a358:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  41a35c:	add	x8, x8, #0xfd8
  41a360:	sub	x0, x29, #0x4
  41a364:	ldr	x8, [x8]
  41a368:	str	x0, [sp, #16]
  41a36c:	mov	x0, x8
  41a370:	bl	401a80 <getc@plt>
  41a374:	ldr	x8, [sp, #16]
  41a378:	str	w0, [sp, #12]
  41a37c:	mov	x0, x8
  41a380:	ldr	w1, [sp, #12]
  41a384:	bl	41a39c <printf@plt+0x186cc>
  41a388:	ldur	w9, [x29, #-4]
  41a38c:	mov	w0, w9
  41a390:	ldp	x29, x30, [sp, #32]
  41a394:	add	sp, sp, #0x30
  41a398:	ret
  41a39c:	sub	sp, sp, #0x10
  41a3a0:	str	x0, [sp, #8]
  41a3a4:	str	w1, [sp, #4]
  41a3a8:	ldr	x8, [sp, #8]
  41a3ac:	ldr	w9, [sp, #4]
  41a3b0:	str	w9, [x8]
  41a3b4:	add	sp, sp, #0x10
  41a3b8:	ret
  41a3bc:	sub	sp, sp, #0x20
  41a3c0:	stp	x29, x30, [sp, #16]
  41a3c4:	add	x29, sp, #0x10
  41a3c8:	mov	w1, #0xffffffff            	// #-1
  41a3cc:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41a3d0:	add	x8, x8, #0xb28
  41a3d4:	sub	x9, x29, #0x4
  41a3d8:	stur	w0, [x29, #-4]
  41a3dc:	mov	x0, x9
  41a3e0:	str	x8, [sp]
  41a3e4:	bl	41a6a4 <printf@plt+0x189d4>
  41a3e8:	tbnz	w0, #0, 41a3f0 <printf@plt+0x18720>
  41a3ec:	b	41a434 <printf@plt+0x18764>
  41a3f0:	sub	x0, x29, #0x4
  41a3f4:	bl	41a334 <printf@plt+0x18664>
  41a3f8:	str	w0, [sp, #8]
  41a3fc:	ldr	w0, [sp, #8]
  41a400:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  41a404:	add	x8, x8, #0xfd8
  41a408:	ldr	x1, [x8]
  41a40c:	bl	4018b0 <ungetc@plt>
  41a410:	mov	w9, #0xffffffff            	// #-1
  41a414:	cmp	w0, w9
  41a418:	b.ne	41a434 <printf@plt+0x18764>  // b.any
  41a41c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41a420:	add	x0, x0, #0x2b7
  41a424:	ldr	x1, [sp]
  41a428:	ldr	x2, [sp]
  41a42c:	ldr	x3, [sp]
  41a430:	bl	41d068 <printf@plt+0x1b398>
  41a434:	ldp	x29, x30, [sp, #16]
  41a438:	add	sp, sp, #0x20
  41a43c:	ret
  41a440:	sub	sp, sp, #0x30
  41a444:	stp	x29, x30, [sp, #32]
  41a448:	add	x29, sp, #0x20
  41a44c:	mov	w1, #0x20                  	// #32
  41a450:	sub	x8, x29, #0x4
  41a454:	sub	x9, x29, #0x8
  41a458:	stur	w0, [x29, #-4]
  41a45c:	mov	x0, x9
  41a460:	str	x8, [sp, #8]
  41a464:	bl	41a39c <printf@plt+0x186cc>
  41a468:	ldur	w10, [x29, #-8]
  41a46c:	mov	w1, w10
  41a470:	ldr	x0, [sp, #8]
  41a474:	bl	41a670 <printf@plt+0x189a0>
  41a478:	mov	w10, #0x1                   	// #1
  41a47c:	str	w10, [sp, #4]
  41a480:	tbnz	w0, #0, 41a4a4 <printf@plt+0x187d4>
  41a484:	sub	x0, x29, #0xc
  41a488:	mov	w1, #0x9                   	// #9
  41a48c:	bl	41a39c <printf@plt+0x186cc>
  41a490:	ldur	w8, [x29, #-12]
  41a494:	mov	w1, w8
  41a498:	sub	x0, x29, #0x4
  41a49c:	bl	41a670 <printf@plt+0x189a0>
  41a4a0:	str	w0, [sp, #4]
  41a4a4:	ldr	w8, [sp, #4]
  41a4a8:	mov	w9, #0x1                   	// #1
  41a4ac:	mov	w10, wzr
  41a4b0:	tst	w8, #0x1
  41a4b4:	csel	w8, w9, w10, ne  // ne = any
  41a4b8:	and	w0, w8, #0x1
  41a4bc:	ldp	x29, x30, [sp, #32]
  41a4c0:	add	sp, sp, #0x30
  41a4c4:	ret
  41a4c8:	sub	sp, sp, #0x10
  41a4cc:	str	x0, [sp, #8]
  41a4d0:	strb	w1, [sp, #7]
  41a4d4:	ldr	x8, [sp, #8]
  41a4d8:	ldr	w9, [x8]
  41a4dc:	ldrb	w10, [sp, #7]
  41a4e0:	mov	w11, #0x1                   	// #1
  41a4e4:	mov	w12, wzr
  41a4e8:	cmp	w9, w10
  41a4ec:	csel	w9, w11, w12, eq  // eq = none
  41a4f0:	and	w0, w9, #0x1
  41a4f4:	add	sp, sp, #0x10
  41a4f8:	ret
  41a4fc:	sub	sp, sp, #0x10
  41a500:	str	x0, [sp, #8]
  41a504:	ldr	x8, [sp, #8]
  41a508:	ldr	x8, [x8, #8]
  41a50c:	mov	w9, wzr
  41a510:	mov	w10, #0x1                   	// #1
  41a514:	cmp	x8, #0x0
  41a518:	csel	w9, w9, w10, hi  // hi = pmore
  41a51c:	and	w0, w9, #0x1
  41a520:	add	sp, sp, #0x10
  41a524:	ret
  41a528:	sub	sp, sp, #0x30
  41a52c:	stp	x29, x30, [sp, #32]
  41a530:	add	x29, sp, #0x20
  41a534:	stur	w1, [x29, #-4]
  41a538:	str	x0, [sp, #16]
  41a53c:	ldr	x0, [sp, #16]
  41a540:	ldur	w8, [x29, #-4]
  41a544:	str	w8, [sp, #12]
  41a548:	ldr	w8, [sp, #12]
  41a54c:	mov	w1, w8
  41a550:	bl	41a670 <printf@plt+0x189a0>
  41a554:	eor	w8, w0, #0x1
  41a558:	and	w0, w8, #0x1
  41a55c:	ldp	x29, x30, [sp, #32]
  41a560:	add	sp, sp, #0x30
  41a564:	ret
  41a568:	sub	sp, sp, #0x30
  41a56c:	stp	x29, x30, [sp, #32]
  41a570:	add	x29, sp, #0x20
  41a574:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41a578:	add	x8, x8, #0xb28
  41a57c:	stur	x0, [x29, #-8]
  41a580:	str	x1, [sp, #16]
  41a584:	ldur	x9, [x29, #-8]
  41a588:	ldr	x10, [sp, #16]
  41a58c:	ldr	x11, [x9, #8]
  41a590:	cmp	x10, x11
  41a594:	str	x8, [sp, #8]
  41a598:	str	x9, [sp]
  41a59c:	b.cc	41a5b8 <printf@plt+0x188e8>  // b.lo, b.ul, b.last
  41a5a0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41a5a4:	add	x0, x0, #0x2a4
  41a5a8:	ldr	x1, [sp, #8]
  41a5ac:	ldr	x2, [sp, #8]
  41a5b0:	ldr	x3, [sp, #8]
  41a5b4:	bl	41d068 <printf@plt+0x1b398>
  41a5b8:	ldr	x8, [sp]
  41a5bc:	ldr	x9, [x8, #16]
  41a5c0:	ldr	x10, [sp, #16]
  41a5c4:	ldr	w0, [x9, x10, lsl #2]
  41a5c8:	ldp	x29, x30, [sp, #32]
  41a5cc:	add	sp, sp, #0x30
  41a5d0:	ret
  41a5d4:	sub	sp, sp, #0x10
  41a5d8:	str	x0, [sp, #8]
  41a5dc:	ldr	x8, [sp, #8]
  41a5e0:	ldr	x0, [x8, #16]
  41a5e4:	add	sp, sp, #0x10
  41a5e8:	ret
  41a5ec:	sub	sp, sp, #0x10
  41a5f0:	str	x0, [sp, #8]
  41a5f4:	str	w1, [sp, #4]
  41a5f8:	ldr	x8, [sp, #8]
  41a5fc:	ldr	w9, [x8]
  41a600:	ldr	w10, [sp, #4]
  41a604:	mov	w11, #0x1                   	// #1
  41a608:	mov	w12, wzr
  41a60c:	cmp	w9, w10
  41a610:	csel	w9, w11, w12, eq  // eq = none
  41a614:	and	w0, w9, #0x1
  41a618:	add	sp, sp, #0x10
  41a61c:	ret
  41a620:	sub	sp, sp, #0x20
  41a624:	stp	x29, x30, [sp, #16]
  41a628:	add	x29, sp, #0x10
  41a62c:	str	x0, [sp, #8]
  41a630:	strb	w1, [sp, #7]
  41a634:	ldr	x0, [sp, #8]
  41a638:	ldrb	w1, [sp, #7]
  41a63c:	bl	41a4c8 <printf@plt+0x187f8>
  41a640:	eor	w8, w0, #0x1
  41a644:	and	w0, w8, #0x1
  41a648:	ldp	x29, x30, [sp, #16]
  41a64c:	add	sp, sp, #0x20
  41a650:	ret
  41a654:	sub	sp, sp, #0x10
  41a658:	str	x0, [sp, #8]
  41a65c:	ldr	x8, [sp, #8]
  41a660:	ldr	w9, [x8]
  41a664:	mov	w0, w9
  41a668:	add	sp, sp, #0x10
  41a66c:	ret
  41a670:	sub	sp, sp, #0x10
  41a674:	str	w1, [sp, #12]
  41a678:	str	x0, [sp]
  41a67c:	ldr	x8, [sp]
  41a680:	ldr	w9, [x8]
  41a684:	ldr	w10, [sp, #12]
  41a688:	mov	w11, #0x1                   	// #1
  41a68c:	mov	w12, wzr
  41a690:	cmp	w9, w10
  41a694:	csel	w9, w11, w12, eq  // eq = none
  41a698:	and	w0, w9, #0x1
  41a69c:	add	sp, sp, #0x10
  41a6a0:	ret
  41a6a4:	sub	sp, sp, #0x20
  41a6a8:	stp	x29, x30, [sp, #16]
  41a6ac:	add	x29, sp, #0x10
  41a6b0:	str	x0, [sp, #8]
  41a6b4:	str	w1, [sp, #4]
  41a6b8:	ldr	x0, [sp, #8]
  41a6bc:	ldr	w1, [sp, #4]
  41a6c0:	bl	41a5ec <printf@plt+0x1891c>
  41a6c4:	eor	w8, w0, #0x1
  41a6c8:	and	w0, w8, #0x1
  41a6cc:	ldp	x29, x30, [sp, #16]
  41a6d0:	add	sp, sp, #0x20
  41a6d4:	ret
  41a6d8:	sub	sp, sp, #0x20
  41a6dc:	str	x0, [sp, #24]
  41a6e0:	str	x1, [sp, #16]
  41a6e4:	str	x2, [sp, #8]
  41a6e8:	ldr	x8, [sp, #24]
  41a6ec:	ldr	x9, [sp, #16]
  41a6f0:	str	x9, [x8]
  41a6f4:	ldr	x9, [sp, #8]
  41a6f8:	str	x9, [x8, #8]
  41a6fc:	add	sp, sp, #0x20
  41a700:	ret
  41a704:	sub	sp, sp, #0x10
  41a708:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41a70c:	add	x8, x8, #0x2d8
  41a710:	add	x8, x8, #0x10
  41a714:	mov	x9, xzr
  41a718:	str	x0, [sp, #8]
  41a71c:	ldr	x10, [sp, #8]
  41a720:	str	x8, [x10]
  41a724:	str	x9, [x10, #8]
  41a728:	str	x9, [x10, #16]
  41a72c:	str	wzr, [x10, #24]
  41a730:	add	sp, sp, #0x10
  41a734:	ret
  41a738:	sub	sp, sp, #0x50
  41a73c:	stp	x29, x30, [sp, #64]
  41a740:	add	x29, sp, #0x40
  41a744:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41a748:	add	x8, x8, #0x2d8
  41a74c:	add	x8, x8, #0x10
  41a750:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41a754:	add	x9, x9, #0xb28
  41a758:	stur	x0, [x29, #-8]
  41a75c:	ldur	x10, [x29, #-8]
  41a760:	str	x8, [x10]
  41a764:	ldr	x8, [x10, #16]
  41a768:	stur	x9, [x29, #-24]
  41a76c:	str	x10, [sp, #32]
  41a770:	str	x8, [sp, #24]
  41a774:	cbz	x8, 41a780 <printf@plt+0x18ab0>
  41a778:	ldr	x0, [sp, #24]
  41a77c:	bl	401b40 <_ZdaPv@plt>
  41a780:	ldr	x8, [sp, #32]
  41a784:	ldr	x9, [x8, #8]
  41a788:	cbz	x9, 41a7e0 <printf@plt+0x18b10>
  41a78c:	ldr	x8, [sp, #32]
  41a790:	ldr	x9, [x8, #8]
  41a794:	stur	x9, [x29, #-16]
  41a798:	ldr	x9, [x8, #8]
  41a79c:	ldr	x9, [x9, #8]
  41a7a0:	str	x9, [x8, #8]
  41a7a4:	ldur	x9, [x29, #-16]
  41a7a8:	ldr	x9, [x9]
  41a7ac:	str	x9, [sp, #16]
  41a7b0:	cbz	x9, 41a7c8 <printf@plt+0x18af8>
  41a7b4:	ldr	x8, [sp, #16]
  41a7b8:	ldr	x9, [x8]
  41a7bc:	ldr	x9, [x9, #8]
  41a7c0:	mov	x0, x8
  41a7c4:	blr	x9
  41a7c8:	ldur	x8, [x29, #-16]
  41a7cc:	str	x8, [sp, #8]
  41a7d0:	cbz	x8, 41a7dc <printf@plt+0x18b0c>
  41a7d4:	ldr	x0, [sp, #8]
  41a7d8:	bl	42588c <_ZdlPv@@Base>
  41a7dc:	b	41a780 <printf@plt+0x18ab0>
  41a7e0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41a7e4:	add	x8, x8, #0xf28
  41a7e8:	ldr	x0, [x8]
  41a7ec:	bl	401c60 <ferror@plt>
  41a7f0:	cbnz	w0, 41a81c <printf@plt+0x18b4c>
  41a7f4:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41a7f8:	add	x8, x8, #0xf28
  41a7fc:	ldr	x0, [x8]
  41a800:	bl	401b00 <fflush@plt>
  41a804:	str	w0, [sp, #4]
  41a808:	b	41a80c <printf@plt+0x18b3c>
  41a80c:	ldr	w8, [sp, #4]
  41a810:	cmp	w8, #0x0
  41a814:	cset	w9, ge  // ge = tcont
  41a818:	tbnz	w9, #0, 41a838 <printf@plt+0x18b68>
  41a81c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41a820:	add	x0, x0, #0x370
  41a824:	ldur	x1, [x29, #-24]
  41a828:	ldur	x2, [x29, #-24]
  41a82c:	ldur	x3, [x29, #-24]
  41a830:	bl	41d068 <printf@plt+0x1b398>
  41a834:	b	41a838 <printf@plt+0x18b68>
  41a838:	ldp	x29, x30, [sp, #64]
  41a83c:	add	sp, sp, #0x50
  41a840:	ret
  41a844:	bl	4127f4 <printf@plt+0x10b24>
  41a848:	sub	sp, sp, #0x10
  41a84c:	str	x0, [sp, #8]
  41a850:	brk	#0x1
  41a854:	sub	sp, sp, #0x60
  41a858:	stp	x29, x30, [sp, #80]
  41a85c:	add	x29, sp, #0x50
  41a860:	mov	w8, #0x64                  	// #100
  41a864:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41a868:	add	x9, x9, #0x37d
  41a86c:	stur	x0, [x29, #-8]
  41a870:	stur	w1, [x29, #-12]
  41a874:	stur	x2, [x29, #-24]
  41a878:	ldur	x10, [x29, #-8]
  41a87c:	ldur	w11, [x29, #-12]
  41a880:	cmp	w11, #0x0
  41a884:	cset	w11, ge  // ge = tcont
  41a888:	and	w0, w11, #0x1
  41a88c:	mov	w1, w8
  41a890:	mov	x2, x9
  41a894:	str	x10, [sp, #16]
  41a898:	bl	412800 <printf@plt+0x10b30>
  41a89c:	ldur	w8, [x29, #-12]
  41a8a0:	ldr	x9, [sp, #16]
  41a8a4:	ldr	w11, [x9, #24]
  41a8a8:	cmp	w8, w11
  41a8ac:	b.lt	41aa84 <printf@plt+0x18db4>  // b.tstop
  41a8b0:	ldr	x8, [sp, #16]
  41a8b4:	ldr	w9, [x8, #24]
  41a8b8:	cbnz	w9, 41a960 <printf@plt+0x18c90>
  41a8bc:	mov	w8, #0xa                   	// #10
  41a8c0:	ldr	x9, [sp, #16]
  41a8c4:	str	w8, [x9, #24]
  41a8c8:	ldr	w8, [x9, #24]
  41a8cc:	ldur	w10, [x29, #-12]
  41a8d0:	cmp	w8, w10
  41a8d4:	b.gt	41a8e8 <printf@plt+0x18c18>
  41a8d8:	ldur	w8, [x29, #-12]
  41a8dc:	add	w8, w8, #0x1
  41a8e0:	ldr	x9, [sp, #16]
  41a8e4:	str	w8, [x9, #24]
  41a8e8:	ldr	x8, [sp, #16]
  41a8ec:	ldrsw	x9, [x8, #24]
  41a8f0:	mov	x10, #0x8                   	// #8
  41a8f4:	mul	x11, x9, x10
  41a8f8:	umulh	x9, x9, x10
  41a8fc:	mov	x10, #0xffffffffffffffff    	// #-1
  41a900:	cmp	x9, #0x0
  41a904:	csel	x0, x10, x11, ne  // ne = any
  41a908:	bl	401880 <_Znam@plt>
  41a90c:	ldr	x8, [sp, #16]
  41a910:	str	x0, [x8, #16]
  41a914:	stur	wzr, [x29, #-28]
  41a918:	ldur	w8, [x29, #-28]
  41a91c:	ldr	x9, [sp, #16]
  41a920:	ldr	w10, [x9, #24]
  41a924:	cmp	w8, w10
  41a928:	b.ge	41a95c <printf@plt+0x18c8c>  // b.tcont
  41a92c:	ldr	x8, [sp, #16]
  41a930:	ldr	x9, [x8, #16]
  41a934:	ldursw	x10, [x29, #-28]
  41a938:	mov	x11, #0x8                   	// #8
  41a93c:	mul	x10, x11, x10
  41a940:	add	x9, x9, x10
  41a944:	mov	x10, xzr
  41a948:	str	x10, [x9]
  41a94c:	ldur	w8, [x29, #-28]
  41a950:	add	w8, w8, #0x1
  41a954:	stur	w8, [x29, #-28]
  41a958:	b	41a918 <printf@plt+0x18c48>
  41a95c:	b	41aa84 <printf@plt+0x18db4>
  41a960:	ldr	x8, [sp, #16]
  41a964:	ldr	x9, [x8, #16]
  41a968:	str	x9, [sp, #40]
  41a96c:	ldr	w10, [x8, #24]
  41a970:	str	w10, [sp, #36]
  41a974:	ldr	w10, [x8, #24]
  41a978:	mov	w11, #0x2                   	// #2
  41a97c:	mul	w10, w10, w11
  41a980:	str	w10, [x8, #24]
  41a984:	ldur	w10, [x29, #-12]
  41a988:	ldr	w11, [x8, #24]
  41a98c:	cmp	w10, w11
  41a990:	b.lt	41a9a4 <printf@plt+0x18cd4>  // b.tstop
  41a994:	ldur	w8, [x29, #-12]
  41a998:	add	w8, w8, #0x1
  41a99c:	ldr	x9, [sp, #16]
  41a9a0:	str	w8, [x9, #24]
  41a9a4:	ldr	x8, [sp, #16]
  41a9a8:	ldrsw	x9, [x8, #24]
  41a9ac:	mov	x10, #0x8                   	// #8
  41a9b0:	mul	x11, x9, x10
  41a9b4:	umulh	x9, x9, x10
  41a9b8:	mov	x10, #0xffffffffffffffff    	// #-1
  41a9bc:	cmp	x9, #0x0
  41a9c0:	csel	x0, x10, x11, ne  // ne = any
  41a9c4:	bl	401880 <_Znam@plt>
  41a9c8:	ldr	x8, [sp, #16]
  41a9cc:	str	x0, [x8, #16]
  41a9d0:	str	wzr, [sp, #32]
  41a9d4:	ldr	w8, [sp, #32]
  41a9d8:	ldr	w9, [sp, #36]
  41a9dc:	cmp	w8, w9
  41a9e0:	b.ge	41aa24 <printf@plt+0x18d54>  // b.tcont
  41a9e4:	ldr	x8, [sp, #40]
  41a9e8:	ldrsw	x9, [sp, #32]
  41a9ec:	mov	x10, #0x8                   	// #8
  41a9f0:	mul	x9, x10, x9
  41a9f4:	add	x8, x8, x9
  41a9f8:	ldr	x8, [x8]
  41a9fc:	ldr	x9, [sp, #16]
  41aa00:	ldr	x11, [x9, #16]
  41aa04:	ldrsw	x12, [sp, #32]
  41aa08:	mul	x10, x10, x12
  41aa0c:	add	x10, x11, x10
  41aa10:	str	x8, [x10]
  41aa14:	ldr	w8, [sp, #32]
  41aa18:	add	w8, w8, #0x1
  41aa1c:	str	w8, [sp, #32]
  41aa20:	b	41a9d4 <printf@plt+0x18d04>
  41aa24:	ldr	w8, [sp, #36]
  41aa28:	str	w8, [sp, #32]
  41aa2c:	ldr	w8, [sp, #32]
  41aa30:	ldr	x9, [sp, #16]
  41aa34:	ldr	w10, [x9, #24]
  41aa38:	cmp	w8, w10
  41aa3c:	b.ge	41aa70 <printf@plt+0x18da0>  // b.tcont
  41aa40:	ldr	x8, [sp, #16]
  41aa44:	ldr	x9, [x8, #16]
  41aa48:	ldrsw	x10, [sp, #32]
  41aa4c:	mov	x11, #0x8                   	// #8
  41aa50:	mul	x10, x11, x10
  41aa54:	add	x9, x9, x10
  41aa58:	mov	x10, xzr
  41aa5c:	str	x10, [x9]
  41aa60:	ldr	w8, [sp, #32]
  41aa64:	add	w8, w8, #0x1
  41aa68:	str	w8, [sp, #32]
  41aa6c:	b	41aa2c <printf@plt+0x18d5c>
  41aa70:	ldr	x8, [sp, #40]
  41aa74:	str	x8, [sp, #8]
  41aa78:	cbz	x8, 41aa84 <printf@plt+0x18db4>
  41aa7c:	ldr	x0, [sp, #8]
  41aa80:	bl	401b40 <_ZdaPv@plt>
  41aa84:	ldur	x1, [x29, #-24]
  41aa88:	ldr	x0, [sp, #16]
  41aa8c:	bl	41aac0 <printf@plt+0x18df0>
  41aa90:	str	x0, [sp, #24]
  41aa94:	ldr	x8, [sp, #24]
  41aa98:	ldr	x9, [sp, #16]
  41aa9c:	ldr	x10, [x9, #16]
  41aaa0:	ldursw	x11, [x29, #-12]
  41aaa4:	mov	x12, #0x8                   	// #8
  41aaa8:	mul	x11, x12, x11
  41aaac:	add	x10, x10, x11
  41aab0:	str	x8, [x10]
  41aab4:	ldp	x29, x30, [sp, #80]
  41aab8:	add	sp, sp, #0x60
  41aabc:	ret
  41aac0:	sub	sp, sp, #0x60
  41aac4:	stp	x29, x30, [sp, #80]
  41aac8:	add	x29, sp, #0x50
  41aacc:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41aad0:	add	x8, x8, #0xb28
  41aad4:	stur	x0, [x29, #-16]
  41aad8:	stur	x1, [x29, #-24]
  41aadc:	ldur	x9, [x29, #-16]
  41aae0:	ldr	x10, [x9, #8]
  41aae4:	stur	x10, [x29, #-32]
  41aae8:	str	x8, [sp, #16]
  41aaec:	str	x9, [sp, #8]
  41aaf0:	ldur	x8, [x29, #-32]
  41aaf4:	cbz	x8, 41ab30 <printf@plt+0x18e60>
  41aaf8:	ldur	x8, [x29, #-32]
  41aafc:	ldr	x0, [x8]
  41ab00:	bl	41ed3c <printf@plt+0x1d06c>
  41ab04:	ldur	x1, [x29, #-24]
  41ab08:	bl	401b80 <strcmp@plt>
  41ab0c:	cbnz	w0, 41ab20 <printf@plt+0x18e50>
  41ab10:	ldur	x8, [x29, #-32]
  41ab14:	ldr	x8, [x8]
  41ab18:	stur	x8, [x29, #-8]
  41ab1c:	b	41abc0 <printf@plt+0x18ef0>
  41ab20:	ldur	x8, [x29, #-32]
  41ab24:	ldr	x8, [x8, #8]
  41ab28:	stur	x8, [x29, #-32]
  41ab2c:	b	41aaf0 <printf@plt+0x18e20>
  41ab30:	ldur	x1, [x29, #-24]
  41ab34:	ldr	x8, [sp, #8]
  41ab38:	ldr	x9, [x8]
  41ab3c:	ldr	x9, [x9, #64]
  41ab40:	mov	x0, x8
  41ab44:	blr	x9
  41ab48:	str	x0, [sp, #40]
  41ab4c:	ldr	x8, [sp, #40]
  41ab50:	cbnz	x8, 41ab6c <printf@plt+0x18e9c>
  41ab54:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41ab58:	add	x0, x0, #0x39c
  41ab5c:	ldr	x1, [sp, #16]
  41ab60:	ldr	x2, [sp, #16]
  41ab64:	ldr	x3, [sp, #16]
  41ab68:	bl	41d068 <printf@plt+0x1b398>
  41ab6c:	mov	x0, #0x10                  	// #16
  41ab70:	bl	4257b4 <_Znwm@@Base>
  41ab74:	ldr	x1, [sp, #40]
  41ab78:	ldr	x8, [sp, #8]
  41ab7c:	ldr	x2, [x8, #8]
  41ab80:	str	x0, [sp]
  41ab84:	adrp	x9, 41a000 <printf@plt+0x18330>
  41ab88:	add	x9, x9, #0x6d8
  41ab8c:	blr	x9
  41ab90:	b	41ab94 <printf@plt+0x18ec4>
  41ab94:	ldr	x8, [sp]
  41ab98:	ldr	x9, [sp, #8]
  41ab9c:	str	x8, [x9, #8]
  41aba0:	ldr	x10, [sp, #40]
  41aba4:	stur	x10, [x29, #-8]
  41aba8:	b	41abc0 <printf@plt+0x18ef0>
  41abac:	str	x0, [sp, #32]
  41abb0:	str	w1, [sp, #28]
  41abb4:	ldr	x0, [sp]
  41abb8:	bl	42588c <_ZdlPv@@Base>
  41abbc:	b	41abd0 <printf@plt+0x18f00>
  41abc0:	ldur	x0, [x29, #-8]
  41abc4:	ldp	x29, x30, [sp, #80]
  41abc8:	add	sp, sp, #0x60
  41abcc:	ret
  41abd0:	ldr	x0, [sp, #32]
  41abd4:	bl	401c50 <_Unwind_Resume@plt>
  41abd8:	sub	sp, sp, #0x20
  41abdc:	stp	x29, x30, [sp, #16]
  41abe0:	add	x29, sp, #0x10
  41abe4:	mov	x8, xzr
  41abe8:	mov	w9, wzr
  41abec:	str	x0, [sp, #8]
  41abf0:	str	x1, [sp]
  41abf4:	ldr	x0, [sp]
  41abf8:	mov	x1, x8
  41abfc:	mov	w2, w9
  41ac00:	bl	41f474 <printf@plt+0x1d7a4>
  41ac04:	ldp	x29, x30, [sp, #16]
  41ac08:	add	sp, sp, #0x20
  41ac0c:	ret
  41ac10:	sub	sp, sp, #0x10
  41ac14:	str	x0, [sp, #8]
  41ac18:	add	sp, sp, #0x10
  41ac1c:	ret
  41ac20:	sub	sp, sp, #0x20
  41ac24:	str	x0, [sp, #24]
  41ac28:	str	x1, [sp, #16]
  41ac2c:	str	x2, [sp, #8]
  41ac30:	strb	w3, [sp, #7]
  41ac34:	add	sp, sp, #0x20
  41ac38:	ret
  41ac3c:	sub	sp, sp, #0x20
  41ac40:	str	x0, [sp, #24]
  41ac44:	str	x1, [sp, #16]
  41ac48:	str	x2, [sp, #8]
  41ac4c:	strb	w3, [sp, #7]
  41ac50:	add	sp, sp, #0x20
  41ac54:	ret
  41ac58:	sub	sp, sp, #0x30
  41ac5c:	str	x0, [sp, #40]
  41ac60:	str	w1, [sp, #36]
  41ac64:	str	x2, [sp, #24]
  41ac68:	str	w3, [sp, #20]
  41ac6c:	str	x4, [sp, #8]
  41ac70:	add	sp, sp, #0x30
  41ac74:	ret
  41ac78:	sub	sp, sp, #0x10
  41ac7c:	str	x0, [sp, #8]
  41ac80:	str	x1, [sp]
  41ac84:	add	sp, sp, #0x10
  41ac88:	ret
  41ac8c:	sub	sp, sp, #0x10
  41ac90:	str	x0, [sp, #8]
  41ac94:	str	x1, [sp]
  41ac98:	add	sp, sp, #0x10
  41ac9c:	ret
  41aca0:	sub	sp, sp, #0x60
  41aca4:	stp	x29, x30, [sp, #80]
  41aca8:	add	x29, sp, #0x50
  41acac:	mov	w8, #0x0                   	// #0
  41acb0:	mov	x9, xzr
  41acb4:	sub	x10, x29, #0x22
  41acb8:	add	x11, sp, #0x28
  41acbc:	add	x4, sp, #0x20
  41acc0:	stur	x0, [x29, #-8]
  41acc4:	sturb	w1, [x29, #-9]
  41acc8:	stur	x2, [x29, #-24]
  41accc:	stur	x3, [x29, #-32]
  41acd0:	ldur	x12, [x29, #-8]
  41acd4:	ldurb	w13, [x29, #-9]
  41acd8:	sturb	w13, [x29, #-34]
  41acdc:	strb	w8, [x10, #1]
  41ace0:	ldur	x2, [x29, #-24]
  41ace4:	mov	x0, x12
  41ace8:	mov	x1, x10
  41acec:	mov	x3, x11
  41acf0:	str	x9, [sp, #16]
  41acf4:	str	x12, [sp, #8]
  41acf8:	bl	41ad48 <printf@plt+0x19078>
  41acfc:	str	x0, [sp, #24]
  41ad00:	ldr	x1, [sp, #24]
  41ad04:	ldr	x2, [sp, #32]
  41ad08:	ldur	x3, [x29, #-24]
  41ad0c:	ldr	w4, [sp, #40]
  41ad10:	ldr	x9, [sp, #8]
  41ad14:	ldr	x10, [x9]
  41ad18:	ldr	x10, [x10, #96]
  41ad1c:	mov	x0, x9
  41ad20:	ldr	x5, [sp, #16]
  41ad24:	blr	x10
  41ad28:	ldur	x9, [x29, #-32]
  41ad2c:	cbz	x9, 41ad3c <printf@plt+0x1906c>
  41ad30:	ldr	w8, [sp, #40]
  41ad34:	ldur	x9, [x29, #-32]
  41ad38:	str	w8, [x9]
  41ad3c:	ldp	x29, x30, [sp, #80]
  41ad40:	add	sp, sp, #0x60
  41ad44:	ret
  41ad48:	sub	sp, sp, #0x120
  41ad4c:	stp	x29, x30, [sp, #256]
  41ad50:	str	x28, [sp, #272]
  41ad54:	add	x29, sp, #0x100
  41ad58:	sub	x8, x29, #0x20
  41ad5c:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41ad60:	add	x9, x9, #0xb28
  41ad64:	str	x0, [x8, #16]
  41ad68:	str	x1, [x8, #8]
  41ad6c:	str	x2, [x8]
  41ad70:	stur	x3, [x29, #-40]
  41ad74:	stur	x4, [x29, #-48]
  41ad78:	ldr	x10, [x8, #16]
  41ad7c:	ldr	x0, [x8, #8]
  41ad80:	str	x8, [sp, #80]
  41ad84:	str	x9, [sp, #72]
  41ad88:	str	x10, [sp, #64]
  41ad8c:	bl	425450 <printf@plt+0x23780>
  41ad90:	stur	x0, [x29, #-56]
  41ad94:	ldr	x8, [sp, #80]
  41ad98:	ldr	x9, [x8]
  41ad9c:	ldr	w11, [x9]
  41ada0:	stur	w11, [x29, #-60]
  41ada4:	ldur	w11, [x29, #-60]
  41ada8:	cmp	w11, #0x0
  41adac:	cset	w11, lt  // lt = tstop
  41adb0:	tbnz	w11, #0, 41adc8 <printf@plt+0x190f8>
  41adb4:	ldur	w8, [x29, #-60]
  41adb8:	ldr	x9, [sp, #64]
  41adbc:	ldr	w10, [x9, #24]
  41adc0:	cmp	w8, w10
  41adc4:	b.lt	41ae04 <printf@plt+0x19134>  // b.tstop
  41adc8:	ldur	w1, [x29, #-60]
  41adcc:	sub	x8, x29, #0x50
  41add0:	mov	x0, x8
  41add4:	str	x8, [sp, #56]
  41add8:	bl	41cc08 <printf@plt+0x1af38>
  41addc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41ade0:	add	x0, x0, #0x4bd
  41ade4:	ldr	x1, [sp, #56]
  41ade8:	ldr	x2, [sp, #72]
  41adec:	ldr	x3, [sp, #72]
  41adf0:	bl	41cf78 <printf@plt+0x1b2a8>
  41adf4:	mov	x8, xzr
  41adf8:	ldr	x9, [sp, #80]
  41adfc:	str	x8, [x9, #24]
  41ae00:	b	41afa4 <printf@plt+0x192d4>
  41ae04:	ldr	x8, [sp, #64]
  41ae08:	ldr	x9, [x8, #16]
  41ae0c:	ldursw	x10, [x29, #-60]
  41ae10:	mov	x11, #0x8                   	// #8
  41ae14:	mul	x10, x11, x10
  41ae18:	add	x9, x9, x10
  41ae1c:	ldr	x9, [x9]
  41ae20:	ldur	x10, [x29, #-48]
  41ae24:	str	x9, [x10]
  41ae28:	ldur	x9, [x29, #-48]
  41ae2c:	ldr	x9, [x9]
  41ae30:	cbnz	x9, 41ae70 <printf@plt+0x191a0>
  41ae34:	ldur	w1, [x29, #-60]
  41ae38:	sub	x8, x29, #0x60
  41ae3c:	mov	x0, x8
  41ae40:	str	x8, [sp, #48]
  41ae44:	bl	41cc08 <printf@plt+0x1af38>
  41ae48:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41ae4c:	add	x0, x0, #0x4d4
  41ae50:	ldr	x1, [sp, #48]
  41ae54:	ldr	x2, [sp, #72]
  41ae58:	ldr	x3, [sp, #72]
  41ae5c:	bl	41cf78 <printf@plt+0x1b2a8>
  41ae60:	mov	x8, xzr
  41ae64:	ldr	x9, [sp, #80]
  41ae68:	str	x8, [x9, #24]
  41ae6c:	b	41afa4 <printf@plt+0x192d4>
  41ae70:	ldur	x8, [x29, #-48]
  41ae74:	ldr	x0, [x8]
  41ae78:	ldur	x1, [x29, #-56]
  41ae7c:	bl	41de94 <printf@plt+0x1c1c4>
  41ae80:	cbnz	w0, 41af64 <printf@plt+0x19294>
  41ae84:	ldr	x8, [sp, #80]
  41ae88:	ldr	x9, [x8, #8]
  41ae8c:	ldrb	w10, [x9]
  41ae90:	cbz	w10, 41af00 <printf@plt+0x19230>
  41ae94:	ldr	x8, [sp, #80]
  41ae98:	ldr	x9, [x8, #8]
  41ae9c:	ldrb	w10, [x9, #1]
  41aea0:	cbnz	w10, 41af00 <printf@plt+0x19230>
  41aea4:	ldur	x8, [x29, #-48]
  41aea8:	ldr	x0, [x8]
  41aeac:	bl	41ed3c <printf@plt+0x1d06c>
  41aeb0:	sub	x8, x29, #0x70
  41aeb4:	str	x0, [sp, #40]
  41aeb8:	mov	x0, x8
  41aebc:	ldr	x1, [sp, #40]
  41aec0:	str	x8, [sp, #32]
  41aec4:	bl	41cba0 <printf@plt+0x1aed0>
  41aec8:	ldr	x8, [sp, #80]
  41aecc:	ldr	x9, [x8, #8]
  41aed0:	ldrb	w1, [x9]
  41aed4:	add	x9, sp, #0x80
  41aed8:	mov	x0, x9
  41aedc:	str	x9, [sp, #24]
  41aee0:	bl	41cc58 <printf@plt+0x1af88>
  41aee4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41aee8:	add	x0, x0, #0x51d
  41aeec:	ldr	x1, [sp, #32]
  41aef0:	ldr	x2, [sp, #24]
  41aef4:	ldr	x3, [sp, #72]
  41aef8:	bl	41cf78 <printf@plt+0x1b2a8>
  41aefc:	b	41af54 <printf@plt+0x19284>
  41af00:	ldur	x8, [x29, #-48]
  41af04:	ldr	x0, [x8]
  41af08:	bl	41ed3c <printf@plt+0x1d06c>
  41af0c:	add	x8, sp, #0x70
  41af10:	str	x0, [sp, #16]
  41af14:	mov	x0, x8
  41af18:	ldr	x1, [sp, #16]
  41af1c:	str	x8, [sp, #8]
  41af20:	bl	41cba0 <printf@plt+0x1aed0>
  41af24:	ldr	x8, [sp, #80]
  41af28:	ldr	x1, [x8, #8]
  41af2c:	add	x9, sp, #0x60
  41af30:	mov	x0, x9
  41af34:	str	x9, [sp]
  41af38:	bl	41cba0 <printf@plt+0x1aed0>
  41af3c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41af40:	add	x0, x0, #0x54d
  41af44:	ldr	x1, [sp, #8]
  41af48:	ldr	x2, [sp]
  41af4c:	ldr	x3, [sp, #72]
  41af50:	bl	41cf78 <printf@plt+0x1b2a8>
  41af54:	mov	x8, xzr
  41af58:	ldr	x9, [sp, #80]
  41af5c:	str	x8, [x9, #24]
  41af60:	b	41afa4 <printf@plt+0x192d4>
  41af64:	ldur	x8, [x29, #-48]
  41af68:	ldr	x0, [x8]
  41af6c:	ldur	x1, [x29, #-56]
  41af70:	ldr	x8, [sp, #80]
  41af74:	ldr	x9, [x8]
  41af78:	ldr	w2, [x9, #4]
  41af7c:	bl	41e078 <printf@plt+0x1c3a8>
  41af80:	str	w0, [sp, #92]
  41af84:	ldur	x8, [x29, #-40]
  41af88:	cbz	x8, 41af98 <printf@plt+0x192c8>
  41af8c:	ldr	w8, [sp, #92]
  41af90:	ldur	x9, [x29, #-40]
  41af94:	str	w8, [x9]
  41af98:	ldur	x8, [x29, #-56]
  41af9c:	ldr	x9, [sp, #80]
  41afa0:	str	x8, [x9, #24]
  41afa4:	ldr	x8, [sp, #80]
  41afa8:	ldr	x0, [x8, #24]
  41afac:	ldr	x28, [sp, #272]
  41afb0:	ldp	x29, x30, [sp, #256]
  41afb4:	add	sp, sp, #0x120
  41afb8:	ret
  41afbc:	sub	sp, sp, #0x50
  41afc0:	stp	x29, x30, [sp, #64]
  41afc4:	add	x29, sp, #0x40
  41afc8:	add	x4, sp, #0x18
  41afcc:	add	x8, sp, #0x14
  41afd0:	stur	x0, [x29, #-8]
  41afd4:	stur	x1, [x29, #-16]
  41afd8:	stur	x2, [x29, #-24]
  41afdc:	str	x3, [sp, #32]
  41afe0:	ldur	x9, [x29, #-8]
  41afe4:	ldur	x1, [x29, #-16]
  41afe8:	ldur	x2, [x29, #-24]
  41afec:	mov	x0, x9
  41aff0:	mov	x3, x8
  41aff4:	str	x9, [sp]
  41aff8:	bl	41ad48 <printf@plt+0x19078>
  41affc:	str	x0, [sp, #8]
  41b000:	ldr	x8, [sp, #8]
  41b004:	cbz	x8, 41b044 <printf@plt+0x19374>
  41b008:	ldr	x1, [sp, #8]
  41b00c:	ldr	x2, [sp, #24]
  41b010:	ldur	x3, [x29, #-24]
  41b014:	ldr	w4, [sp, #20]
  41b018:	ldur	x5, [x29, #-16]
  41b01c:	ldr	x8, [sp]
  41b020:	ldr	x9, [x8]
  41b024:	ldr	x9, [x9, #96]
  41b028:	mov	x0, x8
  41b02c:	blr	x9
  41b030:	ldr	x8, [sp, #32]
  41b034:	cbz	x8, 41b044 <printf@plt+0x19374>
  41b038:	ldr	w8, [sp, #20]
  41b03c:	ldr	x9, [sp, #32]
  41b040:	str	w8, [x9]
  41b044:	ldp	x29, x30, [sp, #64]
  41b048:	add	sp, sp, #0x50
  41b04c:	ret
  41b050:	sub	sp, sp, #0xd0
  41b054:	stp	x29, x30, [sp, #192]
  41b058:	add	x29, sp, #0xc0
  41b05c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41b060:	add	x8, x8, #0xb28
  41b064:	stur	x0, [x29, #-8]
  41b068:	stur	w1, [x29, #-12]
  41b06c:	stur	x2, [x29, #-24]
  41b070:	stur	x3, [x29, #-32]
  41b074:	ldur	x9, [x29, #-8]
  41b078:	ldur	w0, [x29, #-12]
  41b07c:	str	x8, [sp, #56]
  41b080:	str	x9, [sp, #48]
  41b084:	bl	425420 <printf@plt+0x23750>
  41b088:	stur	x0, [x29, #-40]
  41b08c:	ldur	x8, [x29, #-24]
  41b090:	ldr	w10, [x8]
  41b094:	stur	w10, [x29, #-44]
  41b098:	ldur	w10, [x29, #-44]
  41b09c:	cmp	w10, #0x0
  41b0a0:	cset	w10, lt  // lt = tstop
  41b0a4:	tbnz	w10, #0, 41b0bc <printf@plt+0x193ec>
  41b0a8:	ldur	w8, [x29, #-44]
  41b0ac:	ldr	x9, [sp, #48]
  41b0b0:	ldr	w10, [x9, #24]
  41b0b4:	cmp	w8, w10
  41b0b8:	b.lt	41b0ec <printf@plt+0x1941c>  // b.tstop
  41b0bc:	ldur	w1, [x29, #-44]
  41b0c0:	sub	x8, x29, #0x40
  41b0c4:	mov	x0, x8
  41b0c8:	str	x8, [sp, #40]
  41b0cc:	bl	41cc08 <printf@plt+0x1af38>
  41b0d0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41b0d4:	add	x0, x0, #0x4bd
  41b0d8:	ldr	x1, [sp, #40]
  41b0dc:	ldr	x2, [sp, #56]
  41b0e0:	ldr	x3, [sp, #56]
  41b0e4:	bl	41cf78 <printf@plt+0x1b2a8>
  41b0e8:	b	41b1fc <printf@plt+0x1952c>
  41b0ec:	ldr	x8, [sp, #48]
  41b0f0:	ldr	x9, [x8, #16]
  41b0f4:	ldursw	x10, [x29, #-44]
  41b0f8:	mov	x11, #0x8                   	// #8
  41b0fc:	mul	x10, x11, x10
  41b100:	add	x9, x9, x10
  41b104:	ldr	x9, [x9]
  41b108:	stur	x9, [x29, #-72]
  41b10c:	ldur	x9, [x29, #-72]
  41b110:	cbnz	x9, 41b144 <printf@plt+0x19474>
  41b114:	ldur	w1, [x29, #-44]
  41b118:	sub	x8, x29, #0x58
  41b11c:	mov	x0, x8
  41b120:	str	x8, [sp, #32]
  41b124:	bl	41cc08 <printf@plt+0x1af38>
  41b128:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41b12c:	add	x0, x0, #0x4d4
  41b130:	ldr	x1, [sp, #32]
  41b134:	ldr	x2, [sp, #56]
  41b138:	ldr	x3, [sp, #56]
  41b13c:	bl	41cf78 <printf@plt+0x1b2a8>
  41b140:	b	41b1fc <printf@plt+0x1952c>
  41b144:	ldur	x0, [x29, #-72]
  41b148:	ldur	x1, [x29, #-40]
  41b14c:	bl	41de94 <printf@plt+0x1c1c4>
  41b150:	cbnz	w0, 41b1a4 <printf@plt+0x194d4>
  41b154:	ldur	x0, [x29, #-72]
  41b158:	bl	41ed3c <printf@plt+0x1d06c>
  41b15c:	add	x8, sp, #0x58
  41b160:	str	x0, [sp, #24]
  41b164:	mov	x0, x8
  41b168:	ldr	x1, [sp, #24]
  41b16c:	str	x8, [sp, #16]
  41b170:	bl	41cba0 <printf@plt+0x1aed0>
  41b174:	ldur	w1, [x29, #-12]
  41b178:	add	x8, sp, #0x48
  41b17c:	mov	x0, x8
  41b180:	str	x8, [sp, #8]
  41b184:	bl	41cc08 <printf@plt+0x1af38>
  41b188:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  41b18c:	add	x0, x0, #0x4ec
  41b190:	ldr	x1, [sp, #16]
  41b194:	ldr	x2, [sp, #8]
  41b198:	ldr	x3, [sp, #56]
  41b19c:	bl	41cf78 <printf@plt+0x1b2a8>
  41b1a0:	b	41b1fc <printf@plt+0x1952c>
  41b1a4:	ldur	x0, [x29, #-72]
  41b1a8:	ldur	x1, [x29, #-40]
  41b1ac:	ldur	x8, [x29, #-24]
  41b1b0:	ldr	w2, [x8, #4]
  41b1b4:	bl	41e078 <printf@plt+0x1c3a8>
  41b1b8:	str	w0, [sp, #68]
  41b1bc:	ldur	x8, [x29, #-32]
  41b1c0:	cbz	x8, 41b1d0 <printf@plt+0x19500>
  41b1c4:	ldr	w8, [sp, #68]
  41b1c8:	ldur	x9, [x29, #-32]
  41b1cc:	str	w8, [x9]
  41b1d0:	ldur	x1, [x29, #-40]
  41b1d4:	ldur	x2, [x29, #-72]
  41b1d8:	ldur	x3, [x29, #-24]
  41b1dc:	ldr	w4, [sp, #68]
  41b1e0:	ldr	x8, [sp, #48]
  41b1e4:	ldr	x9, [x8]
  41b1e8:	ldr	x9, [x9, #96]
  41b1ec:	mov	x0, x8
  41b1f0:	mov	x10, xzr
  41b1f4:	mov	x5, x10
  41b1f8:	blr	x9
  41b1fc:	ldp	x29, x30, [sp, #192]
  41b200:	add	sp, sp, #0xd0
  41b204:	ret
  41b208:	sub	sp, sp, #0x20
  41b20c:	str	x0, [sp, #16]
  41b210:	str	w1, [sp, #12]
  41b214:	ldr	x8, [sp, #16]
  41b218:	ldr	w9, [sp, #12]
  41b21c:	cmp	w9, #0x0
  41b220:	cset	w9, lt  // lt = tstop
  41b224:	str	x8, [sp]
  41b228:	tbnz	w9, #0, 41b264 <printf@plt+0x19594>
  41b22c:	ldr	w8, [sp, #12]
  41b230:	ldr	x9, [sp]
  41b234:	ldr	w10, [x9, #24]
  41b238:	cmp	w8, w10
  41b23c:	b.ge	41b264 <printf@plt+0x19594>  // b.tcont
  41b240:	ldr	x8, [sp]
  41b244:	ldr	x9, [x8, #16]
  41b248:	ldrsw	x10, [sp, #12]
  41b24c:	mov	x11, #0x8                   	// #8
  41b250:	mul	x10, x11, x10
  41b254:	add	x9, x9, x10
  41b258:	ldr	x9, [x9]
  41b25c:	str	x9, [sp, #24]
  41b260:	b	41b26c <printf@plt+0x1959c>
  41b264:	mov	x8, xzr
  41b268:	str	x8, [sp, #24]
  41b26c:	ldr	x0, [sp, #24]
  41b270:	add	sp, sp, #0x20
  41b274:	ret
  41b278:	sub	sp, sp, #0x30
  41b27c:	stp	x29, x30, [sp, #32]
  41b280:	add	x29, sp, #0x20
  41b284:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  41b288:	add	x8, x8, #0x40
  41b28c:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41b290:	add	x9, x9, #0xf30
  41b294:	stur	w0, [x29, #-4]
  41b298:	str	x1, [sp, #16]
  41b29c:	ldr	x8, [x8]
  41b2a0:	str	x9, [sp, #8]
  41b2a4:	cbz	x8, 41b2c8 <printf@plt+0x195f8>
  41b2a8:	ldr	x8, [sp, #8]
  41b2ac:	ldr	x0, [x8]
  41b2b0:	adrp	x9, 448000 <stderr@@GLIBC_2.17+0x40d0>
  41b2b4:	add	x9, x9, #0x40
  41b2b8:	ldr	x2, [x9]
  41b2bc:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41b2c0:	add	x1, x1, #0x3b4
  41b2c4:	bl	4018f0 <fprintf@plt>
  41b2c8:	ldr	x8, [sp, #8]
  41b2cc:	ldr	x0, [x8]
  41b2d0:	ldur	w2, [x29, #-4]
  41b2d4:	ldr	x3, [sp, #16]
  41b2d8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41b2dc:	add	x1, x1, #0x3b9
  41b2e0:	bl	4018f0 <fprintf@plt>
  41b2e4:	ldr	x8, [sp, #8]
  41b2e8:	ldr	x9, [x8]
  41b2ec:	mov	x0, x9
  41b2f0:	bl	401b00 <fflush@plt>
  41b2f4:	bl	401bf0 <abort@plt>
  41b2f8:	sub	sp, sp, #0x30
  41b2fc:	stp	x29, x30, [sp, #32]
  41b300:	add	x29, sp, #0x20
  41b304:	stur	x0, [x29, #-8]
  41b308:	str	x1, [sp, #16]
  41b30c:	ldur	x8, [x29, #-8]
  41b310:	add	x0, x8, #0x20
  41b314:	str	x8, [sp, #8]
  41b318:	bl	41c4f4 <printf@plt+0x1a824>
  41b31c:	ldr	x8, [sp, #16]
  41b320:	ldr	x8, [x8, #32]
  41b324:	ldr	x9, [sp, #8]
  41b328:	str	x8, [x9, #32]
  41b32c:	ldr	x8, [sp, #16]
  41b330:	ldr	w10, [x8]
  41b334:	str	w10, [x9]
  41b338:	ldr	x8, [sp, #16]
  41b33c:	ldr	w10, [x8, #4]
  41b340:	str	w10, [x9, #4]
  41b344:	ldr	x8, [sp, #16]
  41b348:	ldr	w10, [x8, #8]
  41b34c:	str	w10, [x9, #8]
  41b350:	ldr	x8, [sp, #16]
  41b354:	ldr	w10, [x8, #12]
  41b358:	str	w10, [x9, #12]
  41b35c:	ldr	x8, [sp, #16]
  41b360:	ldr	w10, [x8, #16]
  41b364:	str	w10, [x9, #16]
  41b368:	ldp	x29, x30, [sp, #32]
  41b36c:	add	sp, sp, #0x30
  41b370:	ret
  41b374:	sub	sp, sp, #0x10
  41b378:	str	x0, [sp, #8]
  41b37c:	add	sp, sp, #0x10
  41b380:	ret
  41b384:	sub	sp, sp, #0x30
  41b388:	str	x0, [sp, #32]
  41b38c:	str	x1, [sp, #24]
  41b390:	ldr	x8, [sp, #32]
  41b394:	ldr	w9, [x8]
  41b398:	ldr	x10, [sp, #24]
  41b39c:	ldr	w11, [x10]
  41b3a0:	cmp	w9, w11
  41b3a4:	str	x8, [sp, #16]
  41b3a8:	b.eq	41b3b4 <printf@plt+0x196e4>  // b.none
  41b3ac:	str	wzr, [sp, #44]
  41b3b0:	b	41b52c <printf@plt+0x1985c>
  41b3b4:	ldr	x8, [sp, #16]
  41b3b8:	ldr	w9, [x8]
  41b3bc:	subs	w9, w9, #0x0
  41b3c0:	mov	w10, w9
  41b3c4:	ubfx	x10, x10, #0, #32
  41b3c8:	cmp	x10, #0x4
  41b3cc:	str	x10, [sp, #8]
  41b3d0:	b.hi	41b524 <printf@plt+0x19854>  // b.pmore
  41b3d4:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41b3d8:	add	x8, x8, #0x3e4
  41b3dc:	ldr	x11, [sp, #8]
  41b3e0:	ldrsw	x10, [x8, x11, lsl #2]
  41b3e4:	add	x9, x8, x10
  41b3e8:	br	x9
  41b3ec:	b	41b524 <printf@plt+0x19854>
  41b3f0:	ldr	x8, [sp, #16]
  41b3f4:	ldr	w9, [x8, #4]
  41b3f8:	ldr	x10, [sp, #24]
  41b3fc:	ldr	w11, [x10, #4]
  41b400:	cmp	w9, w11
  41b404:	b.ne	41b438 <printf@plt+0x19768>  // b.any
  41b408:	ldr	x8, [sp, #16]
  41b40c:	ldr	w9, [x8, #8]
  41b410:	ldr	x10, [sp, #24]
  41b414:	ldr	w11, [x10, #8]
  41b418:	cmp	w9, w11
  41b41c:	b.ne	41b438 <printf@plt+0x19768>  // b.any
  41b420:	ldr	x8, [sp, #16]
  41b424:	ldr	w9, [x8, #12]
  41b428:	ldr	x10, [sp, #24]
  41b42c:	ldr	w11, [x10, #12]
  41b430:	cmp	w9, w11
  41b434:	b.eq	41b440 <printf@plt+0x19770>  // b.none
  41b438:	str	wzr, [sp, #44]
  41b43c:	b	41b52c <printf@plt+0x1985c>
  41b440:	b	41b524 <printf@plt+0x19854>
  41b444:	ldr	x8, [sp, #16]
  41b448:	ldr	w9, [x8, #4]
  41b44c:	ldr	x10, [sp, #24]
  41b450:	ldr	w11, [x10, #4]
  41b454:	cmp	w9, w11
  41b458:	b.ne	41b4a4 <printf@plt+0x197d4>  // b.any
  41b45c:	ldr	x8, [sp, #16]
  41b460:	ldr	w9, [x8, #8]
  41b464:	ldr	x10, [sp, #24]
  41b468:	ldr	w11, [x10, #8]
  41b46c:	cmp	w9, w11
  41b470:	b.ne	41b4a4 <printf@plt+0x197d4>  // b.any
  41b474:	ldr	x8, [sp, #16]
  41b478:	ldr	w9, [x8, #12]
  41b47c:	ldr	x10, [sp, #24]
  41b480:	ldr	w11, [x10, #12]
  41b484:	cmp	w9, w11
  41b488:	b.ne	41b4a4 <printf@plt+0x197d4>  // b.any
  41b48c:	ldr	x8, [sp, #16]
  41b490:	ldr	w9, [x8, #16]
  41b494:	ldr	x10, [sp, #24]
  41b498:	ldr	w11, [x10, #16]
  41b49c:	cmp	w9, w11
  41b4a0:	b.eq	41b4ac <printf@plt+0x197dc>  // b.none
  41b4a4:	str	wzr, [sp, #44]
  41b4a8:	b	41b52c <printf@plt+0x1985c>
  41b4ac:	b	41b524 <printf@plt+0x19854>
  41b4b0:	ldr	x8, [sp, #16]
  41b4b4:	ldr	w9, [x8, #4]
  41b4b8:	ldr	x10, [sp, #24]
  41b4bc:	ldr	w11, [x10, #4]
  41b4c0:	cmp	w9, w11
  41b4c4:	b.eq	41b4d0 <printf@plt+0x19800>  // b.none
  41b4c8:	str	wzr, [sp, #44]
  41b4cc:	b	41b52c <printf@plt+0x1985c>
  41b4d0:	b	41b524 <printf@plt+0x19854>
  41b4d4:	ldr	x8, [sp, #16]
  41b4d8:	ldr	w9, [x8, #4]
  41b4dc:	ldr	x10, [sp, #24]
  41b4e0:	ldr	w11, [x10, #4]
  41b4e4:	cmp	w9, w11
  41b4e8:	b.ne	41b51c <printf@plt+0x1984c>  // b.any
  41b4ec:	ldr	x8, [sp, #16]
  41b4f0:	ldr	w9, [x8, #8]
  41b4f4:	ldr	x10, [sp, #24]
  41b4f8:	ldr	w11, [x10, #8]
  41b4fc:	cmp	w9, w11
  41b500:	b.ne	41b51c <printf@plt+0x1984c>  // b.any
  41b504:	ldr	x8, [sp, #16]
  41b508:	ldr	w9, [x8, #12]
  41b50c:	ldr	x10, [sp, #24]
  41b510:	ldr	w11, [x10, #12]
  41b514:	cmp	w9, w11
  41b518:	b.eq	41b524 <printf@plt+0x19854>  // b.none
  41b51c:	str	wzr, [sp, #44]
  41b520:	b	41b52c <printf@plt+0x1985c>
  41b524:	mov	w8, #0x1                   	// #1
  41b528:	str	w8, [sp, #44]
  41b52c:	ldr	w0, [sp, #44]
  41b530:	add	sp, sp, #0x30
  41b534:	ret
  41b538:	sub	sp, sp, #0x20
  41b53c:	stp	x29, x30, [sp, #16]
  41b540:	add	x29, sp, #0x10
  41b544:	str	x0, [sp, #8]
  41b548:	str	x1, [sp]
  41b54c:	ldr	x0, [sp, #8]
  41b550:	ldr	x1, [sp]
  41b554:	bl	41b384 <printf@plt+0x196b4>
  41b558:	cmp	w0, #0x0
  41b55c:	cset	w8, ne  // ne = any
  41b560:	eor	w8, w8, #0x1
  41b564:	and	w0, w8, #0x1
  41b568:	ldp	x29, x30, [sp, #16]
  41b56c:	add	sp, sp, #0x20
  41b570:	ret
  41b574:	sub	sp, sp, #0x10
  41b578:	str	x0, [sp, #8]
  41b57c:	str	x1, [sp]
  41b580:	ldr	x8, [sp, #8]
  41b584:	ldr	w9, [x8, #4]
  41b588:	ldr	x10, [sp]
  41b58c:	str	w9, [x10]
  41b590:	ldr	w9, [x8, #8]
  41b594:	ldr	x10, [sp]
  41b598:	str	w9, [x10, #4]
  41b59c:	ldr	w9, [x8, #12]
  41b5a0:	ldr	x10, [sp]
  41b5a4:	str	w9, [x10, #8]
  41b5a8:	ldr	w9, [x8, #16]
  41b5ac:	ldr	x10, [sp]
  41b5b0:	str	w9, [x10, #12]
  41b5b4:	ldr	w0, [x8]
  41b5b8:	add	sp, sp, #0x10
  41b5bc:	ret
  41b5c0:	sub	sp, sp, #0x10
  41b5c4:	str	x0, [sp, #8]
  41b5c8:	ldr	x8, [sp, #8]
  41b5cc:	str	wzr, [x8]
  41b5d0:	add	sp, sp, #0x10
  41b5d4:	ret
  41b5d8:	sub	sp, sp, #0x30
  41b5dc:	stp	x29, x30, [sp, #32]
  41b5e0:	add	x29, sp, #0x20
  41b5e4:	mov	w8, #0x3                   	// #3
  41b5e8:	mov	w9, #0xffff                	// #65535
  41b5ec:	stur	x0, [x29, #-8]
  41b5f0:	stur	w1, [x29, #-12]
  41b5f4:	str	w2, [sp, #16]
  41b5f8:	str	w3, [sp, #12]
  41b5fc:	ldur	x10, [x29, #-8]
  41b600:	str	w8, [x10]
  41b604:	ldur	w1, [x29, #-12]
  41b608:	mov	w0, w9
  41b60c:	str	w9, [sp, #8]
  41b610:	str	x10, [sp]
  41b614:	bl	41b654 <printf@plt+0x19984>
  41b618:	ldr	x10, [sp]
  41b61c:	str	w0, [x10, #4]
  41b620:	ldr	w1, [sp, #16]
  41b624:	ldr	w0, [sp, #8]
  41b628:	bl	41b654 <printf@plt+0x19984>
  41b62c:	ldr	x10, [sp]
  41b630:	str	w0, [x10, #8]
  41b634:	ldr	w1, [sp, #12]
  41b638:	ldr	w0, [sp, #8]
  41b63c:	bl	41b654 <printf@plt+0x19984>
  41b640:	ldr	x10, [sp]
  41b644:	str	w0, [x10, #12]
  41b648:	ldp	x29, x30, [sp, #32]
  41b64c:	add	sp, sp, #0x30
  41b650:	ret
  41b654:	sub	sp, sp, #0x10
  41b658:	str	w0, [sp, #8]
  41b65c:	str	w1, [sp, #4]
  41b660:	ldr	w8, [sp, #8]
  41b664:	ldr	w9, [sp, #4]
  41b668:	cmp	w8, w9
  41b66c:	b.cs	41b67c <printf@plt+0x199ac>  // b.hs, b.nlast
  41b670:	ldr	w8, [sp, #8]
  41b674:	str	w8, [sp, #12]
  41b678:	b	41b684 <printf@plt+0x199b4>
  41b67c:	ldr	w8, [sp, #4]
  41b680:	str	w8, [sp, #12]
  41b684:	ldr	w0, [sp, #12]
  41b688:	add	sp, sp, #0x10
  41b68c:	ret
  41b690:	sub	sp, sp, #0x30
  41b694:	stp	x29, x30, [sp, #32]
  41b698:	add	x29, sp, #0x20
  41b69c:	mov	w8, #0x1                   	// #1
  41b6a0:	mov	w9, #0xffff                	// #65535
  41b6a4:	stur	x0, [x29, #-8]
  41b6a8:	stur	w1, [x29, #-12]
  41b6ac:	str	w2, [sp, #16]
  41b6b0:	str	w3, [sp, #12]
  41b6b4:	ldur	x10, [x29, #-8]
  41b6b8:	str	w8, [x10]
  41b6bc:	ldur	w1, [x29, #-12]
  41b6c0:	mov	w0, w9
  41b6c4:	str	w9, [sp, #8]
  41b6c8:	str	x10, [sp]
  41b6cc:	bl	41b654 <printf@plt+0x19984>
  41b6d0:	ldr	x10, [sp]
  41b6d4:	str	w0, [x10, #4]
  41b6d8:	ldr	w1, [sp, #16]
  41b6dc:	ldr	w0, [sp, #8]
  41b6e0:	bl	41b654 <printf@plt+0x19984>
  41b6e4:	ldr	x10, [sp]
  41b6e8:	str	w0, [x10, #8]
  41b6ec:	ldr	w1, [sp, #12]
  41b6f0:	ldr	w0, [sp, #8]
  41b6f4:	bl	41b654 <printf@plt+0x19984>
  41b6f8:	ldr	x10, [sp]
  41b6fc:	str	w0, [x10, #12]
  41b700:	ldp	x29, x30, [sp, #32]
  41b704:	add	sp, sp, #0x30
  41b708:	ret
  41b70c:	sub	sp, sp, #0x40
  41b710:	stp	x29, x30, [sp, #48]
  41b714:	add	x29, sp, #0x30
  41b718:	mov	w8, #0x2                   	// #2
  41b71c:	mov	w9, #0xffff                	// #65535
  41b720:	stur	x0, [x29, #-8]
  41b724:	stur	w1, [x29, #-12]
  41b728:	stur	w2, [x29, #-16]
  41b72c:	stur	w3, [x29, #-20]
  41b730:	str	w4, [sp, #24]
  41b734:	ldur	x10, [x29, #-8]
  41b738:	str	w8, [x10]
  41b73c:	ldur	w1, [x29, #-12]
  41b740:	mov	w0, w9
  41b744:	str	w9, [sp, #20]
  41b748:	str	x10, [sp, #8]
  41b74c:	bl	41b654 <printf@plt+0x19984>
  41b750:	ldr	x10, [sp, #8]
  41b754:	str	w0, [x10, #4]
  41b758:	ldur	w1, [x29, #-16]
  41b75c:	ldr	w0, [sp, #20]
  41b760:	bl	41b654 <printf@plt+0x19984>
  41b764:	ldr	x10, [sp, #8]
  41b768:	str	w0, [x10, #8]
  41b76c:	ldur	w1, [x29, #-20]
  41b770:	ldr	w0, [sp, #20]
  41b774:	bl	41b654 <printf@plt+0x19984>
  41b778:	ldr	x10, [sp, #8]
  41b77c:	str	w0, [x10, #12]
  41b780:	ldr	w1, [sp, #24]
  41b784:	ldr	w0, [sp, #20]
  41b788:	bl	41b654 <printf@plt+0x19984>
  41b78c:	ldr	x10, [sp, #8]
  41b790:	str	w0, [x10, #16]
  41b794:	ldp	x29, x30, [sp, #48]
  41b798:	add	sp, sp, #0x40
  41b79c:	ret
  41b7a0:	sub	sp, sp, #0x30
  41b7a4:	stp	x29, x30, [sp, #32]
  41b7a8:	add	x29, sp, #0x20
  41b7ac:	mov	w8, #0x4                   	// #4
  41b7b0:	mov	w9, #0xffff                	// #65535
  41b7b4:	stur	x0, [x29, #-8]
  41b7b8:	stur	w1, [x29, #-12]
  41b7bc:	ldur	x10, [x29, #-8]
  41b7c0:	str	w8, [x10]
  41b7c4:	ldur	w1, [x29, #-12]
  41b7c8:	mov	w0, w9
  41b7cc:	str	x10, [sp, #8]
  41b7d0:	bl	41b654 <printf@plt+0x19984>
  41b7d4:	ldr	x10, [sp, #8]
  41b7d8:	str	w0, [x10, #4]
  41b7dc:	ldp	x29, x30, [sp, #32]
  41b7e0:	add	sp, sp, #0x30
  41b7e4:	ret
  41b7e8:	sub	sp, sp, #0x60
  41b7ec:	stp	x29, x30, [sp, #80]
  41b7f0:	add	x29, sp, #0x50
  41b7f4:	mov	x8, #0x2                   	// #2
  41b7f8:	stur	x0, [x29, #-16]
  41b7fc:	stur	w1, [x29, #-20]
  41b800:	stur	x2, [x29, #-32]
  41b804:	str	x3, [sp, #40]
  41b808:	ldur	x9, [x29, #-16]
  41b80c:	str	x8, [sp, #32]
  41b810:	ldur	w10, [x29, #-20]
  41b814:	str	w10, [x9]
  41b818:	ldur	x8, [x29, #-32]
  41b81c:	str	x8, [sp, #24]
  41b820:	ldr	x8, [sp, #24]
  41b824:	add	x8, x8, #0x1
  41b828:	str	x8, [sp, #24]
  41b82c:	ldr	x8, [sp, #24]
  41b830:	ldrb	w10, [x8]
  41b834:	cmp	w10, #0x23
  41b838:	str	x9, [sp, #8]
  41b83c:	b.ne	41b854 <printf@plt+0x19b84>  // b.any
  41b840:	mov	x8, #0x4                   	// #4
  41b844:	str	x8, [sp, #32]
  41b848:	ldr	x8, [sp, #24]
  41b84c:	add	x8, x8, #0x1
  41b850:	str	x8, [sp, #24]
  41b854:	str	xzr, [sp, #16]
  41b858:	ldr	x8, [sp, #16]
  41b85c:	ldr	x9, [sp, #40]
  41b860:	cmp	x8, x9
  41b864:	b.cs	41b8ec <printf@plt+0x19c1c>  // b.hs, b.nlast
  41b868:	mov	x8, #0x4                   	// #4
  41b86c:	ldr	x9, [sp, #8]
  41b870:	add	x10, x9, #0x4
  41b874:	ldr	x11, [sp, #16]
  41b878:	mul	x8, x8, x11
  41b87c:	add	x0, x10, x8
  41b880:	ldr	x1, [sp, #24]
  41b884:	ldr	x2, [sp, #32]
  41b888:	bl	41b904 <printf@plt+0x19c34>
  41b88c:	cbnz	w0, 41b898 <printf@plt+0x19bc8>
  41b890:	stur	wzr, [x29, #-4]
  41b894:	b	41b8f4 <printf@plt+0x19c24>
  41b898:	ldr	x8, [sp, #32]
  41b89c:	cmp	x8, #0x2
  41b8a0:	b.ne	41b8cc <printf@plt+0x19bfc>  // b.any
  41b8a4:	mov	x8, #0x4                   	// #4
  41b8a8:	ldr	x9, [sp, #8]
  41b8ac:	add	x10, x9, #0x4
  41b8b0:	ldr	x11, [sp, #16]
  41b8b4:	mul	x8, x8, x11
  41b8b8:	add	x8, x10, x8
  41b8bc:	ldr	w12, [x8]
  41b8c0:	mov	w13, #0x101                 	// #257
  41b8c4:	mul	w12, w12, w13
  41b8c8:	str	w12, [x8]
  41b8cc:	ldr	x8, [sp, #32]
  41b8d0:	ldr	x9, [sp, #24]
  41b8d4:	add	x8, x9, x8
  41b8d8:	str	x8, [sp, #24]
  41b8dc:	ldr	x8, [sp, #16]
  41b8e0:	add	x8, x8, #0x1
  41b8e4:	str	x8, [sp, #16]
  41b8e8:	b	41b858 <printf@plt+0x19b88>
  41b8ec:	mov	w8, #0x1                   	// #1
  41b8f0:	stur	w8, [x29, #-4]
  41b8f4:	ldur	w0, [x29, #-4]
  41b8f8:	ldp	x29, x30, [sp, #80]
  41b8fc:	add	sp, sp, #0x60
  41b900:	ret
  41b904:	sub	sp, sp, #0x40
  41b908:	stp	x29, x30, [sp, #48]
  41b90c:	add	x29, sp, #0x30
  41b910:	stur	x0, [x29, #-16]
  41b914:	str	x1, [sp, #24]
  41b918:	str	x2, [sp, #16]
  41b91c:	str	xzr, [sp, #8]
  41b920:	str	wzr, [sp, #4]
  41b924:	ldr	x8, [sp, #8]
  41b928:	ldr	x9, [sp, #16]
  41b92c:	mov	w10, #0x0                   	// #0
  41b930:	cmp	x8, x9
  41b934:	str	w10, [sp]
  41b938:	b.cs	41b960 <printf@plt+0x19c90>  // b.hs, b.nlast
  41b93c:	ldr	x8, [sp, #24]
  41b940:	ldr	x9, [sp, #8]
  41b944:	ldrb	w1, [x8, x9]
  41b948:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41b94c:	add	x0, x0, #0x421
  41b950:	bl	41c510 <printf@plt+0x1a840>
  41b954:	cmp	w0, #0x0
  41b958:	cset	w10, ne  // ne = any
  41b95c:	str	w10, [sp]
  41b960:	ldr	w8, [sp]
  41b964:	tbnz	w8, #0, 41b96c <printf@plt+0x19c9c>
  41b968:	b	41ba30 <printf@plt+0x19d60>
  41b96c:	ldr	x8, [sp, #24]
  41b970:	ldr	x9, [sp, #8]
  41b974:	ldrb	w1, [x8, x9]
  41b978:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41b97c:	add	x0, x0, #0x321
  41b980:	bl	41c510 <printf@plt+0x1a840>
  41b984:	cbz	w0, 41b9b0 <printf@plt+0x19ce0>
  41b988:	ldr	w8, [sp, #4]
  41b98c:	mov	w9, #0x10                  	// #16
  41b990:	mul	w8, w8, w9
  41b994:	ldr	x10, [sp, #24]
  41b998:	ldr	x11, [sp, #8]
  41b99c:	ldrb	w9, [x10, x11]
  41b9a0:	subs	w9, w9, #0x30
  41b9a4:	add	w8, w8, w9
  41b9a8:	str	w8, [sp, #4]
  41b9ac:	b	41ba20 <printf@plt+0x19d50>
  41b9b0:	ldr	x8, [sp, #24]
  41b9b4:	ldr	x9, [sp, #8]
  41b9b8:	ldrb	w1, [x8, x9]
  41b9bc:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41b9c0:	add	x0, x0, #0x121
  41b9c4:	bl	41c510 <printf@plt+0x1a840>
  41b9c8:	cbz	w0, 41b9f8 <printf@plt+0x19d28>
  41b9cc:	ldr	w8, [sp, #4]
  41b9d0:	mov	w9, #0x10                  	// #16
  41b9d4:	mul	w8, w8, w9
  41b9d8:	ldr	x10, [sp, #24]
  41b9dc:	ldr	x11, [sp, #8]
  41b9e0:	ldrb	w9, [x10, x11]
  41b9e4:	subs	w9, w9, #0x41
  41b9e8:	add	w8, w8, w9
  41b9ec:	add	w8, w8, #0xa
  41b9f0:	str	w8, [sp, #4]
  41b9f4:	b	41ba20 <printf@plt+0x19d50>
  41b9f8:	ldr	w8, [sp, #4]
  41b9fc:	mov	w9, #0x10                  	// #16
  41ba00:	mul	w8, w8, w9
  41ba04:	ldr	x10, [sp, #24]
  41ba08:	ldr	x11, [sp, #8]
  41ba0c:	ldrb	w9, [x10, x11]
  41ba10:	subs	w9, w9, #0x61
  41ba14:	add	w8, w8, w9
  41ba18:	add	w8, w8, #0xa
  41ba1c:	str	w8, [sp, #4]
  41ba20:	ldr	x8, [sp, #8]
  41ba24:	add	x8, x8, #0x1
  41ba28:	str	x8, [sp, #8]
  41ba2c:	b	41b924 <printf@plt+0x19c54>
  41ba30:	ldr	x8, [sp, #8]
  41ba34:	ldr	x9, [sp, #16]
  41ba38:	cmp	x8, x9
  41ba3c:	b.eq	41ba48 <printf@plt+0x19d78>  // b.none
  41ba40:	stur	wzr, [x29, #-4]
  41ba44:	b	41ba5c <printf@plt+0x19d8c>
  41ba48:	ldr	w8, [sp, #4]
  41ba4c:	ldur	x9, [x29, #-16]
  41ba50:	str	w8, [x9]
  41ba54:	mov	w8, #0x1                   	// #1
  41ba58:	stur	w8, [x29, #-4]
  41ba5c:	ldur	w0, [x29, #-4]
  41ba60:	ldp	x29, x30, [sp, #48]
  41ba64:	add	sp, sp, #0x40
  41ba68:	ret
  41ba6c:	sub	sp, sp, #0x20
  41ba70:	stp	x29, x30, [sp, #16]
  41ba74:	add	x29, sp, #0x10
  41ba78:	mov	w8, #0x3                   	// #3
  41ba7c:	mov	x3, #0x3                   	// #3
  41ba80:	str	x0, [sp, #8]
  41ba84:	str	x1, [sp]
  41ba88:	ldr	x0, [sp, #8]
  41ba8c:	ldr	x2, [sp]
  41ba90:	mov	w1, w8
  41ba94:	bl	41b7e8 <printf@plt+0x19b18>
  41ba98:	ldp	x29, x30, [sp, #16]
  41ba9c:	add	sp, sp, #0x20
  41baa0:	ret
  41baa4:	sub	sp, sp, #0x20
  41baa8:	stp	x29, x30, [sp, #16]
  41baac:	add	x29, sp, #0x10
  41bab0:	mov	w8, #0x1                   	// #1
  41bab4:	mov	x3, #0x3                   	// #3
  41bab8:	str	x0, [sp, #8]
  41babc:	str	x1, [sp]
  41bac0:	ldr	x0, [sp, #8]
  41bac4:	ldr	x2, [sp]
  41bac8:	mov	w1, w8
  41bacc:	bl	41b7e8 <printf@plt+0x19b18>
  41bad0:	ldp	x29, x30, [sp, #16]
  41bad4:	add	sp, sp, #0x20
  41bad8:	ret
  41badc:	sub	sp, sp, #0x20
  41bae0:	stp	x29, x30, [sp, #16]
  41bae4:	add	x29, sp, #0x10
  41bae8:	mov	w8, #0x2                   	// #2
  41baec:	mov	x3, #0x4                   	// #4
  41baf0:	str	x0, [sp, #8]
  41baf4:	str	x1, [sp]
  41baf8:	ldr	x0, [sp, #8]
  41bafc:	ldr	x2, [sp]
  41bb00:	mov	w1, w8
  41bb04:	bl	41b7e8 <printf@plt+0x19b18>
  41bb08:	ldp	x29, x30, [sp, #16]
  41bb0c:	add	sp, sp, #0x20
  41bb10:	ret
  41bb14:	sub	sp, sp, #0x20
  41bb18:	stp	x29, x30, [sp, #16]
  41bb1c:	add	x29, sp, #0x10
  41bb20:	mov	w8, #0x4                   	// #4
  41bb24:	mov	x3, #0x1                   	// #1
  41bb28:	str	x0, [sp, #8]
  41bb2c:	str	x1, [sp]
  41bb30:	ldr	x0, [sp, #8]
  41bb34:	ldr	x2, [sp]
  41bb38:	mov	w1, w8
  41bb3c:	bl	41b7e8 <printf@plt+0x19b18>
  41bb40:	ldp	x29, x30, [sp, #16]
  41bb44:	add	sp, sp, #0x20
  41bb48:	ret
  41bb4c:	sub	sp, sp, #0x50
  41bb50:	stp	x29, x30, [sp, #64]
  41bb54:	add	x29, sp, #0x40
  41bb58:	stur	x0, [x29, #-8]
  41bb5c:	stur	x1, [x29, #-16]
  41bb60:	stur	x2, [x29, #-24]
  41bb64:	str	x3, [sp, #32]
  41bb68:	ldur	x8, [x29, #-8]
  41bb6c:	ldr	w9, [x8]
  41bb70:	subs	w9, w9, #0x1
  41bb74:	mov	w10, w9
  41bb78:	ubfx	x10, x10, #0, #32
  41bb7c:	cmp	x10, #0x3
  41bb80:	str	x8, [sp, #24]
  41bb84:	str	x10, [sp, #16]
  41bb88:	b.hi	41bce4 <printf@plt+0x1a014>  // b.pmore
  41bb8c:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41bb90:	add	x8, x8, #0x3f8
  41bb94:	ldr	x11, [sp, #16]
  41bb98:	ldrsw	x10, [x8, x11, lsl #2]
  41bb9c:	add	x9, x8, x10
  41bba0:	br	x9
  41bba4:	ldr	x8, [sp, #24]
  41bba8:	ldr	w9, [x8, #4]
  41bbac:	ldur	x10, [x29, #-16]
  41bbb0:	str	w9, [x10]
  41bbb4:	ldr	w9, [x8, #8]
  41bbb8:	ldur	x10, [x29, #-24]
  41bbbc:	str	w9, [x10]
  41bbc0:	ldr	w9, [x8, #12]
  41bbc4:	ldr	x10, [sp, #32]
  41bbc8:	str	w9, [x10]
  41bbcc:	b	41bcfc <printf@plt+0x1a02c>
  41bbd0:	ldr	x8, [sp, #24]
  41bbd4:	ldr	w9, [x8, #4]
  41bbd8:	mov	w10, #0xffff                	// #65535
  41bbdc:	subs	w9, w10, w9
  41bbe0:	ldur	x11, [x29, #-16]
  41bbe4:	str	w9, [x11]
  41bbe8:	ldr	w9, [x8, #8]
  41bbec:	subs	w9, w10, w9
  41bbf0:	ldur	x11, [x29, #-24]
  41bbf4:	str	w9, [x11]
  41bbf8:	ldr	w9, [x8, #12]
  41bbfc:	subs	w9, w10, w9
  41bc00:	ldr	x11, [sp, #32]
  41bc04:	str	w9, [x11]
  41bc08:	b	41bcfc <printf@plt+0x1a02c>
  41bc0c:	ldr	x8, [sp, #24]
  41bc10:	ldr	w9, [x8, #4]
  41bc14:	ldr	w10, [x8, #16]
  41bc18:	mov	w11, #0xffff                	// #65535
  41bc1c:	subs	w10, w11, w10
  41bc20:	mul	w9, w9, w10
  41bc24:	udiv	w9, w9, w11
  41bc28:	ldr	w10, [x8, #16]
  41bc2c:	add	w1, w9, w10
  41bc30:	mov	w0, w11
  41bc34:	str	w11, [sp, #12]
  41bc38:	bl	41b654 <printf@plt+0x19984>
  41bc3c:	ldr	w9, [sp, #12]
  41bc40:	subs	w10, w9, w0
  41bc44:	ldur	x8, [x29, #-16]
  41bc48:	str	w10, [x8]
  41bc4c:	ldr	x8, [sp, #24]
  41bc50:	ldr	w10, [x8, #8]
  41bc54:	ldr	w11, [x8, #16]
  41bc58:	subs	w11, w9, w11
  41bc5c:	mul	w10, w10, w11
  41bc60:	udiv	w10, w10, w9
  41bc64:	ldr	w11, [x8, #16]
  41bc68:	add	w1, w10, w11
  41bc6c:	mov	w0, w9
  41bc70:	bl	41b654 <printf@plt+0x19984>
  41bc74:	ldr	w9, [sp, #12]
  41bc78:	subs	w10, w9, w0
  41bc7c:	ldur	x8, [x29, #-24]
  41bc80:	str	w10, [x8]
  41bc84:	ldr	x8, [sp, #24]
  41bc88:	ldr	w10, [x8, #12]
  41bc8c:	ldr	w11, [x8, #16]
  41bc90:	subs	w11, w9, w11
  41bc94:	mul	w10, w10, w11
  41bc98:	udiv	w10, w10, w9
  41bc9c:	ldr	w11, [x8, #16]
  41bca0:	add	w1, w10, w11
  41bca4:	mov	w0, w9
  41bca8:	bl	41b654 <printf@plt+0x19984>
  41bcac:	ldr	w9, [sp, #12]
  41bcb0:	subs	w10, w9, w0
  41bcb4:	ldr	x8, [sp, #32]
  41bcb8:	str	w10, [x8]
  41bcbc:	b	41bcfc <printf@plt+0x1a02c>
  41bcc0:	ldr	x8, [sp, #24]
  41bcc4:	ldr	w9, [x8, #4]
  41bcc8:	ldr	x10, [sp, #32]
  41bccc:	str	w9, [x10]
  41bcd0:	ldur	x10, [x29, #-24]
  41bcd4:	str	w9, [x10]
  41bcd8:	ldur	x10, [x29, #-16]
  41bcdc:	str	w9, [x10]
  41bce0:	b	41bcfc <printf@plt+0x1a02c>
  41bce4:	mov	w8, wzr
  41bce8:	mov	w0, w8
  41bcec:	mov	w1, #0x100                 	// #256
  41bcf0:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41bcf4:	add	x2, x2, #0x44c
  41bcf8:	bl	412800 <printf@plt+0x10b30>
  41bcfc:	ldp	x29, x30, [sp, #64]
  41bd00:	add	sp, sp, #0x50
  41bd04:	ret
  41bd08:	sub	sp, sp, #0x50
  41bd0c:	stp	x29, x30, [sp, #64]
  41bd10:	add	x29, sp, #0x40
  41bd14:	stur	x0, [x29, #-8]
  41bd18:	stur	x1, [x29, #-16]
  41bd1c:	stur	x2, [x29, #-24]
  41bd20:	str	x3, [sp, #32]
  41bd24:	ldur	x8, [x29, #-8]
  41bd28:	ldr	w9, [x8]
  41bd2c:	subs	w9, w9, #0x1
  41bd30:	mov	w10, w9
  41bd34:	ubfx	x10, x10, #0, #32
  41bd38:	cmp	x10, #0x3
  41bd3c:	str	x8, [sp, #24]
  41bd40:	str	x10, [sp, #16]
  41bd44:	b.hi	41be98 <printf@plt+0x1a1c8>  // b.pmore
  41bd48:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41bd4c:	add	x8, x8, #0x408
  41bd50:	ldr	x11, [sp, #16]
  41bd54:	ldrsw	x10, [x8, x11, lsl #2]
  41bd58:	add	x9, x8, x10
  41bd5c:	br	x9
  41bd60:	ldr	x8, [sp, #24]
  41bd64:	ldr	w9, [x8, #4]
  41bd68:	mov	w10, #0xffff                	// #65535
  41bd6c:	subs	w9, w10, w9
  41bd70:	ldur	x11, [x29, #-16]
  41bd74:	str	w9, [x11]
  41bd78:	ldr	w9, [x8, #8]
  41bd7c:	subs	w9, w10, w9
  41bd80:	ldur	x11, [x29, #-24]
  41bd84:	str	w9, [x11]
  41bd88:	ldr	w9, [x8, #12]
  41bd8c:	subs	w9, w10, w9
  41bd90:	ldr	x11, [sp, #32]
  41bd94:	str	w9, [x11]
  41bd98:	b	41beb0 <printf@plt+0x1a1e0>
  41bd9c:	ldr	x8, [sp, #24]
  41bda0:	ldr	w9, [x8, #4]
  41bda4:	ldur	x10, [x29, #-16]
  41bda8:	str	w9, [x10]
  41bdac:	ldr	w9, [x8, #8]
  41bdb0:	ldur	x10, [x29, #-24]
  41bdb4:	str	w9, [x10]
  41bdb8:	ldr	w9, [x8, #12]
  41bdbc:	ldr	x10, [sp, #32]
  41bdc0:	str	w9, [x10]
  41bdc4:	b	41beb0 <printf@plt+0x1a1e0>
  41bdc8:	ldr	x8, [sp, #24]
  41bdcc:	ldr	w9, [x8, #4]
  41bdd0:	ldr	w10, [x8, #16]
  41bdd4:	mov	w11, #0xffff                	// #65535
  41bdd8:	subs	w10, w11, w10
  41bddc:	mul	w9, w9, w10
  41bde0:	udiv	w9, w9, w11
  41bde4:	ldr	w10, [x8, #16]
  41bde8:	add	w1, w9, w10
  41bdec:	mov	w0, w11
  41bdf0:	str	w11, [sp, #12]
  41bdf4:	bl	41b654 <printf@plt+0x19984>
  41bdf8:	ldur	x8, [x29, #-16]
  41bdfc:	str	w0, [x8]
  41be00:	ldr	x8, [sp, #24]
  41be04:	ldr	w9, [x8, #8]
  41be08:	ldr	w10, [x8, #16]
  41be0c:	ldr	w11, [sp, #12]
  41be10:	subs	w10, w11, w10
  41be14:	mul	w9, w9, w10
  41be18:	udiv	w9, w9, w11
  41be1c:	ldr	w10, [x8, #16]
  41be20:	add	w1, w9, w10
  41be24:	mov	w0, w11
  41be28:	bl	41b654 <printf@plt+0x19984>
  41be2c:	ldur	x8, [x29, #-24]
  41be30:	str	w0, [x8]
  41be34:	ldr	x8, [sp, #24]
  41be38:	ldr	w9, [x8, #12]
  41be3c:	ldr	w10, [x8, #16]
  41be40:	ldr	w11, [sp, #12]
  41be44:	subs	w10, w11, w10
  41be48:	mul	w9, w9, w10
  41be4c:	udiv	w9, w9, w11
  41be50:	ldr	w10, [x8, #16]
  41be54:	add	w1, w9, w10
  41be58:	mov	w0, w11
  41be5c:	bl	41b654 <printf@plt+0x19984>
  41be60:	ldr	x8, [sp, #32]
  41be64:	str	w0, [x8]
  41be68:	b	41beb0 <printf@plt+0x1a1e0>
  41be6c:	ldr	x8, [sp, #24]
  41be70:	ldr	w9, [x8, #4]
  41be74:	mov	w10, #0xffff                	// #65535
  41be78:	subs	w9, w10, w9
  41be7c:	ldr	x11, [sp, #32]
  41be80:	str	w9, [x11]
  41be84:	ldur	x11, [x29, #-24]
  41be88:	str	w9, [x11]
  41be8c:	ldur	x11, [x29, #-16]
  41be90:	str	w9, [x11]
  41be94:	b	41beb0 <printf@plt+0x1a1e0>
  41be98:	mov	w8, wzr
  41be9c:	mov	w0, w8
  41bea0:	mov	w1, #0x11f                 	// #287
  41bea4:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41bea8:	add	x2, x2, #0x44c
  41beac:	bl	412800 <printf@plt+0x10b30>
  41beb0:	ldp	x29, x30, [sp, #64]
  41beb4:	add	sp, sp, #0x50
  41beb8:	ret
  41bebc:	sub	sp, sp, #0x60
  41bec0:	stp	x29, x30, [sp, #80]
  41bec4:	add	x29, sp, #0x50
  41bec8:	stur	x0, [x29, #-8]
  41becc:	stur	x1, [x29, #-16]
  41bed0:	stur	x2, [x29, #-24]
  41bed4:	stur	x3, [x29, #-32]
  41bed8:	str	x4, [sp, #40]
  41bedc:	ldur	x8, [x29, #-8]
  41bee0:	ldr	w9, [x8]
  41bee4:	subs	w9, w9, #0x1
  41bee8:	mov	w10, w9
  41beec:	ubfx	x10, x10, #0, #32
  41bef0:	cmp	x10, #0x3
  41bef4:	str	x8, [sp, #32]
  41bef8:	str	x10, [sp, #24]
  41befc:	b.hi	41c19c <printf@plt+0x1a4cc>  // b.pmore
  41bf00:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41bf04:	add	x8, x8, #0x418
  41bf08:	ldr	x11, [sp, #24]
  41bf0c:	ldrsw	x10, [x8, x11, lsl #2]
  41bf10:	add	x9, x8, x10
  41bf14:	br	x9
  41bf18:	ldr	x8, [sp, #32]
  41bf1c:	ldr	w9, [x8, #4]
  41bf20:	mov	w10, #0xffff                	// #65535
  41bf24:	subs	w0, w10, w9
  41bf28:	ldr	w9, [x8, #8]
  41bf2c:	subs	w9, w10, w9
  41bf30:	ldr	w11, [x8, #12]
  41bf34:	subs	w1, w10, w11
  41bf38:	str	w0, [sp, #20]
  41bf3c:	mov	w0, w9
  41bf40:	str	w10, [sp, #16]
  41bf44:	bl	41b654 <printf@plt+0x19984>
  41bf48:	ldr	w9, [sp, #20]
  41bf4c:	str	w0, [sp, #12]
  41bf50:	mov	w0, w9
  41bf54:	ldr	w1, [sp, #12]
  41bf58:	bl	41b654 <printf@plt+0x19984>
  41bf5c:	ldr	x8, [sp, #40]
  41bf60:	str	w0, [x8]
  41bf64:	ldr	x8, [sp, #40]
  41bf68:	ldr	w9, [x8]
  41bf6c:	ldr	w10, [sp, #16]
  41bf70:	cmp	w10, w9
  41bf74:	b.ne	41bf98 <printf@plt+0x1a2c8>  // b.any
  41bf78:	ldur	x8, [x29, #-16]
  41bf7c:	mov	w9, #0xffff                	// #65535
  41bf80:	str	w9, [x8]
  41bf84:	ldur	x8, [x29, #-24]
  41bf88:	str	w9, [x8]
  41bf8c:	ldur	x8, [x29, #-32]
  41bf90:	str	w9, [x8]
  41bf94:	b	41c030 <printf@plt+0x1a360>
  41bf98:	ldr	x8, [sp, #32]
  41bf9c:	ldr	w9, [x8, #4]
  41bfa0:	mov	w10, #0xffff                	// #65535
  41bfa4:	subs	w9, w10, w9
  41bfa8:	ldr	x11, [sp, #40]
  41bfac:	ldr	w12, [x11]
  41bfb0:	subs	w9, w9, w12
  41bfb4:	mul	w9, w10, w9
  41bfb8:	ldr	x11, [sp, #40]
  41bfbc:	ldr	w12, [x11]
  41bfc0:	subs	w12, w10, w12
  41bfc4:	udiv	w9, w9, w12
  41bfc8:	ldur	x11, [x29, #-16]
  41bfcc:	str	w9, [x11]
  41bfd0:	ldr	w9, [x8, #8]
  41bfd4:	subs	w9, w10, w9
  41bfd8:	ldr	x11, [sp, #40]
  41bfdc:	ldr	w12, [x11]
  41bfe0:	subs	w9, w9, w12
  41bfe4:	mul	w9, w10, w9
  41bfe8:	ldr	x11, [sp, #40]
  41bfec:	ldr	w12, [x11]
  41bff0:	subs	w12, w10, w12
  41bff4:	udiv	w9, w9, w12
  41bff8:	ldur	x11, [x29, #-24]
  41bffc:	str	w9, [x11]
  41c000:	ldr	w9, [x8, #12]
  41c004:	subs	w9, w10, w9
  41c008:	ldr	x11, [sp, #40]
  41c00c:	ldr	w12, [x11]
  41c010:	subs	w9, w9, w12
  41c014:	mul	w9, w10, w9
  41c018:	ldr	x11, [sp, #40]
  41c01c:	ldr	w12, [x11]
  41c020:	subs	w10, w10, w12
  41c024:	udiv	w9, w9, w10
  41c028:	ldur	x11, [x29, #-32]
  41c02c:	str	w9, [x11]
  41c030:	b	41c1b4 <printf@plt+0x1a4e4>
  41c034:	ldr	x8, [sp, #32]
  41c038:	ldr	w0, [x8, #4]
  41c03c:	ldr	w9, [x8, #8]
  41c040:	ldr	w1, [x8, #12]
  41c044:	str	w0, [sp, #8]
  41c048:	mov	w0, w9
  41c04c:	bl	41b654 <printf@plt+0x19984>
  41c050:	ldr	w9, [sp, #8]
  41c054:	str	w0, [sp, #4]
  41c058:	mov	w0, w9
  41c05c:	ldr	w1, [sp, #4]
  41c060:	bl	41b654 <printf@plt+0x19984>
  41c064:	ldr	x8, [sp, #40]
  41c068:	str	w0, [x8]
  41c06c:	ldr	x8, [sp, #40]
  41c070:	ldr	w9, [x8]
  41c074:	mov	w10, #0xffff                	// #65535
  41c078:	cmp	w10, w9
  41c07c:	b.ne	41c0a0 <printf@plt+0x1a3d0>  // b.any
  41c080:	ldur	x8, [x29, #-16]
  41c084:	mov	w9, #0xffff                	// #65535
  41c088:	str	w9, [x8]
  41c08c:	ldur	x8, [x29, #-24]
  41c090:	str	w9, [x8]
  41c094:	ldur	x8, [x29, #-32]
  41c098:	str	w9, [x8]
  41c09c:	b	41c12c <printf@plt+0x1a45c>
  41c0a0:	ldr	x8, [sp, #32]
  41c0a4:	ldr	w9, [x8, #4]
  41c0a8:	ldr	x10, [sp, #40]
  41c0ac:	ldr	w11, [x10]
  41c0b0:	subs	w9, w9, w11
  41c0b4:	mov	w11, #0xffff                	// #65535
  41c0b8:	mul	w9, w11, w9
  41c0bc:	ldr	x10, [sp, #40]
  41c0c0:	ldr	w12, [x10]
  41c0c4:	subs	w12, w11, w12
  41c0c8:	udiv	w9, w9, w12
  41c0cc:	ldur	x10, [x29, #-16]
  41c0d0:	str	w9, [x10]
  41c0d4:	ldr	w9, [x8, #8]
  41c0d8:	ldr	x10, [sp, #40]
  41c0dc:	ldr	w12, [x10]
  41c0e0:	subs	w9, w9, w12
  41c0e4:	mul	w9, w11, w9
  41c0e8:	ldr	x10, [sp, #40]
  41c0ec:	ldr	w12, [x10]
  41c0f0:	subs	w12, w11, w12
  41c0f4:	udiv	w9, w9, w12
  41c0f8:	ldur	x10, [x29, #-24]
  41c0fc:	str	w9, [x10]
  41c100:	ldr	w9, [x8, #12]
  41c104:	ldr	x10, [sp, #40]
  41c108:	ldr	w12, [x10]
  41c10c:	subs	w9, w9, w12
  41c110:	mul	w9, w11, w9
  41c114:	ldr	x10, [sp, #40]
  41c118:	ldr	w12, [x10]
  41c11c:	subs	w11, w11, w12
  41c120:	udiv	w9, w9, w11
  41c124:	ldur	x10, [x29, #-32]
  41c128:	str	w9, [x10]
  41c12c:	b	41c1b4 <printf@plt+0x1a4e4>
  41c130:	ldr	x8, [sp, #32]
  41c134:	ldr	w9, [x8, #4]
  41c138:	ldur	x10, [x29, #-16]
  41c13c:	str	w9, [x10]
  41c140:	ldr	w9, [x8, #8]
  41c144:	ldur	x10, [x29, #-24]
  41c148:	str	w9, [x10]
  41c14c:	ldr	w9, [x8, #12]
  41c150:	ldur	x10, [x29, #-32]
  41c154:	str	w9, [x10]
  41c158:	ldr	w9, [x8, #16]
  41c15c:	ldr	x10, [sp, #40]
  41c160:	str	w9, [x10]
  41c164:	b	41c1b4 <printf@plt+0x1a4e4>
  41c168:	ldur	x8, [x29, #-32]
  41c16c:	str	wzr, [x8]
  41c170:	ldur	x8, [x29, #-24]
  41c174:	str	wzr, [x8]
  41c178:	ldur	x8, [x29, #-16]
  41c17c:	str	wzr, [x8]
  41c180:	ldr	x8, [sp, #32]
  41c184:	ldr	w9, [x8, #4]
  41c188:	mov	w10, #0xffff                	// #65535
  41c18c:	subs	w9, w10, w9
  41c190:	ldr	x11, [sp, #40]
  41c194:	str	w9, [x11]
  41c198:	b	41c1b4 <printf@plt+0x1a4e4>
  41c19c:	mov	w8, wzr
  41c1a0:	mov	w0, w8
  41c1a4:	mov	w1, #0x151                 	// #337
  41c1a8:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41c1ac:	add	x2, x2, #0x44c
  41c1b0:	bl	412800 <printf@plt+0x10b30>
  41c1b4:	ldp	x29, x30, [sp, #80]
  41c1b8:	add	sp, sp, #0x60
  41c1bc:	ret
  41c1c0:	sub	sp, sp, #0x30
  41c1c4:	stp	x29, x30, [sp, #32]
  41c1c8:	add	x29, sp, #0x20
  41c1cc:	stur	x0, [x29, #-8]
  41c1d0:	str	x1, [sp, #16]
  41c1d4:	ldur	x8, [x29, #-8]
  41c1d8:	ldr	w9, [x8]
  41c1dc:	subs	w9, w9, #0x1
  41c1e0:	mov	w10, w9
  41c1e4:	ubfx	x10, x10, #0, #32
  41c1e8:	cmp	x10, #0x3
  41c1ec:	str	x8, [sp, #8]
  41c1f0:	str	x10, [sp]
  41c1f4:	b.hi	41c30c <printf@plt+0x1a63c>  // b.pmore
  41c1f8:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41c1fc:	add	x8, x8, #0x428
  41c200:	ldr	x11, [sp]
  41c204:	ldrsw	x10, [x8, x11, lsl #2]
  41c208:	add	x9, x8, x10
  41c20c:	br	x9
  41c210:	ldr	x8, [sp, #8]
  41c214:	ldr	w9, [x8, #4]
  41c218:	mov	w10, #0xde                  	// #222
  41c21c:	mul	w9, w10, w9
  41c220:	ldr	w10, [x8, #8]
  41c224:	mov	w11, #0x2c3                 	// #707
  41c228:	mul	w10, w11, w10
  41c22c:	add	w9, w9, w10
  41c230:	ldr	w10, [x8, #12]
  41c234:	mov	w11, #0x47                  	// #71
  41c238:	mul	w10, w11, w10
  41c23c:	add	w9, w9, w10
  41c240:	mov	w10, #0x3e8                 	// #1000
  41c244:	udiv	w9, w9, w10
  41c248:	ldr	x12, [sp, #16]
  41c24c:	str	w9, [x12]
  41c250:	b	41c324 <printf@plt+0x1a654>
  41c254:	ldr	x8, [sp, #8]
  41c258:	ldr	w9, [x8, #4]
  41c25c:	mov	w10, #0xde                  	// #222
  41c260:	mul	w9, w10, w9
  41c264:	ldr	w10, [x8, #8]
  41c268:	mov	w11, #0x2c3                 	// #707
  41c26c:	mul	w10, w11, w10
  41c270:	add	w9, w9, w10
  41c274:	ldr	w10, [x8, #12]
  41c278:	mov	w11, #0x47                  	// #71
  41c27c:	mul	w10, w11, w10
  41c280:	add	w9, w9, w10
  41c284:	mov	w10, #0x3e8                 	// #1000
  41c288:	udiv	w9, w9, w10
  41c28c:	mov	w10, #0xffff                	// #65535
  41c290:	subs	w9, w10, w9
  41c294:	ldr	x12, [sp, #16]
  41c298:	str	w9, [x12]
  41c29c:	b	41c324 <printf@plt+0x1a654>
  41c2a0:	ldr	x8, [sp, #8]
  41c2a4:	ldr	w9, [x8, #4]
  41c2a8:	mov	w10, #0xde                  	// #222
  41c2ac:	mul	w9, w10, w9
  41c2b0:	ldr	w10, [x8, #8]
  41c2b4:	mov	w11, #0x2c3                 	// #707
  41c2b8:	mul	w10, w11, w10
  41c2bc:	add	w9, w9, w10
  41c2c0:	ldr	w10, [x8, #12]
  41c2c4:	mov	w11, #0x47                  	// #71
  41c2c8:	mul	w10, w11, w10
  41c2cc:	add	w9, w9, w10
  41c2d0:	mov	w10, #0x3e8                 	// #1000
  41c2d4:	udiv	w9, w9, w10
  41c2d8:	mov	w10, #0xffff                	// #65535
  41c2dc:	subs	w9, w10, w9
  41c2e0:	ldr	w11, [x8, #16]
  41c2e4:	subs	w10, w10, w11
  41c2e8:	mul	w9, w9, w10
  41c2ec:	ldr	x12, [sp, #16]
  41c2f0:	str	w9, [x12]
  41c2f4:	b	41c324 <printf@plt+0x1a654>
  41c2f8:	ldr	x8, [sp, #8]
  41c2fc:	ldr	w9, [x8, #4]
  41c300:	ldr	x10, [sp, #16]
  41c304:	str	w9, [x10]
  41c308:	b	41c324 <printf@plt+0x1a654>
  41c30c:	mov	w8, wzr
  41c310:	mov	w0, w8
  41c314:	mov	w1, #0x16a                 	// #362
  41c318:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41c31c:	add	x2, x2, #0x44c
  41c320:	bl	412800 <printf@plt+0x10b30>
  41c324:	ldp	x29, x30, [sp, #32]
  41c328:	add	sp, sp, #0x30
  41c32c:	ret
  41c330:	sub	sp, sp, #0x30
  41c334:	stp	x29, x30, [sp, #32]
  41c338:	add	x29, sp, #0x20
  41c33c:	mov	x8, #0x1e                  	// #30
  41c340:	stur	x0, [x29, #-8]
  41c344:	ldur	x9, [x29, #-8]
  41c348:	mov	x0, x8
  41c34c:	str	x9, [sp, #8]
  41c350:	bl	401880 <_Znam@plt>
  41c354:	str	x0, [sp, #16]
  41c358:	ldr	x8, [sp, #8]
  41c35c:	ldr	w10, [x8]
  41c360:	subs	w10, w10, #0x0
  41c364:	mov	w9, w10
  41c368:	ubfx	x9, x9, #0, #32
  41c36c:	cmp	x9, #0x4
  41c370:	str	x9, [sp]
  41c374:	b.hi	41c4e4 <printf@plt+0x1a814>  // b.pmore
  41c378:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41c37c:	add	x8, x8, #0x438
  41c380:	ldr	x11, [sp]
  41c384:	ldrsw	x10, [x8, x11, lsl #2]
  41c388:	add	x9, x8, x10
  41c38c:	br	x9
  41c390:	ldr	x0, [sp, #16]
  41c394:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41c398:	add	x1, x1, #0x468
  41c39c:	bl	401a00 <sprintf@plt>
  41c3a0:	b	41c4e4 <printf@plt+0x1a814>
  41c3a4:	ldr	x0, [sp, #16]
  41c3a8:	ldr	x8, [sp, #8]
  41c3ac:	ldr	s0, [x8, #4]
  41c3b0:	mov	v1.16b, v0.16b
  41c3b4:	ucvtf	d1, d1
  41c3b8:	mov	x9, #0xffe000000000        	// #281337537757184
  41c3bc:	movk	x9, #0x40ef, lsl #48
  41c3c0:	fmov	d2, x9
  41c3c4:	fdiv	d0, d1, d2
  41c3c8:	ldr	s3, [x8, #8]
  41c3cc:	mov	v1.16b, v3.16b
  41c3d0:	ucvtf	d1, d1
  41c3d4:	fdiv	d1, d1, d2
  41c3d8:	ldr	s3, [x8, #12]
  41c3dc:	mov	v4.16b, v3.16b
  41c3e0:	ucvtf	d4, d4
  41c3e4:	fdiv	d2, d4, d2
  41c3e8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41c3ec:	add	x1, x1, #0x470
  41c3f0:	bl	401a00 <sprintf@plt>
  41c3f4:	b	41c4e4 <printf@plt+0x1a814>
  41c3f8:	ldr	x0, [sp, #16]
  41c3fc:	ldr	x8, [sp, #8]
  41c400:	ldr	s0, [x8, #4]
  41c404:	mov	v1.16b, v0.16b
  41c408:	ucvtf	d1, d1
  41c40c:	mov	x9, #0xffe000000000        	// #281337537757184
  41c410:	movk	x9, #0x40ef, lsl #48
  41c414:	fmov	d2, x9
  41c418:	fdiv	d0, d1, d2
  41c41c:	ldr	s3, [x8, #8]
  41c420:	mov	v1.16b, v3.16b
  41c424:	ucvtf	d1, d1
  41c428:	fdiv	d1, d1, d2
  41c42c:	ldr	s3, [x8, #12]
  41c430:	mov	v4.16b, v3.16b
  41c434:	ucvtf	d4, d4
  41c438:	fdiv	d2, d4, d2
  41c43c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41c440:	add	x1, x1, #0x486
  41c444:	bl	401a00 <sprintf@plt>
  41c448:	b	41c4e4 <printf@plt+0x1a814>
  41c44c:	ldr	x0, [sp, #16]
  41c450:	ldr	x8, [sp, #8]
  41c454:	ldr	s0, [x8, #4]
  41c458:	mov	v1.16b, v0.16b
  41c45c:	ucvtf	d1, d1
  41c460:	mov	x9, #0xffe000000000        	// #281337537757184
  41c464:	movk	x9, #0x40ef, lsl #48
  41c468:	fmov	d2, x9
  41c46c:	fdiv	d0, d1, d2
  41c470:	ldr	s3, [x8, #8]
  41c474:	mov	v1.16b, v3.16b
  41c478:	ucvtf	d1, d1
  41c47c:	fdiv	d1, d1, d2
  41c480:	ldr	s3, [x8, #12]
  41c484:	mov	v4.16b, v3.16b
  41c488:	ucvtf	d4, d4
  41c48c:	fdiv	d4, d4, d2
  41c490:	ldr	s3, [x8, #16]
  41c494:	mov	v5.16b, v3.16b
  41c498:	ucvtf	d5, d5
  41c49c:	fdiv	d3, d5, d2
  41c4a0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41c4a4:	add	x1, x1, #0x49c
  41c4a8:	mov	v2.16b, v4.16b
  41c4ac:	bl	401a00 <sprintf@plt>
  41c4b0:	b	41c4e4 <printf@plt+0x1a814>
  41c4b4:	ldr	x0, [sp, #16]
  41c4b8:	ldr	x8, [sp, #8]
  41c4bc:	ldr	s0, [x8, #4]
  41c4c0:	mov	v1.16b, v0.16b
  41c4c4:	ucvtf	d1, d1
  41c4c8:	mov	x9, #0xffe000000000        	// #281337537757184
  41c4cc:	movk	x9, #0x40ef, lsl #48
  41c4d0:	fmov	d2, x9
  41c4d4:	fdiv	d0, d1, d2
  41c4d8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41c4dc:	add	x1, x1, #0x4b9
  41c4e0:	bl	401a00 <sprintf@plt>
  41c4e4:	ldr	x0, [sp, #16]
  41c4e8:	ldp	x29, x30, [sp, #32]
  41c4ec:	add	sp, sp, #0x30
  41c4f0:	ret
  41c4f4:	sub	sp, sp, #0x10
  41c4f8:	mov	x8, xzr
  41c4fc:	str	x0, [sp, #8]
  41c500:	ldr	x9, [sp, #8]
  41c504:	str	x8, [x9]
  41c508:	add	sp, sp, #0x10
  41c50c:	ret
  41c510:	sub	sp, sp, #0x10
  41c514:	str	x0, [sp, #8]
  41c518:	strb	w1, [sp, #7]
  41c51c:	ldr	x8, [sp, #8]
  41c520:	ldrb	w9, [sp, #7]
  41c524:	mov	w10, w9
  41c528:	ldrb	w0, [x8, x10]
  41c52c:	add	sp, sp, #0x10
  41c530:	ret
  41c534:	sub	sp, sp, #0x20
  41c538:	str	x0, [sp, #24]
  41c53c:	ldr	x8, [sp, #24]
  41c540:	str	x8, [sp, #16]
  41c544:	str	wzr, [sp, #12]
  41c548:	ldr	w8, [sp, #12]
  41c54c:	cmp	w8, #0xff
  41c550:	b.gt	41c578 <printf@plt+0x1a8a8>
  41c554:	ldr	x8, [sp, #16]
  41c558:	ldrsw	x9, [sp, #12]
  41c55c:	add	x8, x8, x9
  41c560:	mov	w10, #0x0                   	// #0
  41c564:	strb	w10, [x8]
  41c568:	ldr	w8, [sp, #12]
  41c56c:	add	w8, w8, #0x1
  41c570:	str	w8, [sp, #12]
  41c574:	b	41c548 <printf@plt+0x1a878>
  41c578:	add	sp, sp, #0x20
  41c57c:	ret
  41c580:	sub	sp, sp, #0x20
  41c584:	stp	x29, x30, [sp, #16]
  41c588:	add	x29, sp, #0x10
  41c58c:	str	x0, [sp, #8]
  41c590:	ldr	x0, [sp, #8]
  41c594:	bl	41c534 <printf@plt+0x1a864>
  41c598:	ldp	x29, x30, [sp, #16]
  41c59c:	add	sp, sp, #0x20
  41c5a0:	ret
  41c5a4:	sub	sp, sp, #0x30
  41c5a8:	stp	x29, x30, [sp, #32]
  41c5ac:	add	x29, sp, #0x20
  41c5b0:	stur	x0, [x29, #-8]
  41c5b4:	str	x1, [sp, #16]
  41c5b8:	ldur	x8, [x29, #-8]
  41c5bc:	mov	x0, x8
  41c5c0:	str	x8, [sp, #8]
  41c5c4:	bl	41c534 <printf@plt+0x1a864>
  41c5c8:	ldr	x8, [sp, #16]
  41c5cc:	ldrb	w9, [x8]
  41c5d0:	cbz	w9, 41c5fc <printf@plt+0x1a92c>
  41c5d4:	ldr	x8, [sp, #16]
  41c5d8:	add	x9, x8, #0x1
  41c5dc:	str	x9, [sp, #16]
  41c5e0:	ldrb	w10, [x8]
  41c5e4:	mov	w8, w10
  41c5e8:	ldr	x9, [sp, #8]
  41c5ec:	add	x8, x9, x8
  41c5f0:	mov	w10, #0x1                   	// #1
  41c5f4:	strb	w10, [x8]
  41c5f8:	b	41c5c8 <printf@plt+0x1a8f8>
  41c5fc:	ldp	x29, x30, [sp, #32]
  41c600:	add	sp, sp, #0x30
  41c604:	ret
  41c608:	sub	sp, sp, #0x30
  41c60c:	stp	x29, x30, [sp, #32]
  41c610:	add	x29, sp, #0x20
  41c614:	stur	x0, [x29, #-8]
  41c618:	str	x1, [sp, #16]
  41c61c:	ldur	x8, [x29, #-8]
  41c620:	mov	x0, x8
  41c624:	str	x8, [sp, #8]
  41c628:	bl	41c534 <printf@plt+0x1a864>
  41c62c:	ldr	x8, [sp, #16]
  41c630:	ldrb	w9, [x8]
  41c634:	cbz	w9, 41c660 <printf@plt+0x1a990>
  41c638:	ldr	x8, [sp, #16]
  41c63c:	add	x9, x8, #0x1
  41c640:	str	x9, [sp, #16]
  41c644:	ldrb	w10, [x8]
  41c648:	mov	w8, w10
  41c64c:	ldr	x9, [sp, #8]
  41c650:	add	x8, x9, x8
  41c654:	mov	w10, #0x1                   	// #1
  41c658:	strb	w10, [x8]
  41c65c:	b	41c62c <printf@plt+0x1a95c>
  41c660:	ldp	x29, x30, [sp, #32]
  41c664:	add	sp, sp, #0x30
  41c668:	ret
  41c66c:	sub	sp, sp, #0x10
  41c670:	str	x0, [sp, #8]
  41c674:	str	w1, [sp, #4]
  41c678:	add	sp, sp, #0x10
  41c67c:	ret
  41c680:	sub	sp, sp, #0x20
  41c684:	str	x0, [sp, #24]
  41c688:	str	x1, [sp, #16]
  41c68c:	ldr	x8, [sp, #24]
  41c690:	str	wzr, [sp, #12]
  41c694:	str	x8, [sp]
  41c698:	ldr	w8, [sp, #12]
  41c69c:	cmp	w8, #0xff
  41c6a0:	b.gt	41c6dc <printf@plt+0x1aa0c>
  41c6a4:	ldr	x8, [sp, #16]
  41c6a8:	ldrsw	x9, [sp, #12]
  41c6ac:	add	x8, x8, x9
  41c6b0:	ldrb	w10, [x8]
  41c6b4:	cbz	w10, 41c6cc <printf@plt+0x1a9fc>
  41c6b8:	ldrsw	x8, [sp, #12]
  41c6bc:	ldr	x9, [sp]
  41c6c0:	add	x8, x9, x8
  41c6c4:	mov	w10, #0x1                   	// #1
  41c6c8:	strb	w10, [x8]
  41c6cc:	ldr	w8, [sp, #12]
  41c6d0:	add	w8, w8, #0x1
  41c6d4:	str	w8, [sp, #12]
  41c6d8:	b	41c698 <printf@plt+0x1a9c8>
  41c6dc:	ldr	x0, [sp]
  41c6e0:	add	sp, sp, #0x20
  41c6e4:	ret
  41c6e8:	sub	sp, sp, #0x50
  41c6ec:	stp	x29, x30, [sp, #64]
  41c6f0:	add	x29, sp, #0x40
  41c6f4:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c6f8:	add	x8, x8, #0xb24
  41c6fc:	stur	x0, [x29, #-8]
  41c700:	ldr	w9, [x8]
  41c704:	cbz	w9, 41c70c <printf@plt+0x1aa3c>
  41c708:	b	41ca28 <printf@plt+0x1ad58>
  41c70c:	mov	w8, #0x1                   	// #1
  41c710:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c714:	add	x9, x9, #0xb24
  41c718:	str	w8, [x9]
  41c71c:	stur	wzr, [x29, #-12]
  41c720:	ldur	w8, [x29, #-12]
  41c724:	cmp	w8, #0xff
  41c728:	b.gt	41ca28 <printf@plt+0x1ad58>
  41c72c:	ldur	w8, [x29, #-12]
  41c730:	and	w8, w8, #0xffffff80
  41c734:	mov	w9, #0x0                   	// #0
  41c738:	stur	w9, [x29, #-16]
  41c73c:	cbnz	w8, 41c754 <printf@plt+0x1aa84>
  41c740:	ldur	w0, [x29, #-12]
  41c744:	bl	401b20 <isalpha@plt>
  41c748:	cmp	w0, #0x0
  41c74c:	cset	w8, ne  // ne = any
  41c750:	stur	w8, [x29, #-16]
  41c754:	ldur	w8, [x29, #-16]
  41c758:	and	w8, w8, #0x1
  41c75c:	ldursw	x9, [x29, #-12]
  41c760:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c764:	add	x10, x10, #0x21
  41c768:	add	x9, x10, x9
  41c76c:	strb	w8, [x9]
  41c770:	ldur	w8, [x29, #-12]
  41c774:	and	w8, w8, #0xffffff80
  41c778:	mov	w11, #0x0                   	// #0
  41c77c:	stur	w11, [x29, #-20]
  41c780:	cbnz	w8, 41c798 <printf@plt+0x1aac8>
  41c784:	ldur	w0, [x29, #-12]
  41c788:	bl	401ac0 <isupper@plt>
  41c78c:	cmp	w0, #0x0
  41c790:	cset	w8, ne  // ne = any
  41c794:	stur	w8, [x29, #-20]
  41c798:	ldur	w8, [x29, #-20]
  41c79c:	and	w8, w8, #0x1
  41c7a0:	ldursw	x9, [x29, #-12]
  41c7a4:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c7a8:	add	x10, x10, #0x121
  41c7ac:	add	x9, x10, x9
  41c7b0:	strb	w8, [x9]
  41c7b4:	ldur	w8, [x29, #-12]
  41c7b8:	and	w8, w8, #0xffffff80
  41c7bc:	mov	w11, #0x0                   	// #0
  41c7c0:	stur	w11, [x29, #-24]
  41c7c4:	cbnz	w8, 41c7dc <printf@plt+0x1ab0c>
  41c7c8:	ldur	w0, [x29, #-12]
  41c7cc:	bl	401930 <islower@plt>
  41c7d0:	cmp	w0, #0x0
  41c7d4:	cset	w8, ne  // ne = any
  41c7d8:	stur	w8, [x29, #-24]
  41c7dc:	ldur	w8, [x29, #-24]
  41c7e0:	and	w8, w8, #0x1
  41c7e4:	ldursw	x9, [x29, #-12]
  41c7e8:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c7ec:	add	x10, x10, #0x221
  41c7f0:	add	x9, x10, x9
  41c7f4:	strb	w8, [x9]
  41c7f8:	ldur	w8, [x29, #-12]
  41c7fc:	and	w8, w8, #0xffffff80
  41c800:	mov	w11, #0x0                   	// #0
  41c804:	stur	w11, [x29, #-28]
  41c808:	cbnz	w8, 41c820 <printf@plt+0x1ab50>
  41c80c:	ldur	w0, [x29, #-12]
  41c810:	bl	401ba0 <isdigit@plt>
  41c814:	cmp	w0, #0x0
  41c818:	cset	w8, ne  // ne = any
  41c81c:	stur	w8, [x29, #-28]
  41c820:	ldur	w8, [x29, #-28]
  41c824:	and	w8, w8, #0x1
  41c828:	ldursw	x9, [x29, #-12]
  41c82c:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c830:	add	x10, x10, #0x321
  41c834:	add	x9, x10, x9
  41c838:	strb	w8, [x9]
  41c83c:	ldur	w8, [x29, #-12]
  41c840:	and	w8, w8, #0xffffff80
  41c844:	mov	w11, #0x0                   	// #0
  41c848:	str	w11, [sp, #32]
  41c84c:	cbnz	w8, 41c864 <printf@plt+0x1ab94>
  41c850:	ldur	w0, [x29, #-12]
  41c854:	bl	401a10 <isxdigit@plt>
  41c858:	cmp	w0, #0x0
  41c85c:	cset	w8, ne  // ne = any
  41c860:	str	w8, [sp, #32]
  41c864:	ldr	w8, [sp, #32]
  41c868:	and	w8, w8, #0x1
  41c86c:	ldursw	x9, [x29, #-12]
  41c870:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c874:	add	x10, x10, #0x421
  41c878:	add	x9, x10, x9
  41c87c:	strb	w8, [x9]
  41c880:	ldur	w8, [x29, #-12]
  41c884:	and	w8, w8, #0xffffff80
  41c888:	mov	w11, #0x0                   	// #0
  41c88c:	str	w11, [sp, #28]
  41c890:	cbnz	w8, 41c8a8 <printf@plt+0x1abd8>
  41c894:	ldur	w0, [x29, #-12]
  41c898:	bl	401950 <isspace@plt>
  41c89c:	cmp	w0, #0x0
  41c8a0:	cset	w8, ne  // ne = any
  41c8a4:	str	w8, [sp, #28]
  41c8a8:	ldr	w8, [sp, #28]
  41c8ac:	and	w8, w8, #0x1
  41c8b0:	ldursw	x9, [x29, #-12]
  41c8b4:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c8b8:	add	x10, x10, #0x521
  41c8bc:	add	x9, x10, x9
  41c8c0:	strb	w8, [x9]
  41c8c4:	ldur	w8, [x29, #-12]
  41c8c8:	and	w8, w8, #0xffffff80
  41c8cc:	mov	w11, #0x0                   	// #0
  41c8d0:	str	w11, [sp, #24]
  41c8d4:	cbnz	w8, 41c8ec <printf@plt+0x1ac1c>
  41c8d8:	ldur	w0, [x29, #-12]
  41c8dc:	bl	401bd0 <ispunct@plt>
  41c8e0:	cmp	w0, #0x0
  41c8e4:	cset	w8, ne  // ne = any
  41c8e8:	str	w8, [sp, #24]
  41c8ec:	ldr	w8, [sp, #24]
  41c8f0:	and	w8, w8, #0x1
  41c8f4:	ldursw	x9, [x29, #-12]
  41c8f8:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c8fc:	add	x10, x10, #0x621
  41c900:	add	x9, x10, x9
  41c904:	strb	w8, [x9]
  41c908:	ldur	w8, [x29, #-12]
  41c90c:	and	w8, w8, #0xffffff80
  41c910:	mov	w11, #0x0                   	// #0
  41c914:	str	w11, [sp, #20]
  41c918:	cbnz	w8, 41c930 <printf@plt+0x1ac60>
  41c91c:	ldur	w0, [x29, #-12]
  41c920:	bl	4018d0 <isalnum@plt>
  41c924:	cmp	w0, #0x0
  41c928:	cset	w8, ne  // ne = any
  41c92c:	str	w8, [sp, #20]
  41c930:	ldr	w8, [sp, #20]
  41c934:	and	w8, w8, #0x1
  41c938:	ldursw	x9, [x29, #-12]
  41c93c:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c940:	add	x10, x10, #0x721
  41c944:	add	x9, x10, x9
  41c948:	strb	w8, [x9]
  41c94c:	ldur	w8, [x29, #-12]
  41c950:	and	w8, w8, #0xffffff80
  41c954:	mov	w11, #0x0                   	// #0
  41c958:	str	w11, [sp, #16]
  41c95c:	cbnz	w8, 41c974 <printf@plt+0x1aca4>
  41c960:	ldur	w0, [x29, #-12]
  41c964:	bl	401aa0 <isprint@plt>
  41c968:	cmp	w0, #0x0
  41c96c:	cset	w8, ne  // ne = any
  41c970:	str	w8, [sp, #16]
  41c974:	ldr	w8, [sp, #16]
  41c978:	and	w8, w8, #0x1
  41c97c:	ldursw	x9, [x29, #-12]
  41c980:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c984:	add	x10, x10, #0x821
  41c988:	add	x9, x10, x9
  41c98c:	strb	w8, [x9]
  41c990:	ldur	w8, [x29, #-12]
  41c994:	and	w8, w8, #0xffffff80
  41c998:	mov	w11, #0x0                   	// #0
  41c99c:	str	w11, [sp, #12]
  41c9a0:	cbnz	w8, 41c9b8 <printf@plt+0x1ace8>
  41c9a4:	ldur	w0, [x29, #-12]
  41c9a8:	bl	401a70 <isgraph@plt>
  41c9ac:	cmp	w0, #0x0
  41c9b0:	cset	w8, ne  // ne = any
  41c9b4:	str	w8, [sp, #12]
  41c9b8:	ldr	w8, [sp, #12]
  41c9bc:	and	w8, w8, #0x1
  41c9c0:	ldursw	x9, [x29, #-12]
  41c9c4:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41c9c8:	add	x10, x10, #0x921
  41c9cc:	add	x9, x10, x9
  41c9d0:	strb	w8, [x9]
  41c9d4:	ldur	w8, [x29, #-12]
  41c9d8:	and	w8, w8, #0xffffff80
  41c9dc:	mov	w11, #0x0                   	// #0
  41c9e0:	str	w11, [sp, #8]
  41c9e4:	cbnz	w8, 41c9fc <printf@plt+0x1ad2c>
  41c9e8:	ldur	w0, [x29, #-12]
  41c9ec:	bl	401be0 <iscntrl@plt>
  41c9f0:	cmp	w0, #0x0
  41c9f4:	cset	w8, ne  // ne = any
  41c9f8:	str	w8, [sp, #8]
  41c9fc:	ldr	w8, [sp, #8]
  41ca00:	and	w8, w8, #0x1
  41ca04:	ldursw	x9, [x29, #-12]
  41ca08:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41ca0c:	add	x10, x10, #0xa21
  41ca10:	add	x9, x10, x9
  41ca14:	strb	w8, [x9]
  41ca18:	ldur	w8, [x29, #-12]
  41ca1c:	add	w8, w8, #0x1
  41ca20:	stur	w8, [x29, #-12]
  41ca24:	b	41c720 <printf@plt+0x1aa50>
  41ca28:	ldp	x29, x30, [sp, #64]
  41ca2c:	add	sp, sp, #0x50
  41ca30:	ret
  41ca34:	sub	sp, sp, #0x90
  41ca38:	stp	x29, x30, [sp, #128]
  41ca3c:	add	x29, sp, #0x80
  41ca40:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41ca44:	add	x0, x0, #0x4c4
  41ca48:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41ca4c:	add	x8, x8, #0xb28
  41ca50:	str	x8, [sp, #40]
  41ca54:	bl	401c00 <getenv@plt>
  41ca58:	stur	x0, [x29, #-16]
  41ca5c:	ldur	x8, [x29, #-16]
  41ca60:	cbz	x8, 41cb80 <printf@plt+0x1aeb0>
  41ca64:	bl	401b50 <__errno_location@plt>
  41ca68:	str	wzr, [x0]
  41ca6c:	ldur	x0, [x29, #-16]
  41ca70:	sub	x1, x29, #0x18
  41ca74:	mov	w2, #0xa                   	// #10
  41ca78:	bl	401970 <strtol@plt>
  41ca7c:	stur	x0, [x29, #-32]
  41ca80:	bl	401b50 <__errno_location@plt>
  41ca84:	ldr	w8, [x0]
  41ca88:	cmp	w8, #0x22
  41ca8c:	b.ne	41cab0 <printf@plt+0x1ade0>  // b.any
  41ca90:	ldur	x8, [x29, #-32]
  41ca94:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  41ca98:	cmp	x8, x9
  41ca9c:	b.eq	41cac4 <printf@plt+0x1adf4>  // b.none
  41caa0:	ldur	x8, [x29, #-32]
  41caa4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  41caa8:	cmp	x8, x9
  41caac:	b.eq	41cac4 <printf@plt+0x1adf4>  // b.none
  41cab0:	bl	401b50 <__errno_location@plt>
  41cab4:	ldr	w8, [x0]
  41cab8:	cbz	w8, 41cb00 <printf@plt+0x1ae30>
  41cabc:	ldur	x8, [x29, #-32]
  41cac0:	cbnz	x8, 41cb00 <printf@plt+0x1ae30>
  41cac4:	bl	401b50 <__errno_location@plt>
  41cac8:	ldr	w0, [x0]
  41cacc:	bl	4019d0 <strerror@plt>
  41cad0:	sub	x8, x29, #0x30
  41cad4:	str	x0, [sp, #32]
  41cad8:	mov	x0, x8
  41cadc:	ldr	x1, [sp, #32]
  41cae0:	str	x8, [sp, #24]
  41cae4:	bl	41cba0 <printf@plt+0x1aed0>
  41cae8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41caec:	add	x0, x0, #0x4d6
  41caf0:	ldr	x1, [sp, #24]
  41caf4:	ldr	x2, [sp, #40]
  41caf8:	ldr	x3, [sp, #40]
  41cafc:	bl	41d068 <printf@plt+0x1b398>
  41cb00:	ldur	x8, [x29, #-24]
  41cb04:	ldur	x9, [x29, #-16]
  41cb08:	cmp	x8, x9
  41cb0c:	b.ne	41cb3c <printf@plt+0x1ae6c>  // b.any
  41cb10:	ldur	x1, [x29, #-24]
  41cb14:	add	x8, sp, #0x40
  41cb18:	mov	x0, x8
  41cb1c:	str	x8, [sp, #16]
  41cb20:	bl	41cba0 <printf@plt+0x1aed0>
  41cb24:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41cb28:	add	x0, x0, #0x4f5
  41cb2c:	ldr	x1, [sp, #16]
  41cb30:	ldr	x2, [sp, #40]
  41cb34:	ldr	x3, [sp, #40]
  41cb38:	bl	41d068 <printf@plt+0x1b398>
  41cb3c:	ldur	x8, [x29, #-24]
  41cb40:	ldrb	w9, [x8]
  41cb44:	cbz	w9, 41cb74 <printf@plt+0x1aea4>
  41cb48:	ldur	x1, [x29, #-24]
  41cb4c:	add	x8, sp, #0x30
  41cb50:	mov	x0, x8
  41cb54:	str	x8, [sp, #8]
  41cb58:	bl	41cba0 <printf@plt+0x1aed0>
  41cb5c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41cb60:	add	x0, x0, #0x51d
  41cb64:	ldr	x1, [sp, #8]
  41cb68:	ldr	x2, [sp, #40]
  41cb6c:	ldr	x3, [sp, #40]
  41cb70:	bl	41d068 <printf@plt+0x1b398>
  41cb74:	ldur	x8, [x29, #-32]
  41cb78:	stur	x8, [x29, #-8]
  41cb7c:	b	41cb90 <printf@plt+0x1aec0>
  41cb80:	mov	x8, xzr
  41cb84:	mov	x0, x8
  41cb88:	bl	401b30 <time@plt>
  41cb8c:	stur	x0, [x29, #-8]
  41cb90:	ldur	x0, [x29, #-8]
  41cb94:	ldp	x29, x30, [sp, #128]
  41cb98:	add	sp, sp, #0x90
  41cb9c:	ret
  41cba0:	sub	sp, sp, #0x20
  41cba4:	mov	w8, #0x1                   	// #1
  41cba8:	str	x0, [sp, #24]
  41cbac:	str	x1, [sp, #16]
  41cbb0:	ldr	x9, [sp, #24]
  41cbb4:	str	w8, [x9]
  41cbb8:	ldr	x10, [sp, #16]
  41cbbc:	str	x9, [sp, #8]
  41cbc0:	cbz	x10, 41cbd0 <printf@plt+0x1af00>
  41cbc4:	ldr	x8, [sp, #16]
  41cbc8:	str	x8, [sp]
  41cbcc:	b	41cbdc <printf@plt+0x1af0c>
  41cbd0:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41cbd4:	add	x8, x8, #0x59c
  41cbd8:	str	x8, [sp]
  41cbdc:	ldr	x8, [sp]
  41cbe0:	ldr	x9, [sp, #8]
  41cbe4:	str	x8, [x9, #8]
  41cbe8:	add	sp, sp, #0x20
  41cbec:	ret
  41cbf0:	sub	sp, sp, #0x10
  41cbf4:	str	x0, [sp, #8]
  41cbf8:	ldr	x8, [sp, #8]
  41cbfc:	str	wzr, [x8]
  41cc00:	add	sp, sp, #0x10
  41cc04:	ret
  41cc08:	sub	sp, sp, #0x10
  41cc0c:	mov	w8, #0x3                   	// #3
  41cc10:	str	x0, [sp, #8]
  41cc14:	str	w1, [sp, #4]
  41cc18:	ldr	x9, [sp, #8]
  41cc1c:	str	w8, [x9]
  41cc20:	ldr	w8, [sp, #4]
  41cc24:	str	w8, [x9, #8]
  41cc28:	add	sp, sp, #0x10
  41cc2c:	ret
  41cc30:	sub	sp, sp, #0x10
  41cc34:	mov	w8, #0x4                   	// #4
  41cc38:	str	x0, [sp, #8]
  41cc3c:	str	w1, [sp, #4]
  41cc40:	ldr	x9, [sp, #8]
  41cc44:	str	w8, [x9]
  41cc48:	ldr	w8, [sp, #4]
  41cc4c:	str	w8, [x9, #8]
  41cc50:	add	sp, sp, #0x10
  41cc54:	ret
  41cc58:	sub	sp, sp, #0x10
  41cc5c:	mov	w8, #0x2                   	// #2
  41cc60:	str	x0, [sp, #8]
  41cc64:	strb	w1, [sp, #7]
  41cc68:	ldr	x9, [sp, #8]
  41cc6c:	str	w8, [x9]
  41cc70:	ldrb	w8, [sp, #7]
  41cc74:	strb	w8, [x9, #8]
  41cc78:	add	sp, sp, #0x10
  41cc7c:	ret
  41cc80:	sub	sp, sp, #0x10
  41cc84:	mov	w8, #0x2                   	// #2
  41cc88:	str	x0, [sp, #8]
  41cc8c:	strb	w1, [sp, #7]
  41cc90:	ldr	x9, [sp, #8]
  41cc94:	str	w8, [x9]
  41cc98:	ldrb	w8, [sp, #7]
  41cc9c:	strb	w8, [x9, #8]
  41cca0:	add	sp, sp, #0x10
  41cca4:	ret
  41cca8:	sub	sp, sp, #0x10
  41ccac:	mov	w8, #0x5                   	// #5
  41ccb0:	str	x0, [sp, #8]
  41ccb4:	str	d0, [sp]
  41ccb8:	ldr	x9, [sp, #8]
  41ccbc:	str	w8, [x9]
  41ccc0:	ldr	x10, [sp]
  41ccc4:	str	x10, [x9, #8]
  41ccc8:	add	sp, sp, #0x10
  41cccc:	ret
  41ccd0:	sub	sp, sp, #0x10
  41ccd4:	str	x0, [sp, #8]
  41ccd8:	ldr	x8, [sp, #8]
  41ccdc:	ldr	w9, [x8]
  41cce0:	cmp	w9, #0x0
  41cce4:	cset	w9, eq  // eq = none
  41cce8:	and	w0, w9, #0x1
  41ccec:	add	sp, sp, #0x10
  41ccf0:	ret
  41ccf4:	sub	sp, sp, #0x30
  41ccf8:	stp	x29, x30, [sp, #32]
  41ccfc:	add	x29, sp, #0x20
  41cd00:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41cd04:	add	x8, x8, #0xf30
  41cd08:	stur	x0, [x29, #-8]
  41cd0c:	ldur	x9, [x29, #-8]
  41cd10:	ldr	w10, [x9]
  41cd14:	subs	w10, w10, #0x0
  41cd18:	mov	w11, w10
  41cd1c:	ubfx	x11, x11, #0, #32
  41cd20:	cmp	x11, #0x5
  41cd24:	str	x8, [sp, #16]
  41cd28:	str	x9, [sp, #8]
  41cd2c:	str	x11, [sp]
  41cd30:	b.hi	41cdd4 <printf@plt+0x1b104>  // b.pmore
  41cd34:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41cd38:	add	x8, x8, #0x548
  41cd3c:	ldr	x11, [sp]
  41cd40:	ldrsw	x10, [x8, x11, lsl #2]
  41cd44:	add	x9, x8, x10
  41cd48:	br	x9
  41cd4c:	ldr	x8, [sp, #8]
  41cd50:	ldr	w0, [x8, #8]
  41cd54:	bl	423eb4 <printf@plt+0x221e4>
  41cd58:	ldr	x8, [sp, #16]
  41cd5c:	ldr	x1, [x8]
  41cd60:	bl	401890 <fputs@plt>
  41cd64:	b	41cdd4 <printf@plt+0x1b104>
  41cd68:	ldr	x8, [sp, #8]
  41cd6c:	ldr	w0, [x8, #8]
  41cd70:	bl	423f98 <printf@plt+0x222c8>
  41cd74:	ldr	x8, [sp, #16]
  41cd78:	ldr	x1, [x8]
  41cd7c:	bl	401890 <fputs@plt>
  41cd80:	b	41cdd4 <printf@plt+0x1b104>
  41cd84:	ldr	x8, [sp, #8]
  41cd88:	ldrb	w0, [x8, #8]
  41cd8c:	ldr	x9, [sp, #16]
  41cd90:	ldr	x1, [x9]
  41cd94:	bl	401920 <putc@plt>
  41cd98:	b	41cdd4 <printf@plt+0x1b104>
  41cd9c:	ldr	x8, [sp, #8]
  41cda0:	ldr	x0, [x8, #8]
  41cda4:	ldr	x9, [sp, #16]
  41cda8:	ldr	x1, [x9]
  41cdac:	bl	401890 <fputs@plt>
  41cdb0:	b	41cdd4 <printf@plt+0x1b104>
  41cdb4:	ldr	x8, [sp, #16]
  41cdb8:	ldr	x0, [x8]
  41cdbc:	ldr	x9, [sp, #8]
  41cdc0:	ldr	d0, [x9, #8]
  41cdc4:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41cdc8:	add	x1, x1, #0x5a3
  41cdcc:	bl	4018f0 <fprintf@plt>
  41cdd0:	b	41cdd4 <printf@plt+0x1b104>
  41cdd4:	ldp	x29, x30, [sp, #32]
  41cdd8:	add	sp, sp, #0x30
  41cddc:	ret
  41cde0:	sub	sp, sp, #0x50
  41cde4:	stp	x29, x30, [sp, #64]
  41cde8:	add	x29, sp, #0x40
  41cdec:	mov	w8, #0x62                  	// #98
  41cdf0:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41cdf4:	add	x9, x9, #0x5a6
  41cdf8:	stur	x0, [x29, #-8]
  41cdfc:	stur	x1, [x29, #-16]
  41ce00:	stur	x2, [x29, #-24]
  41ce04:	str	x3, [sp, #32]
  41ce08:	ldur	x10, [x29, #-8]
  41ce0c:	cmp	x10, #0x0
  41ce10:	cset	w11, ne  // ne = any
  41ce14:	and	w0, w11, #0x1
  41ce18:	mov	w1, w8
  41ce1c:	mov	x2, x9
  41ce20:	str	x9, [sp, #16]
  41ce24:	bl	412800 <printf@plt+0x10b30>
  41ce28:	ldur	x8, [x29, #-8]
  41ce2c:	add	x9, x8, #0x1
  41ce30:	stur	x9, [x29, #-8]
  41ce34:	ldrb	w10, [x8]
  41ce38:	strb	w10, [sp, #31]
  41ce3c:	cbz	w10, 41cf6c <printf@plt+0x1b29c>
  41ce40:	ldrb	w8, [sp, #31]
  41ce44:	cmp	w8, #0x25
  41ce48:	b.ne	41cf54 <printf@plt+0x1b284>  // b.any
  41ce4c:	ldur	x8, [x29, #-8]
  41ce50:	add	x9, x8, #0x1
  41ce54:	stur	x9, [x29, #-8]
  41ce58:	ldrb	w10, [x8]
  41ce5c:	strb	w10, [sp, #31]
  41ce60:	ldrb	w10, [sp, #31]
  41ce64:	subs	w10, w10, #0x25
  41ce68:	mov	w8, w10
  41ce6c:	ubfx	x8, x8, #0, #32
  41ce70:	cmp	x8, #0xe
  41ce74:	str	x8, [sp, #8]
  41ce78:	b.hi	41cf3c <printf@plt+0x1b26c>  // b.pmore
  41ce7c:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41ce80:	add	x8, x8, #0x560
  41ce84:	ldr	x11, [sp, #8]
  41ce88:	ldrsw	x10, [x8, x11, lsl #2]
  41ce8c:	add	x9, x8, x10
  41ce90:	br	x9
  41ce94:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41ce98:	add	x8, x8, #0xf30
  41ce9c:	ldr	x1, [x8]
  41cea0:	mov	w0, #0x25                  	// #37
  41cea4:	bl	401ad0 <fputc@plt>
  41cea8:	b	41cf50 <printf@plt+0x1b280>
  41ceac:	ldur	x0, [x29, #-16]
  41ceb0:	bl	41ccd0 <printf@plt+0x1b000>
  41ceb4:	cmp	w0, #0x0
  41ceb8:	cset	w8, ne  // ne = any
  41cebc:	eor	w8, w8, #0x1
  41cec0:	and	w0, w8, #0x1
  41cec4:	mov	w1, #0x6c                  	// #108
  41cec8:	ldr	x2, [sp, #16]
  41cecc:	bl	412800 <printf@plt+0x10b30>
  41ced0:	ldur	x0, [x29, #-16]
  41ced4:	bl	41ccf4 <printf@plt+0x1b024>
  41ced8:	b	41cf50 <printf@plt+0x1b280>
  41cedc:	ldur	x0, [x29, #-24]
  41cee0:	bl	41ccd0 <printf@plt+0x1b000>
  41cee4:	cmp	w0, #0x0
  41cee8:	cset	w8, ne  // ne = any
  41ceec:	eor	w8, w8, #0x1
  41cef0:	and	w0, w8, #0x1
  41cef4:	mov	w1, #0x70                  	// #112
  41cef8:	ldr	x2, [sp, #16]
  41cefc:	bl	412800 <printf@plt+0x10b30>
  41cf00:	ldur	x0, [x29, #-24]
  41cf04:	bl	41ccf4 <printf@plt+0x1b024>
  41cf08:	b	41cf50 <printf@plt+0x1b280>
  41cf0c:	ldr	x0, [sp, #32]
  41cf10:	bl	41ccd0 <printf@plt+0x1b000>
  41cf14:	cmp	w0, #0x0
  41cf18:	cset	w8, ne  // ne = any
  41cf1c:	eor	w8, w8, #0x1
  41cf20:	and	w0, w8, #0x1
  41cf24:	mov	w1, #0x74                  	// #116
  41cf28:	ldr	x2, [sp, #16]
  41cf2c:	bl	412800 <printf@plt+0x10b30>
  41cf30:	ldr	x0, [sp, #32]
  41cf34:	bl	41ccf4 <printf@plt+0x1b024>
  41cf38:	b	41cf50 <printf@plt+0x1b280>
  41cf3c:	mov	w8, wzr
  41cf40:	mov	w0, w8
  41cf44:	mov	w1, #0x78                  	// #120
  41cf48:	ldr	x2, [sp, #16]
  41cf4c:	bl	412800 <printf@plt+0x10b30>
  41cf50:	b	41cf68 <printf@plt+0x1b298>
  41cf54:	ldrb	w0, [sp, #31]
  41cf58:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41cf5c:	add	x8, x8, #0xf30
  41cf60:	ldr	x1, [x8]
  41cf64:	bl	401920 <putc@plt>
  41cf68:	b	41ce28 <printf@plt+0x1b158>
  41cf6c:	ldp	x29, x30, [sp, #64]
  41cf70:	add	sp, sp, #0x50
  41cf74:	ret
  41cf78:	sub	sp, sp, #0x30
  41cf7c:	stp	x29, x30, [sp, #32]
  41cf80:	add	x29, sp, #0x20
  41cf84:	mov	w8, #0x1                   	// #1
  41cf88:	stur	x0, [x29, #-8]
  41cf8c:	str	x1, [sp, #16]
  41cf90:	str	x2, [sp, #8]
  41cf94:	str	x3, [sp]
  41cf98:	ldur	x1, [x29, #-8]
  41cf9c:	ldr	x2, [sp, #16]
  41cfa0:	ldr	x3, [sp, #8]
  41cfa4:	ldr	x4, [sp]
  41cfa8:	mov	w0, w8
  41cfac:	bl	41cfbc <printf@plt+0x1b2ec>
  41cfb0:	ldp	x29, x30, [sp, #32]
  41cfb4:	add	sp, sp, #0x30
  41cfb8:	ret
  41cfbc:	sub	sp, sp, #0x40
  41cfc0:	stp	x29, x30, [sp, #48]
  41cfc4:	add	x29, sp, #0x30
  41cfc8:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  41cfcc:	add	x8, x8, #0xfb0
  41cfd0:	adrp	x9, 445000 <stderr@@GLIBC_2.17+0x10d0>
  41cfd4:	add	x9, x9, #0xfb8
  41cfd8:	adrp	x10, 445000 <stderr@@GLIBC_2.17+0x10d0>
  41cfdc:	add	x10, x10, #0xfc0
  41cfe0:	stur	w0, [x29, #-4]
  41cfe4:	stur	x1, [x29, #-16]
  41cfe8:	str	x2, [sp, #24]
  41cfec:	str	x3, [sp, #16]
  41cff0:	str	x4, [sp, #8]
  41cff4:	ldr	x0, [x8]
  41cff8:	ldr	x1, [x9]
  41cffc:	ldr	w2, [x10]
  41d000:	ldur	w3, [x29, #-4]
  41d004:	ldur	x4, [x29, #-16]
  41d008:	ldr	x5, [sp, #24]
  41d00c:	ldr	x6, [sp, #16]
  41d010:	ldr	x7, [sp, #8]
  41d014:	bl	41d108 <printf@plt+0x1b438>
  41d018:	ldp	x29, x30, [sp, #48]
  41d01c:	add	sp, sp, #0x40
  41d020:	ret
  41d024:	sub	sp, sp, #0x30
  41d028:	stp	x29, x30, [sp, #32]
  41d02c:	add	x29, sp, #0x20
  41d030:	mov	w8, wzr
  41d034:	stur	x0, [x29, #-8]
  41d038:	str	x1, [sp, #16]
  41d03c:	str	x2, [sp, #8]
  41d040:	str	x3, [sp]
  41d044:	ldur	x1, [x29, #-8]
  41d048:	ldr	x2, [sp, #16]
  41d04c:	ldr	x3, [sp, #8]
  41d050:	ldr	x4, [sp]
  41d054:	mov	w0, w8
  41d058:	bl	41cfbc <printf@plt+0x1b2ec>
  41d05c:	ldp	x29, x30, [sp, #32]
  41d060:	add	sp, sp, #0x30
  41d064:	ret
  41d068:	sub	sp, sp, #0x30
  41d06c:	stp	x29, x30, [sp, #32]
  41d070:	add	x29, sp, #0x20
  41d074:	mov	w8, #0x2                   	// #2
  41d078:	stur	x0, [x29, #-8]
  41d07c:	str	x1, [sp, #16]
  41d080:	str	x2, [sp, #8]
  41d084:	str	x3, [sp]
  41d088:	ldur	x1, [x29, #-8]
  41d08c:	ldr	x2, [sp, #16]
  41d090:	ldr	x3, [sp, #8]
  41d094:	ldr	x4, [sp]
  41d098:	mov	w0, w8
  41d09c:	bl	41cfbc <printf@plt+0x1b2ec>
  41d0a0:	ldp	x29, x30, [sp, #32]
  41d0a4:	add	sp, sp, #0x30
  41d0a8:	ret
  41d0ac:	sub	sp, sp, #0x40
  41d0b0:	stp	x29, x30, [sp, #48]
  41d0b4:	add	x29, sp, #0x30
  41d0b8:	mov	x8, xzr
  41d0bc:	mov	w9, #0x1                   	// #1
  41d0c0:	stur	x0, [x29, #-8]
  41d0c4:	stur	w1, [x29, #-12]
  41d0c8:	str	x2, [sp, #24]
  41d0cc:	str	x3, [sp, #16]
  41d0d0:	str	x4, [sp, #8]
  41d0d4:	str	x5, [sp]
  41d0d8:	ldur	x0, [x29, #-8]
  41d0dc:	ldur	w2, [x29, #-12]
  41d0e0:	ldr	x4, [sp, #24]
  41d0e4:	ldr	x5, [sp, #16]
  41d0e8:	ldr	x6, [sp, #8]
  41d0ec:	ldr	x7, [sp]
  41d0f0:	mov	x1, x8
  41d0f4:	mov	w3, w9
  41d0f8:	bl	41d108 <printf@plt+0x1b438>
  41d0fc:	ldp	x29, x30, [sp, #48]
  41d100:	add	sp, sp, #0x40
  41d104:	ret
  41d108:	sub	sp, sp, #0x60
  41d10c:	stp	x29, x30, [sp, #80]
  41d110:	add	x29, sp, #0x50
  41d114:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  41d118:	add	x8, x8, #0x40
  41d11c:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d120:	add	x9, x9, #0xf30
  41d124:	stur	x0, [x29, #-8]
  41d128:	stur	x1, [x29, #-16]
  41d12c:	stur	w2, [x29, #-20]
  41d130:	stur	w3, [x29, #-24]
  41d134:	stur	x4, [x29, #-32]
  41d138:	str	x5, [sp, #40]
  41d13c:	str	x6, [sp, #32]
  41d140:	str	x7, [sp, #24]
  41d144:	str	wzr, [sp, #20]
  41d148:	ldr	x8, [x8]
  41d14c:	str	x9, [sp, #8]
  41d150:	cbz	x8, 41d17c <printf@plt+0x1b4ac>
  41d154:	ldr	x8, [sp, #8]
  41d158:	ldr	x0, [x8]
  41d15c:	adrp	x9, 448000 <stderr@@GLIBC_2.17+0x40d0>
  41d160:	add	x9, x9, #0x40
  41d164:	ldr	x2, [x9]
  41d168:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41d16c:	add	x1, x1, #0x5c3
  41d170:	bl	4018f0 <fprintf@plt>
  41d174:	mov	w10, #0x1                   	// #1
  41d178:	str	w10, [sp, #20]
  41d17c:	ldur	w8, [x29, #-20]
  41d180:	cmp	w8, #0x0
  41d184:	cset	w8, lt  // lt = tstop
  41d188:	tbnz	w8, #0, 41d204 <printf@plt+0x1b534>
  41d18c:	ldur	x8, [x29, #-8]
  41d190:	cbz	x8, 41d204 <printf@plt+0x1b534>
  41d194:	ldur	x0, [x29, #-8]
  41d198:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  41d19c:	add	x1, x1, #0x1a8
  41d1a0:	bl	401b80 <strcmp@plt>
  41d1a4:	cbnz	w0, 41d1b4 <printf@plt+0x1b4e4>
  41d1a8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  41d1ac:	add	x8, x8, #0x6ac
  41d1b0:	stur	x8, [x29, #-8]
  41d1b4:	ldur	x8, [x29, #-16]
  41d1b8:	cbz	x8, 41d1e0 <printf@plt+0x1b510>
  41d1bc:	ldr	x8, [sp, #8]
  41d1c0:	ldr	x0, [x8]
  41d1c4:	ldur	x2, [x29, #-8]
  41d1c8:	ldur	x3, [x29, #-16]
  41d1cc:	ldur	w4, [x29, #-20]
  41d1d0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41d1d4:	add	x1, x1, #0x5c7
  41d1d8:	bl	4018f0 <fprintf@plt>
  41d1dc:	b	41d1fc <printf@plt+0x1b52c>
  41d1e0:	ldr	x8, [sp, #8]
  41d1e4:	ldr	x0, [x8]
  41d1e8:	ldur	x2, [x29, #-8]
  41d1ec:	ldur	w3, [x29, #-20]
  41d1f0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41d1f4:	add	x1, x1, #0x5d3
  41d1f8:	bl	4018f0 <fprintf@plt>
  41d1fc:	mov	w8, #0x1                   	// #1
  41d200:	str	w8, [sp, #20]
  41d204:	ldr	w8, [sp, #20]
  41d208:	cbz	w8, 41d220 <printf@plt+0x1b550>
  41d20c:	ldr	x8, [sp, #8]
  41d210:	ldr	x1, [x8]
  41d214:	mov	w0, #0x20                  	// #32
  41d218:	bl	401ad0 <fputc@plt>
  41d21c:	str	wzr, [sp, #20]
  41d220:	ldur	w8, [x29, #-24]
  41d224:	str	w8, [sp, #4]
  41d228:	cbz	w8, 41d27c <printf@plt+0x1b5ac>
  41d22c:	b	41d230 <printf@plt+0x1b560>
  41d230:	ldr	w8, [sp, #4]
  41d234:	cmp	w8, #0x1
  41d238:	b.eq	41d278 <printf@plt+0x1b5a8>  // b.none
  41d23c:	b	41d240 <printf@plt+0x1b570>
  41d240:	ldr	w8, [sp, #4]
  41d244:	cmp	w8, #0x2
  41d248:	cset	w9, eq  // eq = none
  41d24c:	eor	w9, w9, #0x1
  41d250:	tbnz	w9, #0, 41d298 <printf@plt+0x1b5c8>
  41d254:	b	41d258 <printf@plt+0x1b588>
  41d258:	ldr	x8, [sp, #8]
  41d25c:	ldr	x1, [x8]
  41d260:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41d264:	add	x0, x0, #0x5da
  41d268:	bl	401890 <fputs@plt>
  41d26c:	mov	w9, #0x1                   	// #1
  41d270:	str	w9, [sp, #20]
  41d274:	b	41d298 <printf@plt+0x1b5c8>
  41d278:	b	41d298 <printf@plt+0x1b5c8>
  41d27c:	ldr	x8, [sp, #8]
  41d280:	ldr	x1, [x8]
  41d284:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41d288:	add	x0, x0, #0x5e7
  41d28c:	bl	401890 <fputs@plt>
  41d290:	mov	w9, #0x1                   	// #1
  41d294:	str	w9, [sp, #20]
  41d298:	ldr	w8, [sp, #20]
  41d29c:	cbz	w8, 41d2b0 <printf@plt+0x1b5e0>
  41d2a0:	ldr	x8, [sp, #8]
  41d2a4:	ldr	x1, [x8]
  41d2a8:	mov	w0, #0x20                  	// #32
  41d2ac:	bl	401ad0 <fputc@plt>
  41d2b0:	ldur	x0, [x29, #-32]
  41d2b4:	ldr	x1, [sp, #40]
  41d2b8:	ldr	x2, [sp, #32]
  41d2bc:	ldr	x3, [sp, #24]
  41d2c0:	bl	41cde0 <printf@plt+0x1b110>
  41d2c4:	ldr	x8, [sp, #8]
  41d2c8:	ldr	x1, [x8]
  41d2cc:	mov	w0, #0xa                   	// #10
  41d2d0:	bl	401ad0 <fputc@plt>
  41d2d4:	ldr	x8, [sp, #8]
  41d2d8:	ldr	x9, [x8]
  41d2dc:	mov	x0, x9
  41d2e0:	bl	401b00 <fflush@plt>
  41d2e4:	ldur	w10, [x29, #-24]
  41d2e8:	cmp	w10, #0x2
  41d2ec:	b.ne	41d2f4 <printf@plt+0x1b624>  // b.any
  41d2f0:	bl	41d3b8 <printf@plt+0x1b6e8>
  41d2f4:	ldp	x29, x30, [sp, #80]
  41d2f8:	add	sp, sp, #0x60
  41d2fc:	ret
  41d300:	sub	sp, sp, #0x40
  41d304:	stp	x29, x30, [sp, #48]
  41d308:	add	x29, sp, #0x30
  41d30c:	mov	x8, xzr
  41d310:	mov	w9, wzr
  41d314:	stur	x0, [x29, #-8]
  41d318:	stur	w1, [x29, #-12]
  41d31c:	str	x2, [sp, #24]
  41d320:	str	x3, [sp, #16]
  41d324:	str	x4, [sp, #8]
  41d328:	str	x5, [sp]
  41d32c:	ldur	x0, [x29, #-8]
  41d330:	ldur	w2, [x29, #-12]
  41d334:	ldr	x4, [sp, #24]
  41d338:	ldr	x5, [sp, #16]
  41d33c:	ldr	x6, [sp, #8]
  41d340:	ldr	x7, [sp]
  41d344:	mov	x1, x8
  41d348:	mov	w3, w9
  41d34c:	bl	41d108 <printf@plt+0x1b438>
  41d350:	ldp	x29, x30, [sp, #48]
  41d354:	add	sp, sp, #0x40
  41d358:	ret
  41d35c:	sub	sp, sp, #0x40
  41d360:	stp	x29, x30, [sp, #48]
  41d364:	add	x29, sp, #0x30
  41d368:	mov	x8, xzr
  41d36c:	mov	w9, #0x2                   	// #2
  41d370:	stur	x0, [x29, #-8]
  41d374:	stur	w1, [x29, #-12]
  41d378:	str	x2, [sp, #24]
  41d37c:	str	x3, [sp, #16]
  41d380:	str	x4, [sp, #8]
  41d384:	str	x5, [sp]
  41d388:	ldur	x0, [x29, #-8]
  41d38c:	ldur	w2, [x29, #-12]
  41d390:	ldr	x4, [sp, #24]
  41d394:	ldr	x5, [sp, #16]
  41d398:	ldr	x6, [sp, #8]
  41d39c:	ldr	x7, [sp]
  41d3a0:	mov	x1, x8
  41d3a4:	mov	w3, w9
  41d3a8:	bl	41d108 <printf@plt+0x1b438>
  41d3ac:	ldp	x29, x30, [sp, #48]
  41d3b0:	add	sp, sp, #0x40
  41d3b4:	ret
  41d3b8:	stp	x29, x30, [sp, #-16]!
  41d3bc:	mov	x29, sp
  41d3c0:	mov	w0, #0x3                   	// #3
  41d3c4:	bl	401c40 <exit@plt>
  41d3c8:	sub	sp, sp, #0x20
  41d3cc:	mov	w8, #0x1                   	// #1
  41d3d0:	mov	x9, xzr
  41d3d4:	str	x0, [sp, #24]
  41d3d8:	str	x1, [sp, #16]
  41d3dc:	str	x2, [sp, #8]
  41d3e0:	ldr	x10, [sp, #24]
  41d3e4:	ldr	x11, [sp, #16]
  41d3e8:	str	x11, [x10]
  41d3ec:	ldr	x11, [sp, #8]
  41d3f0:	str	x11, [x10, #8]
  41d3f4:	str	wzr, [x10, #16]
  41d3f8:	str	wzr, [x10, #20]
  41d3fc:	str	w8, [x10, #24]
  41d400:	str	wzr, [x10, #28]
  41d404:	str	x9, [x10, #32]
  41d408:	add	sp, sp, #0x20
  41d40c:	ret
  41d410:	sub	sp, sp, #0x30
  41d414:	stp	x29, x30, [sp, #32]
  41d418:	add	x29, sp, #0x20
  41d41c:	stur	x0, [x29, #-8]
  41d420:	ldur	x8, [x29, #-8]
  41d424:	ldr	x9, [x8, #32]
  41d428:	str	x8, [sp, #16]
  41d42c:	str	x9, [sp, #8]
  41d430:	cbz	x9, 41d43c <printf@plt+0x1b76c>
  41d434:	ldr	x0, [sp, #8]
  41d438:	bl	401b40 <_ZdaPv@plt>
  41d43c:	ldr	x8, [sp, #16]
  41d440:	ldr	x0, [x8, #8]
  41d444:	bl	401990 <free@plt>
  41d448:	ldr	x8, [sp, #16]
  41d44c:	ldr	x9, [x8]
  41d450:	cbz	x9, 41d464 <printf@plt+0x1b794>
  41d454:	ldr	x8, [sp, #16]
  41d458:	ldr	x0, [x8]
  41d45c:	bl	401940 <fclose@plt>
  41d460:	b	41d464 <printf@plt+0x1b794>
  41d464:	ldp	x29, x30, [sp, #32]
  41d468:	add	sp, sp, #0x30
  41d46c:	ret
  41d470:	bl	4127f4 <printf@plt+0x10b24>
  41d474:	sub	sp, sp, #0x60
  41d478:	stp	x29, x30, [sp, #80]
  41d47c:	add	x29, sp, #0x50
  41d480:	stur	x0, [x29, #-16]
  41d484:	ldur	x8, [x29, #-16]
  41d488:	ldr	x9, [x8]
  41d48c:	str	x8, [sp, #16]
  41d490:	cbnz	x9, 41d49c <printf@plt+0x1b7cc>
  41d494:	stur	wzr, [x29, #-4]
  41d498:	b	41d680 <printf@plt+0x1b9b0>
  41d49c:	ldr	x8, [sp, #16]
  41d4a0:	ldr	x9, [x8, #32]
  41d4a4:	cbnz	x9, 41d4c0 <printf@plt+0x1b7f0>
  41d4a8:	mov	x0, #0x80                  	// #128
  41d4ac:	bl	401880 <_Znam@plt>
  41d4b0:	ldr	x8, [sp, #16]
  41d4b4:	str	x0, [x8, #32]
  41d4b8:	mov	w9, #0x80                  	// #128
  41d4bc:	str	w9, [x8, #20]
  41d4c0:	stur	wzr, [x29, #-20]
  41d4c4:	ldr	x8, [sp, #16]
  41d4c8:	ldr	x0, [x8]
  41d4cc:	bl	401a80 <getc@plt>
  41d4d0:	stur	w0, [x29, #-24]
  41d4d4:	ldur	w9, [x29, #-24]
  41d4d8:	mov	w10, #0xffffffff            	// #-1
  41d4dc:	cmp	w9, w10
  41d4e0:	b.ne	41d4e8 <printf@plt+0x1b818>  // b.any
  41d4e4:	b	41d5e4 <printf@plt+0x1b914>
  41d4e8:	ldur	w0, [x29, #-24]
  41d4ec:	bl	421974 <printf@plt+0x1fca4>
  41d4f0:	cbz	w0, 41d530 <printf@plt+0x1b860>
  41d4f4:	ldur	w1, [x29, #-24]
  41d4f8:	add	x8, sp, #0x28
  41d4fc:	mov	x0, x8
  41d500:	str	x8, [sp, #8]
  41d504:	bl	41cc08 <printf@plt+0x1af38>
  41d508:	ldr	x0, [sp, #16]
  41d50c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41d510:	add	x1, x1, #0x6b8
  41d514:	ldr	x2, [sp, #8]
  41d518:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41d51c:	add	x8, x8, #0xb28
  41d520:	mov	x3, x8
  41d524:	mov	x4, x8
  41d528:	bl	41d690 <printf@plt+0x1b9c0>
  41d52c:	b	41d5e0 <printf@plt+0x1b910>
  41d530:	ldur	w8, [x29, #-20]
  41d534:	add	w8, w8, #0x1
  41d538:	ldr	x9, [sp, #16]
  41d53c:	ldr	w10, [x9, #20]
  41d540:	cmp	w8, w10
  41d544:	b.lt	41d5ac <printf@plt+0x1b8dc>  // b.tstop
  41d548:	ldr	x8, [sp, #16]
  41d54c:	ldr	x9, [x8, #32]
  41d550:	str	x9, [sp, #32]
  41d554:	ldr	w10, [x8, #20]
  41d558:	mov	w11, #0x2                   	// #2
  41d55c:	mul	w10, w10, w11
  41d560:	mov	w0, w10
  41d564:	sxtw	x0, w0
  41d568:	bl	401880 <_Znam@plt>
  41d56c:	ldr	x8, [sp, #16]
  41d570:	str	x0, [x8, #32]
  41d574:	ldr	x0, [x8, #32]
  41d578:	ldr	x1, [sp, #32]
  41d57c:	ldrsw	x2, [x8, #20]
  41d580:	bl	4018a0 <memcpy@plt>
  41d584:	ldr	x8, [sp, #32]
  41d588:	str	x8, [sp]
  41d58c:	cbz	x8, 41d598 <printf@plt+0x1b8c8>
  41d590:	ldr	x0, [sp]
  41d594:	bl	401b40 <_ZdaPv@plt>
  41d598:	ldr	x8, [sp, #16]
  41d59c:	ldr	w9, [x8, #20]
  41d5a0:	mov	w10, #0x2                   	// #2
  41d5a4:	mul	w9, w9, w10
  41d5a8:	str	w9, [x8, #20]
  41d5ac:	ldur	w8, [x29, #-24]
  41d5b0:	ldr	x9, [sp, #16]
  41d5b4:	ldr	x10, [x9, #32]
  41d5b8:	ldursw	x11, [x29, #-20]
  41d5bc:	mov	w12, w11
  41d5c0:	add	w12, w12, #0x1
  41d5c4:	stur	w12, [x29, #-20]
  41d5c8:	add	x10, x10, x11
  41d5cc:	strb	w8, [x10]
  41d5d0:	ldur	w8, [x29, #-24]
  41d5d4:	cmp	w8, #0xa
  41d5d8:	b.ne	41d5e0 <printf@plt+0x1b910>  // b.any
  41d5dc:	b	41d5e4 <printf@plt+0x1b914>
  41d5e0:	b	41d4c4 <printf@plt+0x1b7f4>
  41d5e4:	ldur	w8, [x29, #-20]
  41d5e8:	cbnz	w8, 41d5f0 <printf@plt+0x1b920>
  41d5ec:	b	41d67c <printf@plt+0x1b9ac>
  41d5f0:	ldr	x8, [sp, #16]
  41d5f4:	ldr	x9, [x8, #32]
  41d5f8:	ldursw	x10, [x29, #-20]
  41d5fc:	add	x9, x9, x10
  41d600:	mov	w11, #0x0                   	// #0
  41d604:	strb	w11, [x9]
  41d608:	ldr	w11, [x8, #16]
  41d60c:	add	w11, w11, #0x1
  41d610:	str	w11, [x8, #16]
  41d614:	ldr	x9, [x8, #32]
  41d618:	str	x9, [sp, #24]
  41d61c:	ldr	x8, [sp, #24]
  41d620:	ldrb	w1, [x8]
  41d624:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41d628:	add	x0, x0, #0x521
  41d62c:	bl	41c510 <printf@plt+0x1a840>
  41d630:	cbz	w0, 41d644 <printf@plt+0x1b974>
  41d634:	ldr	x8, [sp, #24]
  41d638:	add	x8, x8, #0x1
  41d63c:	str	x8, [sp, #24]
  41d640:	b	41d61c <printf@plt+0x1b94c>
  41d644:	ldr	x8, [sp, #24]
  41d648:	ldrb	w9, [x8]
  41d64c:	cbz	w9, 41d678 <printf@plt+0x1b9a8>
  41d650:	ldr	x8, [sp, #16]
  41d654:	ldr	w9, [x8, #24]
  41d658:	cbz	w9, 41d66c <printf@plt+0x1b99c>
  41d65c:	ldr	x8, [sp, #24]
  41d660:	ldrb	w9, [x8]
  41d664:	cmp	w9, #0x23
  41d668:	b.eq	41d678 <printf@plt+0x1b9a8>  // b.none
  41d66c:	mov	w8, #0x1                   	// #1
  41d670:	stur	w8, [x29, #-4]
  41d674:	b	41d680 <printf@plt+0x1b9b0>
  41d678:	b	41d4c0 <printf@plt+0x1b7f0>
  41d67c:	stur	wzr, [x29, #-4]
  41d680:	ldur	w0, [x29, #-4]
  41d684:	ldp	x29, x30, [sp, #80]
  41d688:	add	sp, sp, #0x60
  41d68c:	ret
  41d690:	sub	sp, sp, #0x40
  41d694:	stp	x29, x30, [sp, #48]
  41d698:	add	x29, sp, #0x30
  41d69c:	stur	x0, [x29, #-8]
  41d6a0:	stur	x1, [x29, #-16]
  41d6a4:	str	x2, [sp, #24]
  41d6a8:	str	x3, [sp, #16]
  41d6ac:	str	x4, [sp, #8]
  41d6b0:	ldur	x8, [x29, #-8]
  41d6b4:	ldr	w9, [x8, #28]
  41d6b8:	str	x8, [sp]
  41d6bc:	cbnz	w9, 41d6e0 <printf@plt+0x1ba10>
  41d6c0:	ldr	x8, [sp]
  41d6c4:	ldr	x0, [x8, #8]
  41d6c8:	ldr	w1, [x8, #16]
  41d6cc:	ldur	x2, [x29, #-16]
  41d6d0:	ldr	x3, [sp, #24]
  41d6d4:	ldr	x4, [sp, #16]
  41d6d8:	ldr	x5, [sp, #8]
  41d6dc:	bl	41d0ac <printf@plt+0x1b3dc>
  41d6e0:	ldp	x29, x30, [sp, #48]
  41d6e4:	add	sp, sp, #0x40
  41d6e8:	ret
  41d6ec:	sub	sp, sp, #0x50
  41d6f0:	stp	x29, x30, [sp, #64]
  41d6f4:	add	x29, sp, #0x40
  41d6f8:	stur	x0, [x29, #-16]
  41d6fc:	ldur	x0, [x29, #-16]
  41d700:	bl	4254fc <printf@plt+0x2382c>
  41d704:	stur	x0, [x29, #-24]
  41d708:	ldur	x8, [x29, #-24]
  41d70c:	cbz	x8, 41d904 <printf@plt+0x1bc34>
  41d710:	ldur	x8, [x29, #-24]
  41d714:	ldrb	w9, [x8]
  41d718:	cmp	w9, #0x63
  41d71c:	b.ne	41d864 <printf@plt+0x1bb94>  // b.any
  41d720:	ldur	x8, [x29, #-24]
  41d724:	ldrb	w9, [x8, #1]
  41d728:	cmp	w9, #0x68
  41d72c:	b.ne	41d864 <printf@plt+0x1bb94>  // b.any
  41d730:	ldur	x8, [x29, #-24]
  41d734:	ldrb	w9, [x8, #2]
  41d738:	cmp	w9, #0x61
  41d73c:	b.ne	41d864 <printf@plt+0x1bb94>  // b.any
  41d740:	ldur	x8, [x29, #-24]
  41d744:	ldrb	w9, [x8, #3]
  41d748:	cmp	w9, #0x72
  41d74c:	b.ne	41d864 <printf@plt+0x1bb94>  // b.any
  41d750:	ldur	x8, [x29, #-24]
  41d754:	ldrb	w9, [x8, #4]
  41d758:	cmp	w9, #0x30
  41d75c:	b.lt	41d864 <printf@plt+0x1bb94>  // b.tstop
  41d760:	ldur	x8, [x29, #-24]
  41d764:	ldrb	w9, [x8, #4]
  41d768:	cmp	w9, #0x39
  41d76c:	b.gt	41d864 <printf@plt+0x1bb94>
  41d770:	ldur	x8, [x29, #-24]
  41d774:	ldrb	w9, [x8, #4]
  41d778:	subs	w9, w9, #0x30
  41d77c:	stur	w9, [x29, #-28]
  41d780:	ldur	x8, [x29, #-24]
  41d784:	ldrb	w9, [x8, #5]
  41d788:	cbnz	w9, 41d798 <printf@plt+0x1bac8>
  41d78c:	ldur	w8, [x29, #-28]
  41d790:	stur	w8, [x29, #-4]
  41d794:	b	41d90c <printf@plt+0x1bc3c>
  41d798:	ldur	w8, [x29, #-28]
  41d79c:	cmp	w8, #0x0
  41d7a0:	cset	w8, le
  41d7a4:	tbnz	w8, #0, 41d864 <printf@plt+0x1bb94>
  41d7a8:	ldur	x8, [x29, #-24]
  41d7ac:	ldrb	w9, [x8, #5]
  41d7b0:	cmp	w9, #0x30
  41d7b4:	b.lt	41d864 <printf@plt+0x1bb94>  // b.tstop
  41d7b8:	ldur	x8, [x29, #-24]
  41d7bc:	ldrb	w9, [x8, #5]
  41d7c0:	cmp	w9, #0x39
  41d7c4:	b.gt	41d864 <printf@plt+0x1bb94>
  41d7c8:	ldur	w8, [x29, #-28]
  41d7cc:	mov	w9, #0xa                   	// #10
  41d7d0:	mul	w8, w9, w8
  41d7d4:	ldur	x10, [x29, #-24]
  41d7d8:	ldrb	w9, [x10, #5]
  41d7dc:	subs	w9, w9, #0x30
  41d7e0:	add	w8, w8, w9
  41d7e4:	stur	w8, [x29, #-28]
  41d7e8:	ldur	x10, [x29, #-24]
  41d7ec:	ldrb	w8, [x10, #6]
  41d7f0:	cbnz	w8, 41d800 <printf@plt+0x1bb30>
  41d7f4:	ldur	w8, [x29, #-28]
  41d7f8:	stur	w8, [x29, #-4]
  41d7fc:	b	41d90c <printf@plt+0x1bc3c>
  41d800:	ldur	x8, [x29, #-24]
  41d804:	ldrb	w9, [x8, #6]
  41d808:	cmp	w9, #0x30
  41d80c:	b.lt	41d864 <printf@plt+0x1bb94>  // b.tstop
  41d810:	ldur	x8, [x29, #-24]
  41d814:	ldrb	w9, [x8, #6]
  41d818:	cmp	w9, #0x39
  41d81c:	b.gt	41d864 <printf@plt+0x1bb94>
  41d820:	ldur	w8, [x29, #-28]
  41d824:	mov	w9, #0xa                   	// #10
  41d828:	mul	w8, w9, w8
  41d82c:	ldur	x10, [x29, #-24]
  41d830:	ldrb	w9, [x10, #6]
  41d834:	subs	w9, w9, #0x30
  41d838:	add	w8, w8, w9
  41d83c:	stur	w8, [x29, #-28]
  41d840:	ldur	x10, [x29, #-24]
  41d844:	ldrb	w8, [x10, #7]
  41d848:	cbnz	w8, 41d864 <printf@plt+0x1bb94>
  41d84c:	ldur	w8, [x29, #-28]
  41d850:	cmp	w8, #0x80
  41d854:	b.ge	41d864 <printf@plt+0x1bb94>  // b.tcont
  41d858:	ldur	w8, [x29, #-28]
  41d85c:	stur	w8, [x29, #-4]
  41d860:	b	41d90c <printf@plt+0x1bc3c>
  41d864:	ldur	x0, [x29, #-24]
  41d868:	bl	428670 <_ZdlPvm@@Base+0x2db8>
  41d86c:	cbz	x0, 41d88c <printf@plt+0x1bbbc>
  41d870:	ldur	x8, [x29, #-24]
  41d874:	add	x0, x8, #0x1
  41d878:	add	x1, sp, #0x18
  41d87c:	mov	w2, #0x10                  	// #16
  41d880:	bl	401970 <strtol@plt>
  41d884:	stur	w0, [x29, #-4]
  41d888:	b	41d90c <printf@plt+0x1bc3c>
  41d88c:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41d890:	add	x8, x8, #0x674
  41d894:	ldrh	w9, [x8]
  41d898:	add	x10, sp, #0x14
  41d89c:	strh	w9, [sp, #20]
  41d8a0:	ldrb	w9, [x8, #2]
  41d8a4:	strb	w9, [x10, #2]
  41d8a8:	ldur	x8, [x29, #-24]
  41d8ac:	ldrb	w9, [x8, #1]
  41d8b0:	cbnz	w9, 41d8c8 <printf@plt+0x1bbf8>
  41d8b4:	ldur	x8, [x29, #-24]
  41d8b8:	ldrb	w9, [x8]
  41d8bc:	add	x8, sp, #0x14
  41d8c0:	strb	w9, [x8, #1]
  41d8c4:	stur	x8, [x29, #-24]
  41d8c8:	ldur	x0, [x29, #-24]
  41d8cc:	bl	423e58 <printf@plt+0x22188>
  41d8d0:	str	x0, [sp, #8]
  41d8d4:	ldr	x8, [sp, #8]
  41d8d8:	cbz	x8, 41d904 <printf@plt+0x1bc34>
  41d8dc:	ldr	x0, [sp, #8]
  41d8e0:	mov	w1, #0x5f                  	// #95
  41d8e4:	bl	4019a0 <strchr@plt>
  41d8e8:	cbnz	x0, 41d904 <printf@plt+0x1bc34>
  41d8ec:	ldr	x0, [sp, #8]
  41d8f0:	mov	x1, sp
  41d8f4:	mov	w2, #0x10                  	// #16
  41d8f8:	bl	401970 <strtol@plt>
  41d8fc:	stur	w0, [x29, #-4]
  41d900:	b	41d90c <printf@plt+0x1bc3c>
  41d904:	mov	w8, #0xffffffff            	// #-1
  41d908:	stur	w8, [x29, #-4]
  41d90c:	ldur	w0, [x29, #-4]
  41d910:	ldp	x29, x30, [sp, #64]
  41d914:	add	sp, sp, #0x50
  41d918:	ret
  41d91c:	sub	sp, sp, #0x40
  41d920:	stp	x29, x30, [sp, #48]
  41d924:	add	x29, sp, #0x30
  41d928:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41d92c:	add	x8, x8, #0x678
  41d930:	add	x8, x8, #0x10
  41d934:	mov	x9, xzr
  41d938:	fmov	d0, xzr
  41d93c:	stur	x0, [x29, #-8]
  41d940:	stur	x1, [x29, #-16]
  41d944:	ldur	x10, [x29, #-8]
  41d948:	str	x8, [x10]
  41d94c:	str	wzr, [x10, #8]
  41d950:	str	x9, [x10, #16]
  41d954:	str	wzr, [x10, #24]
  41d958:	str	wzr, [x10, #28]
  41d95c:	str	x9, [x10, #64]
  41d960:	str	wzr, [x10, #72]
  41d964:	str	x9, [x10, #80]
  41d968:	str	wzr, [x10, #88]
  41d96c:	str	wzr, [x10, #92]
  41d970:	str	x9, [x10, #96]
  41d974:	ldur	x0, [x29, #-16]
  41d978:	str	x9, [sp, #24]
  41d97c:	str	d0, [sp, #16]
  41d980:	str	x10, [sp, #8]
  41d984:	bl	4018e0 <strlen@plt>
  41d988:	add	x0, x0, #0x1
  41d98c:	bl	401880 <_Znam@plt>
  41d990:	ldr	x8, [sp, #8]
  41d994:	str	x0, [x8, #32]
  41d998:	ldr	x0, [x8, #32]
  41d99c:	ldur	x1, [x29, #-16]
  41d9a0:	bl	4019e0 <strcpy@plt>
  41d9a4:	ldr	x8, [sp, #24]
  41d9a8:	ldr	x9, [sp, #8]
  41d9ac:	str	x8, [x9, #40]
  41d9b0:	ldr	d0, [sp, #16]
  41d9b4:	str	d0, [x9, #48]
  41d9b8:	str	wzr, [x9, #56]
  41d9bc:	ldp	x29, x30, [sp, #48]
  41d9c0:	add	sp, sp, #0x40
  41d9c4:	ret
  41d9c8:	sub	sp, sp, #0x80
  41d9cc:	stp	x29, x30, [sp, #112]
  41d9d0:	add	x29, sp, #0x70
  41d9d4:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41d9d8:	add	x8, x8, #0x678
  41d9dc:	add	x8, x8, #0x10
  41d9e0:	stur	x0, [x29, #-8]
  41d9e4:	ldur	x9, [x29, #-8]
  41d9e8:	str	x8, [x9]
  41d9ec:	stur	wzr, [x29, #-12]
  41d9f0:	stur	x9, [x29, #-48]
  41d9f4:	ldur	w8, [x29, #-12]
  41d9f8:	ldur	x9, [x29, #-48]
  41d9fc:	ldr	w10, [x9, #88]
  41da00:	cmp	w8, w10
  41da04:	b.ge	41da64 <printf@plt+0x1bd94>  // b.tcont
  41da08:	ldur	x8, [x29, #-48]
  41da0c:	ldr	x9, [x8, #80]
  41da10:	ldursw	x10, [x29, #-12]
  41da14:	mov	x11, #0x28                  	// #40
  41da18:	mul	x10, x11, x10
  41da1c:	add	x9, x9, x10
  41da20:	ldr	x9, [x9, #32]
  41da24:	cbz	x9, 41da54 <printf@plt+0x1bd84>
  41da28:	ldur	x8, [x29, #-48]
  41da2c:	ldr	x9, [x8, #80]
  41da30:	ldursw	x10, [x29, #-12]
  41da34:	mov	x11, #0x28                  	// #40
  41da38:	mul	x10, x11, x10
  41da3c:	add	x9, x9, x10
  41da40:	ldr	x9, [x9, #32]
  41da44:	str	x9, [sp, #56]
  41da48:	cbz	x9, 41da54 <printf@plt+0x1bd84>
  41da4c:	ldr	x0, [sp, #56]
  41da50:	bl	401b40 <_ZdaPv@plt>
  41da54:	ldur	w8, [x29, #-12]
  41da58:	add	w8, w8, #0x1
  41da5c:	stur	w8, [x29, #-12]
  41da60:	b	41d9f4 <printf@plt+0x1bd24>
  41da64:	ldur	x8, [x29, #-48]
  41da68:	ldr	x9, [x8, #80]
  41da6c:	str	x9, [sp, #48]
  41da70:	cbz	x9, 41da7c <printf@plt+0x1bdac>
  41da74:	ldr	x0, [sp, #48]
  41da78:	bl	401b40 <_ZdaPv@plt>
  41da7c:	ldur	x8, [x29, #-48]
  41da80:	ldr	x9, [x8, #64]
  41da84:	str	x9, [sp, #40]
  41da88:	cbz	x9, 41da94 <printf@plt+0x1bdc4>
  41da8c:	ldr	x0, [sp, #40]
  41da90:	bl	401b40 <_ZdaPv@plt>
  41da94:	ldur	x8, [x29, #-48]
  41da98:	ldr	x9, [x8, #16]
  41da9c:	cbz	x9, 41db2c <printf@plt+0x1be5c>
  41daa0:	stur	wzr, [x29, #-16]
  41daa4:	ldur	w8, [x29, #-16]
  41daa8:	cmp	w8, #0x1f7
  41daac:	b.ge	41db14 <printf@plt+0x1be44>  // b.tcont
  41dab0:	ldur	x8, [x29, #-48]
  41dab4:	ldr	x9, [x8, #16]
  41dab8:	ldursw	x10, [x29, #-16]
  41dabc:	mov	x11, #0x8                   	// #8
  41dac0:	mul	x10, x11, x10
  41dac4:	add	x9, x9, x10
  41dac8:	ldr	x9, [x9]
  41dacc:	stur	x9, [x29, #-24]
  41dad0:	ldur	x8, [x29, #-24]
  41dad4:	cbz	x8, 41db04 <printf@plt+0x1be34>
  41dad8:	ldur	x8, [x29, #-24]
  41dadc:	stur	x8, [x29, #-32]
  41dae0:	ldur	x8, [x29, #-24]
  41dae4:	ldr	x8, [x8, #24]
  41dae8:	stur	x8, [x29, #-24]
  41daec:	ldur	x8, [x29, #-32]
  41daf0:	str	x8, [sp, #32]
  41daf4:	cbz	x8, 41db00 <printf@plt+0x1be30>
  41daf8:	ldr	x0, [sp, #32]
  41dafc:	bl	42588c <_ZdlPv@@Base>
  41db00:	b	41dad0 <printf@plt+0x1be00>
  41db04:	ldur	w8, [x29, #-16]
  41db08:	add	w8, w8, #0x1
  41db0c:	stur	w8, [x29, #-16]
  41db10:	b	41daa4 <printf@plt+0x1bdd4>
  41db14:	ldur	x8, [x29, #-48]
  41db18:	ldr	x9, [x8, #16]
  41db1c:	str	x9, [sp, #24]
  41db20:	cbz	x9, 41db2c <printf@plt+0x1be5c>
  41db24:	ldr	x0, [sp, #24]
  41db28:	bl	401b40 <_ZdaPv@plt>
  41db2c:	ldur	x8, [x29, #-48]
  41db30:	ldr	x9, [x8, #32]
  41db34:	str	x9, [sp, #16]
  41db38:	cbz	x9, 41db44 <printf@plt+0x1be74>
  41db3c:	ldr	x0, [sp, #16]
  41db40:	bl	401b40 <_ZdaPv@plt>
  41db44:	ldur	x8, [x29, #-48]
  41db48:	ldr	x9, [x8, #40]
  41db4c:	str	x9, [sp, #8]
  41db50:	cbz	x9, 41db5c <printf@plt+0x1be8c>
  41db54:	ldr	x0, [sp, #8]
  41db58:	bl	401b40 <_ZdaPv@plt>
  41db5c:	ldur	x8, [x29, #-48]
  41db60:	ldr	x9, [x8, #96]
  41db64:	cbz	x9, 41dba8 <printf@plt+0x1bed8>
  41db68:	ldur	x8, [x29, #-48]
  41db6c:	ldr	x9, [x8, #96]
  41db70:	stur	x9, [x29, #-40]
  41db74:	ldr	x9, [x8, #96]
  41db78:	ldr	x9, [x9]
  41db7c:	str	x9, [x8, #96]
  41db80:	ldur	x9, [x29, #-40]
  41db84:	str	x9, [sp]
  41db88:	cbz	x9, 41dba4 <printf@plt+0x1bed4>
  41db8c:	ldr	x0, [sp]
  41db90:	adrp	x8, 41e000 <printf@plt+0x1c330>
  41db94:	add	x8, x8, #0x44
  41db98:	blr	x8
  41db9c:	ldr	x0, [sp]
  41dba0:	bl	42588c <_ZdlPv@@Base>
  41dba4:	b	41db5c <printf@plt+0x1be8c>
  41dba8:	ldp	x29, x30, [sp, #112]
  41dbac:	add	sp, sp, #0x80
  41dbb0:	ret
  41dbb4:	sub	sp, sp, #0x20
  41dbb8:	stp	x29, x30, [sp, #16]
  41dbbc:	add	x29, sp, #0x10
  41dbc0:	adrp	x8, 41d000 <printf@plt+0x1b330>
  41dbc4:	add	x8, x8, #0x9c8
  41dbc8:	str	x0, [sp, #8]
  41dbcc:	ldr	x9, [sp, #8]
  41dbd0:	mov	x0, x9
  41dbd4:	str	x9, [sp]
  41dbd8:	blr	x8
  41dbdc:	ldr	x0, [sp]
  41dbe0:	bl	42588c <_ZdlPv@@Base>
  41dbe4:	ldp	x29, x30, [sp, #16]
  41dbe8:	add	sp, sp, #0x20
  41dbec:	ret
  41dbf0:	sub	sp, sp, #0x40
  41dbf4:	stp	x29, x30, [sp, #48]
  41dbf8:	add	x29, sp, #0x30
  41dbfc:	fmov	d0, xzr
  41dc00:	stur	x0, [x29, #-16]
  41dc04:	sturb	w1, [x29, #-17]
  41dc08:	str	d0, [sp, #16]
  41dc0c:	ldurb	w8, [x29, #-17]
  41dc10:	subs	w8, w8, #0x50
  41dc14:	mov	w9, w8
  41dc18:	ubfx	x9, x9, #0, #32
  41dc1c:	cmp	x9, #0x20
  41dc20:	str	x9, [sp, #8]
  41dc24:	b.hi	41dc84 <printf@plt+0x1bfb4>  // b.pmore
  41dc28:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41dc2c:	add	x8, x8, #0x5f0
  41dc30:	ldr	x11, [sp, #8]
  41dc34:	ldrsw	x10, [x8, x11, lsl #2]
  41dc38:	add	x9, x8, x10
  41dc3c:	br	x9
  41dc40:	fmov	d0, #1.000000000000000000e+00
  41dc44:	str	d0, [sp, #16]
  41dc48:	b	41dc9c <printf@plt+0x1bfcc>
  41dc4c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  41dc50:	fmov	d0, x8
  41dc54:	str	d0, [sp, #16]
  41dc58:	b	41dc9c <printf@plt+0x1bfcc>
  41dc5c:	fmov	d0, #6.000000000000000000e+00
  41dc60:	str	d0, [sp, #16]
  41dc64:	b	41dc9c <printf@plt+0x1bfcc>
  41dc68:	mov	x8, #0xb852                	// #47186
  41dc6c:	movk	x8, #0x851e, lsl #16
  41dc70:	movk	x8, #0x51eb, lsl #32
  41dc74:	movk	x8, #0x4004, lsl #48
  41dc78:	fmov	d0, x8
  41dc7c:	str	d0, [sp, #16]
  41dc80:	b	41dc9c <printf@plt+0x1bfcc>
  41dc84:	mov	w8, wzr
  41dc88:	mov	w0, w8
  41dc8c:	mov	w1, #0x11f                 	// #287
  41dc90:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41dc94:	add	x2, x2, #0x6da
  41dc98:	bl	412800 <printf@plt+0x10b30>
  41dc9c:	ldr	d0, [sp, #16]
  41dca0:	fcmp	d0, #0.0
  41dca4:	cset	w8, ne  // ne = any
  41dca8:	tbnz	w8, #0, 41dcb0 <printf@plt+0x1bfe0>
  41dcac:	b	41dcd0 <printf@plt+0x1c000>
  41dcb0:	ldr	d0, [sp, #16]
  41dcb4:	ldur	x8, [x29, #-16]
  41dcb8:	ldr	d1, [x8]
  41dcbc:	fdiv	d0, d1, d0
  41dcc0:	str	d0, [x8]
  41dcc4:	mov	w9, #0x1                   	// #1
  41dcc8:	stur	w9, [x29, #-4]
  41dccc:	b	41dcd4 <printf@plt+0x1c004>
  41dcd0:	stur	wzr, [x29, #-4]
  41dcd4:	ldur	w0, [x29, #-4]
  41dcd8:	ldp	x29, x30, [sp, #48]
  41dcdc:	add	sp, sp, #0x40
  41dce0:	ret
  41dce4:	sub	sp, sp, #0x60
  41dce8:	stp	x29, x30, [sp, #80]
  41dcec:	add	x29, sp, #0x50
  41dcf0:	mov	x8, #0x2d18                	// #11544
  41dcf4:	movk	x8, #0x5444, lsl #16
  41dcf8:	movk	x8, #0x21fb, lsl #32
  41dcfc:	movk	x8, #0x4009, lsl #48
  41dd00:	fmov	d0, x8
  41dd04:	mov	x8, #0x800000000000        	// #140737488355328
  41dd08:	movk	x8, #0x4066, lsl #48
  41dd0c:	fmov	d1, x8
  41dd10:	fmov	d2, #5.000000000000000000e-01
  41dd14:	stur	x0, [x29, #-8]
  41dd18:	stur	x1, [x29, #-16]
  41dd1c:	stur	w2, [x29, #-20]
  41dd20:	stur	w3, [x29, #-24]
  41dd24:	ldur	x8, [x29, #-8]
  41dd28:	ldur	x1, [x29, #-16]
  41dd2c:	ldur	w2, [x29, #-20]
  41dd30:	mov	x0, x8
  41dd34:	str	d0, [sp, #40]
  41dd38:	str	d1, [sp, #32]
  41dd3c:	str	d2, [sp, #24]
  41dd40:	str	x8, [sp, #16]
  41dd44:	bl	41dda4 <printf@plt+0x1c0d4>
  41dd48:	stur	w0, [x29, #-28]
  41dd4c:	ldur	w9, [x29, #-28]
  41dd50:	scvtf	d0, w9
  41dd54:	ldr	x8, [sp, #16]
  41dd58:	ldr	d1, [x8, #48]
  41dd5c:	ldur	w9, [x29, #-24]
  41dd60:	scvtf	d2, w9
  41dd64:	fadd	d1, d1, d2
  41dd68:	ldr	d2, [sp, #40]
  41dd6c:	fmul	d1, d1, d2
  41dd70:	ldr	d3, [sp, #32]
  41dd74:	fdiv	d1, d1, d3
  41dd78:	str	d0, [sp, #8]
  41dd7c:	mov	v0.16b, v1.16b
  41dd80:	bl	401c30 <tan@plt>
  41dd84:	ldr	d1, [sp, #8]
  41dd88:	fmul	d0, d1, d0
  41dd8c:	ldr	d2, [sp, #24]
  41dd90:	fadd	d0, d0, d2
  41dd94:	fcvtzs	w0, d0
  41dd98:	ldp	x29, x30, [sp, #80]
  41dd9c:	add	sp, sp, #0x60
  41dda0:	ret
  41dda4:	sub	sp, sp, #0x50
  41dda8:	stp	x29, x30, [sp, #64]
  41ddac:	add	x29, sp, #0x40
  41ddb0:	mov	w8, #0x190                 	// #400
  41ddb4:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41ddb8:	add	x9, x9, #0x6da
  41ddbc:	stur	x0, [x29, #-16]
  41ddc0:	stur	x1, [x29, #-24]
  41ddc4:	stur	w2, [x29, #-28]
  41ddc8:	ldur	x10, [x29, #-16]
  41ddcc:	ldur	x0, [x29, #-24]
  41ddd0:	str	w8, [sp, #28]
  41ddd4:	str	x9, [sp, #16]
  41ddd8:	str	x10, [sp, #8]
  41dddc:	bl	4219c4 <printf@plt+0x1fcf4>
  41dde0:	str	w0, [sp, #32]
  41dde4:	ldr	w8, [sp, #32]
  41dde8:	cmp	w8, #0x0
  41ddec:	cset	w8, ge  // ge = tcont
  41ddf0:	and	w0, w8, #0x1
  41ddf4:	ldr	w1, [sp, #28]
  41ddf8:	ldr	x2, [sp, #16]
  41ddfc:	bl	412800 <printf@plt+0x10b30>
  41de00:	ldr	w8, [sp, #32]
  41de04:	ldr	x9, [sp, #8]
  41de08:	ldr	w11, [x9, #72]
  41de0c:	cmp	w8, w11
  41de10:	b.ge	41de68 <printf@plt+0x1c198>  // b.tcont
  41de14:	ldr	x8, [sp, #8]
  41de18:	ldr	x9, [x8, #64]
  41de1c:	ldrsw	x10, [sp, #32]
  41de20:	ldr	w11, [x9, x10, lsl #2]
  41de24:	cmp	w11, #0x0
  41de28:	cset	w11, lt  // lt = tstop
  41de2c:	tbnz	w11, #0, 41de68 <printf@plt+0x1c198>
  41de30:	ldr	x8, [sp, #8]
  41de34:	ldr	x9, [x8, #80]
  41de38:	ldr	x10, [x8, #64]
  41de3c:	ldrsw	x11, [sp, #32]
  41de40:	ldrsw	x10, [x10, x11, lsl #2]
  41de44:	mov	x11, #0x28                  	// #40
  41de48:	mul	x10, x11, x10
  41de4c:	add	x9, x9, x10
  41de50:	ldr	w1, [x9, #12]
  41de54:	ldur	w2, [x29, #-28]
  41de58:	mov	x0, x8
  41de5c:	bl	4219f4 <printf@plt+0x1fd24>
  41de60:	stur	w0, [x29, #-4]
  41de64:	b	41de84 <printf@plt+0x1c1b4>
  41de68:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41de6c:	add	x8, x8, #0xb80
  41de70:	ldr	w9, [x8]
  41de74:	cbz	w9, 41de80 <printf@plt+0x1c1b0>
  41de78:	stur	wzr, [x29, #-4]
  41de7c:	b	41de84 <printf@plt+0x1c1b4>
  41de80:	bl	401bf0 <abort@plt>
  41de84:	ldur	w0, [x29, #-4]
  41de88:	ldp	x29, x30, [sp, #64]
  41de8c:	add	sp, sp, #0x50
  41de90:	ret
  41de94:	sub	sp, sp, #0x40
  41de98:	stp	x29, x30, [sp, #48]
  41de9c:	add	x29, sp, #0x30
  41dea0:	mov	w8, #0x132                 	// #306
  41dea4:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41dea8:	add	x2, x2, #0x6da
  41deac:	stur	x0, [x29, #-16]
  41deb0:	str	x1, [sp, #24]
  41deb4:	ldur	x9, [x29, #-16]
  41deb8:	ldr	x0, [sp, #24]
  41debc:	str	w8, [sp, #16]
  41dec0:	str	x2, [sp, #8]
  41dec4:	str	x9, [sp]
  41dec8:	bl	4219c4 <printf@plt+0x1fcf4>
  41decc:	str	w0, [sp, #20]
  41ded0:	ldr	w8, [sp, #20]
  41ded4:	cmp	w8, #0x0
  41ded8:	cset	w8, ge  // ge = tcont
  41dedc:	and	w0, w8, #0x1
  41dee0:	ldr	w1, [sp, #16]
  41dee4:	ldr	x2, [sp, #8]
  41dee8:	bl	412800 <printf@plt+0x10b30>
  41deec:	ldr	w8, [sp, #20]
  41def0:	ldr	x9, [sp]
  41def4:	ldr	w10, [x9, #72]
  41def8:	cmp	w8, w10
  41defc:	b.ge	41df28 <printf@plt+0x1c258>  // b.tcont
  41df00:	ldr	x8, [sp]
  41df04:	ldr	x9, [x8, #64]
  41df08:	ldrsw	x10, [sp, #20]
  41df0c:	ldr	w11, [x9, x10, lsl #2]
  41df10:	cmp	w11, #0x0
  41df14:	cset	w11, lt  // lt = tstop
  41df18:	tbnz	w11, #0, 41df28 <printf@plt+0x1c258>
  41df1c:	mov	w8, #0x1                   	// #1
  41df20:	stur	w8, [x29, #-4]
  41df24:	b	41df7c <printf@plt+0x1c2ac>
  41df28:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41df2c:	add	x8, x8, #0xb80
  41df30:	ldr	w9, [x8]
  41df34:	cbz	w9, 41df78 <printf@plt+0x1c2a8>
  41df38:	ldr	x0, [sp, #24]
  41df3c:	bl	41d6ec <printf@plt+0x1ba1c>
  41df40:	cmp	w0, #0x0
  41df44:	cset	w8, lt  // lt = tstop
  41df48:	tbnz	w8, #0, 41df58 <printf@plt+0x1c288>
  41df4c:	mov	w8, #0x1                   	// #1
  41df50:	stur	w8, [x29, #-4]
  41df54:	b	41df7c <printf@plt+0x1c2ac>
  41df58:	ldr	x0, [sp, #24]
  41df5c:	bl	4219dc <printf@plt+0x1fd0c>
  41df60:	cmp	w0, #0x0
  41df64:	cset	w8, lt  // lt = tstop
  41df68:	tbnz	w8, #0, 41df78 <printf@plt+0x1c2a8>
  41df6c:	mov	w8, #0x1                   	// #1
  41df70:	stur	w8, [x29, #-4]
  41df74:	b	41df7c <printf@plt+0x1c2ac>
  41df78:	stur	wzr, [x29, #-4]
  41df7c:	ldur	w0, [x29, #-4]
  41df80:	ldp	x29, x30, [sp, #48]
  41df84:	add	sp, sp, #0x40
  41df88:	ret
  41df8c:	sub	sp, sp, #0x10
  41df90:	str	x0, [sp, #8]
  41df94:	ldr	x8, [sp, #8]
  41df98:	ldr	w0, [x8, #28]
  41df9c:	add	sp, sp, #0x10
  41dfa0:	ret
  41dfa4:	sub	sp, sp, #0x40
  41dfa8:	stp	x29, x30, [sp, #48]
  41dfac:	add	x29, sp, #0x30
  41dfb0:	mov	x8, #0x4                   	// #4
  41dfb4:	mov	x9, #0xffffffffffffffff    	// #-1
  41dfb8:	stur	x0, [x29, #-8]
  41dfbc:	stur	w1, [x29, #-12]
  41dfc0:	stur	w2, [x29, #-16]
  41dfc4:	str	x3, [sp, #24]
  41dfc8:	ldur	x10, [x29, #-8]
  41dfcc:	ldr	x11, [sp, #24]
  41dfd0:	str	x11, [x10]
  41dfd4:	ldur	w12, [x29, #-12]
  41dfd8:	str	w12, [x10, #8]
  41dfdc:	ldursw	x11, [x29, #-16]
  41dfe0:	mul	x13, x11, x8
  41dfe4:	umulh	x8, x11, x8
  41dfe8:	cmp	x8, #0x0
  41dfec:	csel	x0, x9, x13, ne  // ne = any
  41dff0:	str	x10, [sp, #8]
  41dff4:	bl	401880 <_Znam@plt>
  41dff8:	ldr	x8, [sp, #8]
  41dffc:	str	x0, [x8, #16]
  41e000:	str	wzr, [sp, #20]
  41e004:	ldr	w8, [sp, #20]
  41e008:	ldur	w9, [x29, #-16]
  41e00c:	cmp	w8, w9
  41e010:	b.ge	41e038 <printf@plt+0x1c368>  // b.tcont
  41e014:	ldr	x8, [sp, #8]
  41e018:	ldr	x9, [x8, #16]
  41e01c:	ldrsw	x10, [sp, #20]
  41e020:	mov	w11, #0xffffffff            	// #-1
  41e024:	str	w11, [x9, x10, lsl #2]
  41e028:	ldr	w8, [sp, #20]
  41e02c:	add	w8, w8, #0x1
  41e030:	str	w8, [sp, #20]
  41e034:	b	41e004 <printf@plt+0x1c334>
  41e038:	ldp	x29, x30, [sp, #48]
  41e03c:	add	sp, sp, #0x40
  41e040:	ret
  41e044:	sub	sp, sp, #0x20
  41e048:	stp	x29, x30, [sp, #16]
  41e04c:	add	x29, sp, #0x10
  41e050:	str	x0, [sp, #8]
  41e054:	ldr	x8, [sp, #8]
  41e058:	ldr	x8, [x8, #16]
  41e05c:	str	x8, [sp]
  41e060:	cbz	x8, 41e06c <printf@plt+0x1c39c>
  41e064:	ldr	x0, [sp]
  41e068:	bl	401b40 <_ZdaPv@plt>
  41e06c:	ldp	x29, x30, [sp, #16]
  41e070:	add	sp, sp, #0x20
  41e074:	ret
  41e078:	sub	sp, sp, #0x90
  41e07c:	stp	x29, x30, [sp, #128]
  41e080:	add	x29, sp, #0x80
  41e084:	mov	w8, #0x158                 	// #344
  41e088:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41e08c:	add	x9, x9, #0x6da
  41e090:	stur	x0, [x29, #-16]
  41e094:	stur	x1, [x29, #-24]
  41e098:	stur	w2, [x29, #-28]
  41e09c:	ldur	x10, [x29, #-16]
  41e0a0:	ldur	x0, [x29, #-24]
  41e0a4:	str	w8, [sp, #36]
  41e0a8:	str	x9, [sp, #24]
  41e0ac:	str	x10, [sp, #16]
  41e0b0:	bl	4219c4 <printf@plt+0x1fcf4>
  41e0b4:	stur	w0, [x29, #-32]
  41e0b8:	ldur	w8, [x29, #-32]
  41e0bc:	cmp	w8, #0x0
  41e0c0:	cset	w8, ge  // ge = tcont
  41e0c4:	and	w0, w8, #0x1
  41e0c8:	ldr	w1, [sp, #36]
  41e0cc:	ldr	x2, [sp, #24]
  41e0d0:	bl	412800 <printf@plt+0x10b30>
  41e0d4:	ldr	x9, [sp, #16]
  41e0d8:	ldr	w8, [x9, #56]
  41e0dc:	cbnz	w8, 41e0ec <printf@plt+0x1c41c>
  41e0e0:	ldur	w8, [x29, #-28]
  41e0e4:	stur	w8, [x29, #-36]
  41e0e8:	b	41e168 <printf@plt+0x1c498>
  41e0ec:	ldur	w8, [x29, #-28]
  41e0f0:	ldr	x9, [sp, #16]
  41e0f4:	ldr	w10, [x9, #56]
  41e0f8:	mov	w11, #0xfe0b                	// #65035
  41e0fc:	movk	w11, #0x7fff, lsl #16
  41e100:	sdiv	w10, w11, w10
  41e104:	cmp	w8, w10
  41e108:	b.gt	41e130 <printf@plt+0x1c460>
  41e10c:	ldur	w8, [x29, #-28]
  41e110:	ldr	x9, [sp, #16]
  41e114:	ldr	w10, [x9, #56]
  41e118:	mul	w8, w8, w10
  41e11c:	add	w8, w8, #0x1f4
  41e120:	mov	w10, #0x3e8                 	// #1000
  41e124:	sdiv	w8, w8, w10
  41e128:	stur	w8, [x29, #-36]
  41e12c:	b	41e168 <printf@plt+0x1c498>
  41e130:	ldur	w8, [x29, #-28]
  41e134:	scvtf	d0, w8
  41e138:	ldr	x9, [sp, #16]
  41e13c:	ldr	w8, [x9, #56]
  41e140:	scvtf	d1, w8
  41e144:	fmul	d0, d0, d1
  41e148:	mov	x10, #0x400000000000        	// #70368744177664
  41e14c:	movk	x10, #0x408f, lsl #48
  41e150:	fmov	d1, x10
  41e154:	fdiv	d0, d0, d1
  41e158:	fmov	d1, #5.000000000000000000e-01
  41e15c:	fadd	d0, d0, d1
  41e160:	fcvtzs	w8, d0
  41e164:	stur	w8, [x29, #-36]
  41e168:	ldur	w8, [x29, #-32]
  41e16c:	ldr	x9, [sp, #16]
  41e170:	ldr	w10, [x9, #72]
  41e174:	cmp	w8, w10
  41e178:	b.ge	41e3c0 <printf@plt+0x1c6f0>  // b.tcont
  41e17c:	ldr	x8, [sp, #16]
  41e180:	ldr	x9, [x8, #64]
  41e184:	ldursw	x10, [x29, #-32]
  41e188:	ldr	w11, [x9, x10, lsl #2]
  41e18c:	cmp	w11, #0x0
  41e190:	cset	w11, lt  // lt = tstop
  41e194:	tbnz	w11, #0, 41e3c0 <printf@plt+0x1c6f0>
  41e198:	ldr	x8, [sp, #16]
  41e19c:	ldr	x9, [x8, #64]
  41e1a0:	ldursw	x10, [x29, #-32]
  41e1a4:	ldr	w11, [x9, x10, lsl #2]
  41e1a8:	stur	w11, [x29, #-40]
  41e1ac:	ldur	w11, [x29, #-36]
  41e1b0:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e1b4:	add	x9, x9, #0xb54
  41e1b8:	ldr	w12, [x9]
  41e1bc:	cmp	w11, w12
  41e1c0:	b.eq	41e1d4 <printf@plt+0x1c504>  // b.none
  41e1c4:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e1c8:	add	x8, x8, #0xb78
  41e1cc:	ldr	w9, [x8]
  41e1d0:	cbz	w9, 41e1f8 <printf@plt+0x1c528>
  41e1d4:	ldr	x8, [sp, #16]
  41e1d8:	ldr	x9, [x8, #80]
  41e1dc:	ldursw	x10, [x29, #-40]
  41e1e0:	mov	x11, #0x28                  	// #40
  41e1e4:	mul	x10, x11, x10
  41e1e8:	add	x9, x9, x10
  41e1ec:	ldr	w12, [x9, #8]
  41e1f0:	stur	w12, [x29, #-4]
  41e1f4:	b	41e458 <printf@plt+0x1c788>
  41e1f8:	ldr	x8, [sp, #16]
  41e1fc:	ldr	x9, [x8, #96]
  41e200:	cbnz	x9, 41e258 <printf@plt+0x1c588>
  41e204:	mov	x0, #0x18                  	// #24
  41e208:	bl	4257b4 <_Znwm@@Base>
  41e20c:	ldur	w1, [x29, #-36]
  41e210:	ldr	x8, [sp, #16]
  41e214:	ldr	w2, [x8, #92]
  41e218:	str	x0, [sp, #8]
  41e21c:	mov	x9, xzr
  41e220:	mov	x3, x9
  41e224:	adrp	x9, 41d000 <printf@plt+0x1b330>
  41e228:	add	x9, x9, #0xfa4
  41e22c:	blr	x9
  41e230:	b	41e234 <printf@plt+0x1c564>
  41e234:	ldr	x8, [sp, #8]
  41e238:	ldr	x9, [sp, #16]
  41e23c:	str	x8, [x9, #96]
  41e240:	b	41e34c <printf@plt+0x1c67c>
  41e244:	stur	x0, [x29, #-48]
  41e248:	stur	w1, [x29, #-52]
  41e24c:	ldr	x0, [sp, #8]
  41e250:	bl	42588c <_ZdlPv@@Base>
  41e254:	b	41e468 <printf@plt+0x1c798>
  41e258:	ldr	x8, [sp, #16]
  41e25c:	ldr	x9, [x8, #96]
  41e260:	ldr	w10, [x9, #8]
  41e264:	ldur	w11, [x29, #-36]
  41e268:	cmp	w10, w11
  41e26c:	b.eq	41e34c <printf@plt+0x1c67c>  // b.none
  41e270:	ldr	x8, [sp, #16]
  41e274:	add	x9, x8, #0x60
  41e278:	str	x9, [sp, #64]
  41e27c:	ldr	x8, [sp, #64]
  41e280:	ldr	x8, [x8]
  41e284:	cbz	x8, 41e2b4 <printf@plt+0x1c5e4>
  41e288:	ldr	x8, [sp, #64]
  41e28c:	ldr	x8, [x8]
  41e290:	ldr	w9, [x8, #8]
  41e294:	ldur	w10, [x29, #-36]
  41e298:	cmp	w9, w10
  41e29c:	b.ne	41e2a4 <printf@plt+0x1c5d4>  // b.any
  41e2a0:	b	41e2b4 <printf@plt+0x1c5e4>
  41e2a4:	ldr	x8, [sp, #64]
  41e2a8:	ldr	x8, [x8]
  41e2ac:	str	x8, [sp, #64]
  41e2b0:	b	41e27c <printf@plt+0x1c5ac>
  41e2b4:	ldr	x8, [sp, #64]
  41e2b8:	ldr	x8, [x8]
  41e2bc:	cbz	x8, 41e2fc <printf@plt+0x1c62c>
  41e2c0:	ldr	x8, [sp, #64]
  41e2c4:	ldr	x8, [x8]
  41e2c8:	str	x8, [sp, #56]
  41e2cc:	ldr	x8, [sp, #64]
  41e2d0:	ldr	x8, [x8]
  41e2d4:	ldr	x8, [x8]
  41e2d8:	ldr	x9, [sp, #64]
  41e2dc:	str	x8, [x9]
  41e2e0:	ldr	x8, [sp, #16]
  41e2e4:	ldr	x9, [x8, #96]
  41e2e8:	ldr	x10, [sp, #56]
  41e2ec:	str	x9, [x10]
  41e2f0:	ldr	x9, [sp, #56]
  41e2f4:	str	x9, [x8, #96]
  41e2f8:	b	41e34c <printf@plt+0x1c67c>
  41e2fc:	mov	x0, #0x18                  	// #24
  41e300:	bl	4257b4 <_Znwm@@Base>
  41e304:	ldur	w1, [x29, #-36]
  41e308:	ldr	x8, [sp, #16]
  41e30c:	ldr	w2, [x8, #92]
  41e310:	ldr	x3, [x8, #96]
  41e314:	str	x0, [sp]
  41e318:	adrp	x9, 41d000 <printf@plt+0x1b330>
  41e31c:	add	x9, x9, #0xfa4
  41e320:	blr	x9
  41e324:	b	41e328 <printf@plt+0x1c658>
  41e328:	ldr	x8, [sp]
  41e32c:	ldr	x9, [sp, #16]
  41e330:	str	x8, [x9, #96]
  41e334:	b	41e34c <printf@plt+0x1c67c>
  41e338:	stur	x0, [x29, #-48]
  41e33c:	stur	w1, [x29, #-52]
  41e340:	ldr	x0, [sp]
  41e344:	bl	42588c <_ZdlPv@@Base>
  41e348:	b	41e468 <printf@plt+0x1c798>
  41e34c:	ldr	x8, [sp, #16]
  41e350:	ldr	x9, [x8, #96]
  41e354:	ldr	x9, [x9, #16]
  41e358:	ldursw	x10, [x29, #-40]
  41e35c:	mov	x11, #0x4                   	// #4
  41e360:	mul	x10, x11, x10
  41e364:	add	x9, x9, x10
  41e368:	str	x9, [sp, #48]
  41e36c:	ldr	x9, [sp, #48]
  41e370:	ldr	w12, [x9]
  41e374:	cmp	w12, #0x0
  41e378:	cset	w12, ge  // ge = tcont
  41e37c:	tbnz	w12, #0, 41e3b0 <printf@plt+0x1c6e0>
  41e380:	ldr	x8, [sp, #16]
  41e384:	ldr	x9, [x8, #80]
  41e388:	ldursw	x10, [x29, #-40]
  41e38c:	mov	x11, #0x28                  	// #40
  41e390:	mul	x10, x11, x10
  41e394:	add	x9, x9, x10
  41e398:	ldr	w1, [x9, #8]
  41e39c:	ldur	w2, [x29, #-28]
  41e3a0:	mov	x0, x8
  41e3a4:	bl	4219f4 <printf@plt+0x1fd24>
  41e3a8:	ldr	x8, [sp, #48]
  41e3ac:	str	w0, [x8]
  41e3b0:	ldr	x8, [sp, #48]
  41e3b4:	ldr	w9, [x8]
  41e3b8:	stur	w9, [x29, #-4]
  41e3bc:	b	41e458 <printf@plt+0x1c788>
  41e3c0:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e3c4:	add	x8, x8, #0xb80
  41e3c8:	ldr	w9, [x8]
  41e3cc:	cbz	w9, 41e454 <printf@plt+0x1c784>
  41e3d0:	mov	w8, #0x18                  	// #24
  41e3d4:	str	w8, [sp, #44]
  41e3d8:	ldur	x1, [x29, #-24]
  41e3dc:	ldr	x0, [sp, #16]
  41e3e0:	bl	41e470 <printf@plt+0x1c7a0>
  41e3e4:	bl	401b60 <wcwidth@plt>
  41e3e8:	str	w0, [sp, #40]
  41e3ec:	ldr	w8, [sp, #40]
  41e3f0:	cmp	w8, #0x1
  41e3f4:	b.le	41e408 <printf@plt+0x1c738>
  41e3f8:	ldr	w8, [sp, #40]
  41e3fc:	ldr	w9, [sp, #44]
  41e400:	mul	w8, w9, w8
  41e404:	str	w8, [sp, #44]
  41e408:	ldur	w8, [x29, #-36]
  41e40c:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e410:	add	x9, x9, #0xb54
  41e414:	ldr	w10, [x9]
  41e418:	cmp	w8, w10
  41e41c:	b.eq	41e430 <printf@plt+0x1c760>  // b.none
  41e420:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e424:	add	x8, x8, #0xb78
  41e428:	ldr	w9, [x8]
  41e42c:	cbz	w9, 41e43c <printf@plt+0x1c76c>
  41e430:	ldr	w8, [sp, #44]
  41e434:	stur	w8, [x29, #-4]
  41e438:	b	41e458 <printf@plt+0x1c788>
  41e43c:	ldr	w1, [sp, #44]
  41e440:	ldur	w2, [x29, #-28]
  41e444:	ldr	x0, [sp, #16]
  41e448:	bl	4219f4 <printf@plt+0x1fd24>
  41e44c:	stur	w0, [x29, #-4]
  41e450:	b	41e458 <printf@plt+0x1c788>
  41e454:	bl	401bf0 <abort@plt>
  41e458:	ldur	w0, [x29, #-4]
  41e45c:	ldp	x29, x30, [sp, #128]
  41e460:	add	sp, sp, #0x90
  41e464:	ret
  41e468:	ldur	x0, [x29, #-48]
  41e46c:	bl	401c50 <_Unwind_Resume@plt>
  41e470:	sub	sp, sp, #0x50
  41e474:	stp	x29, x30, [sp, #64]
  41e478:	add	x29, sp, #0x40
  41e47c:	mov	w8, #0x224                 	// #548
  41e480:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41e484:	add	x2, x2, #0x6da
  41e488:	stur	x0, [x29, #-16]
  41e48c:	stur	x1, [x29, #-24]
  41e490:	ldur	x9, [x29, #-16]
  41e494:	ldur	x0, [x29, #-24]
  41e498:	str	w8, [sp, #24]
  41e49c:	str	x2, [sp, #16]
  41e4a0:	str	x9, [sp, #8]
  41e4a4:	bl	4219c4 <printf@plt+0x1fcf4>
  41e4a8:	stur	w0, [x29, #-28]
  41e4ac:	ldur	w8, [x29, #-28]
  41e4b0:	cmp	w8, #0x0
  41e4b4:	cset	w8, ge  // ge = tcont
  41e4b8:	and	w0, w8, #0x1
  41e4bc:	ldr	w1, [sp, #24]
  41e4c0:	ldr	x2, [sp, #16]
  41e4c4:	bl	412800 <printf@plt+0x10b30>
  41e4c8:	ldur	w8, [x29, #-28]
  41e4cc:	ldr	x9, [sp, #8]
  41e4d0:	ldr	w10, [x9, #72]
  41e4d4:	cmp	w8, w10
  41e4d8:	b.ge	41e524 <printf@plt+0x1c854>  // b.tcont
  41e4dc:	ldr	x8, [sp, #8]
  41e4e0:	ldr	x9, [x8, #64]
  41e4e4:	ldursw	x10, [x29, #-28]
  41e4e8:	ldr	w11, [x9, x10, lsl #2]
  41e4ec:	cmp	w11, #0x0
  41e4f0:	cset	w11, lt  // lt = tstop
  41e4f4:	tbnz	w11, #0, 41e524 <printf@plt+0x1c854>
  41e4f8:	ldr	x8, [sp, #8]
  41e4fc:	ldr	x9, [x8, #80]
  41e500:	ldr	x10, [x8, #64]
  41e504:	ldursw	x11, [x29, #-28]
  41e508:	ldrsw	x10, [x10, x11, lsl #2]
  41e50c:	mov	x11, #0x28                  	// #40
  41e510:	mul	x10, x11, x10
  41e514:	add	x9, x9, x10
  41e518:	ldr	w12, [x9, #4]
  41e51c:	stur	w12, [x29, #-4]
  41e520:	b	41e588 <printf@plt+0x1c8b8>
  41e524:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e528:	add	x8, x8, #0xb80
  41e52c:	ldr	w9, [x8]
  41e530:	cbz	w9, 41e584 <printf@plt+0x1c8b4>
  41e534:	ldur	x0, [x29, #-24]
  41e538:	bl	41d6ec <printf@plt+0x1ba1c>
  41e53c:	str	w0, [sp, #32]
  41e540:	ldr	w8, [sp, #32]
  41e544:	cmp	w8, #0x0
  41e548:	cset	w8, lt  // lt = tstop
  41e54c:	tbnz	w8, #0, 41e55c <printf@plt+0x1c88c>
  41e550:	ldr	w8, [sp, #32]
  41e554:	stur	w8, [x29, #-4]
  41e558:	b	41e588 <printf@plt+0x1c8b8>
  41e55c:	ldur	x0, [x29, #-24]
  41e560:	bl	4219dc <printf@plt+0x1fd0c>
  41e564:	str	w0, [sp, #28]
  41e568:	ldr	w8, [sp, #28]
  41e56c:	cmp	w8, #0x0
  41e570:	cset	w8, lt  // lt = tstop
  41e574:	tbnz	w8, #0, 41e584 <printf@plt+0x1c8b4>
  41e578:	ldr	w8, [sp, #28]
  41e57c:	stur	w8, [x29, #-4]
  41e580:	b	41e588 <printf@plt+0x1c8b8>
  41e584:	bl	401bf0 <abort@plt>
  41e588:	ldur	w0, [x29, #-4]
  41e58c:	ldp	x29, x30, [sp, #64]
  41e590:	add	sp, sp, #0x50
  41e594:	ret
  41e598:	sub	sp, sp, #0x50
  41e59c:	stp	x29, x30, [sp, #64]
  41e5a0:	add	x29, sp, #0x40
  41e5a4:	mov	w8, #0x19f                 	// #415
  41e5a8:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41e5ac:	add	x9, x9, #0x6da
  41e5b0:	stur	x0, [x29, #-16]
  41e5b4:	stur	x1, [x29, #-24]
  41e5b8:	stur	w2, [x29, #-28]
  41e5bc:	ldur	x10, [x29, #-16]
  41e5c0:	ldur	x0, [x29, #-24]
  41e5c4:	str	w8, [sp, #28]
  41e5c8:	str	x9, [sp, #16]
  41e5cc:	str	x10, [sp, #8]
  41e5d0:	bl	4219c4 <printf@plt+0x1fcf4>
  41e5d4:	str	w0, [sp, #32]
  41e5d8:	ldr	w8, [sp, #32]
  41e5dc:	cmp	w8, #0x0
  41e5e0:	cset	w8, ge  // ge = tcont
  41e5e4:	and	w0, w8, #0x1
  41e5e8:	ldr	w1, [sp, #28]
  41e5ec:	ldr	x2, [sp, #16]
  41e5f0:	bl	412800 <printf@plt+0x10b30>
  41e5f4:	ldr	w8, [sp, #32]
  41e5f8:	ldr	x9, [sp, #8]
  41e5fc:	ldr	w11, [x9, #72]
  41e600:	cmp	w8, w11
  41e604:	b.ge	41e65c <printf@plt+0x1c98c>  // b.tcont
  41e608:	ldr	x8, [sp, #8]
  41e60c:	ldr	x9, [x8, #64]
  41e610:	ldrsw	x10, [sp, #32]
  41e614:	ldr	w11, [x9, x10, lsl #2]
  41e618:	cmp	w11, #0x0
  41e61c:	cset	w11, lt  // lt = tstop
  41e620:	tbnz	w11, #0, 41e65c <printf@plt+0x1c98c>
  41e624:	ldr	x8, [sp, #8]
  41e628:	ldr	x9, [x8, #80]
  41e62c:	ldr	x10, [x8, #64]
  41e630:	ldrsw	x11, [sp, #32]
  41e634:	ldrsw	x10, [x10, x11, lsl #2]
  41e638:	mov	x11, #0x28                  	// #40
  41e63c:	mul	x10, x11, x10
  41e640:	add	x9, x9, x10
  41e644:	ldr	w1, [x9, #16]
  41e648:	ldur	w2, [x29, #-28]
  41e64c:	mov	x0, x8
  41e650:	bl	4219f4 <printf@plt+0x1fd24>
  41e654:	stur	w0, [x29, #-4]
  41e658:	b	41e678 <printf@plt+0x1c9a8>
  41e65c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e660:	add	x8, x8, #0xb80
  41e664:	ldr	w9, [x8]
  41e668:	cbz	w9, 41e674 <printf@plt+0x1c9a4>
  41e66c:	stur	wzr, [x29, #-4]
  41e670:	b	41e678 <printf@plt+0x1c9a8>
  41e674:	bl	401bf0 <abort@plt>
  41e678:	ldur	w0, [x29, #-4]
  41e67c:	ldp	x29, x30, [sp, #64]
  41e680:	add	sp, sp, #0x50
  41e684:	ret
  41e688:	sub	sp, sp, #0x50
  41e68c:	stp	x29, x30, [sp, #64]
  41e690:	add	x29, sp, #0x40
  41e694:	mov	w8, #0x1ae                 	// #430
  41e698:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41e69c:	add	x9, x9, #0x6da
  41e6a0:	stur	x0, [x29, #-16]
  41e6a4:	stur	x1, [x29, #-24]
  41e6a8:	stur	w2, [x29, #-28]
  41e6ac:	ldur	x10, [x29, #-16]
  41e6b0:	ldur	x0, [x29, #-24]
  41e6b4:	str	w8, [sp, #28]
  41e6b8:	str	x9, [sp, #16]
  41e6bc:	str	x10, [sp, #8]
  41e6c0:	bl	4219c4 <printf@plt+0x1fcf4>
  41e6c4:	str	w0, [sp, #32]
  41e6c8:	ldr	w8, [sp, #32]
  41e6cc:	cmp	w8, #0x0
  41e6d0:	cset	w8, ge  // ge = tcont
  41e6d4:	and	w0, w8, #0x1
  41e6d8:	ldr	w1, [sp, #28]
  41e6dc:	ldr	x2, [sp, #16]
  41e6e0:	bl	412800 <printf@plt+0x10b30>
  41e6e4:	ldr	w8, [sp, #32]
  41e6e8:	ldr	x9, [sp, #8]
  41e6ec:	ldr	w11, [x9, #72]
  41e6f0:	cmp	w8, w11
  41e6f4:	b.ge	41e74c <printf@plt+0x1ca7c>  // b.tcont
  41e6f8:	ldr	x8, [sp, #8]
  41e6fc:	ldr	x9, [x8, #64]
  41e700:	ldrsw	x10, [sp, #32]
  41e704:	ldr	w11, [x9, x10, lsl #2]
  41e708:	cmp	w11, #0x0
  41e70c:	cset	w11, lt  // lt = tstop
  41e710:	tbnz	w11, #0, 41e74c <printf@plt+0x1ca7c>
  41e714:	ldr	x8, [sp, #8]
  41e718:	ldr	x9, [x8, #80]
  41e71c:	ldr	x10, [x8, #64]
  41e720:	ldrsw	x11, [sp, #32]
  41e724:	ldrsw	x10, [x10, x11, lsl #2]
  41e728:	mov	x11, #0x28                  	// #40
  41e72c:	mul	x10, x11, x10
  41e730:	add	x9, x9, x10
  41e734:	ldr	w1, [x9, #24]
  41e738:	ldur	w2, [x29, #-28]
  41e73c:	mov	x0, x8
  41e740:	bl	4219f4 <printf@plt+0x1fd24>
  41e744:	stur	w0, [x29, #-4]
  41e748:	b	41e768 <printf@plt+0x1ca98>
  41e74c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e750:	add	x8, x8, #0xb80
  41e754:	ldr	w9, [x8]
  41e758:	cbz	w9, 41e764 <printf@plt+0x1ca94>
  41e75c:	stur	wzr, [x29, #-4]
  41e760:	b	41e768 <printf@plt+0x1ca98>
  41e764:	bl	401bf0 <abort@plt>
  41e768:	ldur	w0, [x29, #-4]
  41e76c:	ldp	x29, x30, [sp, #64]
  41e770:	add	sp, sp, #0x50
  41e774:	ret
  41e778:	sub	sp, sp, #0x50
  41e77c:	stp	x29, x30, [sp, #64]
  41e780:	add	x29, sp, #0x40
  41e784:	mov	w8, #0x1bd                 	// #445
  41e788:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41e78c:	add	x9, x9, #0x6da
  41e790:	stur	x0, [x29, #-16]
  41e794:	stur	x1, [x29, #-24]
  41e798:	stur	w2, [x29, #-28]
  41e79c:	ldur	x10, [x29, #-16]
  41e7a0:	ldur	x0, [x29, #-24]
  41e7a4:	str	w8, [sp, #28]
  41e7a8:	str	x9, [sp, #16]
  41e7ac:	str	x10, [sp, #8]
  41e7b0:	bl	4219c4 <printf@plt+0x1fcf4>
  41e7b4:	str	w0, [sp, #32]
  41e7b8:	ldr	w8, [sp, #32]
  41e7bc:	cmp	w8, #0x0
  41e7c0:	cset	w8, ge  // ge = tcont
  41e7c4:	and	w0, w8, #0x1
  41e7c8:	ldr	w1, [sp, #28]
  41e7cc:	ldr	x2, [sp, #16]
  41e7d0:	bl	412800 <printf@plt+0x10b30>
  41e7d4:	ldr	w8, [sp, #32]
  41e7d8:	ldr	x9, [sp, #8]
  41e7dc:	ldr	w11, [x9, #72]
  41e7e0:	cmp	w8, w11
  41e7e4:	b.ge	41e83c <printf@plt+0x1cb6c>  // b.tcont
  41e7e8:	ldr	x8, [sp, #8]
  41e7ec:	ldr	x9, [x8, #64]
  41e7f0:	ldrsw	x10, [sp, #32]
  41e7f4:	ldr	w11, [x9, x10, lsl #2]
  41e7f8:	cmp	w11, #0x0
  41e7fc:	cset	w11, lt  // lt = tstop
  41e800:	tbnz	w11, #0, 41e83c <printf@plt+0x1cb6c>
  41e804:	ldr	x8, [sp, #8]
  41e808:	ldr	x9, [x8, #80]
  41e80c:	ldr	x10, [x8, #64]
  41e810:	ldrsw	x11, [sp, #32]
  41e814:	ldrsw	x10, [x10, x11, lsl #2]
  41e818:	mov	x11, #0x28                  	// #40
  41e81c:	mul	x10, x11, x10
  41e820:	add	x9, x9, x10
  41e824:	ldr	w1, [x9, #20]
  41e828:	ldur	w2, [x29, #-28]
  41e82c:	mov	x0, x8
  41e830:	bl	4219f4 <printf@plt+0x1fd24>
  41e834:	stur	w0, [x29, #-4]
  41e838:	b	41e858 <printf@plt+0x1cb88>
  41e83c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e840:	add	x8, x8, #0xb80
  41e844:	ldr	w9, [x8]
  41e848:	cbz	w9, 41e854 <printf@plt+0x1cb84>
  41e84c:	stur	wzr, [x29, #-4]
  41e850:	b	41e858 <printf@plt+0x1cb88>
  41e854:	bl	401bf0 <abort@plt>
  41e858:	ldur	w0, [x29, #-4]
  41e85c:	ldp	x29, x30, [sp, #64]
  41e860:	add	sp, sp, #0x50
  41e864:	ret
  41e868:	sub	sp, sp, #0x50
  41e86c:	stp	x29, x30, [sp, #64]
  41e870:	add	x29, sp, #0x40
  41e874:	mov	w8, #0x1cc                 	// #460
  41e878:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41e87c:	add	x9, x9, #0x6da
  41e880:	stur	x0, [x29, #-16]
  41e884:	stur	x1, [x29, #-24]
  41e888:	stur	w2, [x29, #-28]
  41e88c:	ldur	x10, [x29, #-16]
  41e890:	ldur	x0, [x29, #-24]
  41e894:	str	w8, [sp, #28]
  41e898:	str	x9, [sp, #16]
  41e89c:	str	x10, [sp, #8]
  41e8a0:	bl	4219c4 <printf@plt+0x1fcf4>
  41e8a4:	str	w0, [sp, #32]
  41e8a8:	ldr	w8, [sp, #32]
  41e8ac:	cmp	w8, #0x0
  41e8b0:	cset	w8, ge  // ge = tcont
  41e8b4:	and	w0, w8, #0x1
  41e8b8:	ldr	w1, [sp, #28]
  41e8bc:	ldr	x2, [sp, #16]
  41e8c0:	bl	412800 <printf@plt+0x10b30>
  41e8c4:	ldr	w8, [sp, #32]
  41e8c8:	ldr	x9, [sp, #8]
  41e8cc:	ldr	w11, [x9, #72]
  41e8d0:	cmp	w8, w11
  41e8d4:	b.ge	41e92c <printf@plt+0x1cc5c>  // b.tcont
  41e8d8:	ldr	x8, [sp, #8]
  41e8dc:	ldr	x9, [x8, #64]
  41e8e0:	ldrsw	x10, [sp, #32]
  41e8e4:	ldr	w11, [x9, x10, lsl #2]
  41e8e8:	cmp	w11, #0x0
  41e8ec:	cset	w11, lt  // lt = tstop
  41e8f0:	tbnz	w11, #0, 41e92c <printf@plt+0x1cc5c>
  41e8f4:	ldr	x8, [sp, #8]
  41e8f8:	ldr	x9, [x8, #80]
  41e8fc:	ldr	x10, [x8, #64]
  41e900:	ldrsw	x11, [sp, #32]
  41e904:	ldrsw	x10, [x10, x11, lsl #2]
  41e908:	mov	x11, #0x28                  	// #40
  41e90c:	mul	x10, x11, x10
  41e910:	add	x9, x9, x10
  41e914:	ldr	w1, [x9, #28]
  41e918:	ldur	w2, [x29, #-28]
  41e91c:	mov	x0, x8
  41e920:	bl	4219f4 <printf@plt+0x1fd24>
  41e924:	stur	w0, [x29, #-4]
  41e928:	b	41e948 <printf@plt+0x1cc78>
  41e92c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41e930:	add	x8, x8, #0xb80
  41e934:	ldr	w9, [x8]
  41e938:	cbz	w9, 41e944 <printf@plt+0x1cc74>
  41e93c:	stur	wzr, [x29, #-4]
  41e940:	b	41e948 <printf@plt+0x1cc78>
  41e944:	bl	401bf0 <abort@plt>
  41e948:	ldur	w0, [x29, #-4]
  41e94c:	ldp	x29, x30, [sp, #64]
  41e950:	add	sp, sp, #0x50
  41e954:	ret
  41e958:	sub	sp, sp, #0x30
  41e95c:	stp	x29, x30, [sp, #32]
  41e960:	add	x29, sp, #0x20
  41e964:	mov	w8, #0x1da                 	// #474
  41e968:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41e96c:	add	x2, x2, #0x6da
  41e970:	stur	x0, [x29, #-8]
  41e974:	stur	w1, [x29, #-12]
  41e978:	ldur	x9, [x29, #-8]
  41e97c:	ldur	w10, [x29, #-12]
  41e980:	cmp	w10, #0x0
  41e984:	cset	w10, ge  // ge = tcont
  41e988:	and	w0, w10, #0x1
  41e98c:	mov	w1, w8
  41e990:	str	x9, [sp, #8]
  41e994:	bl	412800 <printf@plt+0x10b30>
  41e998:	ldur	w8, [x29, #-12]
  41e99c:	cmp	w8, #0x3e8
  41e9a0:	b.ne	41e9b0 <printf@plt+0x1cce0>  // b.any
  41e9a4:	ldr	x8, [sp, #8]
  41e9a8:	str	wzr, [x8, #56]
  41e9ac:	b	41e9bc <printf@plt+0x1ccec>
  41e9b0:	ldur	w8, [x29, #-12]
  41e9b4:	ldr	x9, [sp, #8]
  41e9b8:	str	w8, [x9, #56]
  41e9bc:	ldp	x29, x30, [sp, #32]
  41e9c0:	add	sp, sp, #0x30
  41e9c4:	ret
  41e9c8:	sub	sp, sp, #0x10
  41e9cc:	str	x0, [sp, #8]
  41e9d0:	ldr	x8, [sp, #8]
  41e9d4:	ldr	w0, [x8, #56]
  41e9d8:	add	sp, sp, #0x10
  41e9dc:	ret
  41e9e0:	sub	sp, sp, #0x20
  41e9e4:	stp	x29, x30, [sp, #16]
  41e9e8:	add	x29, sp, #0x10
  41e9ec:	str	x0, [sp, #8]
  41e9f0:	str	w1, [sp, #4]
  41e9f4:	ldr	x8, [sp, #8]
  41e9f8:	ldr	w1, [x8, #24]
  41e9fc:	ldr	w2, [sp, #4]
  41ea00:	mov	x0, x8
  41ea04:	bl	4219f4 <printf@plt+0x1fd24>
  41ea08:	ldp	x29, x30, [sp, #16]
  41ea0c:	add	sp, sp, #0x20
  41ea10:	ret
  41ea14:	sub	sp, sp, #0x30
  41ea18:	str	x0, [sp, #40]
  41ea1c:	str	x1, [sp, #32]
  41ea20:	str	x2, [sp, #24]
  41ea24:	str	w3, [sp, #20]
  41ea28:	str	x4, [sp, #8]
  41ea2c:	ldr	x8, [sp, #40]
  41ea30:	ldr	x9, [sp, #32]
  41ea34:	str	x9, [x8]
  41ea38:	ldr	x9, [sp, #24]
  41ea3c:	str	x9, [x8, #8]
  41ea40:	ldr	w10, [sp, #20]
  41ea44:	str	w10, [x8, #16]
  41ea48:	ldr	x9, [sp, #8]
  41ea4c:	str	x9, [x8, #24]
  41ea50:	add	sp, sp, #0x30
  41ea54:	ret
  41ea58:	sub	sp, sp, #0x60
  41ea5c:	stp	x29, x30, [sp, #80]
  41ea60:	add	x29, sp, #0x50
  41ea64:	stur	x0, [x29, #-8]
  41ea68:	stur	x1, [x29, #-16]
  41ea6c:	stur	x2, [x29, #-24]
  41ea70:	stur	w3, [x29, #-28]
  41ea74:	ldur	x8, [x29, #-8]
  41ea78:	ldr	x9, [x8, #16]
  41ea7c:	str	x8, [sp, #16]
  41ea80:	cbnz	x9, 41ead4 <printf@plt+0x1ce04>
  41ea84:	mov	x0, #0xfb8                 	// #4024
  41ea88:	bl	401880 <_Znam@plt>
  41ea8c:	ldr	x8, [sp, #16]
  41ea90:	str	x0, [x8, #16]
  41ea94:	stur	wzr, [x29, #-32]
  41ea98:	ldur	w8, [x29, #-32]
  41ea9c:	cmp	w8, #0x1f7
  41eaa0:	b.ge	41ead4 <printf@plt+0x1ce04>  // b.tcont
  41eaa4:	ldr	x8, [sp, #16]
  41eaa8:	ldr	x9, [x8, #16]
  41eaac:	ldursw	x10, [x29, #-32]
  41eab0:	mov	x11, #0x8                   	// #8
  41eab4:	mul	x10, x11, x10
  41eab8:	add	x9, x9, x10
  41eabc:	mov	x10, xzr
  41eac0:	str	x10, [x9]
  41eac4:	ldur	w8, [x29, #-32]
  41eac8:	add	w8, w8, #0x1
  41eacc:	stur	w8, [x29, #-32]
  41ead0:	b	41ea98 <printf@plt+0x1cdc8>
  41ead4:	ldr	x8, [sp, #16]
  41ead8:	ldr	x9, [x8, #16]
  41eadc:	ldur	x0, [x29, #-16]
  41eae0:	ldur	x1, [x29, #-24]
  41eae4:	str	x9, [sp, #8]
  41eae8:	bl	421a9c <printf@plt+0x1fdcc>
  41eaec:	mov	w1, w0
  41eaf0:	sxtw	x8, w1
  41eaf4:	mov	x9, #0x8                   	// #8
  41eaf8:	mul	x8, x9, x8
  41eafc:	ldr	x9, [sp, #8]
  41eb00:	add	x8, x9, x8
  41eb04:	str	x8, [sp, #40]
  41eb08:	mov	x0, #0x20                  	// #32
  41eb0c:	bl	4257b4 <_Znwm@@Base>
  41eb10:	ldur	x1, [x29, #-16]
  41eb14:	ldur	x2, [x29, #-24]
  41eb18:	ldur	w3, [x29, #-28]
  41eb1c:	ldr	x8, [sp, #40]
  41eb20:	ldr	x4, [x8]
  41eb24:	str	x0, [sp]
  41eb28:	adrp	x8, 41e000 <printf@plt+0x1c330>
  41eb2c:	add	x8, x8, #0xa14
  41eb30:	blr	x8
  41eb34:	b	41eb38 <printf@plt+0x1ce68>
  41eb38:	ldr	x8, [sp, #40]
  41eb3c:	ldr	x9, [sp]
  41eb40:	str	x9, [x8]
  41eb44:	ldp	x29, x30, [sp, #80]
  41eb48:	add	sp, sp, #0x60
  41eb4c:	ret
  41eb50:	str	x0, [sp, #32]
  41eb54:	str	w1, [sp, #28]
  41eb58:	ldr	x0, [sp]
  41eb5c:	bl	42588c <_ZdlPv@@Base>
  41eb60:	ldr	x0, [sp, #32]
  41eb64:	bl	401c50 <_Unwind_Resume@plt>
  41eb68:	sub	sp, sp, #0x50
  41eb6c:	stp	x29, x30, [sp, #64]
  41eb70:	add	x29, sp, #0x40
  41eb74:	stur	x0, [x29, #-16]
  41eb78:	stur	x1, [x29, #-24]
  41eb7c:	str	x2, [sp, #32]
  41eb80:	str	w3, [sp, #28]
  41eb84:	ldur	x8, [x29, #-16]
  41eb88:	ldr	x9, [x8, #16]
  41eb8c:	str	x8, [sp, #8]
  41eb90:	cbz	x9, 41ec28 <printf@plt+0x1cf58>
  41eb94:	ldr	x8, [sp, #8]
  41eb98:	ldr	x9, [x8, #16]
  41eb9c:	ldur	x0, [x29, #-24]
  41eba0:	ldr	x1, [sp, #32]
  41eba4:	str	x9, [sp]
  41eba8:	bl	421a9c <printf@plt+0x1fdcc>
  41ebac:	mov	w1, w0
  41ebb0:	sxtw	x8, w1
  41ebb4:	mov	x9, #0x8                   	// #8
  41ebb8:	mul	x8, x9, x8
  41ebbc:	ldr	x9, [sp]
  41ebc0:	add	x8, x9, x8
  41ebc4:	ldr	x8, [x8]
  41ebc8:	str	x8, [sp, #16]
  41ebcc:	ldr	x8, [sp, #16]
  41ebd0:	cbz	x8, 41ec28 <printf@plt+0x1cf58>
  41ebd4:	ldur	x8, [x29, #-24]
  41ebd8:	ldr	x9, [sp, #16]
  41ebdc:	ldr	x9, [x9]
  41ebe0:	cmp	x8, x9
  41ebe4:	b.ne	41ec18 <printf@plt+0x1cf48>  // b.any
  41ebe8:	ldr	x8, [sp, #32]
  41ebec:	ldr	x9, [sp, #16]
  41ebf0:	ldr	x9, [x9, #8]
  41ebf4:	cmp	x8, x9
  41ebf8:	b.ne	41ec18 <printf@plt+0x1cf48>  // b.any
  41ebfc:	ldr	x8, [sp, #16]
  41ec00:	ldr	w1, [x8, #16]
  41ec04:	ldr	w2, [sp, #28]
  41ec08:	ldr	x0, [sp, #8]
  41ec0c:	bl	4219f4 <printf@plt+0x1fd24>
  41ec10:	stur	w0, [x29, #-4]
  41ec14:	b	41ec2c <printf@plt+0x1cf5c>
  41ec18:	ldr	x8, [sp, #16]
  41ec1c:	ldr	x8, [x8, #24]
  41ec20:	str	x8, [sp, #16]
  41ec24:	b	41ebcc <printf@plt+0x1cefc>
  41ec28:	stur	wzr, [x29, #-4]
  41ec2c:	ldur	w0, [x29, #-4]
  41ec30:	ldp	x29, x30, [sp, #64]
  41ec34:	add	sp, sp, #0x50
  41ec38:	ret
  41ec3c:	sub	sp, sp, #0x10
  41ec40:	str	x0, [sp, #8]
  41ec44:	str	w1, [sp, #4]
  41ec48:	ldr	x8, [sp, #8]
  41ec4c:	ldr	w9, [sp, #4]
  41ec50:	ldr	w10, [x8, #8]
  41ec54:	and	w0, w9, w10
  41ec58:	add	sp, sp, #0x10
  41ec5c:	ret
  41ec60:	sub	sp, sp, #0x40
  41ec64:	stp	x29, x30, [sp, #48]
  41ec68:	add	x29, sp, #0x30
  41ec6c:	mov	w8, #0x215                 	// #533
  41ec70:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41ec74:	add	x2, x2, #0x6da
  41ec78:	stur	x0, [x29, #-16]
  41ec7c:	str	x1, [sp, #24]
  41ec80:	ldur	x9, [x29, #-16]
  41ec84:	ldr	x0, [sp, #24]
  41ec88:	str	w8, [sp, #16]
  41ec8c:	str	x2, [sp, #8]
  41ec90:	str	x9, [sp]
  41ec94:	bl	4219c4 <printf@plt+0x1fcf4>
  41ec98:	str	w0, [sp, #20]
  41ec9c:	ldr	w8, [sp, #20]
  41eca0:	cmp	w8, #0x0
  41eca4:	cset	w8, ge  // ge = tcont
  41eca8:	and	w0, w8, #0x1
  41ecac:	ldr	w1, [sp, #16]
  41ecb0:	ldr	x2, [sp, #8]
  41ecb4:	bl	412800 <printf@plt+0x10b30>
  41ecb8:	ldr	w8, [sp, #20]
  41ecbc:	ldr	x9, [sp]
  41ecc0:	ldr	w10, [x9, #72]
  41ecc4:	cmp	w8, w10
  41ecc8:	b.ge	41ed10 <printf@plt+0x1d040>  // b.tcont
  41eccc:	ldr	x8, [sp]
  41ecd0:	ldr	x9, [x8, #64]
  41ecd4:	ldrsw	x10, [sp, #20]
  41ecd8:	ldr	w11, [x9, x10, lsl #2]
  41ecdc:	cmp	w11, #0x0
  41ece0:	cset	w11, lt  // lt = tstop
  41ece4:	tbnz	w11, #0, 41ed10 <printf@plt+0x1d040>
  41ece8:	ldr	x8, [sp]
  41ecec:	ldr	x9, [x8, #80]
  41ecf0:	ldr	x10, [x8, #64]
  41ecf4:	ldrsw	x11, [sp, #20]
  41ecf8:	ldrsw	x10, [x10, x11, lsl #2]
  41ecfc:	mov	x11, #0x28                  	// #40
  41ed00:	mul	x10, x11, x10
  41ed04:	ldrb	w12, [x9, x10]
  41ed08:	stur	w12, [x29, #-4]
  41ed0c:	b	41ed2c <printf@plt+0x1d05c>
  41ed10:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41ed14:	add	x8, x8, #0xb80
  41ed18:	ldr	w9, [x8]
  41ed1c:	cbz	w9, 41ed28 <printf@plt+0x1d058>
  41ed20:	stur	wzr, [x29, #-4]
  41ed24:	b	41ed2c <printf@plt+0x1d05c>
  41ed28:	bl	401bf0 <abort@plt>
  41ed2c:	ldur	w0, [x29, #-4]
  41ed30:	ldp	x29, x30, [sp, #48]
  41ed34:	add	sp, sp, #0x40
  41ed38:	ret
  41ed3c:	sub	sp, sp, #0x10
  41ed40:	str	x0, [sp, #8]
  41ed44:	ldr	x8, [sp, #8]
  41ed48:	ldr	x0, [x8, #32]
  41ed4c:	add	sp, sp, #0x10
  41ed50:	ret
  41ed54:	sub	sp, sp, #0x10
  41ed58:	str	x0, [sp, #8]
  41ed5c:	ldr	x8, [sp, #8]
  41ed60:	ldr	x0, [x8, #40]
  41ed64:	add	sp, sp, #0x10
  41ed68:	ret
  41ed6c:	sub	sp, sp, #0x40
  41ed70:	stp	x29, x30, [sp, #48]
  41ed74:	add	x29, sp, #0x30
  41ed78:	mov	w8, #0x245                 	// #581
  41ed7c:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41ed80:	add	x2, x2, #0x6da
  41ed84:	stur	x0, [x29, #-16]
  41ed88:	str	x1, [sp, #24]
  41ed8c:	ldur	x9, [x29, #-16]
  41ed90:	ldr	x0, [sp, #24]
  41ed94:	str	w8, [sp, #16]
  41ed98:	str	x2, [sp, #8]
  41ed9c:	str	x9, [sp]
  41eda0:	bl	4219c4 <printf@plt+0x1fcf4>
  41eda4:	str	w0, [sp, #20]
  41eda8:	ldr	w8, [sp, #20]
  41edac:	cmp	w8, #0x0
  41edb0:	cset	w8, ge  // ge = tcont
  41edb4:	and	w0, w8, #0x1
  41edb8:	ldr	w1, [sp, #16]
  41edbc:	ldr	x2, [sp, #8]
  41edc0:	bl	412800 <printf@plt+0x10b30>
  41edc4:	ldr	w8, [sp, #20]
  41edc8:	ldr	x9, [sp]
  41edcc:	ldr	w10, [x9, #72]
  41edd0:	cmp	w8, w10
  41edd4:	b.ge	41ee20 <printf@plt+0x1d150>  // b.tcont
  41edd8:	ldr	x8, [sp]
  41eddc:	ldr	x9, [x8, #64]
  41ede0:	ldrsw	x10, [sp, #20]
  41ede4:	ldr	w11, [x9, x10, lsl #2]
  41ede8:	cmp	w11, #0x0
  41edec:	cset	w11, lt  // lt = tstop
  41edf0:	tbnz	w11, #0, 41ee20 <printf@plt+0x1d150>
  41edf4:	ldr	x8, [sp]
  41edf8:	ldr	x9, [x8, #80]
  41edfc:	ldr	x10, [x8, #64]
  41ee00:	ldrsw	x11, [sp, #20]
  41ee04:	ldrsw	x10, [x10, x11, lsl #2]
  41ee08:	mov	x11, #0x28                  	// #40
  41ee0c:	mul	x10, x11, x10
  41ee10:	add	x9, x9, x10
  41ee14:	ldr	x9, [x9, #32]
  41ee18:	stur	x9, [x29, #-8]
  41ee1c:	b	41ee40 <printf@plt+0x1d170>
  41ee20:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41ee24:	add	x8, x8, #0xb80
  41ee28:	ldr	w9, [x8]
  41ee2c:	cbz	w9, 41ee3c <printf@plt+0x1d16c>
  41ee30:	mov	x8, xzr
  41ee34:	stur	x8, [x29, #-8]
  41ee38:	b	41ee40 <printf@plt+0x1d170>
  41ee3c:	bl	401bf0 <abort@plt>
  41ee40:	ldur	x0, [x29, #-8]
  41ee44:	ldp	x29, x30, [sp, #48]
  41ee48:	add	sp, sp, #0x40
  41ee4c:	ret
  41ee50:	sub	sp, sp, #0x10
  41ee54:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41ee58:	add	x8, x8, #0xb88
  41ee5c:	str	x0, [sp, #8]
  41ee60:	ldr	x0, [x8]
  41ee64:	add	sp, sp, #0x10
  41ee68:	ret
  41ee6c:	sub	sp, sp, #0x50
  41ee70:	stp	x29, x30, [sp, #64]
  41ee74:	add	x29, sp, #0x40
  41ee78:	stur	x0, [x29, #-8]
  41ee7c:	stur	w1, [x29, #-12]
  41ee80:	ldur	x8, [x29, #-8]
  41ee84:	ldr	w9, [x8, #72]
  41ee88:	str	x8, [sp, #16]
  41ee8c:	cbnz	w9, 41ef28 <printf@plt+0x1d258>
  41ee90:	mov	w8, #0x80                  	// #128
  41ee94:	ldr	x9, [sp, #16]
  41ee98:	str	w8, [x9, #72]
  41ee9c:	ldur	w8, [x29, #-12]
  41eea0:	ldr	w10, [x9, #72]
  41eea4:	cmp	w8, w10
  41eea8:	b.lt	41eebc <printf@plt+0x1d1ec>  // b.tstop
  41eeac:	ldur	w8, [x29, #-12]
  41eeb0:	add	w8, w8, #0xa
  41eeb4:	ldr	x9, [sp, #16]
  41eeb8:	str	w8, [x9, #72]
  41eebc:	ldr	x8, [sp, #16]
  41eec0:	ldrsw	x9, [x8, #72]
  41eec4:	mov	x10, #0x4                   	// #4
  41eec8:	mul	x11, x9, x10
  41eecc:	umulh	x9, x9, x10
  41eed0:	mov	x10, #0xffffffffffffffff    	// #-1
  41eed4:	cmp	x9, #0x0
  41eed8:	csel	x0, x10, x11, ne  // ne = any
  41eedc:	bl	401880 <_Znam@plt>
  41eee0:	ldr	x8, [sp, #16]
  41eee4:	str	x0, [x8, #64]
  41eee8:	stur	wzr, [x29, #-16]
  41eeec:	ldur	w8, [x29, #-16]
  41eef0:	ldr	x9, [sp, #16]
  41eef4:	ldr	w10, [x9, #72]
  41eef8:	cmp	w8, w10
  41eefc:	b.ge	41ef24 <printf@plt+0x1d254>  // b.tcont
  41ef00:	ldr	x8, [sp, #16]
  41ef04:	ldr	x9, [x8, #64]
  41ef08:	ldursw	x10, [x29, #-16]
  41ef0c:	mov	w11, #0xffffffff            	// #-1
  41ef10:	str	w11, [x9, x10, lsl #2]
  41ef14:	ldur	w8, [x29, #-16]
  41ef18:	add	w8, w8, #0x1
  41ef1c:	stur	w8, [x29, #-16]
  41ef20:	b	41eeec <printf@plt+0x1d21c>
  41ef24:	b	41f008 <printf@plt+0x1d338>
  41ef28:	ldr	x8, [sp, #16]
  41ef2c:	ldr	w9, [x8, #72]
  41ef30:	stur	w9, [x29, #-20]
  41ef34:	ldr	w9, [x8, #72]
  41ef38:	mov	w10, #0x2                   	// #2
  41ef3c:	mul	w9, w9, w10
  41ef40:	str	w9, [x8, #72]
  41ef44:	ldur	w9, [x29, #-12]
  41ef48:	ldr	w10, [x8, #72]
  41ef4c:	cmp	w9, w10
  41ef50:	b.lt	41ef64 <printf@plt+0x1d294>  // b.tstop
  41ef54:	ldur	w8, [x29, #-12]
  41ef58:	add	w8, w8, #0xa
  41ef5c:	ldr	x9, [sp, #16]
  41ef60:	str	w8, [x9, #72]
  41ef64:	ldr	x8, [sp, #16]
  41ef68:	ldr	x9, [x8, #64]
  41ef6c:	str	x9, [sp, #32]
  41ef70:	ldrsw	x9, [x8, #72]
  41ef74:	mov	x10, #0x4                   	// #4
  41ef78:	mul	x11, x9, x10
  41ef7c:	umulh	x9, x9, x10
  41ef80:	mov	x12, #0xffffffffffffffff    	// #-1
  41ef84:	cmp	x9, #0x0
  41ef88:	csel	x0, x12, x11, ne  // ne = any
  41ef8c:	str	x10, [sp, #8]
  41ef90:	bl	401880 <_Znam@plt>
  41ef94:	ldr	x8, [sp, #16]
  41ef98:	str	x0, [x8, #64]
  41ef9c:	ldr	x0, [x8, #64]
  41efa0:	ldr	x1, [sp, #32]
  41efa4:	ldursw	x9, [x29, #-20]
  41efa8:	ldr	x10, [sp, #8]
  41efac:	mul	x2, x10, x9
  41efb0:	bl	4018a0 <memcpy@plt>
  41efb4:	ldur	w13, [x29, #-20]
  41efb8:	str	w13, [sp, #28]
  41efbc:	ldr	w8, [sp, #28]
  41efc0:	ldr	x9, [sp, #16]
  41efc4:	ldr	w10, [x9, #72]
  41efc8:	cmp	w8, w10
  41efcc:	b.ge	41eff4 <printf@plt+0x1d324>  // b.tcont
  41efd0:	ldr	x8, [sp, #16]
  41efd4:	ldr	x9, [x8, #64]
  41efd8:	ldrsw	x10, [sp, #28]
  41efdc:	mov	w11, #0xffffffff            	// #-1
  41efe0:	str	w11, [x9, x10, lsl #2]
  41efe4:	ldr	w8, [sp, #28]
  41efe8:	add	w8, w8, #0x1
  41efec:	str	w8, [sp, #28]
  41eff0:	b	41efbc <printf@plt+0x1d2ec>
  41eff4:	ldr	x8, [sp, #32]
  41eff8:	str	x8, [sp]
  41effc:	cbz	x8, 41f008 <printf@plt+0x1d338>
  41f000:	ldr	x0, [sp]
  41f004:	bl	401b40 <_ZdaPv@plt>
  41f008:	ldp	x29, x30, [sp, #64]
  41f00c:	add	sp, sp, #0x50
  41f010:	ret
  41f014:	sub	sp, sp, #0x40
  41f018:	stp	x29, x30, [sp, #48]
  41f01c:	add	x29, sp, #0x30
  41f020:	stur	x0, [x29, #-8]
  41f024:	ldur	x8, [x29, #-8]
  41f028:	ldr	x9, [x8, #80]
  41f02c:	str	x8, [sp, #16]
  41f030:	cbnz	x9, 41f054 <printf@plt+0x1d384>
  41f034:	mov	w8, #0x10                  	// #16
  41f038:	ldr	x9, [sp, #16]
  41f03c:	str	w8, [x9, #92]
  41f040:	mov	x0, #0x280                 	// #640
  41f044:	bl	401880 <_Znam@plt>
  41f048:	ldr	x9, [sp, #16]
  41f04c:	str	x0, [x9, #80]
  41f050:	b	41f0d0 <printf@plt+0x1d400>
  41f054:	ldr	x8, [sp, #16]
  41f058:	ldr	w9, [x8, #92]
  41f05c:	stur	w9, [x29, #-12]
  41f060:	ldr	w9, [x8, #92]
  41f064:	mov	w10, #0x2                   	// #2
  41f068:	mul	w9, w9, w10
  41f06c:	str	w9, [x8, #92]
  41f070:	ldr	x11, [x8, #80]
  41f074:	str	x11, [sp, #24]
  41f078:	ldrsw	x11, [x8, #92]
  41f07c:	mov	x12, #0x28                  	// #40
  41f080:	mul	x13, x11, x12
  41f084:	umulh	x11, x11, x12
  41f088:	mov	x14, #0xffffffffffffffff    	// #-1
  41f08c:	cmp	x11, #0x0
  41f090:	csel	x0, x14, x13, ne  // ne = any
  41f094:	str	x12, [sp, #8]
  41f098:	bl	401880 <_Znam@plt>
  41f09c:	ldr	x8, [sp, #16]
  41f0a0:	str	x0, [x8, #80]
  41f0a4:	ldr	x0, [x8, #80]
  41f0a8:	ldr	x1, [sp, #24]
  41f0ac:	ldursw	x11, [x29, #-12]
  41f0b0:	ldr	x12, [sp, #8]
  41f0b4:	mul	x2, x11, x12
  41f0b8:	bl	4018a0 <memcpy@plt>
  41f0bc:	ldr	x8, [sp, #24]
  41f0c0:	str	x8, [sp]
  41f0c4:	cbz	x8, 41f0d0 <printf@plt+0x1d400>
  41f0c8:	ldr	x0, [sp]
  41f0cc:	bl	401b40 <_ZdaPv@plt>
  41f0d0:	ldp	x29, x30, [sp, #48]
  41f0d4:	add	sp, sp, #0x40
  41f0d8:	ret
  41f0dc:	sub	sp, sp, #0x60
  41f0e0:	stp	x29, x30, [sp, #80]
  41f0e4:	add	x29, sp, #0x50
  41f0e8:	stur	x0, [x29, #-8]
  41f0ec:	ldur	x8, [x29, #-8]
  41f0f0:	ldr	w9, [x8, #72]
  41f0f4:	subs	w9, w9, #0x1
  41f0f8:	stur	w9, [x29, #-12]
  41f0fc:	str	x8, [sp, #40]
  41f100:	ldur	w8, [x29, #-12]
  41f104:	cmp	w8, #0x0
  41f108:	cset	w8, lt  // lt = tstop
  41f10c:	tbnz	w8, #0, 41f140 <printf@plt+0x1d470>
  41f110:	ldr	x8, [sp, #40]
  41f114:	ldr	x9, [x8, #64]
  41f118:	ldursw	x10, [x29, #-12]
  41f11c:	ldr	w11, [x9, x10, lsl #2]
  41f120:	cmp	w11, #0x0
  41f124:	cset	w11, lt  // lt = tstop
  41f128:	tbnz	w11, #0, 41f130 <printf@plt+0x1d460>
  41f12c:	b	41f140 <printf@plt+0x1d470>
  41f130:	ldur	w8, [x29, #-12]
  41f134:	subs	w8, w8, #0x1
  41f138:	stur	w8, [x29, #-12]
  41f13c:	b	41f100 <printf@plt+0x1d430>
  41f140:	ldur	w8, [x29, #-12]
  41f144:	add	w8, w8, #0x1
  41f148:	stur	w8, [x29, #-12]
  41f14c:	ldur	w8, [x29, #-12]
  41f150:	ldr	x9, [sp, #40]
  41f154:	ldr	w10, [x9, #72]
  41f158:	cmp	w8, w10
  41f15c:	b.ge	41f1d0 <printf@plt+0x1d500>  // b.tcont
  41f160:	ldr	x8, [sp, #40]
  41f164:	ldr	x9, [x8, #64]
  41f168:	stur	x9, [x29, #-24]
  41f16c:	ldursw	x9, [x29, #-12]
  41f170:	mov	x10, #0x4                   	// #4
  41f174:	mul	x11, x9, x10
  41f178:	umulh	x9, x9, x10
  41f17c:	mov	x12, #0xffffffffffffffff    	// #-1
  41f180:	cmp	x9, #0x0
  41f184:	csel	x0, x12, x11, ne  // ne = any
  41f188:	str	x10, [sp, #32]
  41f18c:	bl	401880 <_Znam@plt>
  41f190:	ldr	x8, [sp, #40]
  41f194:	str	x0, [x8, #64]
  41f198:	ldr	x0, [x8, #64]
  41f19c:	ldur	x1, [x29, #-24]
  41f1a0:	ldursw	x9, [x29, #-12]
  41f1a4:	ldr	x10, [sp, #32]
  41f1a8:	mul	x2, x9, x10
  41f1ac:	bl	4018a0 <memcpy@plt>
  41f1b0:	ldur	x8, [x29, #-24]
  41f1b4:	str	x8, [sp, #24]
  41f1b8:	cbz	x8, 41f1c4 <printf@plt+0x1d4f4>
  41f1bc:	ldr	x0, [sp, #24]
  41f1c0:	bl	401b40 <_ZdaPv@plt>
  41f1c4:	ldur	w8, [x29, #-12]
  41f1c8:	ldr	x9, [sp, #40]
  41f1cc:	str	w8, [x9, #72]
  41f1d0:	ldr	x8, [sp, #40]
  41f1d4:	ldr	w9, [x8, #88]
  41f1d8:	ldr	w10, [x8, #92]
  41f1dc:	cmp	w9, w10
  41f1e0:	b.ge	41f254 <printf@plt+0x1d584>  // b.tcont
  41f1e4:	ldr	x8, [sp, #40]
  41f1e8:	ldr	x9, [x8, #80]
  41f1ec:	stur	x9, [x29, #-32]
  41f1f0:	ldrsw	x9, [x8, #88]
  41f1f4:	mov	x10, #0x28                  	// #40
  41f1f8:	mul	x11, x9, x10
  41f1fc:	umulh	x9, x9, x10
  41f200:	mov	x12, #0xffffffffffffffff    	// #-1
  41f204:	cmp	x9, #0x0
  41f208:	csel	x0, x12, x11, ne  // ne = any
  41f20c:	str	x10, [sp, #16]
  41f210:	bl	401880 <_Znam@plt>
  41f214:	ldr	x8, [sp, #40]
  41f218:	str	x0, [x8, #80]
  41f21c:	ldr	x0, [x8, #80]
  41f220:	ldur	x1, [x29, #-32]
  41f224:	ldrsw	x9, [x8, #88]
  41f228:	ldr	x10, [sp, #16]
  41f22c:	mul	x2, x9, x10
  41f230:	bl	4018a0 <memcpy@plt>
  41f234:	ldur	x8, [x29, #-32]
  41f238:	str	x8, [sp, #8]
  41f23c:	cbz	x8, 41f248 <printf@plt+0x1d578>
  41f240:	ldr	x0, [sp, #8]
  41f244:	bl	401b40 <_ZdaPv@plt>
  41f248:	ldr	x8, [sp, #40]
  41f24c:	ldr	w9, [x8, #88]
  41f250:	str	w9, [x8, #92]
  41f254:	ldp	x29, x30, [sp, #80]
  41f258:	add	sp, sp, #0x60
  41f25c:	ret
  41f260:	sub	sp, sp, #0x40
  41f264:	stp	x29, x30, [sp, #48]
  41f268:	add	x29, sp, #0x30
  41f26c:	mov	w8, #0x296                 	// #662
  41f270:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41f274:	add	x9, x9, #0x6da
  41f278:	stur	x0, [x29, #-8]
  41f27c:	stur	x1, [x29, #-16]
  41f280:	str	x2, [sp, #24]
  41f284:	ldur	x10, [x29, #-8]
  41f288:	ldur	x0, [x29, #-16]
  41f28c:	str	w8, [sp, #16]
  41f290:	str	x9, [sp, #8]
  41f294:	str	x10, [sp]
  41f298:	bl	4219c4 <printf@plt+0x1fcf4>
  41f29c:	str	w0, [sp, #20]
  41f2a0:	ldr	w8, [sp, #20]
  41f2a4:	cmp	w8, #0x0
  41f2a8:	cset	w8, ge  // ge = tcont
  41f2ac:	and	w0, w8, #0x1
  41f2b0:	ldr	w1, [sp, #16]
  41f2b4:	ldr	x2, [sp, #8]
  41f2b8:	bl	412800 <printf@plt+0x10b30>
  41f2bc:	ldr	w8, [sp, #20]
  41f2c0:	ldr	x9, [sp]
  41f2c4:	ldr	w11, [x9, #72]
  41f2c8:	cmp	w8, w11
  41f2cc:	b.lt	41f2dc <printf@plt+0x1d60c>  // b.tstop
  41f2d0:	ldr	w1, [sp, #20]
  41f2d4:	ldr	x0, [sp]
  41f2d8:	bl	41ee6c <printf@plt+0x1d19c>
  41f2dc:	ldr	w8, [sp, #20]
  41f2e0:	ldr	x9, [sp]
  41f2e4:	ldr	w10, [x9, #72]
  41f2e8:	cmp	w8, w10
  41f2ec:	cset	w8, lt  // lt = tstop
  41f2f0:	and	w0, w8, #0x1
  41f2f4:	mov	w1, #0x299                 	// #665
  41f2f8:	ldr	x2, [sp, #8]
  41f2fc:	bl	412800 <printf@plt+0x10b30>
  41f300:	ldr	x9, [sp]
  41f304:	ldr	w8, [x9, #88]
  41f308:	add	w8, w8, #0x1
  41f30c:	ldr	w10, [x9, #92]
  41f310:	cmp	w8, w10
  41f314:	b.lt	41f320 <printf@plt+0x1d650>  // b.tstop
  41f318:	ldr	x0, [sp]
  41f31c:	bl	41f014 <printf@plt+0x1d344>
  41f320:	ldr	x8, [sp]
  41f324:	ldr	w9, [x8, #88]
  41f328:	add	w9, w9, #0x1
  41f32c:	ldr	w10, [x8, #92]
  41f330:	cmp	w9, w10
  41f334:	cset	w9, lt  // lt = tstop
  41f338:	and	w0, w9, #0x1
  41f33c:	mov	w1, #0x29c                 	// #668
  41f340:	ldr	x2, [sp, #8]
  41f344:	bl	412800 <printf@plt+0x10b30>
  41f348:	ldr	x8, [sp]
  41f34c:	ldr	w9, [x8, #88]
  41f350:	ldr	x11, [x8, #64]
  41f354:	ldrsw	x12, [sp, #20]
  41f358:	str	w9, [x11, x12, lsl #2]
  41f35c:	ldr	x1, [sp, #24]
  41f360:	ldr	x11, [x8, #80]
  41f364:	ldrsw	x12, [x8, #88]
  41f368:	mov	w9, w12
  41f36c:	add	w9, w9, #0x1
  41f370:	str	w9, [x8, #88]
  41f374:	mov	x13, #0x28                  	// #40
  41f378:	mul	x12, x13, x12
  41f37c:	add	x0, x11, x12
  41f380:	mov	x2, #0x28                  	// #40
  41f384:	bl	4018a0 <memcpy@plt>
  41f388:	ldp	x29, x30, [sp, #48]
  41f38c:	add	sp, sp, #0x40
  41f390:	ret
  41f394:	sub	sp, sp, #0x40
  41f398:	stp	x29, x30, [sp, #48]
  41f39c:	add	x29, sp, #0x30
  41f3a0:	stur	x0, [x29, #-8]
  41f3a4:	stur	x1, [x29, #-16]
  41f3a8:	str	x2, [sp, #24]
  41f3ac:	ldur	x8, [x29, #-8]
  41f3b0:	ldur	x0, [x29, #-16]
  41f3b4:	str	x8, [sp, #8]
  41f3b8:	bl	4219c4 <printf@plt+0x1fcf4>
  41f3bc:	str	w0, [sp, #20]
  41f3c0:	ldr	x0, [sp, #24]
  41f3c4:	bl	4219c4 <printf@plt+0x1fcf4>
  41f3c8:	str	w0, [sp, #16]
  41f3cc:	ldr	w9, [sp, #20]
  41f3d0:	cmp	w9, #0x0
  41f3d4:	cset	w9, lt  // lt = tstop
  41f3d8:	mov	w10, #0x0                   	// #0
  41f3dc:	str	w10, [sp, #4]
  41f3e0:	tbnz	w9, #0, 41f414 <printf@plt+0x1d744>
  41f3e4:	ldr	w8, [sp, #16]
  41f3e8:	cmp	w8, #0x0
  41f3ec:	cset	w8, lt  // lt = tstop
  41f3f0:	mov	w9, #0x0                   	// #0
  41f3f4:	str	w9, [sp, #4]
  41f3f8:	tbnz	w8, #0, 41f414 <printf@plt+0x1d744>
  41f3fc:	ldr	w8, [sp, #16]
  41f400:	ldr	x9, [sp, #8]
  41f404:	ldr	w10, [x9, #72]
  41f408:	cmp	w8, w10
  41f40c:	cset	w8, lt  // lt = tstop
  41f410:	str	w8, [sp, #4]
  41f414:	ldr	w8, [sp, #4]
  41f418:	and	w0, w8, #0x1
  41f41c:	mov	w1, #0x2a5                 	// #677
  41f420:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  41f424:	add	x2, x2, #0x6da
  41f428:	bl	412800 <printf@plt+0x10b30>
  41f42c:	ldr	w8, [sp, #20]
  41f430:	ldr	x9, [sp, #8]
  41f434:	ldr	w10, [x9, #72]
  41f438:	cmp	w8, w10
  41f43c:	b.lt	41f44c <printf@plt+0x1d77c>  // b.tstop
  41f440:	ldr	w1, [sp, #20]
  41f444:	ldr	x0, [sp, #8]
  41f448:	bl	41ee6c <printf@plt+0x1d19c>
  41f44c:	ldr	x8, [sp, #8]
  41f450:	ldr	x9, [x8, #64]
  41f454:	ldrsw	x10, [sp, #16]
  41f458:	ldr	w11, [x9, x10, lsl #2]
  41f45c:	ldr	x9, [x8, #64]
  41f460:	ldrsw	x10, [sp, #20]
  41f464:	str	w11, [x9, x10, lsl #2]
  41f468:	ldp	x29, x30, [sp, #48]
  41f46c:	add	sp, sp, #0x40
  41f470:	ret
  41f474:	sub	sp, sp, #0x60
  41f478:	stp	x29, x30, [sp, #80]
  41f47c:	add	x29, sp, #0x50
  41f480:	mov	x8, #0x68                  	// #104
  41f484:	adrp	x9, 41d000 <printf@plt+0x1b330>
  41f488:	add	x9, x9, #0x91c
  41f48c:	stur	x0, [x29, #-16]
  41f490:	stur	x1, [x29, #-24]
  41f494:	stur	w2, [x29, #-28]
  41f498:	mov	x0, x8
  41f49c:	str	x9, [sp, #16]
  41f4a0:	bl	4257b4 <_Znwm@@Base>
  41f4a4:	ldur	x1, [x29, #-16]
  41f4a8:	str	x0, [sp, #8]
  41f4ac:	ldr	x8, [sp, #16]
  41f4b0:	blr	x8
  41f4b4:	b	41f4b8 <printf@plt+0x1d7e8>
  41f4b8:	ldr	x8, [sp, #8]
  41f4bc:	str	x8, [sp, #40]
  41f4c0:	ldr	x0, [sp, #40]
  41f4c4:	ldur	x1, [x29, #-24]
  41f4c8:	ldur	w2, [x29, #-28]
  41f4cc:	bl	41f534 <printf@plt+0x1d864>
  41f4d0:	cbnz	w0, 41f514 <printf@plt+0x1d844>
  41f4d4:	ldr	x8, [sp, #40]
  41f4d8:	str	x8, [sp]
  41f4dc:	cbz	x8, 41f4f4 <printf@plt+0x1d824>
  41f4e0:	ldr	x8, [sp]
  41f4e4:	ldr	x9, [x8]
  41f4e8:	ldr	x9, [x9, #8]
  41f4ec:	mov	x0, x8
  41f4f0:	blr	x9
  41f4f4:	mov	x8, xzr
  41f4f8:	stur	x8, [x29, #-8]
  41f4fc:	b	41f51c <printf@plt+0x1d84c>
  41f500:	str	x0, [sp, #32]
  41f504:	str	w1, [sp, #28]
  41f508:	ldr	x0, [sp, #8]
  41f50c:	bl	42588c <_ZdlPv@@Base>
  41f510:	b	41f52c <printf@plt+0x1d85c>
  41f514:	ldr	x8, [sp, #40]
  41f518:	stur	x8, [x29, #-8]
  41f51c:	ldur	x0, [x29, #-8]
  41f520:	ldp	x29, x30, [sp, #80]
  41f524:	add	sp, sp, #0x60
  41f528:	ret
  41f52c:	ldr	x0, [sp, #32]
  41f530:	bl	401c50 <_Unwind_Resume@plt>
  41f534:	stp	x29, x30, [sp, #-32]!
  41f538:	str	x28, [sp, #16]
  41f53c:	mov	x29, sp
  41f540:	sub	sp, sp, #0x290
  41f544:	adrp	x8, 42b000 <_ZdlPvm@@Base+0x5748>
  41f548:	add	x8, x8, #0x714
  41f54c:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  41f550:	add	x9, x9, #0x758
  41f554:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41f558:	add	x10, x10, #0xb28
  41f55c:	adrp	x11, 42b000 <_ZdlPvm@@Base+0x5748>
  41f560:	add	x11, x11, #0x8c9
  41f564:	adrp	x12, 446000 <stderr@@GLIBC_2.17+0x20d0>
  41f568:	add	x12, x12, #0xb80
  41f56c:	stur	x0, [x29, #-16]
  41f570:	stur	x1, [x29, #-24]
  41f574:	stur	w2, [x29, #-28]
  41f578:	ldur	x13, [x29, #-16]
  41f57c:	ldr	x0, [x13, #32]
  41f580:	mov	x1, x8
  41f584:	str	x9, [sp, #160]
  41f588:	str	x10, [sp, #152]
  41f58c:	str	x11, [sp, #144]
  41f590:	str	x12, [sp, #136]
  41f594:	str	x13, [sp, #128]
  41f598:	bl	401b80 <strcmp@plt>
  41f59c:	cbnz	w0, 41f5d8 <printf@plt+0x1d908>
  41f5a0:	ldur	x8, [x29, #-24]
  41f5a4:	cbz	x8, 41f5b8 <printf@plt+0x1d8e8>
  41f5a8:	ldur	x8, [x29, #-24]
  41f5ac:	mov	w9, #0x1                   	// #1
  41f5b0:	str	w9, [x8]
  41f5b4:	b	41f5d0 <printf@plt+0x1d900>
  41f5b8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41f5bc:	add	x0, x0, #0x719
  41f5c0:	ldr	x1, [sp, #152]
  41f5c4:	ldr	x2, [sp, #152]
  41f5c8:	ldr	x3, [sp, #152]
  41f5cc:	bl	41cf78 <printf@plt+0x1b2a8>
  41f5d0:	stur	wzr, [x29, #-4]
  41f5d4:	b	42039c <printf@plt+0x1e6cc>
  41f5d8:	ldr	x8, [sp, #128]
  41f5dc:	ldr	x0, [x8, #32]
  41f5e0:	sub	x1, x29, #0x28
  41f5e4:	bl	421b5c <printf@plt+0x1fe8c>
  41f5e8:	stur	x0, [x29, #-48]
  41f5ec:	cbnz	x0, 41f640 <printf@plt+0x1d970>
  41f5f0:	ldur	x8, [x29, #-24]
  41f5f4:	cbz	x8, 41f608 <printf@plt+0x1d938>
  41f5f8:	ldur	x8, [x29, #-24]
  41f5fc:	mov	w9, #0x1                   	// #1
  41f600:	str	w9, [x8]
  41f604:	b	41f638 <printf@plt+0x1d968>
  41f608:	ldr	x8, [sp, #128]
  41f60c:	ldr	x1, [x8, #32]
  41f610:	sub	x9, x29, #0x40
  41f614:	mov	x0, x9
  41f618:	str	x9, [sp, #120]
  41f61c:	bl	41cba0 <printf@plt+0x1aed0>
  41f620:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  41f624:	add	x0, x0, #0x73e
  41f628:	ldr	x1, [sp, #120]
  41f62c:	ldr	x2, [sp, #152]
  41f630:	ldr	x3, [sp, #152]
  41f634:	bl	41cf78 <printf@plt+0x1b2a8>
  41f638:	stur	wzr, [x29, #-4]
  41f63c:	b	42039c <printf@plt+0x1e6cc>
  41f640:	ldur	x1, [x29, #-48]
  41f644:	ldur	x2, [x29, #-40]
  41f648:	sub	x0, x29, #0x68
  41f64c:	adrp	x8, 41d000 <printf@plt+0x1b330>
  41f650:	add	x8, x8, #0x3c8
  41f654:	blr	x8
  41f658:	mov	w9, #0x1                   	// #1
  41f65c:	stur	w9, [x29, #-80]
  41f660:	ldur	w9, [x29, #-28]
  41f664:	stur	w9, [x29, #-76]
  41f668:	sub	x0, x29, #0x68
  41f66c:	bl	41d474 <printf@plt+0x1b7a4>
  41f670:	str	w0, [sp, #116]
  41f674:	b	41f678 <printf@plt+0x1d9a8>
  41f678:	ldr	w8, [sp, #116]
  41f67c:	cbnz	w8, 41f6a8 <printf@plt+0x1d9d8>
  41f680:	mov	x8, xzr
  41f684:	stur	x8, [x29, #-112]
  41f688:	b	41faec <printf@plt+0x1de1c>
  41f68c:	stur	x0, [x29, #-120]
  41f690:	stur	w1, [x29, #-124]
  41f694:	sub	x0, x29, #0x68
  41f698:	adrp	x8, 41d000 <printf@plt+0x1b330>
  41f69c:	add	x8, x8, #0x410
  41f6a0:	blr	x8
  41f6a4:	b	4203b0 <printf@plt+0x1e6e0>
  41f6a8:	sub	x8, x29, #0x68
  41f6ac:	ldr	x0, [x8, #32]
  41f6b0:	ldr	x1, [sp, #160]
  41f6b4:	bl	4019f0 <strtok@plt>
  41f6b8:	stur	x0, [x29, #-112]
  41f6bc:	ldur	x0, [x29, #-112]
  41f6c0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f6c4:	add	x1, x1, #0x739
  41f6c8:	bl	401b80 <strcmp@plt>
  41f6cc:	cbnz	w0, 41f6d4 <printf@plt+0x1da04>
  41f6d0:	b	41fae8 <printf@plt+0x1de18>
  41f6d4:	ldur	x0, [x29, #-112]
  41f6d8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f6dc:	add	x1, x1, #0x75d
  41f6e0:	bl	401b80 <strcmp@plt>
  41f6e4:	cbnz	w0, 41f76c <printf@plt+0x1da9c>
  41f6e8:	mov	x8, xzr
  41f6ec:	mov	x0, x8
  41f6f0:	ldr	x1, [sp, #160]
  41f6f4:	bl	4019f0 <strtok@plt>
  41f6f8:	stur	x0, [x29, #-112]
  41f6fc:	ldur	x8, [x29, #-112]
  41f700:	cbz	x8, 41f72c <printf@plt+0x1da5c>
  41f704:	ldur	x0, [x29, #-112]
  41f708:	ldr	x1, [sp, #144]
  41f70c:	sub	x2, x29, #0x80
  41f710:	bl	401ae0 <__isoc99_sscanf@plt>
  41f714:	cmp	w0, #0x1
  41f718:	b.ne	41f72c <printf@plt+0x1da5c>  // b.any
  41f71c:	ldur	w8, [x29, #-128]
  41f720:	cmp	w8, #0x0
  41f724:	cset	w8, gt
  41f728:	tbnz	w8, #0, 41f75c <printf@plt+0x1da8c>
  41f72c:	sub	x0, x29, #0x68
  41f730:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f734:	add	x1, x1, #0x768
  41f738:	ldr	x2, [sp, #152]
  41f73c:	ldr	x3, [sp, #152]
  41f740:	ldr	x4, [sp, #152]
  41f744:	bl	41d690 <printf@plt+0x1b9c0>
  41f748:	b	41f74c <printf@plt+0x1da7c>
  41f74c:	stur	wzr, [x29, #-4]
  41f750:	mov	w8, #0x1                   	// #1
  41f754:	stur	w8, [x29, #-132]
  41f758:	b	42038c <printf@plt+0x1e6bc>
  41f75c:	ldur	w8, [x29, #-128]
  41f760:	ldr	x9, [sp, #128]
  41f764:	str	w8, [x9, #24]
  41f768:	b	41fae8 <printf@plt+0x1de18>
  41f76c:	ldur	x0, [x29, #-112]
  41f770:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f774:	add	x1, x1, #0x78e
  41f778:	bl	401b80 <strcmp@plt>
  41f77c:	cbnz	w0, 41f844 <printf@plt+0x1db74>
  41f780:	mov	x8, xzr
  41f784:	mov	x0, x8
  41f788:	ldr	x1, [sp, #160]
  41f78c:	bl	4019f0 <strtok@plt>
  41f790:	stur	x0, [x29, #-112]
  41f794:	ldur	x8, [x29, #-112]
  41f798:	cbz	x8, 41f7f4 <printf@plt+0x1db24>
  41f79c:	ldur	x0, [x29, #-112]
  41f7a0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f7a4:	add	x1, x1, #0x794
  41f7a8:	sub	x2, x29, #0x90
  41f7ac:	bl	401ae0 <__isoc99_sscanf@plt>
  41f7b0:	cmp	w0, #0x1
  41f7b4:	b.ne	41f7f4 <printf@plt+0x1db24>  // b.any
  41f7b8:	ldur	d0, [x29, #-144]
  41f7bc:	mov	x8, #0x800000000000        	// #140737488355328
  41f7c0:	movk	x8, #0x4056, lsl #48
  41f7c4:	fmov	d1, x8
  41f7c8:	fcmp	d0, d1
  41f7cc:	cset	w9, ge  // ge = tcont
  41f7d0:	tbnz	w9, #0, 41f7f4 <printf@plt+0x1db24>
  41f7d4:	ldur	d0, [x29, #-144]
  41f7d8:	mov	x8, #0x800000000000        	// #140737488355328
  41f7dc:	movk	x8, #0xc056, lsl #48
  41f7e0:	fmov	d1, x8
  41f7e4:	fcmp	d0, d1
  41f7e8:	cset	w9, ls  // ls = plast
  41f7ec:	tbnz	w9, #0, 41f7f4 <printf@plt+0x1db24>
  41f7f0:	b	41f834 <printf@plt+0x1db64>
  41f7f4:	ldur	x1, [x29, #-112]
  41f7f8:	sub	x0, x29, #0xa0
  41f7fc:	bl	41cba0 <printf@plt+0x1aed0>
  41f800:	b	41f804 <printf@plt+0x1db34>
  41f804:	sub	x0, x29, #0x68
  41f808:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f80c:	add	x1, x1, #0x798
  41f810:	sub	x2, x29, #0xa0
  41f814:	ldr	x3, [sp, #152]
  41f818:	ldr	x4, [sp, #152]
  41f81c:	bl	41d690 <printf@plt+0x1b9c0>
  41f820:	b	41f824 <printf@plt+0x1db54>
  41f824:	stur	wzr, [x29, #-4]
  41f828:	mov	w8, #0x1                   	// #1
  41f82c:	stur	w8, [x29, #-132]
  41f830:	b	42038c <printf@plt+0x1e6bc>
  41f834:	ldur	x8, [x29, #-144]
  41f838:	ldr	x9, [sp, #128]
  41f83c:	str	x8, [x9, #48]
  41f840:	b	41fae8 <printf@plt+0x1de18>
  41f844:	ldur	x0, [x29, #-112]
  41f848:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f84c:	add	x1, x1, #0x7b9
  41f850:	bl	401b80 <strcmp@plt>
  41f854:	cbnz	w0, 41f99c <printf@plt+0x1dccc>
  41f858:	mov	x8, xzr
  41f85c:	mov	x0, x8
  41f860:	ldr	x1, [sp, #160]
  41f864:	bl	4019f0 <strtok@plt>
  41f868:	stur	x0, [x29, #-112]
  41f86c:	ldur	x8, [x29, #-112]
  41f870:	cbz	x8, 41f888 <printf@plt+0x1dbb8>
  41f874:	ldur	x0, [x29, #-112]
  41f878:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  41f87c:	add	x1, x1, #0xe99
  41f880:	bl	401b80 <strcmp@plt>
  41f884:	cbnz	w0, 41f88c <printf@plt+0x1dbbc>
  41f888:	b	41f998 <printf@plt+0x1dcc8>
  41f88c:	ldur	x0, [x29, #-112]
  41f890:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f894:	add	x1, x1, #0x483
  41f898:	bl	401b80 <strcmp@plt>
  41f89c:	cbnz	w0, 41f8b4 <printf@plt+0x1dbe4>
  41f8a0:	ldr	x8, [sp, #128]
  41f8a4:	ldr	w9, [x8, #8]
  41f8a8:	orr	w9, w9, #0x1
  41f8ac:	str	w9, [x8, #8]
  41f8b0:	b	41f994 <printf@plt+0x1dcc4>
  41f8b4:	ldur	x0, [x29, #-112]
  41f8b8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x2748>
  41f8bc:	add	x1, x1, #0xf6f
  41f8c0:	bl	401b80 <strcmp@plt>
  41f8c4:	cbnz	w0, 41f8dc <printf@plt+0x1dc0c>
  41f8c8:	ldr	x8, [sp, #128]
  41f8cc:	ldr	w9, [x8, #8]
  41f8d0:	orr	w9, w9, #0x2
  41f8d4:	str	w9, [x8, #8]
  41f8d8:	b	41f994 <printf@plt+0x1dcc4>
  41f8dc:	ldur	x0, [x29, #-112]
  41f8e0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f8e4:	add	x1, x1, #0x7c8
  41f8e8:	bl	401b80 <strcmp@plt>
  41f8ec:	cbnz	w0, 41f904 <printf@plt+0x1dc34>
  41f8f0:	ldr	x8, [sp, #128]
  41f8f4:	ldr	w9, [x8, #8]
  41f8f8:	orr	w9, w9, #0x4
  41f8fc:	str	w9, [x8, #8]
  41f900:	b	41f994 <printf@plt+0x1dcc4>
  41f904:	ldur	x0, [x29, #-112]
  41f908:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f90c:	add	x1, x1, #0x7c3
  41f910:	bl	401b80 <strcmp@plt>
  41f914:	cbnz	w0, 41f92c <printf@plt+0x1dc5c>
  41f918:	ldr	x8, [sp, #128]
  41f91c:	ldr	w9, [x8, #8]
  41f920:	orr	w9, w9, #0x8
  41f924:	str	w9, [x8, #8]
  41f928:	b	41f994 <printf@plt+0x1dcc4>
  41f92c:	ldur	x0, [x29, #-112]
  41f930:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f934:	add	x1, x1, #0x7c7
  41f938:	bl	401b80 <strcmp@plt>
  41f93c:	cbnz	w0, 41f954 <printf@plt+0x1dc84>
  41f940:	ldr	x8, [sp, #128]
  41f944:	ldr	w9, [x8, #8]
  41f948:	orr	w9, w9, #0x10
  41f94c:	str	w9, [x8, #8]
  41f950:	b	41f994 <printf@plt+0x1dcc4>
  41f954:	ldur	x1, [x29, #-112]
  41f958:	sub	x0, x29, #0xb0
  41f95c:	bl	41cba0 <printf@plt+0x1aed0>
  41f960:	b	41f964 <printf@plt+0x1dc94>
  41f964:	sub	x0, x29, #0x68
  41f968:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f96c:	add	x1, x1, #0x7cb
  41f970:	sub	x2, x29, #0xb0
  41f974:	ldr	x3, [sp, #152]
  41f978:	ldr	x4, [sp, #152]
  41f97c:	bl	41d690 <printf@plt+0x1b9c0>
  41f980:	b	41f984 <printf@plt+0x1dcb4>
  41f984:	stur	wzr, [x29, #-4]
  41f988:	mov	w8, #0x1                   	// #1
  41f98c:	stur	w8, [x29, #-132]
  41f990:	b	42038c <printf@plt+0x1e6bc>
  41f994:	b	41f858 <printf@plt+0x1db88>
  41f998:	b	41fae8 <printf@plt+0x1de18>
  41f99c:	ldur	x0, [x29, #-112]
  41f9a0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f9a4:	add	x1, x1, #0x7e6
  41f9a8:	bl	401b80 <strcmp@plt>
  41f9ac:	cbnz	w0, 41fa30 <printf@plt+0x1dd60>
  41f9b0:	mov	x8, xzr
  41f9b4:	mov	x0, x8
  41f9b8:	ldr	x1, [sp, #160]
  41f9bc:	bl	4019f0 <strtok@plt>
  41f9c0:	stur	x0, [x29, #-112]
  41f9c4:	ldur	x8, [x29, #-112]
  41f9c8:	cbnz	x8, 41f9fc <printf@plt+0x1dd2c>
  41f9cc:	sub	x0, x29, #0x68
  41f9d0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41f9d4:	add	x1, x1, #0x7f3
  41f9d8:	ldr	x2, [sp, #152]
  41f9dc:	ldr	x3, [sp, #152]
  41f9e0:	ldr	x4, [sp, #152]
  41f9e4:	bl	41d690 <printf@plt+0x1b9c0>
  41f9e8:	b	41f9ec <printf@plt+0x1dd1c>
  41f9ec:	stur	wzr, [x29, #-4]
  41f9f0:	mov	w8, #0x1                   	// #1
  41f9f4:	stur	w8, [x29, #-132]
  41f9f8:	b	42038c <printf@plt+0x1e6bc>
  41f9fc:	ldur	x0, [x29, #-112]
  41fa00:	bl	4018e0 <strlen@plt>
  41fa04:	add	x0, x0, #0x1
  41fa08:	bl	401880 <_Znam@plt>
  41fa0c:	str	x0, [sp, #104]
  41fa10:	b	41fa14 <printf@plt+0x1dd44>
  41fa14:	ldr	x8, [sp, #104]
  41fa18:	ldr	x9, [sp, #128]
  41fa1c:	str	x8, [x9, #40]
  41fa20:	ldr	x0, [x9, #40]
  41fa24:	ldur	x1, [x29, #-112]
  41fa28:	bl	4019e0 <strcpy@plt>
  41fa2c:	b	41fae8 <printf@plt+0x1de18>
  41fa30:	ldur	x0, [x29, #-112]
  41fa34:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fa38:	add	x1, x1, #0xbaa
  41fa3c:	bl	401b80 <strcmp@plt>
  41fa40:	cbnz	w0, 41fa54 <printf@plt+0x1dd84>
  41fa44:	mov	w8, #0x1                   	// #1
  41fa48:	ldr	x9, [sp, #128]
  41fa4c:	str	w8, [x9, #28]
  41fa50:	b	41fae8 <printf@plt+0x1de18>
  41fa54:	ldur	x0, [x29, #-112]
  41fa58:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fa5c:	add	x1, x1, #0x81c
  41fa60:	bl	401b80 <strcmp@plt>
  41fa64:	cbz	w0, 41fae4 <printf@plt+0x1de14>
  41fa68:	ldur	x0, [x29, #-112]
  41fa6c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fa70:	add	x1, x1, #0x826
  41fa74:	bl	401b80 <strcmp@plt>
  41fa78:	cbz	w0, 41fae4 <printf@plt+0x1de14>
  41fa7c:	ldur	x8, [x29, #-112]
  41fa80:	stur	x8, [x29, #-184]
  41fa84:	mov	x8, xzr
  41fa88:	mov	x0, x8
  41fa8c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  41fa90:	add	x1, x1, #0x5e0
  41fa94:	bl	4019f0 <strtok@plt>
  41fa98:	stur	x0, [x29, #-112]
  41fa9c:	ldur	x1, [x29, #-184]
  41faa0:	ldur	x0, [x29, #-112]
  41faa4:	str	x1, [sp, #96]
  41faa8:	bl	420644 <printf@plt+0x1e974>
  41faac:	str	x0, [sp, #88]
  41fab0:	b	41fab4 <printf@plt+0x1dde4>
  41fab4:	sub	x8, x29, #0x68
  41fab8:	ldr	x3, [x8, #8]
  41fabc:	ldur	w4, [x29, #-88]
  41fac0:	ldr	x8, [sp, #128]
  41fac4:	ldr	x9, [x8]
  41fac8:	ldr	x9, [x9, #16]
  41facc:	mov	x0, x8
  41fad0:	ldr	x1, [sp, #96]
  41fad4:	ldr	x2, [sp, #88]
  41fad8:	blr	x9
  41fadc:	b	41fae0 <printf@plt+0x1de10>
  41fae0:	b	41fae8 <printf@plt+0x1de18>
  41fae4:	b	41faec <printf@plt+0x1de1c>
  41fae8:	b	41f668 <printf@plt+0x1d998>
  41faec:	stur	wzr, [x29, #-188]
  41faf0:	ldur	x8, [x29, #-112]
  41faf4:	cbnz	x8, 41fb38 <printf@plt+0x1de68>
  41faf8:	ldr	x8, [sp, #136]
  41fafc:	ldr	w9, [x8]
  41fb00:	cbnz	w9, 41fb34 <printf@plt+0x1de64>
  41fb04:	sub	x0, x29, #0x68
  41fb08:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fb0c:	add	x1, x1, #0x82e
  41fb10:	ldr	x2, [sp, #152]
  41fb14:	ldr	x3, [sp, #152]
  41fb18:	ldr	x4, [sp, #152]
  41fb1c:	bl	41d690 <printf@plt+0x1b9c0>
  41fb20:	b	41fb24 <printf@plt+0x1de54>
  41fb24:	stur	wzr, [x29, #-4]
  41fb28:	mov	w8, #0x1                   	// #1
  41fb2c:	stur	w8, [x29, #-132]
  41fb30:	b	42038c <printf@plt+0x1e6bc>
  41fb34:	b	420290 <printf@plt+0x1e5c0>
  41fb38:	ldur	x8, [x29, #-112]
  41fb3c:	stur	x8, [x29, #-200]
  41fb40:	stur	wzr, [x29, #-80]
  41fb44:	ldur	x8, [x29, #-200]
  41fb48:	cbz	x8, 420284 <printf@plt+0x1e5b4>
  41fb4c:	ldur	x0, [x29, #-200]
  41fb50:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fb54:	add	x1, x1, #0x81c
  41fb58:	bl	401b80 <strcmp@plt>
  41fb5c:	cbnz	w0, 41fcd8 <printf@plt+0x1e008>
  41fb60:	ldur	w8, [x29, #-28]
  41fb64:	cbz	w8, 41fb78 <printf@plt+0x1dea8>
  41fb68:	mov	w8, #0x1                   	// #1
  41fb6c:	stur	w8, [x29, #-4]
  41fb70:	stur	w8, [x29, #-132]
  41fb74:	b	42038c <printf@plt+0x1e6bc>
  41fb78:	sub	x0, x29, #0x68
  41fb7c:	bl	41d474 <printf@plt+0x1b7a4>
  41fb80:	str	w0, [sp, #84]
  41fb84:	b	41fb88 <printf@plt+0x1deb8>
  41fb88:	ldr	w8, [sp, #84]
  41fb8c:	cbnz	w8, 41fb9c <printf@plt+0x1decc>
  41fb90:	mov	x8, xzr
  41fb94:	stur	x8, [x29, #-200]
  41fb98:	b	41fcd4 <printf@plt+0x1e004>
  41fb9c:	sub	x8, x29, #0x68
  41fba0:	ldr	x0, [x8, #32]
  41fba4:	ldr	x1, [sp, #160]
  41fba8:	bl	4019f0 <strtok@plt>
  41fbac:	stur	x0, [x29, #-208]
  41fbb0:	ldur	x8, [x29, #-208]
  41fbb4:	cbnz	x8, 41fbbc <printf@plt+0x1deec>
  41fbb8:	b	41fb78 <printf@plt+0x1dea8>
  41fbbc:	mov	x8, xzr
  41fbc0:	mov	x0, x8
  41fbc4:	ldr	x1, [sp, #160]
  41fbc8:	bl	4019f0 <strtok@plt>
  41fbcc:	stur	x0, [x29, #-216]
  41fbd0:	ldur	x8, [x29, #-216]
  41fbd4:	cbnz	x8, 41fbe4 <printf@plt+0x1df14>
  41fbd8:	ldur	x8, [x29, #-208]
  41fbdc:	stur	x8, [x29, #-200]
  41fbe0:	b	41fcd4 <printf@plt+0x1e004>
  41fbe4:	mov	x8, xzr
  41fbe8:	mov	x0, x8
  41fbec:	ldr	x1, [sp, #160]
  41fbf0:	bl	4019f0 <strtok@plt>
  41fbf4:	stur	x0, [x29, #-112]
  41fbf8:	ldur	x8, [x29, #-112]
  41fbfc:	cbnz	x8, 41fc30 <printf@plt+0x1df60>
  41fc00:	sub	x0, x29, #0x68
  41fc04:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fc08:	add	x1, x1, #0x846
  41fc0c:	ldr	x2, [sp, #152]
  41fc10:	ldr	x3, [sp, #152]
  41fc14:	ldr	x4, [sp, #152]
  41fc18:	bl	41d690 <printf@plt+0x1b9c0>
  41fc1c:	b	41fc20 <printf@plt+0x1df50>
  41fc20:	stur	wzr, [x29, #-4]
  41fc24:	mov	w8, #0x1                   	// #1
  41fc28:	stur	w8, [x29, #-132]
  41fc2c:	b	42038c <printf@plt+0x1e6bc>
  41fc30:	ldur	x0, [x29, #-112]
  41fc34:	ldr	x1, [sp, #144]
  41fc38:	sub	x2, x29, #0xdc
  41fc3c:	bl	401ae0 <__isoc99_sscanf@plt>
  41fc40:	cmp	w0, #0x1
  41fc44:	b.eq	41fc88 <printf@plt+0x1dfb8>  // b.none
  41fc48:	ldur	x1, [x29, #-112]
  41fc4c:	sub	x0, x29, #0xf0
  41fc50:	bl	41cba0 <printf@plt+0x1aed0>
  41fc54:	b	41fc58 <printf@plt+0x1df88>
  41fc58:	sub	x0, x29, #0x68
  41fc5c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fc60:	add	x1, x1, #0x85a
  41fc64:	sub	x2, x29, #0xf0
  41fc68:	ldr	x3, [sp, #152]
  41fc6c:	ldr	x4, [sp, #152]
  41fc70:	bl	41d690 <printf@plt+0x1b9c0>
  41fc74:	b	41fc78 <printf@plt+0x1dfa8>
  41fc78:	stur	wzr, [x29, #-4]
  41fc7c:	mov	w8, #0x1                   	// #1
  41fc80:	stur	w8, [x29, #-132]
  41fc84:	b	42038c <printf@plt+0x1e6bc>
  41fc88:	ldur	x0, [x29, #-208]
  41fc8c:	bl	425450 <printf@plt+0x23780>
  41fc90:	str	x0, [sp, #72]
  41fc94:	b	41fc98 <printf@plt+0x1dfc8>
  41fc98:	ldr	x8, [sp, #72]
  41fc9c:	stur	x8, [x29, #-248]
  41fca0:	ldur	x0, [x29, #-216]
  41fca4:	bl	425450 <printf@plt+0x23780>
  41fca8:	str	x0, [sp, #64]
  41fcac:	b	41fcb0 <printf@plt+0x1dfe0>
  41fcb0:	ldr	x8, [sp, #64]
  41fcb4:	stur	x8, [x29, #-256]
  41fcb8:	ldur	x1, [x29, #-248]
  41fcbc:	ldur	x2, [x29, #-256]
  41fcc0:	ldur	w3, [x29, #-220]
  41fcc4:	ldr	x0, [sp, #128]
  41fcc8:	bl	41ea58 <printf@plt+0x1cd88>
  41fccc:	b	41fcd0 <printf@plt+0x1e000>
  41fcd0:	b	41fb78 <printf@plt+0x1dea8>
  41fcd4:	b	420280 <printf@plt+0x1e5b0>
  41fcd8:	ldur	x0, [x29, #-200]
  41fcdc:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fce0:	add	x1, x1, #0x826
  41fce4:	bl	401b80 <strcmp@plt>
  41fce8:	cbnz	w0, 420240 <printf@plt+0x1e570>
  41fcec:	ldur	w8, [x29, #-28]
  41fcf0:	cbz	w8, 41fd04 <printf@plt+0x1e034>
  41fcf4:	mov	w8, #0x1                   	// #1
  41fcf8:	stur	w8, [x29, #-4]
  41fcfc:	stur	w8, [x29, #-132]
  41fd00:	b	42038c <printf@plt+0x1e6bc>
  41fd04:	mov	w8, #0x1                   	// #1
  41fd08:	stur	w8, [x29, #-188]
  41fd0c:	mov	x9, xzr
  41fd10:	str	x9, [sp, #392]
  41fd14:	sub	x0, x29, #0x68
  41fd18:	bl	41d474 <printf@plt+0x1b7a4>
  41fd1c:	str	w0, [sp, #60]
  41fd20:	b	41fd24 <printf@plt+0x1e054>
  41fd24:	ldr	w8, [sp, #60]
  41fd28:	cbnz	w8, 41fd38 <printf@plt+0x1e068>
  41fd2c:	mov	x8, xzr
  41fd30:	stur	x8, [x29, #-200]
  41fd34:	b	420204 <printf@plt+0x1e534>
  41fd38:	sub	x8, x29, #0x68
  41fd3c:	ldr	x0, [x8, #32]
  41fd40:	ldr	x1, [sp, #160]
  41fd44:	bl	4019f0 <strtok@plt>
  41fd48:	str	x0, [sp, #384]
  41fd4c:	ldr	x8, [sp, #384]
  41fd50:	cbnz	x8, 41fd58 <printf@plt+0x1e088>
  41fd54:	b	41fd14 <printf@plt+0x1e044>
  41fd58:	mov	x8, xzr
  41fd5c:	mov	x0, x8
  41fd60:	ldr	x1, [sp, #160]
  41fd64:	bl	4019f0 <strtok@plt>
  41fd68:	stur	x0, [x29, #-112]
  41fd6c:	ldur	x8, [x29, #-112]
  41fd70:	cbnz	x8, 41fd80 <printf@plt+0x1e0b0>
  41fd74:	ldr	x8, [sp, #384]
  41fd78:	stur	x8, [x29, #-200]
  41fd7c:	b	420204 <printf@plt+0x1e534>
  41fd80:	ldur	x8, [x29, #-112]
  41fd84:	ldrb	w9, [x8]
  41fd88:	cmp	w9, #0x22
  41fd8c:	b.ne	41fe3c <printf@plt+0x1e16c>  // b.any
  41fd90:	ldr	x8, [sp, #392]
  41fd94:	cbnz	x8, 41fdc8 <printf@plt+0x1e0f8>
  41fd98:	sub	x0, x29, #0x68
  41fd9c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fda0:	add	x1, x1, #0x86f
  41fda4:	ldr	x2, [sp, #152]
  41fda8:	ldr	x3, [sp, #152]
  41fdac:	ldr	x4, [sp, #152]
  41fdb0:	bl	41d690 <printf@plt+0x1b9c0>
  41fdb4:	b	41fdb8 <printf@plt+0x1e0e8>
  41fdb8:	stur	wzr, [x29, #-4]
  41fdbc:	mov	w8, #0x1                   	// #1
  41fdc0:	stur	w8, [x29, #-132]
  41fdc4:	b	42038c <printf@plt+0x1e6bc>
  41fdc8:	ldr	x0, [sp, #384]
  41fdcc:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fdd0:	add	x1, x1, #0x890
  41fdd4:	bl	401b80 <strcmp@plt>
  41fdd8:	cbnz	w0, 41fe0c <printf@plt+0x1e13c>
  41fddc:	sub	x0, x29, #0x68
  41fde0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fde4:	add	x1, x1, #0x894
  41fde8:	ldr	x2, [sp, #152]
  41fdec:	ldr	x3, [sp, #152]
  41fdf0:	ldr	x4, [sp, #152]
  41fdf4:	bl	41d690 <printf@plt+0x1b9c0>
  41fdf8:	b	41fdfc <printf@plt+0x1e12c>
  41fdfc:	stur	wzr, [x29, #-4]
  41fe00:	mov	w8, #0x1                   	// #1
  41fe04:	stur	w8, [x29, #-132]
  41fe08:	b	42038c <printf@plt+0x1e6bc>
  41fe0c:	ldr	x0, [sp, #384]
  41fe10:	bl	425450 <printf@plt+0x23780>
  41fe14:	str	x0, [sp, #48]
  41fe18:	b	41fe1c <printf@plt+0x1e14c>
  41fe1c:	ldr	x8, [sp, #48]
  41fe20:	str	x8, [sp, #376]
  41fe24:	ldr	x1, [sp, #376]
  41fe28:	ldr	x2, [sp, #392]
  41fe2c:	ldr	x0, [sp, #128]
  41fe30:	bl	41f394 <printf@plt+0x1d6c4>
  41fe34:	b	41fe38 <printf@plt+0x1e168>
  41fe38:	b	420200 <printf@plt+0x1e530>
  41fe3c:	add	x8, sp, #0x150
  41fe40:	str	wzr, [sp, #348]
  41fe44:	str	wzr, [sp, #352]
  41fe48:	str	wzr, [sp, #356]
  41fe4c:	str	wzr, [sp, #360]
  41fe50:	str	wzr, [sp, #364]
  41fe54:	ldur	x0, [x29, #-112]
  41fe58:	add	x2, x8, #0x8
  41fe5c:	add	x3, x8, #0xc
  41fe60:	add	x4, x8, #0x10
  41fe64:	add	x5, x8, #0x18
  41fe68:	add	x6, x8, #0x14
  41fe6c:	add	x7, x8, #0x1c
  41fe70:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fe74:	add	x1, x1, #0x8ba
  41fe78:	bl	401ae0 <__isoc99_sscanf@plt>
  41fe7c:	str	w0, [sp, #332]
  41fe80:	ldr	w9, [sp, #332]
  41fe84:	cmp	w9, #0x1
  41fe88:	b.ge	41fecc <printf@plt+0x1e1fc>  // b.tcont
  41fe8c:	ldr	x1, [sp, #384]
  41fe90:	add	x0, sp, #0x138
  41fe94:	bl	41cba0 <printf@plt+0x1aed0>
  41fe98:	b	41fe9c <printf@plt+0x1e1cc>
  41fe9c:	sub	x0, x29, #0x68
  41fea0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41fea4:	add	x1, x1, #0x8cc
  41fea8:	add	x2, sp, #0x138
  41feac:	ldr	x3, [sp, #152]
  41feb0:	ldr	x4, [sp, #152]
  41feb4:	bl	41d690 <printf@plt+0x1b9c0>
  41feb8:	b	41febc <printf@plt+0x1e1ec>
  41febc:	stur	wzr, [x29, #-4]
  41fec0:	mov	w8, #0x1                   	// #1
  41fec4:	stur	w8, [x29, #-132]
  41fec8:	b	42038c <printf@plt+0x1e6bc>
  41fecc:	mov	x8, xzr
  41fed0:	mov	x0, x8
  41fed4:	ldr	x1, [sp, #160]
  41fed8:	bl	4019f0 <strtok@plt>
  41fedc:	stur	x0, [x29, #-112]
  41fee0:	ldur	x8, [x29, #-112]
  41fee4:	cbnz	x8, 41ff28 <printf@plt+0x1e258>
  41fee8:	ldr	x1, [sp, #384]
  41feec:	add	x0, sp, #0x128
  41fef0:	bl	41cba0 <printf@plt+0x1aed0>
  41fef4:	b	41fef8 <printf@plt+0x1e228>
  41fef8:	sub	x0, x29, #0x68
  41fefc:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41ff00:	add	x1, x1, #0x8df
  41ff04:	add	x2, sp, #0x128
  41ff08:	ldr	x3, [sp, #152]
  41ff0c:	ldr	x4, [sp, #152]
  41ff10:	bl	41d690 <printf@plt+0x1b9c0>
  41ff14:	b	41ff18 <printf@plt+0x1e248>
  41ff18:	stur	wzr, [x29, #-4]
  41ff1c:	mov	w8, #0x1                   	// #1
  41ff20:	stur	w8, [x29, #-132]
  41ff24:	b	42038c <printf@plt+0x1e6bc>
  41ff28:	ldur	x0, [x29, #-112]
  41ff2c:	ldr	x1, [sp, #144]
  41ff30:	add	x2, sp, #0x124
  41ff34:	bl	401ae0 <__isoc99_sscanf@plt>
  41ff38:	cmp	w0, #0x1
  41ff3c:	b.eq	41ff80 <printf@plt+0x1e2b0>  // b.none
  41ff40:	ldr	x1, [sp, #384]
  41ff44:	add	x0, sp, #0x110
  41ff48:	bl	41cba0 <printf@plt+0x1aed0>
  41ff4c:	b	41ff50 <printf@plt+0x1e280>
  41ff50:	sub	x0, x29, #0x68
  41ff54:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41ff58:	add	x1, x1, #0x8ff
  41ff5c:	add	x2, sp, #0x110
  41ff60:	ldr	x3, [sp, #152]
  41ff64:	ldr	x4, [sp, #152]
  41ff68:	bl	41d690 <printf@plt+0x1b9c0>
  41ff6c:	b	41ff70 <printf@plt+0x1e2a0>
  41ff70:	stur	wzr, [x29, #-4]
  41ff74:	mov	w8, #0x1                   	// #1
  41ff78:	stur	w8, [x29, #-132]
  41ff7c:	b	42038c <printf@plt+0x1e6bc>
  41ff80:	ldr	w8, [sp, #292]
  41ff84:	cmp	w8, #0x0
  41ff88:	cset	w8, lt  // lt = tstop
  41ff8c:	tbnz	w8, #0, 41ff9c <printf@plt+0x1e2cc>
  41ff90:	ldr	w8, [sp, #292]
  41ff94:	cmp	w8, #0xff
  41ff98:	b.le	41ffdc <printf@plt+0x1e30c>
  41ff9c:	ldr	w1, [sp, #292]
  41ffa0:	add	x0, sp, #0x100
  41ffa4:	bl	41cc08 <printf@plt+0x1af38>
  41ffa8:	b	41ffac <printf@plt+0x1e2dc>
  41ffac:	sub	x0, x29, #0x68
  41ffb0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  41ffb4:	add	x1, x1, #0x91b
  41ffb8:	add	x2, sp, #0x100
  41ffbc:	ldr	x3, [sp, #152]
  41ffc0:	ldr	x4, [sp, #152]
  41ffc4:	bl	41d690 <printf@plt+0x1b9c0>
  41ffc8:	b	41ffcc <printf@plt+0x1e2fc>
  41ffcc:	stur	wzr, [x29, #-4]
  41ffd0:	mov	w8, #0x1                   	// #1
  41ffd4:	stur	w8, [x29, #-132]
  41ffd8:	b	42038c <printf@plt+0x1e6bc>
  41ffdc:	ldr	w8, [sp, #292]
  41ffe0:	strb	w8, [sp, #336]
  41ffe4:	mov	x9, xzr
  41ffe8:	mov	x0, x9
  41ffec:	ldr	x1, [sp, #160]
  41fff0:	bl	4019f0 <strtok@plt>
  41fff4:	stur	x0, [x29, #-112]
  41fff8:	ldur	x9, [x29, #-112]
  41fffc:	cbnz	x9, 420040 <printf@plt+0x1e370>
  420000:	ldr	x1, [sp, #384]
  420004:	add	x0, sp, #0xf0
  420008:	bl	41cba0 <printf@plt+0x1aed0>
  42000c:	b	420010 <printf@plt+0x1e340>
  420010:	sub	x0, x29, #0x68
  420014:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420018:	add	x1, x1, #0x93c
  42001c:	add	x2, sp, #0xf0
  420020:	ldr	x3, [sp, #152]
  420024:	ldr	x4, [sp, #152]
  420028:	bl	41d690 <printf@plt+0x1b9c0>
  42002c:	b	420030 <printf@plt+0x1e360>
  420030:	stur	wzr, [x29, #-4]
  420034:	mov	w8, #0x1                   	// #1
  420038:	stur	w8, [x29, #-132]
  42003c:	b	42038c <printf@plt+0x1e6bc>
  420040:	ldur	x0, [x29, #-112]
  420044:	add	x1, sp, #0xe8
  420048:	mov	w8, wzr
  42004c:	mov	w2, w8
  420050:	bl	401970 <strtol@plt>
  420054:	str	w0, [sp, #340]
  420058:	ldr	w8, [sp, #340]
  42005c:	cbnz	w8, 4200c0 <printf@plt+0x1e3f0>
  420060:	ldr	x8, [sp, #232]
  420064:	ldur	x9, [x29, #-112]
  420068:	cmp	x8, x9
  42006c:	b.ne	4200c0 <printf@plt+0x1e3f0>  // b.any
  420070:	ldur	x1, [x29, #-112]
  420074:	add	x0, sp, #0xd8
  420078:	bl	41cba0 <printf@plt+0x1aed0>
  42007c:	b	420080 <printf@plt+0x1e3b0>
  420080:	ldr	x1, [sp, #384]
  420084:	add	x0, sp, #0xc8
  420088:	bl	41cba0 <printf@plt+0x1aed0>
  42008c:	b	420090 <printf@plt+0x1e3c0>
  420090:	sub	x0, x29, #0x68
  420094:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420098:	add	x1, x1, #0x952
  42009c:	add	x2, sp, #0xd8
  4200a0:	add	x3, sp, #0xc8
  4200a4:	ldr	x4, [sp, #152]
  4200a8:	bl	41d690 <printf@plt+0x1b9c0>
  4200ac:	b	4200b0 <printf@plt+0x1e3e0>
  4200b0:	stur	wzr, [x29, #-4]
  4200b4:	mov	w8, #0x1                   	// #1
  4200b8:	stur	w8, [x29, #-132]
  4200bc:	b	42038c <printf@plt+0x1e6bc>
  4200c0:	ldr	x8, [sp, #136]
  4200c4:	ldr	w9, [x8]
  4200c8:	cbz	w9, 4200f4 <printf@plt+0x1e424>
  4200cc:	ldr	w0, [sp, #340]
  4200d0:	bl	401b60 <wcwidth@plt>
  4200d4:	str	w0, [sp, #196]
  4200d8:	ldr	w8, [sp, #196]
  4200dc:	cmp	w8, #0x1
  4200e0:	b.le	4200f4 <printf@plt+0x1e424>
  4200e4:	ldr	w8, [sp, #196]
  4200e8:	ldr	w9, [sp, #344]
  4200ec:	mul	w8, w9, w8
  4200f0:	str	w8, [sp, #344]
  4200f4:	mov	x8, xzr
  4200f8:	mov	x0, x8
  4200fc:	ldr	x1, [sp, #160]
  420100:	bl	4019f0 <strtok@plt>
  420104:	stur	x0, [x29, #-112]
  420108:	ldur	x8, [x29, #-112]
  42010c:	cbz	x8, 420124 <printf@plt+0x1e454>
  420110:	ldur	x0, [x29, #-112]
  420114:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  420118:	add	x1, x1, #0x971
  42011c:	bl	401b80 <strcmp@plt>
  420120:	cbnz	w0, 420134 <printf@plt+0x1e464>
  420124:	add	x8, sp, #0x150
  420128:	mov	x9, xzr
  42012c:	str	x9, [x8, #32]
  420130:	b	42016c <printf@plt+0x1e49c>
  420134:	ldur	x0, [x29, #-112]
  420138:	bl	4018e0 <strlen@plt>
  42013c:	add	x0, x0, #0x1
  420140:	bl	401880 <_Znam@plt>
  420144:	str	x0, [sp, #40]
  420148:	b	42014c <printf@plt+0x1e47c>
  42014c:	ldr	x8, [sp, #40]
  420150:	str	x8, [sp, #184]
  420154:	ldr	x0, [sp, #184]
  420158:	ldur	x1, [x29, #-112]
  42015c:	bl	4019e0 <strcpy@plt>
  420160:	ldr	x8, [sp, #184]
  420164:	add	x9, sp, #0x150
  420168:	str	x8, [x9, #32]
  42016c:	ldr	x0, [sp, #384]
  420170:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420174:	add	x1, x1, #0x890
  420178:	bl	401b80 <strcmp@plt>
  42017c:	cbnz	w0, 4201b0 <printf@plt+0x1e4e0>
  420180:	ldr	w0, [sp, #340]
  420184:	bl	425420 <printf@plt+0x23750>
  420188:	str	x0, [sp, #32]
  42018c:	b	420190 <printf@plt+0x1e4c0>
  420190:	ldr	x8, [sp, #32]
  420194:	str	x8, [sp, #392]
  420198:	ldr	x1, [sp, #392]
  42019c:	ldr	x0, [sp, #128]
  4201a0:	add	x2, sp, #0x150
  4201a4:	bl	41f260 <printf@plt+0x1d590>
  4201a8:	b	4201ac <printf@plt+0x1e4dc>
  4201ac:	b	420200 <printf@plt+0x1e530>
  4201b0:	ldr	x0, [sp, #384]
  4201b4:	bl	425450 <printf@plt+0x23780>
  4201b8:	str	x0, [sp, #24]
  4201bc:	b	4201c0 <printf@plt+0x1e4f0>
  4201c0:	ldr	x8, [sp, #24]
  4201c4:	str	x8, [sp, #392]
  4201c8:	ldr	x1, [sp, #392]
  4201cc:	ldr	x0, [sp, #128]
  4201d0:	add	x2, sp, #0x150
  4201d4:	bl	41f260 <printf@plt+0x1d590>
  4201d8:	b	4201dc <printf@plt+0x1e50c>
  4201dc:	ldr	w0, [sp, #340]
  4201e0:	bl	425420 <printf@plt+0x23750>
  4201e4:	str	x0, [sp, #16]
  4201e8:	b	4201ec <printf@plt+0x1e51c>
  4201ec:	ldr	x2, [sp, #392]
  4201f0:	ldr	x0, [sp, #128]
  4201f4:	ldr	x1, [sp, #16]
  4201f8:	bl	41f394 <printf@plt+0x1d6c4>
  4201fc:	b	420200 <printf@plt+0x1e530>
  420200:	b	41fd14 <printf@plt+0x1e044>
  420204:	ldr	x8, [sp, #392]
  420208:	cbnz	x8, 42023c <printf@plt+0x1e56c>
  42020c:	sub	x0, x29, #0x68
  420210:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420214:	add	x1, x1, #0x973
  420218:	ldr	x2, [sp, #152]
  42021c:	ldr	x3, [sp, #152]
  420220:	ldr	x4, [sp, #152]
  420224:	bl	41d690 <printf@plt+0x1b9c0>
  420228:	b	42022c <printf@plt+0x1e55c>
  42022c:	stur	wzr, [x29, #-4]
  420230:	mov	w8, #0x1                   	// #1
  420234:	stur	w8, [x29, #-132]
  420238:	b	42038c <printf@plt+0x1e6bc>
  42023c:	b	420280 <printf@plt+0x1e5b0>
  420240:	ldur	x1, [x29, #-200]
  420244:	add	x0, sp, #0xa8
  420248:	bl	41cba0 <printf@plt+0x1aed0>
  42024c:	b	420250 <printf@plt+0x1e580>
  420250:	sub	x0, x29, #0x68
  420254:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420258:	add	x1, x1, #0x998
  42025c:	add	x2, sp, #0xa8
  420260:	ldr	x3, [sp, #152]
  420264:	ldr	x4, [sp, #152]
  420268:	bl	41d690 <printf@plt+0x1b9c0>
  42026c:	b	420270 <printf@plt+0x1e5a0>
  420270:	stur	wzr, [x29, #-4]
  420274:	mov	w8, #0x1                   	// #1
  420278:	stur	w8, [x29, #-132]
  42027c:	b	42038c <printf@plt+0x1e6bc>
  420280:	b	41fb44 <printf@plt+0x1de74>
  420284:	ldr	x0, [sp, #128]
  420288:	bl	41f0dc <printf@plt+0x1d40c>
  42028c:	b	420290 <printf@plt+0x1e5c0>
  420290:	ldr	x8, [sp, #136]
  420294:	ldr	w9, [x8]
  420298:	cbnz	w9, 4202d4 <printf@plt+0x1e604>
  42029c:	ldur	w8, [x29, #-188]
  4202a0:	cbnz	w8, 4202d4 <printf@plt+0x1e604>
  4202a4:	sub	x0, x29, #0x68
  4202a8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4202ac:	add	x1, x1, #0x9d9
  4202b0:	ldr	x2, [sp, #152]
  4202b4:	ldr	x3, [sp, #152]
  4202b8:	ldr	x4, [sp, #152]
  4202bc:	bl	41d690 <printf@plt+0x1b9c0>
  4202c0:	b	4202c4 <printf@plt+0x1e5f4>
  4202c4:	stur	wzr, [x29, #-4]
  4202c8:	mov	w8, #0x1                   	// #1
  4202cc:	stur	w8, [x29, #-132]
  4202d0:	b	42038c <printf@plt+0x1e6bc>
  4202d4:	ldr	x8, [sp, #128]
  4202d8:	ldr	w9, [x8, #24]
  4202dc:	cbnz	w9, 420380 <printf@plt+0x1e6b0>
  4202e0:	ldr	x8, [sp, #128]
  4202e4:	ldr	w9, [x8, #56]
  4202e8:	cbz	w9, 42033c <printf@plt+0x1e66c>
  4202ec:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4202f0:	add	x8, x8, #0xb54
  4202f4:	ldr	w0, [x8]
  4202f8:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4202fc:	add	x8, x8, #0xb50
  420300:	ldr	w1, [x8]
  420304:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  420308:	add	x8, x8, #0x2f8
  42030c:	ldr	w9, [x8]
  420310:	mov	w10, #0xd8                  	// #216
  420314:	mul	w2, w10, w9
  420318:	ldr	x8, [sp, #128]
  42031c:	ldr	w3, [x8, #56]
  420320:	bl	420720 <printf@plt+0x1ea50>
  420324:	str	w0, [sp, #12]
  420328:	b	42032c <printf@plt+0x1e65c>
  42032c:	ldr	w8, [sp, #12]
  420330:	ldr	x9, [sp, #128]
  420334:	str	w8, [x9, #24]
  420338:	b	420380 <printf@plt+0x1e6b0>
  42033c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420340:	add	x8, x8, #0xb54
  420344:	ldr	w0, [x8]
  420348:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  42034c:	add	x8, x8, #0xb50
  420350:	ldr	w1, [x8]
  420354:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  420358:	add	x8, x8, #0x2f8
  42035c:	ldr	w9, [x8]
  420360:	mov	w10, #0xd8                  	// #216
  420364:	mul	w2, w10, w9
  420368:	bl	420860 <printf@plt+0x1eb90>
  42036c:	str	w0, [sp, #8]
  420370:	b	420374 <printf@plt+0x1e6a4>
  420374:	ldr	w8, [sp, #8]
  420378:	ldr	x9, [sp, #128]
  42037c:	str	w8, [x9, #24]
  420380:	mov	w8, #0x1                   	// #1
  420384:	stur	w8, [x29, #-4]
  420388:	stur	w8, [x29, #-132]
  42038c:	sub	x0, x29, #0x68
  420390:	adrp	x8, 41d000 <printf@plt+0x1b330>
  420394:	add	x8, x8, #0x410
  420398:	blr	x8
  42039c:	ldur	w0, [x29, #-4]
  4203a0:	add	sp, sp, #0x290
  4203a4:	ldr	x28, [sp, #16]
  4203a8:	ldp	x29, x30, [sp], #32
  4203ac:	ret
  4203b0:	ldur	x0, [x29, #-120]
  4203b4:	bl	401c50 <_Unwind_Resume@plt>
  4203b8:	sub	sp, sp, #0x190
  4203bc:	stp	x29, x30, [sp, #368]
  4203c0:	str	x28, [sp, #384]
  4203c4:	add	x29, sp, #0x170
  4203c8:	mov	w8, #0x1                   	// #1
  4203cc:	adrp	x9, 447000 <stderr@@GLIBC_2.17+0x30d0>
  4203d0:	add	x9, x9, #0xc60
  4203d4:	stur	x0, [x29, #-16]
  4203d8:	stur	x1, [x29, #-24]
  4203dc:	stur	x2, [x29, #-32]
  4203e0:	stur	x3, [x29, #-40]
  4203e4:	ldur	x10, [x29, #-16]
  4203e8:	stur	x10, [x29, #-72]
  4203ec:	stur	w8, [x29, #-76]
  4203f0:	str	x9, [sp, #8]
  4203f4:	ldur	x8, [x29, #-72]
  4203f8:	ldrb	w1, [x8]
  4203fc:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420400:	add	x0, x0, #0x321
  420404:	bl	41c510 <printf@plt+0x1a840>
  420408:	cbz	w0, 4204cc <printf@plt+0x1e7fc>
  42040c:	ldur	x0, [x29, #-72]
  420410:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420414:	add	x1, x1, #0x6f5
  420418:	sub	x2, x29, #0x30
  42041c:	sub	x3, x29, #0x3a
  420420:	sub	x4, x29, #0x38
  420424:	sub	x5, x29, #0x3c
  420428:	bl	401ae0 <__isoc99_sscanf@plt>
  42042c:	cmp	w0, #0x4
  420430:	b.ne	4204c8 <printf@plt+0x1e7f8>  // b.any
  420434:	ldur	d0, [x29, #-48]
  420438:	fcmp	d0, #0.0
  42043c:	cset	w8, gt
  420440:	tbnz	w8, #0, 420448 <printf@plt+0x1e778>
  420444:	b	4204c8 <printf@plt+0x1e7f8>
  420448:	ldur	d0, [x29, #-56]
  42044c:	fcmp	d0, #0.0
  420450:	cset	w8, gt
  420454:	tbnz	w8, #0, 42045c <printf@plt+0x1e78c>
  420458:	b	4204c8 <printf@plt+0x1e7f8>
  42045c:	ldurb	w1, [x29, #-58]
  420460:	sub	x0, x29, #0x30
  420464:	bl	41dbf0 <printf@plt+0x1bf20>
  420468:	cbz	w0, 4204c8 <printf@plt+0x1e7f8>
  42046c:	ldurb	w1, [x29, #-60]
  420470:	sub	x0, x29, #0x38
  420474:	bl	41dbf0 <printf@plt+0x1bf20>
  420478:	cbz	w0, 4204c8 <printf@plt+0x1e7f8>
  42047c:	ldur	x8, [x29, #-32]
  420480:	cbz	x8, 420490 <printf@plt+0x1e7c0>
  420484:	ldur	x8, [x29, #-48]
  420488:	ldur	x9, [x29, #-32]
  42048c:	str	x8, [x9]
  420490:	ldur	x8, [x29, #-40]
  420494:	cbz	x8, 4204a4 <printf@plt+0x1e7d4>
  420498:	ldur	x8, [x29, #-56]
  42049c:	ldur	x9, [x29, #-40]
  4204a0:	str	x8, [x9]
  4204a4:	ldur	x8, [x29, #-24]
  4204a8:	cbz	x8, 4204bc <printf@plt+0x1e7ec>
  4204ac:	ldur	x8, [x29, #-24]
  4204b0:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  4204b4:	add	x9, x9, #0x70d
  4204b8:	str	x9, [x8]
  4204bc:	mov	w8, #0x1                   	// #1
  4204c0:	stur	w8, [x29, #-4]
  4204c4:	b	420630 <printf@plt+0x1e960>
  4204c8:	b	42062c <printf@plt+0x1e95c>
  4204cc:	str	wzr, [sp, #32]
  4204d0:	ldr	w8, [sp, #32]
  4204d4:	cmp	w8, #0x29
  4204d8:	b.ge	420594 <printf@plt+0x1e8c4>  // b.tcont
  4204dc:	ldrsw	x8, [sp, #32]
  4204e0:	mov	x9, #0x18                  	// #24
  4204e4:	mul	x8, x9, x8
  4204e8:	ldr	x9, [sp, #8]
  4204ec:	add	x8, x9, x8
  4204f0:	ldr	x0, [x8]
  4204f4:	ldur	x1, [x29, #-72]
  4204f8:	bl	401c10 <strcasecmp@plt>
  4204fc:	cbnz	w0, 420584 <printf@plt+0x1e8b4>
  420500:	ldur	x8, [x29, #-32]
  420504:	cbz	x8, 420528 <printf@plt+0x1e858>
  420508:	ldrsw	x8, [sp, #32]
  42050c:	mov	x9, #0x18                  	// #24
  420510:	mul	x8, x9, x8
  420514:	ldr	x9, [sp, #8]
  420518:	add	x8, x9, x8
  42051c:	ldr	x8, [x8, #8]
  420520:	ldur	x10, [x29, #-32]
  420524:	str	x8, [x10]
  420528:	ldur	x8, [x29, #-40]
  42052c:	cbz	x8, 420550 <printf@plt+0x1e880>
  420530:	ldrsw	x8, [sp, #32]
  420534:	mov	x9, #0x18                  	// #24
  420538:	mul	x8, x9, x8
  42053c:	ldr	x9, [sp, #8]
  420540:	add	x8, x9, x8
  420544:	ldr	x8, [x8, #16]
  420548:	ldur	x10, [x29, #-40]
  42054c:	str	x8, [x10]
  420550:	ldur	x8, [x29, #-24]
  420554:	cbz	x8, 420578 <printf@plt+0x1e8a8>
  420558:	ldrsw	x8, [sp, #32]
  42055c:	mov	x9, #0x18                  	// #24
  420560:	mul	x8, x9, x8
  420564:	ldr	x9, [sp, #8]
  420568:	add	x8, x9, x8
  42056c:	ldr	x8, [x8]
  420570:	ldur	x10, [x29, #-24]
  420574:	str	x8, [x10]
  420578:	mov	w8, #0x1                   	// #1
  42057c:	stur	w8, [x29, #-4]
  420580:	b	420630 <printf@plt+0x1e960>
  420584:	ldr	w8, [sp, #32]
  420588:	add	w8, w8, #0x1
  42058c:	str	w8, [sp, #32]
  420590:	b	4204d0 <printf@plt+0x1e800>
  420594:	ldur	w8, [x29, #-76]
  420598:	cbz	w8, 42062c <printf@plt+0x1e95c>
  42059c:	ldur	x0, [x29, #-16]
  4205a0:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  4205a4:	add	x1, x1, #0x5f5
  4205a8:	bl	401b70 <fopen@plt>
  4205ac:	str	x0, [sp, #24]
  4205b0:	ldr	x8, [sp, #24]
  4205b4:	cbz	x8, 42062c <printf@plt+0x1e95c>
  4205b8:	ldr	x2, [sp, #24]
  4205bc:	add	x8, sp, #0x25
  4205c0:	mov	x0, x8
  4205c4:	mov	w1, #0xfe                  	// #254
  4205c8:	str	x8, [sp]
  4205cc:	bl	401b90 <fgets@plt>
  4205d0:	ldr	x8, [sp, #24]
  4205d4:	mov	x0, x8
  4205d8:	bl	401940 <fclose@plt>
  4205dc:	mov	w9, wzr
  4205e0:	stur	wzr, [x29, #-76]
  4205e4:	ldr	x8, [sp]
  4205e8:	mov	x0, x8
  4205ec:	mov	w1, w9
  4205f0:	bl	4019a0 <strchr@plt>
  4205f4:	str	x0, [sp, #16]
  4205f8:	ldr	x8, [sp, #16]
  4205fc:	mov	x10, #0xffffffffffffffff    	// #-1
  420600:	add	x10, x8, x10
  420604:	str	x10, [sp, #16]
  420608:	ldurb	w9, [x8, #-1]
  42060c:	cmp	w9, #0xa
  420610:	b.ne	420620 <printf@plt+0x1e950>  // b.any
  420614:	ldr	x8, [sp, #16]
  420618:	mov	w9, #0x0                   	// #0
  42061c:	strb	w9, [x8]
  420620:	add	x8, sp, #0x25
  420624:	stur	x8, [x29, #-72]
  420628:	b	4203f4 <printf@plt+0x1e724>
  42062c:	stur	wzr, [x29, #-4]
  420630:	ldur	w0, [x29, #-4]
  420634:	ldr	x28, [sp, #384]
  420638:	ldp	x29, x30, [sp, #368]
  42063c:	add	sp, sp, #0x190
  420640:	ret
  420644:	sub	sp, sp, #0x30
  420648:	stp	x29, x30, [sp, #32]
  42064c:	add	x29, sp, #0x20
  420650:	str	x0, [sp, #16]
  420654:	ldr	x8, [sp, #16]
  420658:	cbnz	x8, 420668 <printf@plt+0x1e998>
  42065c:	mov	x8, xzr
  420660:	stur	x8, [x29, #-8]
  420664:	b	420710 <printf@plt+0x1ea40>
  420668:	ldr	x8, [sp, #16]
  42066c:	ldrb	w1, [x8]
  420670:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420674:	add	x0, x0, #0x521
  420678:	bl	41c510 <printf@plt+0x1a840>
  42067c:	cbz	w0, 420690 <printf@plt+0x1e9c0>
  420680:	ldr	x8, [sp, #16]
  420684:	add	x8, x8, #0x1
  420688:	str	x8, [sp, #16]
  42068c:	b	420668 <printf@plt+0x1e998>
  420690:	ldr	x0, [sp, #16]
  420694:	mov	w8, wzr
  420698:	mov	w1, w8
  42069c:	bl	4019a0 <strchr@plt>
  4206a0:	str	x0, [sp, #8]
  4206a4:	ldr	x8, [sp, #8]
  4206a8:	ldr	x9, [sp, #16]
  4206ac:	mov	w10, #0x0                   	// #0
  4206b0:	cmp	x8, x9
  4206b4:	str	w10, [sp, #4]
  4206b8:	b.ls	4206dc <printf@plt+0x1ea0c>  // b.plast
  4206bc:	ldr	x8, [sp, #8]
  4206c0:	ldurb	w1, [x8, #-1]
  4206c4:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4206c8:	add	x0, x0, #0x521
  4206cc:	bl	41c510 <printf@plt+0x1a840>
  4206d0:	cmp	w0, #0x0
  4206d4:	cset	w9, ne  // ne = any
  4206d8:	str	w9, [sp, #4]
  4206dc:	ldr	w8, [sp, #4]
  4206e0:	tbnz	w8, #0, 4206e8 <printf@plt+0x1ea18>
  4206e4:	b	4206fc <printf@plt+0x1ea2c>
  4206e8:	ldr	x8, [sp, #8]
  4206ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4206f0:	add	x8, x8, x9
  4206f4:	str	x8, [sp, #8]
  4206f8:	b	4206a4 <printf@plt+0x1e9d4>
  4206fc:	ldr	x8, [sp, #8]
  420700:	mov	w9, #0x0                   	// #0
  420704:	strb	w9, [x8]
  420708:	ldr	x8, [sp, #16]
  42070c:	stur	x8, [x29, #-8]
  420710:	ldur	x0, [x29, #-8]
  420714:	ldp	x29, x30, [sp, #32]
  420718:	add	sp, sp, #0x30
  42071c:	ret
  420720:	sub	sp, sp, #0x30
  420724:	stp	x29, x30, [sp, #32]
  420728:	add	x29, sp, #0x20
  42072c:	stur	w0, [x29, #-8]
  420730:	stur	w1, [x29, #-12]
  420734:	str	w2, [sp, #16]
  420738:	str	w3, [sp, #12]
  42073c:	ldur	w8, [x29, #-12]
  420740:	cmp	w8, #0x0
  420744:	cset	w8, lt  // lt = tstop
  420748:	mov	w9, #0x0                   	// #0
  42074c:	str	w9, [sp, #8]
  420750:	tbnz	w8, #0, 42077c <printf@plt+0x1eaac>
  420754:	ldr	w8, [sp, #16]
  420758:	cmp	w8, #0x0
  42075c:	cset	w8, le
  420760:	mov	w9, #0x0                   	// #0
  420764:	str	w9, [sp, #8]
  420768:	tbnz	w8, #0, 42077c <printf@plt+0x1eaac>
  42076c:	ldr	w8, [sp, #12]
  420770:	cmp	w8, #0x0
  420774:	cset	w8, gt
  420778:	str	w8, [sp, #8]
  42077c:	ldr	w8, [sp, #8]
  420780:	and	w0, w8, #0x1
  420784:	mov	w1, #0xfc                  	// #252
  420788:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  42078c:	add	x2, x2, #0x6da
  420790:	bl	412800 <printf@plt+0x10b30>
  420794:	ldur	w8, [x29, #-12]
  420798:	cbnz	w8, 4207a4 <printf@plt+0x1ead4>
  42079c:	stur	wzr, [x29, #-4]
  4207a0:	b	420850 <printf@plt+0x1eb80>
  4207a4:	ldur	w8, [x29, #-8]
  4207a8:	cmp	w8, #0x0
  4207ac:	cset	w8, lt  // lt = tstop
  4207b0:	tbnz	w8, #0, 420804 <printf@plt+0x1eb34>
  4207b4:	ldur	w8, [x29, #-8]
  4207b8:	scvtf	d0, w8
  4207bc:	ldur	w8, [x29, #-12]
  4207c0:	scvtf	d1, w8
  4207c4:	fmul	d0, d0, d1
  4207c8:	ldr	w8, [sp, #16]
  4207cc:	scvtf	d1, w8
  4207d0:	fdiv	d0, d0, d1
  4207d4:	ldr	w8, [sp, #12]
  4207d8:	scvtf	d1, w8
  4207dc:	mov	x9, #0x400000000000        	// #70368744177664
  4207e0:	movk	x9, #0x408f, lsl #48
  4207e4:	fmov	d2, x9
  4207e8:	fdiv	d1, d1, d2
  4207ec:	fmul	d0, d0, d1
  4207f0:	fmov	d1, #5.000000000000000000e-01
  4207f4:	fadd	d0, d0, d1
  4207f8:	fcvtzs	w8, d0
  4207fc:	stur	w8, [x29, #-4]
  420800:	b	420850 <printf@plt+0x1eb80>
  420804:	ldur	w8, [x29, #-8]
  420808:	scvtf	d0, w8
  42080c:	ldur	w8, [x29, #-12]
  420810:	scvtf	d1, w8
  420814:	fmul	d0, d0, d1
  420818:	ldr	w8, [sp, #16]
  42081c:	scvtf	d1, w8
  420820:	fdiv	d0, d0, d1
  420824:	ldr	w8, [sp, #12]
  420828:	scvtf	d1, w8
  42082c:	mov	x9, #0x400000000000        	// #70368744177664
  420830:	movk	x9, #0x408f, lsl #48
  420834:	fmov	d2, x9
  420838:	fdiv	d1, d1, d2
  42083c:	fmul	d0, d0, d1
  420840:	fmov	d1, #5.000000000000000000e-01
  420844:	fsub	d0, d0, d1
  420848:	fcvtzs	w8, d0
  42084c:	stur	w8, [x29, #-4]
  420850:	ldur	w0, [x29, #-4]
  420854:	ldp	x29, x30, [sp, #32]
  420858:	add	sp, sp, #0x30
  42085c:	ret
  420860:	sub	sp, sp, #0x30
  420864:	stp	x29, x30, [sp, #32]
  420868:	add	x29, sp, #0x20
  42086c:	stur	w0, [x29, #-8]
  420870:	stur	w1, [x29, #-12]
  420874:	str	w2, [sp, #16]
  420878:	ldur	w8, [x29, #-12]
  42087c:	cmp	w8, #0x0
  420880:	cset	w8, lt  // lt = tstop
  420884:	mov	w9, #0x0                   	// #0
  420888:	str	w9, [sp, #8]
  42088c:	tbnz	w8, #0, 4208a0 <printf@plt+0x1ebd0>
  420890:	ldr	w8, [sp, #16]
  420894:	cmp	w8, #0x0
  420898:	cset	w8, gt
  42089c:	str	w8, [sp, #8]
  4208a0:	ldr	w8, [sp, #8]
  4208a4:	and	w0, w8, #0x1
  4208a8:	mov	w1, #0xea                  	// #234
  4208ac:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  4208b0:	add	x2, x2, #0x6da
  4208b4:	bl	412800 <printf@plt+0x10b30>
  4208b8:	ldr	w8, [sp, #16]
  4208bc:	mov	w9, #0x2                   	// #2
  4208c0:	sdiv	w8, w8, w9
  4208c4:	str	w8, [sp, #12]
  4208c8:	ldur	w8, [x29, #-12]
  4208cc:	cbnz	w8, 4208d8 <printf@plt+0x1ec08>
  4208d0:	stur	wzr, [x29, #-4]
  4208d4:	b	4209dc <printf@plt+0x1ed0c>
  4208d8:	ldur	w8, [x29, #-8]
  4208dc:	cmp	w8, #0x0
  4208e0:	cset	w8, lt  // lt = tstop
  4208e4:	tbnz	w8, #0, 420960 <printf@plt+0x1ec90>
  4208e8:	ldur	w8, [x29, #-8]
  4208ec:	ldr	w9, [sp, #12]
  4208f0:	mov	w10, #0x7fffffff            	// #2147483647
  4208f4:	subs	w9, w10, w9
  4208f8:	ldur	w10, [x29, #-12]
  4208fc:	sdiv	w9, w9, w10
  420900:	cmp	w8, w9
  420904:	b.gt	42092c <printf@plt+0x1ec5c>
  420908:	ldur	w8, [x29, #-8]
  42090c:	ldur	w9, [x29, #-12]
  420910:	mul	w8, w8, w9
  420914:	ldr	w9, [sp, #12]
  420918:	add	w8, w8, w9
  42091c:	ldr	w9, [sp, #16]
  420920:	sdiv	w8, w8, w9
  420924:	stur	w8, [x29, #-4]
  420928:	b	4209dc <printf@plt+0x1ed0c>
  42092c:	ldur	w8, [x29, #-8]
  420930:	scvtf	d0, w8
  420934:	ldur	w8, [x29, #-12]
  420938:	scvtf	d1, w8
  42093c:	fmul	d0, d0, d1
  420940:	ldr	w8, [sp, #16]
  420944:	scvtf	d1, w8
  420948:	fdiv	d0, d0, d1
  42094c:	fmov	d1, #5.000000000000000000e-01
  420950:	fadd	d0, d0, d1
  420954:	fcvtzs	w8, d0
  420958:	stur	w8, [x29, #-4]
  42095c:	b	4209dc <printf@plt+0x1ed0c>
  420960:	ldur	w8, [x29, #-8]
  420964:	mov	w9, wzr
  420968:	subs	w8, w9, w8
  42096c:	ldr	w9, [sp, #12]
  420970:	mov	w10, #0x80000000            	// #-2147483648
  420974:	subs	w9, w10, w9
  420978:	ldur	w10, [x29, #-12]
  42097c:	udiv	w9, w9, w10
  420980:	cmp	w8, w9
  420984:	b.hi	4209ac <printf@plt+0x1ecdc>  // b.pmore
  420988:	ldur	w8, [x29, #-8]
  42098c:	ldur	w9, [x29, #-12]
  420990:	mul	w8, w8, w9
  420994:	ldr	w9, [sp, #12]
  420998:	subs	w8, w8, w9
  42099c:	ldr	w9, [sp, #16]
  4209a0:	sdiv	w8, w8, w9
  4209a4:	stur	w8, [x29, #-4]
  4209a8:	b	4209dc <printf@plt+0x1ed0c>
  4209ac:	ldur	w8, [x29, #-8]
  4209b0:	scvtf	d0, w8
  4209b4:	ldur	w8, [x29, #-12]
  4209b8:	scvtf	d1, w8
  4209bc:	fmul	d0, d0, d1
  4209c0:	ldr	w8, [sp, #16]
  4209c4:	scvtf	d1, w8
  4209c8:	fdiv	d0, d0, d1
  4209cc:	fmov	d1, #5.000000000000000000e-01
  4209d0:	fsub	d0, d0, d1
  4209d4:	fcvtzs	w8, d0
  4209d8:	stur	w8, [x29, #-4]
  4209dc:	ldur	w0, [x29, #-4]
  4209e0:	ldp	x29, x30, [sp, #32]
  4209e4:	add	sp, sp, #0x30
  4209e8:	ret
  4209ec:	stp	x29, x30, [sp, #-32]!
  4209f0:	str	x28, [sp, #16]
  4209f4:	mov	x29, sp
  4209f8:	sub	sp, sp, #0x1f0
  4209fc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  420a00:	add	x0, x0, #0x714
  420a04:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420a08:	add	x8, x8, #0xb50
  420a0c:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  420a10:	add	x9, x9, #0x758
  420a14:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420a18:	add	x10, x10, #0xb90
  420a1c:	adrp	x11, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420a20:	add	x11, x11, #0xb98
  420a24:	adrp	x12, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420a28:	add	x12, x12, #0xb28
  420a2c:	adrp	x13, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420a30:	add	x13, x13, #0xba8
  420a34:	sub	x1, x29, #0x18
  420a38:	stur	wzr, [x29, #-8]
  420a3c:	str	x8, [sp, #192]
  420a40:	str	x9, [sp, #184]
  420a44:	str	x10, [sp, #176]
  420a48:	str	x11, [sp, #168]
  420a4c:	str	x12, [sp, #160]
  420a50:	str	x13, [sp, #152]
  420a54:	bl	421b5c <printf@plt+0x1fe8c>
  420a58:	stur	x0, [x29, #-16]
  420a5c:	cbnz	x0, 420a80 <printf@plt+0x1edb0>
  420a60:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  420a64:	add	x0, x0, #0x9f3
  420a68:	ldr	x1, [sp, #160]
  420a6c:	ldr	x2, [sp, #160]
  420a70:	ldr	x3, [sp, #160]
  420a74:	bl	41cf78 <printf@plt+0x1b2a8>
  420a78:	stur	wzr, [x29, #-4]
  420a7c:	b	42190c <printf@plt+0x1fc3c>
  420a80:	ldur	x1, [x29, #-16]
  420a84:	ldur	x2, [x29, #-24]
  420a88:	sub	x0, x29, #0x40
  420a8c:	adrp	x8, 41d000 <printf@plt+0x1b330>
  420a90:	add	x8, x8, #0x3c8
  420a94:	blr	x8
  420a98:	mov	w9, #0x1                   	// #1
  420a9c:	stur	w9, [x29, #-40]
  420aa0:	ldr	x8, [sp, #192]
  420aa4:	str	wzr, [x8]
  420aa8:	sub	x0, x29, #0x40
  420aac:	bl	41d474 <printf@plt+0x1b7a4>
  420ab0:	str	w0, [sp, #148]
  420ab4:	b	420ab8 <printf@plt+0x1ede8>
  420ab8:	ldr	w8, [sp, #148]
  420abc:	cbz	w8, 421730 <printf@plt+0x1fa60>
  420ac0:	sub	x8, x29, #0x40
  420ac4:	ldr	x0, [x8, #32]
  420ac8:	ldr	x1, [sp, #184]
  420acc:	bl	4019f0 <strtok@plt>
  420ad0:	stur	x0, [x29, #-88]
  420ad4:	stur	wzr, [x29, #-92]
  420ad8:	stur	wzr, [x29, #-96]
  420adc:	ldur	w8, [x29, #-92]
  420ae0:	mov	w9, #0x0                   	// #0
  420ae4:	str	w9, [sp, #144]
  420ae8:	cbnz	w8, 420b00 <printf@plt+0x1ee30>
  420aec:	ldur	w8, [x29, #-96]
  420af0:	mov	w9, w8
  420af4:	cmp	x9, #0xa
  420af8:	cset	w8, cc  // cc = lo, ul, last
  420afc:	str	w8, [sp, #144]
  420b00:	ldr	w8, [sp, #144]
  420b04:	tbnz	w8, #0, 420b0c <printf@plt+0x1ee3c>
  420b08:	b	420b70 <printf@plt+0x1eea0>
  420b0c:	ldur	w8, [x29, #-96]
  420b10:	mov	w9, w8
  420b14:	mov	x10, #0x10                  	// #16
  420b18:	mul	x9, x10, x9
  420b1c:	adrp	x10, 442000 <_Znam@GLIBCXX_3.4>
  420b20:	add	x10, x10, #0x250
  420b24:	add	x9, x10, x9
  420b28:	ldr	x0, [x9]
  420b2c:	ldur	x1, [x29, #-88]
  420b30:	bl	401b80 <strcmp@plt>
  420b34:	cbnz	w0, 420b60 <printf@plt+0x1ee90>
  420b38:	mov	w8, #0x1                   	// #1
  420b3c:	stur	w8, [x29, #-92]
  420b40:	b	420b60 <printf@plt+0x1ee90>
  420b44:	stur	x0, [x29, #-72]
  420b48:	stur	w1, [x29, #-76]
  420b4c:	sub	x0, x29, #0x40
  420b50:	adrp	x8, 41d000 <printf@plt+0x1b330>
  420b54:	add	x8, x8, #0x410
  420b58:	blr	x8
  420b5c:	b	421920 <printf@plt+0x1fc50>
  420b60:	ldur	w8, [x29, #-96]
  420b64:	add	w8, w8, #0x1
  420b68:	stur	w8, [x29, #-96]
  420b6c:	b	420adc <printf@plt+0x1ee0c>
  420b70:	ldur	w8, [x29, #-92]
  420b74:	cbz	w8, 420c60 <printf@plt+0x1ef90>
  420b78:	mov	x8, xzr
  420b7c:	mov	x0, x8
  420b80:	ldr	x1, [sp, #184]
  420b84:	bl	4019f0 <strtok@plt>
  420b88:	stur	x0, [x29, #-104]
  420b8c:	ldur	x8, [x29, #-104]
  420b90:	cbnz	x8, 420bd4 <printf@plt+0x1ef04>
  420b94:	ldur	x1, [x29, #-88]
  420b98:	sub	x0, x29, #0x78
  420b9c:	bl	41cba0 <printf@plt+0x1aed0>
  420ba0:	b	420ba4 <printf@plt+0x1eed4>
  420ba4:	sub	x0, x29, #0x40
  420ba8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420bac:	add	x1, x1, #0xa0a
  420bb0:	sub	x2, x29, #0x78
  420bb4:	ldr	x3, [sp, #160]
  420bb8:	ldr	x4, [sp, #160]
  420bbc:	bl	41d690 <printf@plt+0x1b9c0>
  420bc0:	b	420bc4 <printf@plt+0x1eef4>
  420bc4:	stur	wzr, [x29, #-4]
  420bc8:	mov	w8, #0x1                   	// #1
  420bcc:	stur	w8, [x29, #-124]
  420bd0:	b	4218fc <printf@plt+0x1fc2c>
  420bd4:	ldur	w8, [x29, #-96]
  420bd8:	subs	w8, w8, #0x1
  420bdc:	mov	w9, w8
  420be0:	ubfx	x9, x9, #0, #32
  420be4:	mov	x10, #0x10                  	// #16
  420be8:	mul	x9, x10, x9
  420bec:	adrp	x10, 442000 <_Znam@GLIBCXX_3.4>
  420bf0:	add	x10, x10, #0x250
  420bf4:	add	x9, x10, x9
  420bf8:	ldr	x9, [x9, #8]
  420bfc:	stur	x9, [x29, #-136]
  420c00:	ldur	x0, [x29, #-104]
  420c04:	ldur	x2, [x29, #-136]
  420c08:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420c0c:	add	x1, x1, #0x8c9
  420c10:	bl	401ae0 <__isoc99_sscanf@plt>
  420c14:	cmp	w0, #0x1
  420c18:	b.eq	420c5c <printf@plt+0x1ef8c>  // b.none
  420c1c:	ldur	x1, [x29, #-104]
  420c20:	sub	x0, x29, #0x98
  420c24:	bl	41cba0 <printf@plt+0x1aed0>
  420c28:	b	420c2c <printf@plt+0x1ef5c>
  420c2c:	sub	x0, x29, #0x40
  420c30:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420c34:	add	x1, x1, #0xa29
  420c38:	sub	x2, x29, #0x98
  420c3c:	ldr	x3, [sp, #160]
  420c40:	ldr	x4, [sp, #160]
  420c44:	bl	41d690 <printf@plt+0x1b9c0>
  420c48:	b	420c4c <printf@plt+0x1ef7c>
  420c4c:	stur	wzr, [x29, #-4]
  420c50:	mov	w8, #0x1                   	// #1
  420c54:	stur	w8, [x29, #-124]
  420c58:	b	4218fc <printf@plt+0x1fc2c>
  420c5c:	b	42172c <printf@plt+0x1fa5c>
  420c60:	ldur	x1, [x29, #-88]
  420c64:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  420c68:	add	x0, x0, #0xa39
  420c6c:	bl	401b80 <strcmp@plt>
  420c70:	cbnz	w0, 420d00 <printf@plt+0x1f030>
  420c74:	mov	x8, xzr
  420c78:	mov	x0, x8
  420c7c:	ldr	x1, [sp, #184]
  420c80:	bl	4019f0 <strtok@plt>
  420c84:	stur	x0, [x29, #-88]
  420c88:	ldur	x8, [x29, #-88]
  420c8c:	cbnz	x8, 420cc0 <printf@plt+0x1eff0>
  420c90:	sub	x0, x29, #0x40
  420c94:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420c98:	add	x1, x1, #0xa40
  420c9c:	ldr	x2, [sp, #160]
  420ca0:	ldr	x3, [sp, #160]
  420ca4:	ldr	x4, [sp, #160]
  420ca8:	bl	41d690 <printf@plt+0x1b9c0>
  420cac:	b	420cb0 <printf@plt+0x1efe0>
  420cb0:	stur	wzr, [x29, #-4]
  420cb4:	mov	w8, #0x1                   	// #1
  420cb8:	stur	w8, [x29, #-124]
  420cbc:	b	4218fc <printf@plt+0x1fc2c>
  420cc0:	ldur	x0, [x29, #-88]
  420cc4:	bl	4018e0 <strlen@plt>
  420cc8:	add	x0, x0, #0x1
  420ccc:	bl	401880 <_Znam@plt>
  420cd0:	str	x0, [sp, #136]
  420cd4:	b	420cd8 <printf@plt+0x1f008>
  420cd8:	ldr	x8, [sp, #136]
  420cdc:	stur	x8, [x29, #-160]
  420ce0:	ldur	x0, [x29, #-160]
  420ce4:	ldur	x1, [x29, #-88]
  420ce8:	bl	4019e0 <strcpy@plt>
  420cec:	ldur	x8, [x29, #-160]
  420cf0:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420cf4:	add	x9, x9, #0xba0
  420cf8:	str	x8, [x9]
  420cfc:	b	42172c <printf@plt+0x1fa5c>
  420d00:	ldur	x1, [x29, #-88]
  420d04:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  420d08:	add	x0, x0, #0xac9
  420d0c:	bl	401b80 <strcmp@plt>
  420d10:	cbnz	w0, 420f3c <printf@plt+0x1f26c>
  420d14:	mov	x8, xzr
  420d18:	mov	x0, x8
  420d1c:	ldr	x1, [sp, #184]
  420d20:	bl	4019f0 <strtok@plt>
  420d24:	stur	x0, [x29, #-88]
  420d28:	ldur	x8, [x29, #-88]
  420d2c:	cbz	x8, 420d5c <printf@plt+0x1f08c>
  420d30:	ldur	x0, [x29, #-88]
  420d34:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420d38:	add	x1, x1, #0x8c9
  420d3c:	sub	x2, x29, #0x8
  420d40:	bl	401ae0 <__isoc99_sscanf@plt>
  420d44:	cmp	w0, #0x1
  420d48:	b.ne	420d5c <printf@plt+0x1f08c>  // b.any
  420d4c:	ldur	w8, [x29, #-8]
  420d50:	cmp	w8, #0x0
  420d54:	cset	w8, gt
  420d58:	tbnz	w8, #0, 420d9c <printf@plt+0x1f0cc>
  420d5c:	ldur	x1, [x29, #-88]
  420d60:	sub	x0, x29, #0xb0
  420d64:	bl	41cba0 <printf@plt+0x1aed0>
  420d68:	b	420d6c <printf@plt+0x1f09c>
  420d6c:	sub	x0, x29, #0x40
  420d70:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420d74:	add	x1, x1, #0xa64
  420d78:	sub	x2, x29, #0xb0
  420d7c:	ldr	x3, [sp, #160]
  420d80:	ldr	x4, [sp, #160]
  420d84:	bl	41d690 <printf@plt+0x1b9c0>
  420d88:	b	420d8c <printf@plt+0x1f0bc>
  420d8c:	stur	wzr, [x29, #-4]
  420d90:	mov	w8, #0x1                   	// #1
  420d94:	stur	w8, [x29, #-124]
  420d98:	b	4218fc <printf@plt+0x1fc2c>
  420d9c:	ldur	w8, [x29, #-8]
  420da0:	add	w8, w8, #0x1
  420da4:	mov	w0, w8
  420da8:	sxtw	x9, w0
  420dac:	mov	x10, #0x8                   	// #8
  420db0:	mov	w11, #0x8                   	// #8
  420db4:	smull	x12, w8, w11
  420db8:	umulh	x9, x9, x10
  420dbc:	mov	x10, #0xffffffffffffffff    	// #-1
  420dc0:	cmp	x9, #0x0
  420dc4:	csel	x0, x10, x12, ne  // ne = any
  420dc8:	bl	401880 <_Znam@plt>
  420dcc:	str	x0, [sp, #128]
  420dd0:	b	420dd4 <printf@plt+0x1f104>
  420dd4:	ldr	x8, [sp, #128]
  420dd8:	ldr	x9, [sp, #176]
  420ddc:	str	x8, [x9]
  420de0:	stur	wzr, [x29, #-180]
  420de4:	ldur	w8, [x29, #-180]
  420de8:	ldur	w9, [x29, #-8]
  420dec:	cmp	w8, w9
  420df0:	b.ge	420ecc <printf@plt+0x1f1fc>  // b.tcont
  420df4:	mov	x8, xzr
  420df8:	mov	x0, x8
  420dfc:	ldr	x1, [sp, #184]
  420e00:	bl	4019f0 <strtok@plt>
  420e04:	stur	x0, [x29, #-88]
  420e08:	ldur	x8, [x29, #-88]
  420e0c:	cbnz	x8, 420e70 <printf@plt+0x1f1a0>
  420e10:	sub	x0, x29, #0x40
  420e14:	bl	41d474 <printf@plt+0x1b7a4>
  420e18:	str	w0, [sp, #124]
  420e1c:	b	420e20 <printf@plt+0x1f150>
  420e20:	ldr	w8, [sp, #124]
  420e24:	cbnz	w8, 420e58 <printf@plt+0x1f188>
  420e28:	sub	x0, x29, #0x40
  420e2c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420e30:	add	x1, x1, #0xa7d
  420e34:	ldr	x2, [sp, #160]
  420e38:	ldr	x3, [sp, #160]
  420e3c:	ldr	x4, [sp, #160]
  420e40:	bl	41d690 <printf@plt+0x1b9c0>
  420e44:	b	420e48 <printf@plt+0x1f178>
  420e48:	stur	wzr, [x29, #-4]
  420e4c:	mov	w8, #0x1                   	// #1
  420e50:	stur	w8, [x29, #-124]
  420e54:	b	4218fc <printf@plt+0x1fc2c>
  420e58:	sub	x8, x29, #0x40
  420e5c:	ldr	x0, [x8, #32]
  420e60:	ldr	x1, [sp, #184]
  420e64:	bl	4019f0 <strtok@plt>
  420e68:	stur	x0, [x29, #-88]
  420e6c:	b	420e08 <printf@plt+0x1f138>
  420e70:	ldur	x0, [x29, #-88]
  420e74:	bl	4018e0 <strlen@plt>
  420e78:	add	x0, x0, #0x1
  420e7c:	bl	401880 <_Znam@plt>
  420e80:	str	x0, [sp, #112]
  420e84:	b	420e88 <printf@plt+0x1f1b8>
  420e88:	ldr	x8, [sp, #112]
  420e8c:	stur	x8, [x29, #-192]
  420e90:	ldur	x0, [x29, #-192]
  420e94:	ldur	x1, [x29, #-88]
  420e98:	bl	4019e0 <strcpy@plt>
  420e9c:	ldur	x8, [x29, #-192]
  420ea0:	ldr	x9, [sp, #176]
  420ea4:	ldr	x10, [x9]
  420ea8:	ldursw	x11, [x29, #-180]
  420eac:	mov	x12, #0x8                   	// #8
  420eb0:	mul	x11, x12, x11
  420eb4:	add	x10, x10, x11
  420eb8:	str	x8, [x10]
  420ebc:	ldur	w8, [x29, #-180]
  420ec0:	add	w8, w8, #0x1
  420ec4:	stur	w8, [x29, #-180]
  420ec8:	b	420de4 <printf@plt+0x1f114>
  420ecc:	mov	x8, xzr
  420ed0:	mov	x0, x8
  420ed4:	ldr	x1, [sp, #184]
  420ed8:	bl	4019f0 <strtok@plt>
  420edc:	stur	x0, [x29, #-88]
  420ee0:	ldur	x8, [x29, #-88]
  420ee4:	cbz	x8, 420f18 <printf@plt+0x1f248>
  420ee8:	sub	x0, x29, #0x40
  420eec:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420ef0:	add	x1, x1, #0xaa5
  420ef4:	ldr	x2, [sp, #160]
  420ef8:	ldr	x3, [sp, #160]
  420efc:	ldr	x4, [sp, #160]
  420f00:	bl	41d690 <printf@plt+0x1b9c0>
  420f04:	b	420f08 <printf@plt+0x1f238>
  420f08:	stur	wzr, [x29, #-4]
  420f0c:	mov	w8, #0x1                   	// #1
  420f10:	stur	w8, [x29, #-124]
  420f14:	b	4218fc <printf@plt+0x1fc2c>
  420f18:	ldr	x8, [sp, #176]
  420f1c:	ldr	x9, [x8]
  420f20:	ldursw	x10, [x29, #-8]
  420f24:	mov	x11, #0x8                   	// #8
  420f28:	mul	x10, x11, x10
  420f2c:	add	x9, x9, x10
  420f30:	mov	x10, xzr
  420f34:	str	x10, [x9]
  420f38:	b	42172c <printf@plt+0x1fa5c>
  420f3c:	ldur	x1, [x29, #-88]
  420f40:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  420f44:	add	x0, x0, #0xacf
  420f48:	bl	401b80 <strcmp@plt>
  420f4c:	cbnz	w0, 421080 <printf@plt+0x1f3b0>
  420f50:	mov	x8, xzr
  420f54:	mov	x0, x8
  420f58:	ldr	x1, [sp, #184]
  420f5c:	bl	4019f0 <strtok@plt>
  420f60:	stur	x0, [x29, #-88]
  420f64:	ldur	x8, [x29, #-88]
  420f68:	cbnz	x8, 420f9c <printf@plt+0x1f2cc>
  420f6c:	sub	x0, x29, #0x40
  420f70:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  420f74:	add	x1, x1, #0xad9
  420f78:	ldr	x2, [sp, #160]
  420f7c:	ldr	x3, [sp, #160]
  420f80:	ldr	x4, [sp, #160]
  420f84:	bl	41d690 <printf@plt+0x1b9c0>
  420f88:	b	420f8c <printf@plt+0x1f2bc>
  420f8c:	stur	wzr, [x29, #-4]
  420f90:	mov	w8, #0x1                   	// #1
  420f94:	stur	w8, [x29, #-124]
  420f98:	b	4218fc <printf@plt+0x1fc2c>
  420f9c:	stur	wzr, [x29, #-196]
  420fa0:	ldur	x8, [x29, #-88]
  420fa4:	cbz	x8, 421044 <printf@plt+0x1f374>
  420fa8:	ldur	x0, [x29, #-88]
  420fac:	adrp	x1, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420fb0:	add	x1, x1, #0xb60
  420fb4:	sub	x2, x29, #0xd8
  420fb8:	sub	x3, x29, #0xd0
  420fbc:	bl	4203b8 <printf@plt+0x1e6e8>
  420fc0:	str	w0, [sp, #108]
  420fc4:	b	420fc8 <printf@plt+0x1f2f8>
  420fc8:	ldr	w8, [sp, #108]
  420fcc:	cbz	w8, 42102c <printf@plt+0x1f35c>
  420fd0:	ldur	d0, [x29, #-208]
  420fd4:	ldr	x8, [sp, #192]
  420fd8:	ldr	w9, [x8]
  420fdc:	scvtf	d1, w9
  420fe0:	fmul	d0, d0, d1
  420fe4:	fmov	d1, #5.000000000000000000e-01
  420fe8:	fadd	d0, d0, d1
  420fec:	fcvtzs	w9, d0
  420ff0:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  420ff4:	add	x10, x10, #0xb58
  420ff8:	str	w9, [x10]
  420ffc:	ldur	d0, [x29, #-216]
  421000:	ldr	w9, [x8]
  421004:	scvtf	d2, w9
  421008:	fmul	d0, d0, d2
  42100c:	fadd	d0, d0, d1
  421010:	fcvtzs	w9, d0
  421014:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421018:	add	x10, x10, #0xb5c
  42101c:	str	w9, [x10]
  421020:	mov	w9, #0x1                   	// #1
  421024:	stur	w9, [x29, #-196]
  421028:	b	421044 <printf@plt+0x1f374>
  42102c:	mov	x8, xzr
  421030:	mov	x0, x8
  421034:	ldr	x1, [sp, #184]
  421038:	bl	4019f0 <strtok@plt>
  42103c:	stur	x0, [x29, #-88]
  421040:	b	420fa0 <printf@plt+0x1f2d0>
  421044:	ldur	w8, [x29, #-196]
  421048:	cbnz	w8, 42107c <printf@plt+0x1f3ac>
  42104c:	sub	x0, x29, #0x40
  421050:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  421054:	add	x1, x1, #0xb00
  421058:	ldr	x2, [sp, #160]
  42105c:	ldr	x3, [sp, #160]
  421060:	ldr	x4, [sp, #160]
  421064:	bl	41d690 <printf@plt+0x1b9c0>
  421068:	b	42106c <printf@plt+0x1f39c>
  42106c:	stur	wzr, [x29, #-4]
  421070:	mov	w8, #0x1                   	// #1
  421074:	stur	w8, [x29, #-124]
  421078:	b	4218fc <printf@plt+0x1fc2c>
  42107c:	b	42172c <printf@plt+0x1fa5c>
  421080:	ldur	x1, [x29, #-88]
  421084:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  421088:	add	x0, x0, #0xb0f
  42108c:	bl	401b80 <strcmp@plt>
  421090:	cbnz	w0, 4210a8 <printf@plt+0x1f3d8>
  421094:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421098:	add	x8, x8, #0xb78
  42109c:	mov	w9, #0x1                   	// #1
  4210a0:	str	w9, [x8]
  4210a4:	b	42172c <printf@plt+0x1fa5c>
  4210a8:	ldur	x1, [x29, #-88]
  4210ac:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4210b0:	add	x0, x0, #0xb23
  4210b4:	bl	401b80 <strcmp@plt>
  4210b8:	cbnz	w0, 4210d0 <printf@plt+0x1f400>
  4210bc:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4210c0:	add	x8, x8, #0xb74
  4210c4:	mov	w9, #0x1                   	// #1
  4210c8:	str	w9, [x8]
  4210cc:	b	42172c <printf@plt+0x1fa5c>
  4210d0:	ldur	x1, [x29, #-88]
  4210d4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4210d8:	add	x0, x0, #0xb83
  4210dc:	bl	401b80 <strcmp@plt>
  4210e0:	cbnz	w0, 421378 <printf@plt+0x1f6a8>
  4210e4:	mov	w8, #0x10                  	// #16
  4210e8:	stur	w8, [x29, #-220]
  4210ec:	ldursw	x9, [x29, #-220]
  4210f0:	mov	x10, #0x4                   	// #4
  4210f4:	mul	x11, x9, x10
  4210f8:	umulh	x9, x9, x10
  4210fc:	mov	x10, #0xffffffffffffffff    	// #-1
  421100:	cmp	x9, #0x0
  421104:	csel	x0, x10, x11, ne  // ne = any
  421108:	bl	401880 <_Znam@plt>
  42110c:	str	x0, [sp, #96]
  421110:	b	421114 <printf@plt+0x1f444>
  421114:	ldr	x8, [sp, #96]
  421118:	ldr	x9, [sp, #168]
  42111c:	str	x8, [x9]
  421120:	stur	wzr, [x29, #-224]
  421124:	mov	x8, xzr
  421128:	mov	x0, x8
  42112c:	ldr	x1, [sp, #184]
  421130:	bl	4019f0 <strtok@plt>
  421134:	stur	x0, [x29, #-88]
  421138:	ldur	x8, [x29, #-88]
  42113c:	cbnz	x8, 4211a0 <printf@plt+0x1f4d0>
  421140:	sub	x0, x29, #0x40
  421144:	bl	41d474 <printf@plt+0x1b7a4>
  421148:	str	w0, [sp, #92]
  42114c:	b	421150 <printf@plt+0x1f480>
  421150:	ldr	w8, [sp, #92]
  421154:	cbnz	w8, 421188 <printf@plt+0x1f4b8>
  421158:	sub	x0, x29, #0x40
  42115c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  421160:	add	x1, x1, #0xb32
  421164:	ldr	x2, [sp, #160]
  421168:	ldr	x3, [sp, #160]
  42116c:	ldr	x4, [sp, #160]
  421170:	bl	41d690 <printf@plt+0x1b9c0>
  421174:	b	421178 <printf@plt+0x1f4a8>
  421178:	stur	wzr, [x29, #-4]
  42117c:	mov	w8, #0x1                   	// #1
  421180:	stur	w8, [x29, #-124]
  421184:	b	4218fc <printf@plt+0x1fc2c>
  421188:	sub	x8, x29, #0x40
  42118c:	ldr	x0, [x8, #32]
  421190:	ldr	x1, [sp, #184]
  421194:	bl	4019f0 <strtok@plt>
  421198:	stur	x0, [x29, #-88]
  42119c:	b	421138 <printf@plt+0x1f468>
  4211a0:	ldur	x0, [x29, #-88]
  4211a4:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4211a8:	add	x1, x1, #0xb5a
  4211ac:	sub	x2, x29, #0xe4
  4211b0:	sub	x3, x29, #0xe8
  4211b4:	bl	401ae0 <__isoc99_sscanf@plt>
  4211b8:	cmp	w0, #0x1
  4211bc:	str	w0, [sp, #88]
  4211c0:	b.eq	4211d8 <printf@plt+0x1f508>  // b.none
  4211c4:	b	4211c8 <printf@plt+0x1f4f8>
  4211c8:	ldr	w8, [sp, #88]
  4211cc:	cmp	w8, #0x2
  4211d0:	b.eq	4211e0 <printf@plt+0x1f510>  // b.none
  4211d4:	b	421204 <printf@plt+0x1f534>
  4211d8:	ldur	w8, [x29, #-228]
  4211dc:	stur	w8, [x29, #-232]
  4211e0:	ldur	w8, [x29, #-228]
  4211e4:	ldur	w9, [x29, #-232]
  4211e8:	cmp	w8, w9
  4211ec:	b.gt	421204 <printf@plt+0x1f534>
  4211f0:	ldur	w8, [x29, #-228]
  4211f4:	cmp	w8, #0x0
  4211f8:	cset	w8, lt  // lt = tstop
  4211fc:	tbnz	w8, #0, 421204 <printf@plt+0x1f534>
  421200:	b	421244 <printf@plt+0x1f574>
  421204:	ldur	x1, [x29, #-88]
  421208:	add	x0, sp, #0xf8
  42120c:	bl	41cba0 <printf@plt+0x1aed0>
  421210:	b	421214 <printf@plt+0x1f544>
  421214:	sub	x0, x29, #0x40
  421218:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  42121c:	add	x1, x1, #0xb60
  421220:	add	x2, sp, #0xf8
  421224:	ldr	x3, [sp, #160]
  421228:	ldr	x4, [sp, #160]
  42122c:	bl	41d690 <printf@plt+0x1b9c0>
  421230:	b	421234 <printf@plt+0x1f564>
  421234:	stur	wzr, [x29, #-4]
  421238:	mov	w8, #0x1                   	// #1
  42123c:	stur	w8, [x29, #-124]
  421240:	b	4218fc <printf@plt+0x1fc2c>
  421244:	ldur	w8, [x29, #-224]
  421248:	add	w8, w8, #0x2
  42124c:	ldur	w9, [x29, #-220]
  421250:	cmp	w8, w9
  421254:	b.le	4212e8 <printf@plt+0x1f618>
  421258:	ldr	x8, [sp, #168]
  42125c:	ldr	x9, [x8]
  421260:	str	x9, [sp, #240]
  421264:	ldur	w10, [x29, #-220]
  421268:	mov	w11, #0x2                   	// #2
  42126c:	mul	w10, w10, w11
  421270:	mov	w0, w10
  421274:	sxtw	x9, w0
  421278:	mov	x12, #0x4                   	// #4
  42127c:	mov	w11, #0x4                   	// #4
  421280:	smull	x13, w10, w11
  421284:	umulh	x9, x9, x12
  421288:	mov	x12, #0xffffffffffffffff    	// #-1
  42128c:	cmp	x9, #0x0
  421290:	csel	x0, x12, x13, ne  // ne = any
  421294:	bl	401880 <_Znam@plt>
  421298:	str	x0, [sp, #80]
  42129c:	b	4212a0 <printf@plt+0x1f5d0>
  4212a0:	ldr	x8, [sp, #80]
  4212a4:	ldr	x9, [sp, #168]
  4212a8:	str	x8, [x9]
  4212ac:	ldr	x0, [x9]
  4212b0:	ldr	x1, [sp, #240]
  4212b4:	ldursw	x10, [x29, #-220]
  4212b8:	mov	x11, #0x4                   	// #4
  4212bc:	mul	x2, x10, x11
  4212c0:	bl	4018a0 <memcpy@plt>
  4212c4:	ldur	w12, [x29, #-220]
  4212c8:	mov	w13, #0x2                   	// #2
  4212cc:	mul	w12, w12, w13
  4212d0:	stur	w12, [x29, #-220]
  4212d4:	ldr	x8, [sp, #240]
  4212d8:	str	x8, [sp, #72]
  4212dc:	cbz	x8, 4212e8 <printf@plt+0x1f618>
  4212e0:	ldr	x0, [sp, #72]
  4212e4:	bl	401b40 <_ZdaPv@plt>
  4212e8:	ldur	w8, [x29, #-228]
  4212ec:	ldr	x9, [sp, #168]
  4212f0:	ldr	x10, [x9]
  4212f4:	ldursw	x11, [x29, #-224]
  4212f8:	mov	w12, w11
  4212fc:	add	w12, w12, #0x1
  421300:	stur	w12, [x29, #-224]
  421304:	str	w8, [x10, x11, lsl #2]
  421308:	ldur	w8, [x29, #-228]
  42130c:	cbnz	w8, 421314 <printf@plt+0x1f644>
  421310:	b	421338 <printf@plt+0x1f668>
  421314:	ldur	w8, [x29, #-232]
  421318:	ldr	x9, [sp, #168]
  42131c:	ldr	x10, [x9]
  421320:	ldursw	x11, [x29, #-224]
  421324:	mov	w12, w11
  421328:	add	w12, w12, #0x1
  42132c:	stur	w12, [x29, #-224]
  421330:	str	w8, [x10, x11, lsl #2]
  421334:	b	421124 <printf@plt+0x1f454>
  421338:	ldur	w8, [x29, #-224]
  42133c:	cmp	w8, #0x1
  421340:	b.ne	421374 <printf@plt+0x1f6a4>  // b.any
  421344:	sub	x0, x29, #0x40
  421348:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  42134c:	add	x1, x1, #0xb74
  421350:	ldr	x2, [sp, #160]
  421354:	ldr	x3, [sp, #160]
  421358:	ldr	x4, [sp, #160]
  42135c:	bl	41d690 <printf@plt+0x1b9c0>
  421360:	b	421364 <printf@plt+0x1f694>
  421364:	stur	wzr, [x29, #-4]
  421368:	mov	w8, #0x1                   	// #1
  42136c:	stur	w8, [x29, #-124]
  421370:	b	4218fc <printf@plt+0x1fc2c>
  421374:	b	42172c <printf@plt+0x1fa5c>
  421378:	ldur	x1, [x29, #-88]
  42137c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  421380:	add	x0, x0, #0xb89
  421384:	bl	401b80 <strcmp@plt>
  421388:	cbnz	w0, 42159c <printf@plt+0x1f8cc>
  42138c:	mov	w8, #0x5                   	// #5
  421390:	str	w8, [sp, #236]
  421394:	ldrsw	x9, [sp, #236]
  421398:	mov	x10, #0x8                   	// #8
  42139c:	mul	x11, x9, x10
  4213a0:	umulh	x9, x9, x10
  4213a4:	mov	x10, #0xffffffffffffffff    	// #-1
  4213a8:	cmp	x9, #0x0
  4213ac:	csel	x0, x10, x11, ne  // ne = any
  4213b0:	bl	401880 <_Znam@plt>
  4213b4:	str	x0, [sp, #64]
  4213b8:	b	4213bc <printf@plt+0x1f6ec>
  4213bc:	ldr	x8, [sp, #64]
  4213c0:	ldr	x9, [sp, #152]
  4213c4:	str	x8, [x9]
  4213c8:	str	wzr, [sp, #232]
  4213cc:	ldr	w8, [sp, #232]
  4213d0:	ldr	w9, [sp, #236]
  4213d4:	cmp	w8, w9
  4213d8:	b.ge	42140c <printf@plt+0x1f73c>  // b.tcont
  4213dc:	ldr	x8, [sp, #152]
  4213e0:	ldr	x9, [x8]
  4213e4:	ldrsw	x10, [sp, #232]
  4213e8:	mov	x11, #0x8                   	// #8
  4213ec:	mul	x10, x11, x10
  4213f0:	add	x9, x9, x10
  4213f4:	mov	x10, xzr
  4213f8:	str	x10, [x9]
  4213fc:	ldr	w8, [sp, #232]
  421400:	add	w8, w8, #0x1
  421404:	str	w8, [sp, #232]
  421408:	b	4213cc <printf@plt+0x1f6fc>
  42140c:	str	wzr, [sp, #228]
  421410:	mov	x8, xzr
  421414:	mov	x0, x8
  421418:	ldr	x1, [sp, #184]
  42141c:	bl	4019f0 <strtok@plt>
  421420:	stur	x0, [x29, #-88]
  421424:	ldur	x8, [x29, #-88]
  421428:	cbnz	x8, 421430 <printf@plt+0x1f760>
  42142c:	b	421598 <printf@plt+0x1f8c8>
  421430:	ldr	w8, [sp, #228]
  421434:	add	w8, w8, #0x1
  421438:	ldr	w9, [sp, #236]
  42143c:	cmp	w8, w9
  421440:	b.lt	42153c <printf@plt+0x1f86c>  // b.tstop
  421444:	ldr	x8, [sp, #152]
  421448:	ldr	x9, [x8]
  42144c:	str	x9, [sp, #216]
  421450:	ldr	w10, [sp, #236]
  421454:	mov	w11, #0x2                   	// #2
  421458:	mul	w10, w10, w11
  42145c:	str	w10, [sp, #236]
  421460:	ldrsw	x9, [sp, #236]
  421464:	mov	x12, #0x8                   	// #8
  421468:	mul	x13, x9, x12
  42146c:	umulh	x9, x9, x12
  421470:	mov	x12, #0xffffffffffffffff    	// #-1
  421474:	cmp	x9, #0x0
  421478:	csel	x0, x12, x13, ne  // ne = any
  42147c:	bl	401880 <_Znam@plt>
  421480:	str	x0, [sp, #56]
  421484:	b	421488 <printf@plt+0x1f7b8>
  421488:	ldr	x8, [sp, #56]
  42148c:	ldr	x9, [sp, #152]
  421490:	str	x8, [x9]
  421494:	str	wzr, [sp, #232]
  421498:	ldr	w8, [sp, #232]
  42149c:	ldr	w9, [sp, #228]
  4214a0:	cmp	w8, w9
  4214a4:	b.ge	4214e8 <printf@plt+0x1f818>  // b.tcont
  4214a8:	ldr	x8, [sp, #216]
  4214ac:	ldrsw	x9, [sp, #232]
  4214b0:	mov	x10, #0x8                   	// #8
  4214b4:	mul	x9, x10, x9
  4214b8:	add	x8, x8, x9
  4214bc:	ldr	x8, [x8]
  4214c0:	ldr	x9, [sp, #152]
  4214c4:	ldr	x11, [x9]
  4214c8:	ldrsw	x12, [sp, #232]
  4214cc:	mul	x10, x10, x12
  4214d0:	add	x10, x11, x10
  4214d4:	str	x8, [x10]
  4214d8:	ldr	w8, [sp, #232]
  4214dc:	add	w8, w8, #0x1
  4214e0:	str	w8, [sp, #232]
  4214e4:	b	421498 <printf@plt+0x1f7c8>
  4214e8:	ldr	w8, [sp, #232]
  4214ec:	ldr	w9, [sp, #236]
  4214f0:	cmp	w8, w9
  4214f4:	b.ge	421528 <printf@plt+0x1f858>  // b.tcont
  4214f8:	ldr	x8, [sp, #152]
  4214fc:	ldr	x9, [x8]
  421500:	ldrsw	x10, [sp, #232]
  421504:	mov	x11, #0x8                   	// #8
  421508:	mul	x10, x11, x10
  42150c:	add	x9, x9, x10
  421510:	mov	x10, xzr
  421514:	str	x10, [x9]
  421518:	ldr	w8, [sp, #232]
  42151c:	add	w8, w8, #0x1
  421520:	str	w8, [sp, #232]
  421524:	b	4214e8 <printf@plt+0x1f818>
  421528:	ldr	x8, [sp, #216]
  42152c:	str	x8, [sp, #48]
  421530:	cbz	x8, 42153c <printf@plt+0x1f86c>
  421534:	ldr	x0, [sp, #48]
  421538:	bl	401b40 <_ZdaPv@plt>
  42153c:	ldur	x0, [x29, #-88]
  421540:	bl	4018e0 <strlen@plt>
  421544:	add	x0, x0, #0x1
  421548:	bl	401880 <_Znam@plt>
  42154c:	str	x0, [sp, #40]
  421550:	b	421554 <printf@plt+0x1f884>
  421554:	ldr	x8, [sp, #40]
  421558:	str	x8, [sp, #208]
  42155c:	ldr	x0, [sp, #208]
  421560:	ldur	x1, [x29, #-88]
  421564:	bl	4019e0 <strcpy@plt>
  421568:	ldr	x8, [sp, #208]
  42156c:	ldr	x9, [sp, #152]
  421570:	ldr	x10, [x9]
  421574:	ldrsw	x11, [sp, #228]
  421578:	mov	w12, w11
  42157c:	add	w12, w12, #0x1
  421580:	str	w12, [sp, #228]
  421584:	mov	x13, #0x8                   	// #8
  421588:	mul	x11, x13, x11
  42158c:	add	x10, x10, x11
  421590:	str	x8, [x10]
  421594:	b	421410 <printf@plt+0x1f740>
  421598:	b	42172c <printf@plt+0x1fa5c>
  42159c:	ldur	x1, [x29, #-88]
  4215a0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4215a4:	add	x0, x0, #0xb90
  4215a8:	bl	401b80 <strcmp@plt>
  4215ac:	cbnz	w0, 4215c4 <printf@plt+0x1f8f4>
  4215b0:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4215b4:	add	x8, x8, #0xb70
  4215b8:	mov	w9, #0x1                   	// #1
  4215bc:	str	w9, [x8]
  4215c0:	b	42172c <printf@plt+0x1fa5c>
  4215c4:	ldur	x1, [x29, #-88]
  4215c8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4215cc:	add	x0, x0, #0xb99
  4215d0:	bl	401b80 <strcmp@plt>
  4215d4:	cbnz	w0, 4215ec <printf@plt+0x1f91c>
  4215d8:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4215dc:	add	x8, x8, #0xb7c
  4215e0:	mov	w9, #0x1                   	// #1
  4215e4:	str	w9, [x8]
  4215e8:	b	42172c <printf@plt+0x1fa5c>
  4215ec:	ldur	x1, [x29, #-88]
  4215f0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4215f4:	add	x0, x0, #0xbb2
  4215f8:	bl	401b80 <strcmp@plt>
  4215fc:	cbnz	w0, 421614 <printf@plt+0x1f944>
  421600:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421604:	add	x8, x8, #0xb80
  421608:	mov	w9, #0x1                   	// #1
  42160c:	str	w9, [x8]
  421610:	b	42172c <printf@plt+0x1fa5c>
  421614:	ldur	x1, [x29, #-88]
  421618:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  42161c:	add	x0, x0, #0xbba
  421620:	bl	401b80 <strcmp@plt>
  421624:	cbnz	w0, 421698 <printf@plt+0x1f9c8>
  421628:	mov	x8, xzr
  42162c:	mov	x0, x8
  421630:	ldr	x1, [sp, #184]
  421634:	bl	4019f0 <strtok@plt>
  421638:	stur	x0, [x29, #-88]
  42163c:	ldur	x8, [x29, #-88]
  421640:	cbnz	x8, 421674 <printf@plt+0x1f9a4>
  421644:	sub	x0, x29, #0x40
  421648:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  42164c:	add	x1, x1, #0xbca
  421650:	ldr	x2, [sp, #160]
  421654:	ldr	x3, [sp, #160]
  421658:	ldr	x4, [sp, #160]
  42165c:	bl	41d690 <printf@plt+0x1b9c0>
  421660:	b	421664 <printf@plt+0x1f994>
  421664:	stur	wzr, [x29, #-4]
  421668:	mov	w8, #0x1                   	// #1
  42166c:	stur	w8, [x29, #-124]
  421670:	b	4218fc <printf@plt+0x1fc2c>
  421674:	ldur	x0, [x29, #-88]
  421678:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  42167c:	str	x0, [sp, #32]
  421680:	b	421684 <printf@plt+0x1f9b4>
  421684:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421688:	add	x8, x8, #0xb88
  42168c:	ldr	x9, [sp, #32]
  421690:	str	x9, [x8]
  421694:	b	42172c <printf@plt+0x1fa5c>
  421698:	ldur	x1, [x29, #-88]
  42169c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  4216a0:	add	x0, x0, #0x826
  4216a4:	bl	401b80 <strcmp@plt>
  4216a8:	cbnz	w0, 4216b0 <printf@plt+0x1f9e0>
  4216ac:	b	421730 <printf@plt+0x1fa60>
  4216b0:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4216b4:	add	x8, x8, #0xbb0
  4216b8:	ldr	x8, [x8]
  4216bc:	cbz	x8, 42172c <printf@plt+0x1fa5c>
  4216c0:	ldur	x8, [x29, #-88]
  4216c4:	str	x8, [sp, #200]
  4216c8:	mov	x8, xzr
  4216cc:	mov	x0, x8
  4216d0:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  4216d4:	add	x1, x1, #0x5e0
  4216d8:	bl	4019f0 <strtok@plt>
  4216dc:	stur	x0, [x29, #-88]
  4216e0:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4216e4:	add	x8, x8, #0xbb0
  4216e8:	ldr	x8, [x8]
  4216ec:	ldr	x0, [sp, #200]
  4216f0:	ldur	x9, [x29, #-88]
  4216f4:	str	x0, [sp, #24]
  4216f8:	mov	x0, x9
  4216fc:	str	x8, [sp, #16]
  421700:	bl	420644 <printf@plt+0x1e974>
  421704:	str	x0, [sp, #8]
  421708:	b	42170c <printf@plt+0x1fa3c>
  42170c:	sub	x8, x29, #0x40
  421710:	ldr	x2, [x8, #8]
  421714:	ldur	w3, [x29, #-48]
  421718:	ldr	x0, [sp, #24]
  42171c:	ldr	x1, [sp, #8]
  421720:	ldr	x8, [sp, #16]
  421724:	blr	x8
  421728:	b	42172c <printf@plt+0x1fa5c>
  42172c:	b	420aa8 <printf@plt+0x1edd8>
  421730:	ldr	x8, [sp, #192]
  421734:	ldr	w9, [x8]
  421738:	cbnz	w9, 42176c <printf@plt+0x1fa9c>
  42173c:	sub	x0, x29, #0x40
  421740:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  421744:	add	x1, x1, #0xbf7
  421748:	ldr	x2, [sp, #160]
  42174c:	ldr	x3, [sp, #160]
  421750:	ldr	x4, [sp, #160]
  421754:	bl	41d690 <printf@plt+0x1b9c0>
  421758:	b	42175c <printf@plt+0x1fa8c>
  42175c:	stur	wzr, [x29, #-4]
  421760:	mov	w8, #0x1                   	// #1
  421764:	stur	w8, [x29, #-124]
  421768:	b	4218fc <printf@plt+0x1fc2c>
  42176c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421770:	add	x8, x8, #0xb54
  421774:	ldr	w9, [x8]
  421778:	cbnz	w9, 4217ac <printf@plt+0x1fadc>
  42177c:	sub	x0, x29, #0x40
  421780:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  421784:	add	x1, x1, #0xc0d
  421788:	ldr	x2, [sp, #160]
  42178c:	ldr	x3, [sp, #160]
  421790:	ldr	x4, [sp, #160]
  421794:	bl	41d690 <printf@plt+0x1b9c0>
  421798:	b	42179c <printf@plt+0x1facc>
  42179c:	stur	wzr, [x29, #-4]
  4217a0:	mov	w8, #0x1                   	// #1
  4217a4:	stur	w8, [x29, #-124]
  4217a8:	b	4218fc <printf@plt+0x1fc2c>
  4217ac:	ldr	x8, [sp, #176]
  4217b0:	ldr	x9, [x8]
  4217b4:	cbnz	x9, 4217e8 <printf@plt+0x1fb18>
  4217b8:	sub	x0, x29, #0x40
  4217bc:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4217c0:	add	x1, x1, #0xc29
  4217c4:	ldr	x2, [sp, #160]
  4217c8:	ldr	x3, [sp, #160]
  4217cc:	ldr	x4, [sp, #160]
  4217d0:	bl	41d690 <printf@plt+0x1b9c0>
  4217d4:	b	4217d8 <printf@plt+0x1fb08>
  4217d8:	stur	wzr, [x29, #-4]
  4217dc:	mov	w8, #0x1                   	// #1
  4217e0:	stur	w8, [x29, #-124]
  4217e4:	b	4218fc <printf@plt+0x1fc2c>
  4217e8:	ldr	x8, [sp, #168]
  4217ec:	ldr	x9, [x8]
  4217f0:	cbnz	x9, 421824 <printf@plt+0x1fb54>
  4217f4:	sub	x0, x29, #0x40
  4217f8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4217fc:	add	x1, x1, #0xc41
  421800:	ldr	x2, [sp, #160]
  421804:	ldr	x3, [sp, #160]
  421808:	ldr	x4, [sp, #160]
  42180c:	bl	41d690 <printf@plt+0x1b9c0>
  421810:	b	421814 <printf@plt+0x1fb44>
  421814:	stur	wzr, [x29, #-4]
  421818:	mov	w8, #0x1                   	// #1
  42181c:	stur	w8, [x29, #-124]
  421820:	b	4218fc <printf@plt+0x1fc2c>
  421824:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  421828:	add	x8, x8, #0x2f8
  42182c:	ldr	w9, [x8]
  421830:	cmp	w9, #0x1
  421834:	b.ge	421868 <printf@plt+0x1fb98>  // b.tcont
  421838:	sub	x0, x29, #0x40
  42183c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  421840:	add	x1, x1, #0xc59
  421844:	ldr	x2, [sp, #160]
  421848:	ldr	x3, [sp, #160]
  42184c:	ldr	x4, [sp, #160]
  421850:	bl	41d690 <printf@plt+0x1b9c0>
  421854:	b	421858 <printf@plt+0x1fb88>
  421858:	stur	wzr, [x29, #-4]
  42185c:	mov	w8, #0x1                   	// #1
  421860:	stur	w8, [x29, #-124]
  421864:	b	4218fc <printf@plt+0x1fc2c>
  421868:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  42186c:	add	x8, x8, #0x2f0
  421870:	ldr	w9, [x8]
  421874:	cmp	w9, #0x1
  421878:	b.ge	4218ac <printf@plt+0x1fbdc>  // b.tcont
  42187c:	sub	x0, x29, #0x40
  421880:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  421884:	add	x1, x1, #0xc6f
  421888:	ldr	x2, [sp, #160]
  42188c:	ldr	x3, [sp, #160]
  421890:	ldr	x4, [sp, #160]
  421894:	bl	41d690 <printf@plt+0x1b9c0>
  421898:	b	42189c <printf@plt+0x1fbcc>
  42189c:	stur	wzr, [x29, #-4]
  4218a0:	mov	w8, #0x1                   	// #1
  4218a4:	stur	w8, [x29, #-124]
  4218a8:	b	4218fc <printf@plt+0x1fc2c>
  4218ac:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4218b0:	add	x8, x8, #0x2f4
  4218b4:	ldr	w9, [x8]
  4218b8:	cmp	w9, #0x1
  4218bc:	b.ge	4218f0 <printf@plt+0x1fc20>  // b.tcont
  4218c0:	sub	x0, x29, #0x40
  4218c4:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4218c8:	add	x1, x1, #0xc7f
  4218cc:	ldr	x2, [sp, #160]
  4218d0:	ldr	x3, [sp, #160]
  4218d4:	ldr	x4, [sp, #160]
  4218d8:	bl	41d690 <printf@plt+0x1b9c0>
  4218dc:	b	4218e0 <printf@plt+0x1fc10>
  4218e0:	stur	wzr, [x29, #-4]
  4218e4:	mov	w8, #0x1                   	// #1
  4218e8:	stur	w8, [x29, #-124]
  4218ec:	b	4218fc <printf@plt+0x1fc2c>
  4218f0:	mov	w8, #0x1                   	// #1
  4218f4:	stur	w8, [x29, #-4]
  4218f8:	stur	w8, [x29, #-124]
  4218fc:	sub	x0, x29, #0x40
  421900:	adrp	x8, 41d000 <printf@plt+0x1b330>
  421904:	add	x8, x8, #0x410
  421908:	blr	x8
  42190c:	ldur	w0, [x29, #-4]
  421910:	add	sp, sp, #0x1f0
  421914:	ldr	x28, [sp, #16]
  421918:	ldp	x29, x30, [sp], #32
  42191c:	ret
  421920:	ldur	x0, [x29, #-72]
  421924:	bl	401c50 <_Unwind_Resume@plt>
  421928:	sub	sp, sp, #0x30
  42192c:	str	x0, [sp, #40]
  421930:	str	x1, [sp, #32]
  421934:	str	x2, [sp, #24]
  421938:	str	x3, [sp, #16]
  42193c:	str	w4, [sp, #12]
  421940:	add	sp, sp, #0x30
  421944:	ret
  421948:	sub	sp, sp, #0x10
  42194c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421950:	add	x8, x8, #0xbb0
  421954:	str	x0, [sp, #8]
  421958:	ldr	x9, [x8]
  42195c:	str	x9, [sp]
  421960:	ldr	x9, [sp, #8]
  421964:	str	x9, [x8]
  421968:	ldr	x0, [sp]
  42196c:	add	sp, sp, #0x10
  421970:	ret
  421974:	sub	sp, sp, #0x10
  421978:	str	w0, [sp, #12]
  42197c:	ldr	w8, [sp, #12]
  421980:	cmp	w8, #0x0
  421984:	cset	w8, lt  // lt = tstop
  421988:	mov	w9, #0x0                   	// #0
  42198c:	str	w9, [sp, #8]
  421990:	tbnz	w8, #0, 4219b4 <printf@plt+0x1fce4>
  421994:	ldrsw	x8, [sp, #12]
  421998:	adrp	x9, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  42199c:	add	x9, x9, #0xe08
  4219a0:	add	x8, x9, x8
  4219a4:	ldrb	w10, [x8]
  4219a8:	cmp	w10, #0x0
  4219ac:	cset	w10, ne  // ne = any
  4219b0:	str	w10, [sp, #8]
  4219b4:	ldr	w8, [sp, #8]
  4219b8:	and	w0, w8, #0x1
  4219bc:	add	sp, sp, #0x10
  4219c0:	ret
  4219c4:	sub	sp, sp, #0x10
  4219c8:	str	x0, [sp, #8]
  4219cc:	ldr	x8, [sp, #8]
  4219d0:	ldr	w0, [x8]
  4219d4:	add	sp, sp, #0x10
  4219d8:	ret
  4219dc:	sub	sp, sp, #0x10
  4219e0:	str	x0, [sp, #8]
  4219e4:	ldr	x8, [sp, #8]
  4219e8:	ldr	w0, [x8, #4]
  4219ec:	add	sp, sp, #0x10
  4219f0:	ret
  4219f4:	sub	sp, sp, #0x40
  4219f8:	stp	x29, x30, [sp, #48]
  4219fc:	add	x29, sp, #0x30
  421a00:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421a04:	add	x8, x8, #0xb54
  421a08:	stur	x0, [x29, #-16]
  421a0c:	stur	w1, [x29, #-20]
  421a10:	str	w2, [sp, #24]
  421a14:	ldur	x9, [x29, #-16]
  421a18:	ldr	w10, [x9, #56]
  421a1c:	str	x8, [sp, #16]
  421a20:	str	x9, [sp, #8]
  421a24:	cbz	w10, 421a4c <printf@plt+0x1fd7c>
  421a28:	ldur	w0, [x29, #-20]
  421a2c:	ldr	w1, [sp, #24]
  421a30:	ldr	x8, [sp, #16]
  421a34:	ldr	w2, [x8]
  421a38:	ldr	x9, [sp, #8]
  421a3c:	ldr	w3, [x9, #56]
  421a40:	bl	420720 <printf@plt+0x1ea50>
  421a44:	stur	w0, [x29, #-4]
  421a48:	b	421a8c <printf@plt+0x1fdbc>
  421a4c:	ldr	w8, [sp, #24]
  421a50:	ldr	x9, [sp, #16]
  421a54:	ldr	w10, [x9]
  421a58:	cmp	w8, w10
  421a5c:	b.ne	421a6c <printf@plt+0x1fd9c>  // b.any
  421a60:	ldur	w8, [x29, #-20]
  421a64:	str	w8, [sp, #4]
  421a68:	b	421a84 <printf@plt+0x1fdb4>
  421a6c:	ldur	w0, [x29, #-20]
  421a70:	ldr	w1, [sp, #24]
  421a74:	ldr	x8, [sp, #16]
  421a78:	ldr	w2, [x8]
  421a7c:	bl	420860 <printf@plt+0x1eb90>
  421a80:	str	w0, [sp, #4]
  421a84:	ldr	w8, [sp, #4]
  421a88:	stur	w8, [x29, #-4]
  421a8c:	ldur	w0, [x29, #-4]
  421a90:	ldp	x29, x30, [sp, #48]
  421a94:	add	sp, sp, #0x40
  421a98:	ret
  421a9c:	sub	sp, sp, #0x30
  421aa0:	stp	x29, x30, [sp, #32]
  421aa4:	add	x29, sp, #0x20
  421aa8:	mov	w8, #0x1f7                 	// #503
  421aac:	stur	x0, [x29, #-8]
  421ab0:	str	x1, [sp, #16]
  421ab4:	ldur	x0, [x29, #-8]
  421ab8:	str	w8, [sp, #8]
  421abc:	bl	4219c4 <printf@plt+0x1fcf4>
  421ac0:	ldr	x9, [sp, #16]
  421ac4:	str	w0, [sp, #4]
  421ac8:	mov	x0, x9
  421acc:	bl	4219c4 <printf@plt+0x1fcf4>
  421ad0:	ldr	w8, [sp, #4]
  421ad4:	add	w10, w0, w8, lsl #10
  421ad8:	ldr	w11, [sp, #8]
  421adc:	sdiv	w12, w10, w11
  421ae0:	mul	w12, w12, w11
  421ae4:	subs	w10, w10, w12
  421ae8:	str	w10, [sp, #12]
  421aec:	ldr	w10, [sp, #12]
  421af0:	cmp	w10, #0x0
  421af4:	cset	w10, ge  // ge = tcont
  421af8:	tbnz	w10, #0, 421b10 <printf@plt+0x1fe40>
  421afc:	ldr	w8, [sp, #12]
  421b00:	mov	w9, wzr
  421b04:	subs	w8, w9, w8
  421b08:	str	w8, [sp]
  421b0c:	b	421b18 <printf@plt+0x1fe48>
  421b10:	ldr	w8, [sp, #12]
  421b14:	str	w8, [sp]
  421b18:	ldr	w8, [sp]
  421b1c:	mov	w0, w8
  421b20:	ldp	x29, x30, [sp, #32]
  421b24:	add	sp, sp, #0x30
  421b28:	ret
  421b2c:	sub	sp, sp, #0x20
  421b30:	stp	x29, x30, [sp, #16]
  421b34:	add	x29, sp, #0x10
  421b38:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421b3c:	add	x8, x8, #0xb40
  421b40:	str	x0, [sp, #8]
  421b44:	ldr	x1, [sp, #8]
  421b48:	mov	x0, x8
  421b4c:	bl	42600c <_ZdlPvm@@Base+0x754>
  421b50:	ldp	x29, x30, [sp, #16]
  421b54:	add	sp, sp, #0x20
  421b58:	ret
  421b5c:	sub	sp, sp, #0x60
  421b60:	stp	x29, x30, [sp, #80]
  421b64:	add	x29, sp, #0x50
  421b68:	adrp	x8, 445000 <stderr@@GLIBC_2.17+0x10d0>
  421b6c:	add	x8, x8, #0xfc8
  421b70:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  421b74:	add	x9, x9, #0xd34
  421b78:	adrp	x10, 446000 <stderr@@GLIBC_2.17+0x20d0>
  421b7c:	add	x10, x10, #0xb40
  421b80:	stur	x0, [x29, #-8]
  421b84:	stur	x1, [x29, #-16]
  421b88:	ldur	x0, [x29, #-8]
  421b8c:	str	x8, [sp, #40]
  421b90:	str	x9, [sp, #32]
  421b94:	str	x10, [sp, #24]
  421b98:	bl	4018e0 <strlen@plt>
  421b9c:	ldr	x8, [sp, #40]
  421ba0:	ldr	x9, [x8]
  421ba4:	str	x0, [sp, #16]
  421ba8:	mov	x0, x9
  421bac:	bl	4018e0 <strlen@plt>
  421bb0:	ldr	x8, [sp, #16]
  421bb4:	add	x9, x8, x0
  421bb8:	add	x0, x9, #0x5
  421bbc:	bl	401880 <_Znam@plt>
  421bc0:	stur	x0, [x29, #-24]
  421bc4:	ldur	x0, [x29, #-24]
  421bc8:	ldr	x8, [sp, #40]
  421bcc:	ldr	x2, [x8]
  421bd0:	ldur	x3, [x29, #-8]
  421bd4:	ldr	x1, [sp, #32]
  421bd8:	bl	401a00 <sprintf@plt>
  421bdc:	ldur	x1, [x29, #-24]
  421be0:	ldur	x2, [x29, #-16]
  421be4:	ldr	x8, [sp, #24]
  421be8:	mov	x0, x8
  421bec:	bl	4261ac <_ZdlPvm@@Base+0x8f4>
  421bf0:	stur	x0, [x29, #-32]
  421bf4:	ldur	x8, [x29, #-24]
  421bf8:	str	x8, [sp, #8]
  421bfc:	cbz	x8, 421c08 <printf@plt+0x1ff38>
  421c00:	ldr	x0, [sp, #8]
  421c04:	bl	401b40 <_ZdaPv@plt>
  421c08:	ldur	x0, [x29, #-32]
  421c0c:	ldp	x29, x30, [sp, #80]
  421c10:	add	sp, sp, #0x60
  421c14:	ret
  421c18:	sub	sp, sp, #0xe0
  421c1c:	stp	x29, x30, [sp, #208]
  421c20:	add	x29, sp, #0xd0
  421c24:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  421c28:	add	x8, x8, #0xf30
  421c2c:	stur	w0, [x29, #-8]
  421c30:	stur	x1, [x29, #-16]
  421c34:	stur	x2, [x29, #-24]
  421c38:	stur	x3, [x29, #-32]
  421c3c:	stur	x4, [x29, #-40]
  421c40:	stur	w5, [x29, #-44]
  421c44:	stur	w6, [x29, #-48]
  421c48:	stur	x7, [x29, #-56]
  421c4c:	ldur	x9, [x29, #-56]
  421c50:	ldr	w10, [x9, #4]
  421c54:	stur	w10, [x29, #-60]
  421c58:	ldur	x9, [x29, #-24]
  421c5c:	ldrb	w10, [x9]
  421c60:	cmp	w10, #0x3a
  421c64:	str	x8, [sp, #40]
  421c68:	b.ne	421c70 <printf@plt+0x1ffa0>  // b.any
  421c6c:	stur	wzr, [x29, #-60]
  421c70:	ldur	w8, [x29, #-8]
  421c74:	cmp	w8, #0x1
  421c78:	b.ge	421c88 <printf@plt+0x1ffb8>  // b.tcont
  421c7c:	mov	w8, #0xffffffff            	// #-1
  421c80:	stur	w8, [x29, #-4]
  421c84:	b	422dd0 <printf@plt+0x21100>
  421c88:	ldur	x8, [x29, #-56]
  421c8c:	mov	x9, xzr
  421c90:	str	x9, [x8, #16]
  421c94:	ldur	x8, [x29, #-56]
  421c98:	ldr	w10, [x8]
  421c9c:	cbz	w10, 421cac <printf@plt+0x1ffdc>
  421ca0:	ldur	x8, [x29, #-56]
  421ca4:	ldr	w9, [x8, #24]
  421ca8:	cbnz	w9, 421cec <printf@plt+0x2001c>
  421cac:	ldur	x8, [x29, #-56]
  421cb0:	ldr	w9, [x8]
  421cb4:	cbnz	w9, 421cc4 <printf@plt+0x1fff4>
  421cb8:	ldur	x8, [x29, #-56]
  421cbc:	mov	w9, #0x1                   	// #1
  421cc0:	str	w9, [x8]
  421cc4:	ldur	w0, [x29, #-8]
  421cc8:	ldur	x1, [x29, #-16]
  421ccc:	ldur	x2, [x29, #-24]
  421cd0:	ldur	w3, [x29, #-48]
  421cd4:	ldur	x4, [x29, #-56]
  421cd8:	bl	422de0 <printf@plt+0x21110>
  421cdc:	stur	x0, [x29, #-24]
  421ce0:	ldur	x8, [x29, #-56]
  421ce4:	mov	w9, #0x1                   	// #1
  421ce8:	str	w9, [x8, #24]
  421cec:	ldur	x8, [x29, #-56]
  421cf0:	ldr	x8, [x8, #32]
  421cf4:	cbz	x8, 421d08 <printf@plt+0x20038>
  421cf8:	ldur	x8, [x29, #-56]
  421cfc:	ldr	x8, [x8, #32]
  421d00:	ldrb	w9, [x8]
  421d04:	cbnz	w9, 4220b8 <printf@plt+0x203e8>
  421d08:	ldur	x8, [x29, #-56]
  421d0c:	ldr	w9, [x8, #52]
  421d10:	ldur	x8, [x29, #-56]
  421d14:	ldr	w10, [x8]
  421d18:	cmp	w9, w10
  421d1c:	b.le	421d30 <printf@plt+0x20060>
  421d20:	ldur	x8, [x29, #-56]
  421d24:	ldr	w9, [x8]
  421d28:	ldur	x8, [x29, #-56]
  421d2c:	str	w9, [x8, #52]
  421d30:	ldur	x8, [x29, #-56]
  421d34:	ldr	w9, [x8, #48]
  421d38:	ldur	x8, [x29, #-56]
  421d3c:	ldr	w10, [x8]
  421d40:	cmp	w9, w10
  421d44:	b.le	421d58 <printf@plt+0x20088>
  421d48:	ldur	x8, [x29, #-56]
  421d4c:	ldr	w9, [x8]
  421d50:	ldur	x8, [x29, #-56]
  421d54:	str	w9, [x8, #48]
  421d58:	ldur	x8, [x29, #-56]
  421d5c:	ldr	w9, [x8, #40]
  421d60:	cmp	w9, #0x1
  421d64:	b.ne	421e80 <printf@plt+0x201b0>  // b.any
  421d68:	ldur	x8, [x29, #-56]
  421d6c:	ldr	w9, [x8, #48]
  421d70:	ldur	x8, [x29, #-56]
  421d74:	ldr	w10, [x8, #52]
  421d78:	cmp	w9, w10
  421d7c:	b.eq	421da8 <printf@plt+0x200d8>  // b.none
  421d80:	ldur	x8, [x29, #-56]
  421d84:	ldr	w9, [x8, #52]
  421d88:	ldur	x8, [x29, #-56]
  421d8c:	ldr	w10, [x8]
  421d90:	cmp	w9, w10
  421d94:	b.eq	421da8 <printf@plt+0x200d8>  // b.none
  421d98:	ldur	x0, [x29, #-16]
  421d9c:	ldur	x1, [x29, #-56]
  421da0:	bl	422ef0 <printf@plt+0x21220>
  421da4:	b	421dd0 <printf@plt+0x20100>
  421da8:	ldur	x8, [x29, #-56]
  421dac:	ldr	w9, [x8, #52]
  421db0:	ldur	x8, [x29, #-56]
  421db4:	ldr	w10, [x8]
  421db8:	cmp	w9, w10
  421dbc:	b.eq	421dd0 <printf@plt+0x20100>  // b.none
  421dc0:	ldur	x8, [x29, #-56]
  421dc4:	ldr	w9, [x8]
  421dc8:	ldur	x8, [x29, #-56]
  421dcc:	str	w9, [x8, #48]
  421dd0:	ldur	x8, [x29, #-56]
  421dd4:	ldr	w9, [x8]
  421dd8:	ldur	w10, [x29, #-8]
  421ddc:	mov	w11, #0x0                   	// #0
  421de0:	cmp	w9, w10
  421de4:	str	w11, [sp, #36]
  421de8:	b.ge	421e50 <printf@plt+0x20180>  // b.tcont
  421dec:	ldur	x8, [x29, #-16]
  421df0:	ldur	x9, [x29, #-56]
  421df4:	ldrsw	x9, [x9]
  421df8:	mov	x10, #0x8                   	// #8
  421dfc:	mul	x9, x10, x9
  421e00:	add	x8, x8, x9
  421e04:	ldr	x8, [x8]
  421e08:	ldrb	w11, [x8]
  421e0c:	mov	w12, #0x1                   	// #1
  421e10:	cmp	w11, #0x2d
  421e14:	str	w12, [sp, #32]
  421e18:	b.ne	421e48 <printf@plt+0x20178>  // b.any
  421e1c:	ldur	x8, [x29, #-16]
  421e20:	ldur	x9, [x29, #-56]
  421e24:	ldrsw	x9, [x9]
  421e28:	mov	x10, #0x8                   	// #8
  421e2c:	mul	x9, x10, x9
  421e30:	add	x8, x8, x9
  421e34:	ldr	x8, [x8]
  421e38:	ldrb	w11, [x8, #1]
  421e3c:	cmp	w11, #0x0
  421e40:	cset	w11, eq  // eq = none
  421e44:	str	w11, [sp, #32]
  421e48:	ldr	w8, [sp, #32]
  421e4c:	str	w8, [sp, #36]
  421e50:	ldr	w8, [sp, #36]
  421e54:	tbnz	w8, #0, 421e5c <printf@plt+0x2018c>
  421e58:	b	421e70 <printf@plt+0x201a0>
  421e5c:	ldur	x8, [x29, #-56]
  421e60:	ldr	w9, [x8]
  421e64:	add	w9, w9, #0x1
  421e68:	str	w9, [x8]
  421e6c:	b	421dd0 <printf@plt+0x20100>
  421e70:	ldur	x8, [x29, #-56]
  421e74:	ldr	w9, [x8]
  421e78:	ldur	x8, [x29, #-56]
  421e7c:	str	w9, [x8, #52]
  421e80:	ldur	x8, [x29, #-56]
  421e84:	ldr	w9, [x8]
  421e88:	ldur	w10, [x29, #-8]
  421e8c:	cmp	w9, w10
  421e90:	b.eq	421f50 <printf@plt+0x20280>  // b.none
  421e94:	ldur	x8, [x29, #-16]
  421e98:	ldur	x9, [x29, #-56]
  421e9c:	ldrsw	x9, [x9]
  421ea0:	mov	x10, #0x8                   	// #8
  421ea4:	mul	x9, x10, x9
  421ea8:	add	x8, x8, x9
  421eac:	ldr	x0, [x8]
  421eb0:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x4748>
  421eb4:	add	x1, x1, #0x971
  421eb8:	bl	401b80 <strcmp@plt>
  421ebc:	cbnz	w0, 421f50 <printf@plt+0x20280>
  421ec0:	ldur	x8, [x29, #-56]
  421ec4:	ldr	w9, [x8]
  421ec8:	add	w9, w9, #0x1
  421ecc:	str	w9, [x8]
  421ed0:	ldur	x8, [x29, #-56]
  421ed4:	ldr	w9, [x8, #48]
  421ed8:	ldur	x8, [x29, #-56]
  421edc:	ldr	w10, [x8, #52]
  421ee0:	cmp	w9, w10
  421ee4:	b.eq	421f10 <printf@plt+0x20240>  // b.none
  421ee8:	ldur	x8, [x29, #-56]
  421eec:	ldr	w9, [x8, #52]
  421ef0:	ldur	x8, [x29, #-56]
  421ef4:	ldr	w10, [x8]
  421ef8:	cmp	w9, w10
  421efc:	b.eq	421f10 <printf@plt+0x20240>  // b.none
  421f00:	ldur	x0, [x29, #-16]
  421f04:	ldur	x1, [x29, #-56]
  421f08:	bl	422ef0 <printf@plt+0x21220>
  421f0c:	b	421f38 <printf@plt+0x20268>
  421f10:	ldur	x8, [x29, #-56]
  421f14:	ldr	w9, [x8, #48]
  421f18:	ldur	x8, [x29, #-56]
  421f1c:	ldr	w10, [x8, #52]
  421f20:	cmp	w9, w10
  421f24:	b.ne	421f38 <printf@plt+0x20268>  // b.any
  421f28:	ldur	x8, [x29, #-56]
  421f2c:	ldr	w9, [x8]
  421f30:	ldur	x8, [x29, #-56]
  421f34:	str	w9, [x8, #48]
  421f38:	ldur	w8, [x29, #-8]
  421f3c:	ldur	x9, [x29, #-56]
  421f40:	str	w8, [x9, #52]
  421f44:	ldur	w8, [x29, #-8]
  421f48:	ldur	x9, [x29, #-56]
  421f4c:	str	w8, [x9]
  421f50:	ldur	x8, [x29, #-56]
  421f54:	ldr	w9, [x8]
  421f58:	ldur	w10, [x29, #-8]
  421f5c:	cmp	w9, w10
  421f60:	b.ne	421f98 <printf@plt+0x202c8>  // b.any
  421f64:	ldur	x8, [x29, #-56]
  421f68:	ldr	w9, [x8, #48]
  421f6c:	ldur	x8, [x29, #-56]
  421f70:	ldr	w10, [x8, #52]
  421f74:	cmp	w9, w10
  421f78:	b.eq	421f8c <printf@plt+0x202bc>  // b.none
  421f7c:	ldur	x8, [x29, #-56]
  421f80:	ldr	w9, [x8, #48]
  421f84:	ldur	x8, [x29, #-56]
  421f88:	str	w9, [x8]
  421f8c:	mov	w8, #0xffffffff            	// #-1
  421f90:	stur	w8, [x29, #-4]
  421f94:	b	422dd0 <printf@plt+0x21100>
  421f98:	ldur	x8, [x29, #-16]
  421f9c:	ldur	x9, [x29, #-56]
  421fa0:	ldrsw	x9, [x9]
  421fa4:	mov	x10, #0x8                   	// #8
  421fa8:	mul	x9, x10, x9
  421fac:	add	x8, x8, x9
  421fb0:	ldr	x8, [x8]
  421fb4:	ldrb	w11, [x8]
  421fb8:	cmp	w11, #0x2d
  421fbc:	b.ne	421fe4 <printf@plt+0x20314>  // b.any
  421fc0:	ldur	x8, [x29, #-16]
  421fc4:	ldur	x9, [x29, #-56]
  421fc8:	ldrsw	x9, [x9]
  421fcc:	mov	x10, #0x8                   	// #8
  421fd0:	mul	x9, x10, x9
  421fd4:	add	x8, x8, x9
  421fd8:	ldr	x8, [x8]
  421fdc:	ldrb	w11, [x8, #1]
  421fe0:	cbnz	w11, 422038 <printf@plt+0x20368>
  421fe4:	ldur	x8, [x29, #-56]
  421fe8:	ldr	w9, [x8, #40]
  421fec:	cbnz	w9, 421ffc <printf@plt+0x2032c>
  421ff0:	mov	w8, #0xffffffff            	// #-1
  421ff4:	stur	w8, [x29, #-4]
  421ff8:	b	422dd0 <printf@plt+0x21100>
  421ffc:	ldur	x8, [x29, #-16]
  422000:	ldur	x9, [x29, #-56]
  422004:	ldrsw	x10, [x9]
  422008:	mov	w11, w10
  42200c:	mov	w12, #0x1                   	// #1
  422010:	add	w11, w11, #0x1
  422014:	str	w11, [x9]
  422018:	mov	x9, #0x8                   	// #8
  42201c:	mul	x9, x9, x10
  422020:	add	x8, x8, x9
  422024:	ldr	x8, [x8]
  422028:	ldur	x9, [x29, #-56]
  42202c:	str	x8, [x9, #16]
  422030:	stur	w12, [x29, #-4]
  422034:	b	422dd0 <printf@plt+0x21100>
  422038:	ldur	x8, [x29, #-16]
  42203c:	ldur	x9, [x29, #-56]
  422040:	ldrsw	x9, [x9]
  422044:	mov	x10, #0x8                   	// #8
  422048:	mul	x9, x10, x9
  42204c:	add	x8, x8, x9
  422050:	ldr	x8, [x8]
  422054:	add	x8, x8, #0x1
  422058:	ldur	x9, [x29, #-32]
  42205c:	mov	w11, #0x0                   	// #0
  422060:	str	x8, [sp, #24]
  422064:	str	w11, [sp, #20]
  422068:	cbz	x9, 422098 <printf@plt+0x203c8>
  42206c:	ldur	x8, [x29, #-16]
  422070:	ldur	x9, [x29, #-56]
  422074:	ldrsw	x9, [x9]
  422078:	mov	x10, #0x8                   	// #8
  42207c:	mul	x9, x10, x9
  422080:	add	x8, x8, x9
  422084:	ldr	x8, [x8]
  422088:	ldrb	w11, [x8, #1]
  42208c:	cmp	w11, #0x2d
  422090:	cset	w11, eq  // eq = none
  422094:	str	w11, [sp, #20]
  422098:	ldr	w8, [sp, #20]
  42209c:	and	w8, w8, #0x1
  4220a0:	mov	w0, w8
  4220a4:	sxtw	x9, w0
  4220a8:	ldr	x10, [sp, #24]
  4220ac:	add	x9, x10, x9
  4220b0:	ldur	x11, [x29, #-56]
  4220b4:	str	x9, [x11, #32]
  4220b8:	ldur	x8, [x29, #-32]
  4220bc:	cbz	x8, 4226fc <printf@plt+0x20a2c>
  4220c0:	ldur	x8, [x29, #-16]
  4220c4:	ldur	x9, [x29, #-56]
  4220c8:	ldrsw	x9, [x9]
  4220cc:	mov	x10, #0x8                   	// #8
  4220d0:	mul	x9, x10, x9
  4220d4:	add	x8, x8, x9
  4220d8:	ldr	x8, [x8]
  4220dc:	ldrb	w11, [x8, #1]
  4220e0:	cmp	w11, #0x2d
  4220e4:	b.eq	422140 <printf@plt+0x20470>  // b.none
  4220e8:	ldur	w8, [x29, #-44]
  4220ec:	cbz	w8, 4226fc <printf@plt+0x20a2c>
  4220f0:	ldur	x8, [x29, #-16]
  4220f4:	ldur	x9, [x29, #-56]
  4220f8:	ldrsw	x9, [x9]
  4220fc:	mov	x10, #0x8                   	// #8
  422100:	mul	x9, x10, x9
  422104:	add	x8, x8, x9
  422108:	ldr	x8, [x8]
  42210c:	ldrb	w11, [x8, #2]
  422110:	cbnz	w11, 422140 <printf@plt+0x20470>
  422114:	ldur	x0, [x29, #-24]
  422118:	ldur	x8, [x29, #-16]
  42211c:	ldur	x9, [x29, #-56]
  422120:	ldrsw	x9, [x9]
  422124:	mov	x10, #0x8                   	// #8
  422128:	mul	x9, x10, x9
  42212c:	add	x8, x8, x9
  422130:	ldr	x8, [x8]
  422134:	ldrb	w1, [x8, #1]
  422138:	bl	4019a0 <strchr@plt>
  42213c:	cbnz	x0, 4226fc <printf@plt+0x20a2c>
  422140:	mov	x8, xzr
  422144:	stur	x8, [x29, #-88]
  422148:	stur	wzr, [x29, #-92]
  42214c:	stur	wzr, [x29, #-96]
  422150:	mov	w9, #0xffffffff            	// #-1
  422154:	stur	w9, [x29, #-100]
  422158:	ldur	x8, [x29, #-56]
  42215c:	ldr	x8, [x8, #32]
  422160:	stur	x8, [x29, #-72]
  422164:	ldur	x8, [x29, #-72]
  422168:	ldrb	w9, [x8]
  42216c:	mov	w10, #0x0                   	// #0
  422170:	str	w10, [sp, #16]
  422174:	cbz	w9, 42218c <printf@plt+0x204bc>
  422178:	ldur	x8, [x29, #-72]
  42217c:	ldrb	w9, [x8]
  422180:	cmp	w9, #0x3d
  422184:	cset	w9, ne  // ne = any
  422188:	str	w9, [sp, #16]
  42218c:	ldr	w8, [sp, #16]
  422190:	tbnz	w8, #0, 422198 <printf@plt+0x204c8>
  422194:	b	4221a8 <printf@plt+0x204d8>
  422198:	ldur	x8, [x29, #-72]
  42219c:	add	x8, x8, #0x1
  4221a0:	stur	x8, [x29, #-72]
  4221a4:	b	422164 <printf@plt+0x20494>
  4221a8:	ldur	x8, [x29, #-32]
  4221ac:	stur	x8, [x29, #-80]
  4221b0:	str	wzr, [sp, #104]
  4221b4:	ldur	x8, [x29, #-80]
  4221b8:	ldr	x8, [x8]
  4221bc:	cbz	x8, 4222c0 <printf@plt+0x205f0>
  4221c0:	ldur	x8, [x29, #-80]
  4221c4:	ldr	x0, [x8]
  4221c8:	ldur	x8, [x29, #-56]
  4221cc:	ldr	x1, [x8, #32]
  4221d0:	ldur	x8, [x29, #-72]
  4221d4:	ldur	x9, [x29, #-56]
  4221d8:	ldr	x9, [x9, #32]
  4221dc:	subs	x2, x8, x9
  4221e0:	bl	401a90 <strncmp@plt>
  4221e4:	cbnz	w0, 4222a4 <printf@plt+0x205d4>
  4221e8:	ldur	x8, [x29, #-72]
  4221ec:	ldur	x9, [x29, #-56]
  4221f0:	ldr	x9, [x9, #32]
  4221f4:	subs	x8, x8, x9
  4221f8:	ldur	x9, [x29, #-80]
  4221fc:	ldr	x0, [x9]
  422200:	str	w8, [sp, #12]
  422204:	bl	4018e0 <strlen@plt>
  422208:	ldr	w8, [sp, #12]
  42220c:	cmp	w8, w0
  422210:	b.ne	422230 <printf@plt+0x20560>  // b.any
  422214:	ldur	x8, [x29, #-80]
  422218:	stur	x8, [x29, #-88]
  42221c:	ldr	w9, [sp, #104]
  422220:	stur	w9, [x29, #-100]
  422224:	mov	w9, #0x1                   	// #1
  422228:	stur	w9, [x29, #-92]
  42222c:	b	4222c0 <printf@plt+0x205f0>
  422230:	ldur	x8, [x29, #-88]
  422234:	cbnz	x8, 42224c <printf@plt+0x2057c>
  422238:	ldur	x8, [x29, #-80]
  42223c:	stur	x8, [x29, #-88]
  422240:	ldr	w9, [sp, #104]
  422244:	stur	w9, [x29, #-100]
  422248:	b	4222a4 <printf@plt+0x205d4>
  42224c:	ldur	w8, [x29, #-44]
  422250:	cbnz	w8, 42229c <printf@plt+0x205cc>
  422254:	ldur	x8, [x29, #-88]
  422258:	ldr	w9, [x8, #8]
  42225c:	ldur	x8, [x29, #-80]
  422260:	ldr	w10, [x8, #8]
  422264:	cmp	w9, w10
  422268:	b.ne	42229c <printf@plt+0x205cc>  // b.any
  42226c:	ldur	x8, [x29, #-88]
  422270:	ldr	x8, [x8, #16]
  422274:	ldur	x9, [x29, #-80]
  422278:	ldr	x9, [x9, #16]
  42227c:	cmp	x8, x9
  422280:	b.ne	42229c <printf@plt+0x205cc>  // b.any
  422284:	ldur	x8, [x29, #-88]
  422288:	ldr	w9, [x8, #24]
  42228c:	ldur	x8, [x29, #-80]
  422290:	ldr	w10, [x8, #24]
  422294:	cmp	w9, w10
  422298:	b.eq	4222a4 <printf@plt+0x205d4>  // b.none
  42229c:	mov	w8, #0x1                   	// #1
  4222a0:	stur	w8, [x29, #-96]
  4222a4:	ldur	x8, [x29, #-80]
  4222a8:	add	x8, x8, #0x20
  4222ac:	stur	x8, [x29, #-80]
  4222b0:	ldr	w9, [sp, #104]
  4222b4:	add	w9, w9, #0x1
  4222b8:	str	w9, [sp, #104]
  4222bc:	b	4221b4 <printf@plt+0x204e4>
  4222c0:	ldur	w8, [x29, #-96]
  4222c4:	cbz	w8, 422350 <printf@plt+0x20680>
  4222c8:	ldur	w8, [x29, #-92]
  4222cc:	cbnz	w8, 422350 <printf@plt+0x20680>
  4222d0:	ldur	w8, [x29, #-60]
  4222d4:	cbz	w8, 422310 <printf@plt+0x20640>
  4222d8:	ldr	x8, [sp, #40]
  4222dc:	ldr	x0, [x8]
  4222e0:	ldur	x9, [x29, #-16]
  4222e4:	ldr	x2, [x9]
  4222e8:	ldur	x9, [x29, #-16]
  4222ec:	ldur	x10, [x29, #-56]
  4222f0:	ldrsw	x10, [x10]
  4222f4:	mov	x11, #0x8                   	// #8
  4222f8:	mul	x10, x11, x10
  4222fc:	add	x9, x9, x10
  422300:	ldr	x3, [x9]
  422304:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422308:	add	x1, x1, #0xd3d
  42230c:	bl	4018f0 <fprintf@plt>
  422310:	ldur	x8, [x29, #-56]
  422314:	ldr	x0, [x8, #32]
  422318:	bl	4018e0 <strlen@plt>
  42231c:	ldur	x8, [x29, #-56]
  422320:	ldr	x9, [x8, #32]
  422324:	add	x9, x9, x0
  422328:	str	x9, [x8, #32]
  42232c:	ldur	x8, [x29, #-56]
  422330:	ldr	w10, [x8]
  422334:	add	w10, w10, #0x1
  422338:	str	w10, [x8]
  42233c:	ldur	x8, [x29, #-56]
  422340:	str	wzr, [x8, #8]
  422344:	mov	w10, #0x3f                  	// #63
  422348:	stur	w10, [x29, #-4]
  42234c:	b	422dd0 <printf@plt+0x21100>
  422350:	ldur	x8, [x29, #-88]
  422354:	cbz	x8, 4225e4 <printf@plt+0x20914>
  422358:	ldur	w8, [x29, #-100]
  42235c:	str	w8, [sp, #104]
  422360:	ldur	x9, [x29, #-56]
  422364:	ldr	w8, [x9]
  422368:	add	w8, w8, #0x1
  42236c:	str	w8, [x9]
  422370:	ldur	x9, [x29, #-72]
  422374:	ldrb	w8, [x9]
  422378:	cbz	w8, 42248c <printf@plt+0x207bc>
  42237c:	ldur	x8, [x29, #-88]
  422380:	ldr	w9, [x8, #8]
  422384:	cbz	w9, 42239c <printf@plt+0x206cc>
  422388:	ldur	x8, [x29, #-72]
  42238c:	add	x8, x8, #0x1
  422390:	ldur	x9, [x29, #-56]
  422394:	str	x8, [x9, #16]
  422398:	b	422488 <printf@plt+0x207b8>
  42239c:	ldur	w8, [x29, #-60]
  4223a0:	cbz	w8, 422450 <printf@plt+0x20780>
  4223a4:	ldur	x8, [x29, #-16]
  4223a8:	ldur	x9, [x29, #-56]
  4223ac:	ldr	w10, [x9]
  4223b0:	subs	w10, w10, #0x1
  4223b4:	mov	w0, w10
  4223b8:	sxtw	x9, w0
  4223bc:	mov	x11, #0x8                   	// #8
  4223c0:	mul	x9, x11, x9
  4223c4:	add	x8, x8, x9
  4223c8:	ldr	x8, [x8]
  4223cc:	ldrb	w10, [x8, #1]
  4223d0:	cmp	w10, #0x2d
  4223d4:	b.ne	422400 <printf@plt+0x20730>  // b.any
  4223d8:	ldr	x8, [sp, #40]
  4223dc:	ldr	x0, [x8]
  4223e0:	ldur	x9, [x29, #-16]
  4223e4:	ldr	x2, [x9]
  4223e8:	ldur	x9, [x29, #-88]
  4223ec:	ldr	x3, [x9]
  4223f0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4223f4:	add	x1, x1, #0xd5b
  4223f8:	bl	4018f0 <fprintf@plt>
  4223fc:	b	422450 <printf@plt+0x20780>
  422400:	ldr	x8, [sp, #40]
  422404:	ldr	x0, [x8]
  422408:	ldur	x9, [x29, #-16]
  42240c:	ldr	x2, [x9]
  422410:	ldur	x9, [x29, #-16]
  422414:	ldur	x10, [x29, #-56]
  422418:	ldr	w11, [x10]
  42241c:	subs	w11, w11, #0x1
  422420:	mov	w1, w11
  422424:	sxtw	x10, w1
  422428:	mov	x12, #0x8                   	// #8
  42242c:	mul	x10, x12, x10
  422430:	add	x9, x9, x10
  422434:	ldr	x9, [x9]
  422438:	ldrb	w3, [x9]
  42243c:	ldur	x9, [x29, #-88]
  422440:	ldr	x4, [x9]
  422444:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422448:	add	x1, x1, #0xd88
  42244c:	bl	4018f0 <fprintf@plt>
  422450:	ldur	x8, [x29, #-56]
  422454:	ldr	x0, [x8, #32]
  422458:	bl	4018e0 <strlen@plt>
  42245c:	ldur	x8, [x29, #-56]
  422460:	ldr	x9, [x8, #32]
  422464:	add	x9, x9, x0
  422468:	str	x9, [x8, #32]
  42246c:	ldur	x8, [x29, #-88]
  422470:	ldr	w10, [x8, #24]
  422474:	ldur	x8, [x29, #-56]
  422478:	str	w10, [x8, #8]
  42247c:	mov	w10, #0x3f                  	// #63
  422480:	stur	w10, [x29, #-4]
  422484:	b	422dd0 <printf@plt+0x21100>
  422488:	b	42257c <printf@plt+0x208ac>
  42248c:	ldur	x8, [x29, #-88]
  422490:	ldr	w9, [x8, #8]
  422494:	cmp	w9, #0x1
  422498:	b.ne	42257c <printf@plt+0x208ac>  // b.any
  42249c:	ldur	x8, [x29, #-56]
  4224a0:	ldr	w9, [x8]
  4224a4:	ldur	w10, [x29, #-8]
  4224a8:	cmp	w9, w10
  4224ac:	b.ge	4224e4 <printf@plt+0x20814>  // b.tcont
  4224b0:	ldur	x8, [x29, #-16]
  4224b4:	ldur	x9, [x29, #-56]
  4224b8:	ldrsw	x10, [x9]
  4224bc:	mov	w11, w10
  4224c0:	add	w11, w11, #0x1
  4224c4:	str	w11, [x9]
  4224c8:	mov	x9, #0x8                   	// #8
  4224cc:	mul	x9, x9, x10
  4224d0:	add	x8, x8, x9
  4224d4:	ldr	x8, [x8]
  4224d8:	ldur	x9, [x29, #-56]
  4224dc:	str	x8, [x9, #16]
  4224e0:	b	42257c <printf@plt+0x208ac>
  4224e4:	ldur	w8, [x29, #-60]
  4224e8:	cbz	w8, 422530 <printf@plt+0x20860>
  4224ec:	ldr	x8, [sp, #40]
  4224f0:	ldr	x0, [x8]
  4224f4:	ldur	x9, [x29, #-16]
  4224f8:	ldr	x2, [x9]
  4224fc:	ldur	x9, [x29, #-16]
  422500:	ldur	x10, [x29, #-56]
  422504:	ldr	w11, [x10]
  422508:	subs	w11, w11, #0x1
  42250c:	mov	w1, w11
  422510:	sxtw	x10, w1
  422514:	mov	x12, #0x8                   	// #8
  422518:	mul	x10, x12, x10
  42251c:	add	x9, x9, x10
  422520:	ldr	x3, [x9]
  422524:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422528:	add	x1, x1, #0xdb5
  42252c:	bl	4018f0 <fprintf@plt>
  422530:	ldur	x8, [x29, #-56]
  422534:	ldr	x0, [x8, #32]
  422538:	bl	4018e0 <strlen@plt>
  42253c:	ldur	x8, [x29, #-56]
  422540:	ldr	x9, [x8, #32]
  422544:	add	x9, x9, x0
  422548:	str	x9, [x8, #32]
  42254c:	ldur	x8, [x29, #-88]
  422550:	ldr	w10, [x8, #24]
  422554:	ldur	x8, [x29, #-56]
  422558:	str	w10, [x8, #8]
  42255c:	ldur	x8, [x29, #-24]
  422560:	ldrb	w10, [x8]
  422564:	mov	w11, #0x3a                  	// #58
  422568:	mov	w12, #0x3f                  	// #63
  42256c:	cmp	w10, #0x3a
  422570:	csel	w10, w11, w12, eq  // eq = none
  422574:	stur	w10, [x29, #-4]
  422578:	b	422dd0 <printf@plt+0x21100>
  42257c:	ldur	x8, [x29, #-56]
  422580:	ldr	x0, [x8, #32]
  422584:	bl	4018e0 <strlen@plt>
  422588:	ldur	x8, [x29, #-56]
  42258c:	ldr	x9, [x8, #32]
  422590:	add	x9, x9, x0
  422594:	str	x9, [x8, #32]
  422598:	ldur	x8, [x29, #-40]
  42259c:	cbz	x8, 4225ac <printf@plt+0x208dc>
  4225a0:	ldr	w8, [sp, #104]
  4225a4:	ldur	x9, [x29, #-40]
  4225a8:	str	w8, [x9]
  4225ac:	ldur	x8, [x29, #-88]
  4225b0:	ldr	x8, [x8, #16]
  4225b4:	cbz	x8, 4225d4 <printf@plt+0x20904>
  4225b8:	ldur	x8, [x29, #-88]
  4225bc:	ldr	w9, [x8, #24]
  4225c0:	ldur	x8, [x29, #-88]
  4225c4:	ldr	x8, [x8, #16]
  4225c8:	str	w9, [x8]
  4225cc:	stur	wzr, [x29, #-4]
  4225d0:	b	422dd0 <printf@plt+0x21100>
  4225d4:	ldur	x8, [x29, #-88]
  4225d8:	ldr	w9, [x8, #24]
  4225dc:	stur	w9, [x29, #-4]
  4225e0:	b	422dd0 <printf@plt+0x21100>
  4225e4:	ldur	w8, [x29, #-44]
  4225e8:	cbz	w8, 42262c <printf@plt+0x2095c>
  4225ec:	ldur	x8, [x29, #-16]
  4225f0:	ldur	x9, [x29, #-56]
  4225f4:	ldrsw	x9, [x9]
  4225f8:	mov	x10, #0x8                   	// #8
  4225fc:	mul	x9, x10, x9
  422600:	add	x8, x8, x9
  422604:	ldr	x8, [x8]
  422608:	ldrb	w11, [x8, #1]
  42260c:	cmp	w11, #0x2d
  422610:	b.eq	42262c <printf@plt+0x2095c>  // b.none
  422614:	ldur	x0, [x29, #-24]
  422618:	ldur	x8, [x29, #-56]
  42261c:	ldr	x8, [x8, #32]
  422620:	ldrb	w1, [x8]
  422624:	bl	4019a0 <strchr@plt>
  422628:	cbnz	x0, 4226fc <printf@plt+0x20a2c>
  42262c:	ldur	w8, [x29, #-60]
  422630:	cbz	w8, 4226c8 <printf@plt+0x209f8>
  422634:	ldur	x8, [x29, #-16]
  422638:	ldur	x9, [x29, #-56]
  42263c:	ldrsw	x9, [x9]
  422640:	mov	x10, #0x8                   	// #8
  422644:	mul	x9, x10, x9
  422648:	add	x8, x8, x9
  42264c:	ldr	x8, [x8]
  422650:	ldrb	w11, [x8, #1]
  422654:	cmp	w11, #0x2d
  422658:	b.ne	422684 <printf@plt+0x209b4>  // b.any
  42265c:	ldr	x8, [sp, #40]
  422660:	ldr	x0, [x8]
  422664:	ldur	x9, [x29, #-16]
  422668:	ldr	x2, [x9]
  42266c:	ldur	x9, [x29, #-56]
  422670:	ldr	x3, [x9, #32]
  422674:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422678:	add	x1, x1, #0xddb
  42267c:	bl	4018f0 <fprintf@plt>
  422680:	b	4226c8 <printf@plt+0x209f8>
  422684:	ldr	x8, [sp, #40]
  422688:	ldr	x0, [x8]
  42268c:	ldur	x9, [x29, #-16]
  422690:	ldr	x2, [x9]
  422694:	ldur	x9, [x29, #-16]
  422698:	ldur	x10, [x29, #-56]
  42269c:	ldrsw	x10, [x10]
  4226a0:	mov	x11, #0x8                   	// #8
  4226a4:	mul	x10, x11, x10
  4226a8:	add	x9, x9, x10
  4226ac:	ldr	x9, [x9]
  4226b0:	ldrb	w3, [x9]
  4226b4:	ldur	x9, [x29, #-56]
  4226b8:	ldr	x4, [x9, #32]
  4226bc:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4226c0:	add	x1, x1, #0xdfb
  4226c4:	bl	4018f0 <fprintf@plt>
  4226c8:	ldur	x8, [x29, #-56]
  4226cc:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  4226d0:	add	x9, x9, #0x5e1
  4226d4:	str	x9, [x8, #32]
  4226d8:	ldur	x8, [x29, #-56]
  4226dc:	ldr	w10, [x8]
  4226e0:	add	w10, w10, #0x1
  4226e4:	str	w10, [x8]
  4226e8:	ldur	x8, [x29, #-56]
  4226ec:	str	wzr, [x8, #8]
  4226f0:	mov	w10, #0x3f                  	// #63
  4226f4:	stur	w10, [x29, #-4]
  4226f8:	b	422dd0 <printf@plt+0x21100>
  4226fc:	ldur	x8, [x29, #-56]
  422700:	ldr	x9, [x8, #32]
  422704:	add	x10, x9, #0x1
  422708:	str	x10, [x8, #32]
  42270c:	ldrb	w11, [x9]
  422710:	strb	w11, [sp, #103]
  422714:	ldur	x0, [x29, #-24]
  422718:	ldrb	w1, [sp, #103]
  42271c:	bl	4019a0 <strchr@plt>
  422720:	str	x0, [sp, #88]
  422724:	ldur	x8, [x29, #-56]
  422728:	ldr	x8, [x8, #32]
  42272c:	ldrb	w11, [x8]
  422730:	cbnz	w11, 422744 <printf@plt+0x20a74>
  422734:	ldur	x8, [x29, #-56]
  422738:	ldr	w9, [x8]
  42273c:	add	w9, w9, #0x1
  422740:	str	w9, [x8]
  422744:	ldr	x8, [sp, #88]
  422748:	cbz	x8, 422758 <printf@plt+0x20a88>
  42274c:	ldrb	w8, [sp, #103]
  422750:	cmp	w8, #0x3a
  422754:	b.ne	4227c8 <printf@plt+0x20af8>  // b.any
  422758:	ldur	w8, [x29, #-60]
  42275c:	cbz	w8, 4227b0 <printf@plt+0x20ae0>
  422760:	ldur	x8, [x29, #-56]
  422764:	ldr	w9, [x8, #44]
  422768:	cbz	w9, 422790 <printf@plt+0x20ac0>
  42276c:	ldr	x8, [sp, #40]
  422770:	ldr	x0, [x8]
  422774:	ldur	x9, [x29, #-16]
  422778:	ldr	x2, [x9]
  42277c:	ldrb	w3, [sp, #103]
  422780:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422784:	add	x1, x1, #0xe1b
  422788:	bl	4018f0 <fprintf@plt>
  42278c:	b	4227b0 <printf@plt+0x20ae0>
  422790:	ldr	x8, [sp, #40]
  422794:	ldr	x0, [x8]
  422798:	ldur	x9, [x29, #-16]
  42279c:	ldr	x2, [x9]
  4227a0:	ldrb	w3, [sp, #103]
  4227a4:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4227a8:	add	x1, x1, #0xe35
  4227ac:	bl	4018f0 <fprintf@plt>
  4227b0:	ldrb	w8, [sp, #103]
  4227b4:	ldur	x9, [x29, #-56]
  4227b8:	str	w8, [x9, #8]
  4227bc:	mov	w8, #0x3f                  	// #63
  4227c0:	stur	w8, [x29, #-4]
  4227c4:	b	422dd0 <printf@plt+0x21100>
  4227c8:	ldr	x8, [sp, #88]
  4227cc:	ldrb	w9, [x8]
  4227d0:	cmp	w9, #0x57
  4227d4:	b.ne	422c78 <printf@plt+0x20fa8>  // b.any
  4227d8:	ldr	x8, [sp, #88]
  4227dc:	ldrb	w9, [x8, #1]
  4227e0:	cmp	w9, #0x3b
  4227e4:	b.ne	422c78 <printf@plt+0x20fa8>  // b.any
  4227e8:	mov	x8, xzr
  4227ec:	str	x8, [sp, #64]
  4227f0:	str	wzr, [sp, #60]
  4227f4:	str	wzr, [sp, #56]
  4227f8:	str	wzr, [sp, #52]
  4227fc:	ldur	x8, [x29, #-56]
  422800:	ldr	x8, [x8, #32]
  422804:	ldrb	w9, [x8]
  422808:	cbz	w9, 422830 <printf@plt+0x20b60>
  42280c:	ldur	x8, [x29, #-56]
  422810:	ldr	x8, [x8, #32]
  422814:	ldur	x9, [x29, #-56]
  422818:	str	x8, [x9, #16]
  42281c:	ldur	x8, [x29, #-56]
  422820:	ldr	w10, [x8]
  422824:	add	w10, w10, #0x1
  422828:	str	w10, [x8]
  42282c:	b	4228d8 <printf@plt+0x20c08>
  422830:	ldur	x8, [x29, #-56]
  422834:	ldr	w9, [x8]
  422838:	ldur	w10, [x29, #-8]
  42283c:	cmp	w9, w10
  422840:	b.ne	4228a8 <printf@plt+0x20bd8>  // b.any
  422844:	ldur	w8, [x29, #-60]
  422848:	cbz	w8, 42286c <printf@plt+0x20b9c>
  42284c:	ldr	x8, [sp, #40]
  422850:	ldr	x0, [x8]
  422854:	ldur	x9, [x29, #-16]
  422858:	ldr	x2, [x9]
  42285c:	ldrb	w3, [sp, #103]
  422860:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422864:	add	x1, x1, #0xe4f
  422868:	bl	4018f0 <fprintf@plt>
  42286c:	ldrb	w8, [sp, #103]
  422870:	ldur	x9, [x29, #-56]
  422874:	str	w8, [x9, #8]
  422878:	ldur	x9, [x29, #-24]
  42287c:	ldrb	w8, [x9]
  422880:	cmp	w8, #0x3a
  422884:	b.ne	422894 <printf@plt+0x20bc4>  // b.any
  422888:	mov	w8, #0x3a                  	// #58
  42288c:	strb	w8, [sp, #103]
  422890:	b	42289c <printf@plt+0x20bcc>
  422894:	mov	w8, #0x3f                  	// #63
  422898:	strb	w8, [sp, #103]
  42289c:	ldrb	w8, [sp, #103]
  4228a0:	stur	w8, [x29, #-4]
  4228a4:	b	422dd0 <printf@plt+0x21100>
  4228a8:	ldur	x8, [x29, #-16]
  4228ac:	ldur	x9, [x29, #-56]
  4228b0:	ldrsw	x10, [x9]
  4228b4:	mov	w11, w10
  4228b8:	add	w11, w11, #0x1
  4228bc:	str	w11, [x9]
  4228c0:	mov	x9, #0x8                   	// #8
  4228c4:	mul	x9, x9, x10
  4228c8:	add	x8, x8, x9
  4228cc:	ldr	x8, [x8]
  4228d0:	ldur	x9, [x29, #-56]
  4228d4:	str	x8, [x9, #16]
  4228d8:	ldur	x8, [x29, #-56]
  4228dc:	ldr	x8, [x8, #16]
  4228e0:	str	x8, [sp, #80]
  4228e4:	ldur	x9, [x29, #-56]
  4228e8:	str	x8, [x9, #32]
  4228ec:	ldr	x8, [sp, #80]
  4228f0:	ldrb	w9, [x8]
  4228f4:	mov	w10, #0x0                   	// #0
  4228f8:	str	w10, [sp, #8]
  4228fc:	cbz	w9, 422914 <printf@plt+0x20c44>
  422900:	ldr	x8, [sp, #80]
  422904:	ldrb	w9, [x8]
  422908:	cmp	w9, #0x3d
  42290c:	cset	w9, ne  // ne = any
  422910:	str	w9, [sp, #8]
  422914:	ldr	w8, [sp, #8]
  422918:	tbnz	w8, #0, 422920 <printf@plt+0x20c50>
  42291c:	b	422930 <printf@plt+0x20c60>
  422920:	ldr	x8, [sp, #80]
  422924:	add	x8, x8, #0x1
  422928:	str	x8, [sp, #80]
  42292c:	b	4228ec <printf@plt+0x20c1c>
  422930:	ldur	x8, [x29, #-32]
  422934:	str	x8, [sp, #72]
  422938:	str	wzr, [sp, #48]
  42293c:	ldr	x8, [sp, #72]
  422940:	ldr	x8, [x8]
  422944:	cbz	x8, 4229fc <printf@plt+0x20d2c>
  422948:	ldr	x8, [sp, #72]
  42294c:	ldr	x0, [x8]
  422950:	ldur	x8, [x29, #-56]
  422954:	ldr	x1, [x8, #32]
  422958:	ldr	x8, [sp, #80]
  42295c:	ldur	x9, [x29, #-56]
  422960:	ldr	x9, [x9, #32]
  422964:	subs	x2, x8, x9
  422968:	bl	401a90 <strncmp@plt>
  42296c:	cbnz	w0, 4229e0 <printf@plt+0x20d10>
  422970:	ldr	x8, [sp, #80]
  422974:	ldur	x9, [x29, #-56]
  422978:	ldr	x9, [x9, #32]
  42297c:	subs	x8, x8, x9
  422980:	and	x8, x8, #0xffffffff
  422984:	ldr	x9, [sp, #72]
  422988:	ldr	x0, [x9]
  42298c:	str	x8, [sp]
  422990:	bl	4018e0 <strlen@plt>
  422994:	ldr	x8, [sp]
  422998:	cmp	x8, x0
  42299c:	b.ne	4229bc <printf@plt+0x20cec>  // b.any
  4229a0:	ldr	x8, [sp, #72]
  4229a4:	str	x8, [sp, #64]
  4229a8:	ldr	w9, [sp, #48]
  4229ac:	str	w9, [sp, #52]
  4229b0:	mov	w9, #0x1                   	// #1
  4229b4:	str	w9, [sp, #60]
  4229b8:	b	4229fc <printf@plt+0x20d2c>
  4229bc:	ldr	x8, [sp, #64]
  4229c0:	cbnz	x8, 4229d8 <printf@plt+0x20d08>
  4229c4:	ldr	x8, [sp, #72]
  4229c8:	str	x8, [sp, #64]
  4229cc:	ldr	w9, [sp, #48]
  4229d0:	str	w9, [sp, #52]
  4229d4:	b	4229e0 <printf@plt+0x20d10>
  4229d8:	mov	w8, #0x1                   	// #1
  4229dc:	str	w8, [sp, #56]
  4229e0:	ldr	x8, [sp, #72]
  4229e4:	add	x8, x8, #0x20
  4229e8:	str	x8, [sp, #72]
  4229ec:	ldr	w9, [sp, #48]
  4229f0:	add	w9, w9, #0x1
  4229f4:	str	w9, [sp, #48]
  4229f8:	b	42293c <printf@plt+0x20c6c>
  4229fc:	ldr	w8, [sp, #56]
  422a00:	cbz	w8, 422a84 <printf@plt+0x20db4>
  422a04:	ldr	w8, [sp, #60]
  422a08:	cbnz	w8, 422a84 <printf@plt+0x20db4>
  422a0c:	ldur	w8, [x29, #-60]
  422a10:	cbz	w8, 422a4c <printf@plt+0x20d7c>
  422a14:	ldr	x8, [sp, #40]
  422a18:	ldr	x0, [x8]
  422a1c:	ldur	x9, [x29, #-16]
  422a20:	ldr	x2, [x9]
  422a24:	ldur	x9, [x29, #-16]
  422a28:	ldur	x10, [x29, #-56]
  422a2c:	ldrsw	x10, [x10]
  422a30:	mov	x11, #0x8                   	// #8
  422a34:	mul	x10, x11, x10
  422a38:	add	x9, x9, x10
  422a3c:	ldr	x3, [x9]
  422a40:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422a44:	add	x1, x1, #0xe76
  422a48:	bl	4018f0 <fprintf@plt>
  422a4c:	ldur	x8, [x29, #-56]
  422a50:	ldr	x0, [x8, #32]
  422a54:	bl	4018e0 <strlen@plt>
  422a58:	ldur	x8, [x29, #-56]
  422a5c:	ldr	x9, [x8, #32]
  422a60:	add	x9, x9, x0
  422a64:	str	x9, [x8, #32]
  422a68:	ldur	x8, [x29, #-56]
  422a6c:	ldr	w10, [x8]
  422a70:	add	w10, w10, #0x1
  422a74:	str	w10, [x8]
  422a78:	mov	w10, #0x3f                  	// #63
  422a7c:	stur	w10, [x29, #-4]
  422a80:	b	422dd0 <printf@plt+0x21100>
  422a84:	ldr	x8, [sp, #64]
  422a88:	cbz	x8, 422c60 <printf@plt+0x20f90>
  422a8c:	ldr	w8, [sp, #52]
  422a90:	str	w8, [sp, #48]
  422a94:	ldr	x9, [sp, #80]
  422a98:	ldrb	w8, [x9]
  422a9c:	cbz	w8, 422b18 <printf@plt+0x20e48>
  422aa0:	ldr	x8, [sp, #64]
  422aa4:	ldr	w9, [x8, #8]
  422aa8:	cbz	w9, 422ac0 <printf@plt+0x20df0>
  422aac:	ldr	x8, [sp, #80]
  422ab0:	add	x8, x8, #0x1
  422ab4:	ldur	x9, [x29, #-56]
  422ab8:	str	x8, [x9, #16]
  422abc:	b	422b14 <printf@plt+0x20e44>
  422ac0:	ldur	w8, [x29, #-60]
  422ac4:	cbz	w8, 422aec <printf@plt+0x20e1c>
  422ac8:	ldr	x8, [sp, #40]
  422acc:	ldr	x0, [x8]
  422ad0:	ldur	x9, [x29, #-16]
  422ad4:	ldr	x2, [x9]
  422ad8:	ldr	x9, [sp, #64]
  422adc:	ldr	x3, [x9]
  422ae0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422ae4:	add	x1, x1, #0xe97
  422ae8:	bl	4018f0 <fprintf@plt>
  422aec:	ldur	x8, [x29, #-56]
  422af0:	ldr	x0, [x8, #32]
  422af4:	bl	4018e0 <strlen@plt>
  422af8:	ldur	x8, [x29, #-56]
  422afc:	ldr	x9, [x8, #32]
  422b00:	add	x9, x9, x0
  422b04:	str	x9, [x8, #32]
  422b08:	mov	w10, #0x3f                  	// #63
  422b0c:	stur	w10, [x29, #-4]
  422b10:	b	422dd0 <printf@plt+0x21100>
  422b14:	b	422bf8 <printf@plt+0x20f28>
  422b18:	ldr	x8, [sp, #64]
  422b1c:	ldr	w9, [x8, #8]
  422b20:	cmp	w9, #0x1
  422b24:	b.ne	422bf8 <printf@plt+0x20f28>  // b.any
  422b28:	ldur	x8, [x29, #-56]
  422b2c:	ldr	w9, [x8]
  422b30:	ldur	w10, [x29, #-8]
  422b34:	cmp	w9, w10
  422b38:	b.ge	422b70 <printf@plt+0x20ea0>  // b.tcont
  422b3c:	ldur	x8, [x29, #-16]
  422b40:	ldur	x9, [x29, #-56]
  422b44:	ldrsw	x10, [x9]
  422b48:	mov	w11, w10
  422b4c:	add	w11, w11, #0x1
  422b50:	str	w11, [x9]
  422b54:	mov	x9, #0x8                   	// #8
  422b58:	mul	x9, x9, x10
  422b5c:	add	x8, x8, x9
  422b60:	ldr	x8, [x8]
  422b64:	ldur	x9, [x29, #-56]
  422b68:	str	x8, [x9, #16]
  422b6c:	b	422bf8 <printf@plt+0x20f28>
  422b70:	ldur	w8, [x29, #-60]
  422b74:	cbz	w8, 422bbc <printf@plt+0x20eec>
  422b78:	ldr	x8, [sp, #40]
  422b7c:	ldr	x0, [x8]
  422b80:	ldur	x9, [x29, #-16]
  422b84:	ldr	x2, [x9]
  422b88:	ldur	x9, [x29, #-16]
  422b8c:	ldur	x10, [x29, #-56]
  422b90:	ldr	w11, [x10]
  422b94:	subs	w11, w11, #0x1
  422b98:	mov	w1, w11
  422b9c:	sxtw	x10, w1
  422ba0:	mov	x12, #0x8                   	// #8
  422ba4:	mul	x10, x12, x10
  422ba8:	add	x9, x9, x10
  422bac:	ldr	x3, [x9]
  422bb0:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422bb4:	add	x1, x1, #0xdb5
  422bb8:	bl	4018f0 <fprintf@plt>
  422bbc:	ldur	x8, [x29, #-56]
  422bc0:	ldr	x0, [x8, #32]
  422bc4:	bl	4018e0 <strlen@plt>
  422bc8:	ldur	x8, [x29, #-56]
  422bcc:	ldr	x9, [x8, #32]
  422bd0:	add	x9, x9, x0
  422bd4:	str	x9, [x8, #32]
  422bd8:	ldur	x8, [x29, #-24]
  422bdc:	ldrb	w10, [x8]
  422be0:	mov	w11, #0x3a                  	// #58
  422be4:	mov	w12, #0x3f                  	// #63
  422be8:	cmp	w10, #0x3a
  422bec:	csel	w10, w11, w12, eq  // eq = none
  422bf0:	stur	w10, [x29, #-4]
  422bf4:	b	422dd0 <printf@plt+0x21100>
  422bf8:	ldur	x8, [x29, #-56]
  422bfc:	ldr	x0, [x8, #32]
  422c00:	bl	4018e0 <strlen@plt>
  422c04:	ldur	x8, [x29, #-56]
  422c08:	ldr	x9, [x8, #32]
  422c0c:	add	x9, x9, x0
  422c10:	str	x9, [x8, #32]
  422c14:	ldur	x8, [x29, #-40]
  422c18:	cbz	x8, 422c28 <printf@plt+0x20f58>
  422c1c:	ldr	w8, [sp, #48]
  422c20:	ldur	x9, [x29, #-40]
  422c24:	str	w8, [x9]
  422c28:	ldr	x8, [sp, #64]
  422c2c:	ldr	x8, [x8, #16]
  422c30:	cbz	x8, 422c50 <printf@plt+0x20f80>
  422c34:	ldr	x8, [sp, #64]
  422c38:	ldr	w9, [x8, #24]
  422c3c:	ldr	x8, [sp, #64]
  422c40:	ldr	x8, [x8, #16]
  422c44:	str	w9, [x8]
  422c48:	stur	wzr, [x29, #-4]
  422c4c:	b	422dd0 <printf@plt+0x21100>
  422c50:	ldr	x8, [sp, #64]
  422c54:	ldr	w9, [x8, #24]
  422c58:	stur	w9, [x29, #-4]
  422c5c:	b	422dd0 <printf@plt+0x21100>
  422c60:	ldur	x8, [x29, #-56]
  422c64:	mov	x9, xzr
  422c68:	str	x9, [x8, #32]
  422c6c:	mov	w10, #0x57                  	// #87
  422c70:	stur	w10, [x29, #-4]
  422c74:	b	422dd0 <printf@plt+0x21100>
  422c78:	ldr	x8, [sp, #88]
  422c7c:	ldrb	w9, [x8, #1]
  422c80:	cmp	w9, #0x3a
  422c84:	b.ne	422dc8 <printf@plt+0x210f8>  // b.any
  422c88:	ldr	x8, [sp, #88]
  422c8c:	ldrb	w9, [x8, #2]
  422c90:	cmp	w9, #0x3a
  422c94:	b.ne	422ce8 <printf@plt+0x21018>  // b.any
  422c98:	ldur	x8, [x29, #-56]
  422c9c:	ldr	x8, [x8, #32]
  422ca0:	ldrb	w9, [x8]
  422ca4:	cbz	w9, 422ccc <printf@plt+0x20ffc>
  422ca8:	ldur	x8, [x29, #-56]
  422cac:	ldr	x8, [x8, #32]
  422cb0:	ldur	x9, [x29, #-56]
  422cb4:	str	x8, [x9, #16]
  422cb8:	ldur	x8, [x29, #-56]
  422cbc:	ldr	w10, [x8]
  422cc0:	add	w10, w10, #0x1
  422cc4:	str	w10, [x8]
  422cc8:	b	422cd8 <printf@plt+0x21008>
  422ccc:	ldur	x8, [x29, #-56]
  422cd0:	mov	x9, xzr
  422cd4:	str	x9, [x8, #16]
  422cd8:	ldur	x8, [x29, #-56]
  422cdc:	mov	x9, xzr
  422ce0:	str	x9, [x8, #32]
  422ce4:	b	422dc8 <printf@plt+0x210f8>
  422ce8:	ldur	x8, [x29, #-56]
  422cec:	ldr	x8, [x8, #32]
  422cf0:	ldrb	w9, [x8]
  422cf4:	cbz	w9, 422d1c <printf@plt+0x2104c>
  422cf8:	ldur	x8, [x29, #-56]
  422cfc:	ldr	x8, [x8, #32]
  422d00:	ldur	x9, [x29, #-56]
  422d04:	str	x8, [x9, #16]
  422d08:	ldur	x8, [x29, #-56]
  422d0c:	ldr	w10, [x8]
  422d10:	add	w10, w10, #0x1
  422d14:	str	w10, [x8]
  422d18:	b	422dbc <printf@plt+0x210ec>
  422d1c:	ldur	x8, [x29, #-56]
  422d20:	ldr	w9, [x8]
  422d24:	ldur	w10, [x29, #-8]
  422d28:	cmp	w9, w10
  422d2c:	b.ne	422d8c <printf@plt+0x210bc>  // b.any
  422d30:	ldur	w8, [x29, #-60]
  422d34:	cbz	w8, 422d58 <printf@plt+0x21088>
  422d38:	ldr	x8, [sp, #40]
  422d3c:	ldr	x0, [x8]
  422d40:	ldur	x9, [x29, #-16]
  422d44:	ldr	x2, [x9]
  422d48:	ldrb	w3, [sp, #103]
  422d4c:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  422d50:	add	x1, x1, #0xe4f
  422d54:	bl	4018f0 <fprintf@plt>
  422d58:	ldrb	w8, [sp, #103]
  422d5c:	ldur	x9, [x29, #-56]
  422d60:	str	w8, [x9, #8]
  422d64:	ldur	x9, [x29, #-24]
  422d68:	ldrb	w8, [x9]
  422d6c:	cmp	w8, #0x3a
  422d70:	b.ne	422d80 <printf@plt+0x210b0>  // b.any
  422d74:	mov	w8, #0x3a                  	// #58
  422d78:	strb	w8, [sp, #103]
  422d7c:	b	422d88 <printf@plt+0x210b8>
  422d80:	mov	w8, #0x3f                  	// #63
  422d84:	strb	w8, [sp, #103]
  422d88:	b	422dbc <printf@plt+0x210ec>
  422d8c:	ldur	x8, [x29, #-16]
  422d90:	ldur	x9, [x29, #-56]
  422d94:	ldrsw	x10, [x9]
  422d98:	mov	w11, w10
  422d9c:	add	w11, w11, #0x1
  422da0:	str	w11, [x9]
  422da4:	mov	x9, #0x8                   	// #8
  422da8:	mul	x9, x9, x10
  422dac:	add	x8, x8, x9
  422db0:	ldr	x8, [x8]
  422db4:	ldur	x9, [x29, #-56]
  422db8:	str	x8, [x9, #16]
  422dbc:	ldur	x8, [x29, #-56]
  422dc0:	mov	x9, xzr
  422dc4:	str	x9, [x8, #32]
  422dc8:	ldrb	w8, [sp, #103]
  422dcc:	stur	w8, [x29, #-4]
  422dd0:	ldur	w0, [x29, #-4]
  422dd4:	ldp	x29, x30, [sp, #208]
  422dd8:	add	sp, sp, #0xe0
  422ddc:	ret
  422de0:	sub	sp, sp, #0x40
  422de4:	stp	x29, x30, [sp, #48]
  422de8:	add	x29, sp, #0x30
  422dec:	mov	x8, xzr
  422df0:	stur	w0, [x29, #-4]
  422df4:	stur	x1, [x29, #-16]
  422df8:	str	x2, [sp, #24]
  422dfc:	str	w3, [sp, #20]
  422e00:	str	x4, [sp, #8]
  422e04:	ldr	x9, [sp, #8]
  422e08:	ldr	w10, [x9]
  422e0c:	ldr	x9, [sp, #8]
  422e10:	str	w10, [x9, #52]
  422e14:	ldr	x9, [sp, #8]
  422e18:	str	w10, [x9, #48]
  422e1c:	ldr	x9, [sp, #8]
  422e20:	str	x8, [x9, #32]
  422e24:	ldr	w10, [sp, #20]
  422e28:	mov	w11, #0x1                   	// #1
  422e2c:	str	w11, [sp, #4]
  422e30:	cbnz	w10, 422e58 <printf@plt+0x21188>
  422e34:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x5748>
  422e38:	add	x0, x0, #0xec5
  422e3c:	bl	401c00 <getenv@plt>
  422e40:	cmp	x0, #0x0
  422e44:	cset	w8, ne  // ne = any
  422e48:	mov	w9, #0x1                   	// #1
  422e4c:	eor	w8, w8, #0x1
  422e50:	eor	w8, w8, w9
  422e54:	str	w8, [sp, #4]
  422e58:	ldr	w8, [sp, #4]
  422e5c:	and	w8, w8, #0x1
  422e60:	ldr	x9, [sp, #8]
  422e64:	str	w8, [x9, #44]
  422e68:	ldr	x9, [sp, #24]
  422e6c:	ldrb	w8, [x9]
  422e70:	cmp	w8, #0x2d
  422e74:	b.ne	422e94 <printf@plt+0x211c4>  // b.any
  422e78:	ldr	x8, [sp, #8]
  422e7c:	mov	w9, #0x2                   	// #2
  422e80:	str	w9, [x8, #40]
  422e84:	ldr	x8, [sp, #24]
  422e88:	add	x8, x8, #0x1
  422e8c:	str	x8, [sp, #24]
  422e90:	b	422ee0 <printf@plt+0x21210>
  422e94:	ldr	x8, [sp, #24]
  422e98:	ldrb	w9, [x8]
  422e9c:	cmp	w9, #0x2b
  422ea0:	b.ne	422ebc <printf@plt+0x211ec>  // b.any
  422ea4:	ldr	x8, [sp, #8]
  422ea8:	str	wzr, [x8, #40]
  422eac:	ldr	x8, [sp, #24]
  422eb0:	add	x8, x8, #0x1
  422eb4:	str	x8, [sp, #24]
  422eb8:	b	422ee0 <printf@plt+0x21210>
  422ebc:	ldr	x8, [sp, #8]
  422ec0:	ldr	w9, [x8, #44]
  422ec4:	cbz	w9, 422ed4 <printf@plt+0x21204>
  422ec8:	ldr	x8, [sp, #8]
  422ecc:	str	wzr, [x8, #40]
  422ed0:	b	422ee0 <printf@plt+0x21210>
  422ed4:	ldr	x8, [sp, #8]
  422ed8:	mov	w9, #0x1                   	// #1
  422edc:	str	w9, [x8, #40]
  422ee0:	ldr	x0, [sp, #24]
  422ee4:	ldp	x29, x30, [sp, #48]
  422ee8:	add	sp, sp, #0x40
  422eec:	ret
  422ef0:	sub	sp, sp, #0x40
  422ef4:	str	x0, [sp, #56]
  422ef8:	str	x1, [sp, #48]
  422efc:	ldr	x8, [sp, #48]
  422f00:	ldr	w9, [x8, #48]
  422f04:	str	w9, [sp, #44]
  422f08:	ldr	x8, [sp, #48]
  422f0c:	ldr	w9, [x8, #52]
  422f10:	str	w9, [sp, #40]
  422f14:	ldr	x8, [sp, #48]
  422f18:	ldr	w9, [x8]
  422f1c:	str	w9, [sp, #36]
  422f20:	ldr	w8, [sp, #36]
  422f24:	ldr	w9, [sp, #40]
  422f28:	mov	w10, #0x0                   	// #0
  422f2c:	cmp	w8, w9
  422f30:	str	w10, [sp, #4]
  422f34:	b.le	422f4c <printf@plt+0x2127c>
  422f38:	ldr	w8, [sp, #40]
  422f3c:	ldr	w9, [sp, #44]
  422f40:	cmp	w8, w9
  422f44:	cset	w8, gt
  422f48:	str	w8, [sp, #4]
  422f4c:	ldr	w8, [sp, #4]
  422f50:	tbnz	w8, #0, 422f58 <printf@plt+0x21288>
  422f54:	b	423160 <printf@plt+0x21490>
  422f58:	ldr	w8, [sp, #36]
  422f5c:	ldr	w9, [sp, #40]
  422f60:	subs	w8, w8, w9
  422f64:	ldr	w9, [sp, #40]
  422f68:	ldr	w10, [sp, #44]
  422f6c:	subs	w9, w9, w10
  422f70:	cmp	w8, w9
  422f74:	b.le	42307c <printf@plt+0x213ac>
  422f78:	ldr	w8, [sp, #40]
  422f7c:	ldr	w9, [sp, #44]
  422f80:	subs	w8, w8, w9
  422f84:	str	w8, [sp, #20]
  422f88:	str	wzr, [sp, #16]
  422f8c:	ldr	w8, [sp, #16]
  422f90:	ldr	w9, [sp, #20]
  422f94:	cmp	w8, w9
  422f98:	b.ge	423068 <printf@plt+0x21398>  // b.tcont
  422f9c:	ldr	x8, [sp, #56]
  422fa0:	ldr	w9, [sp, #44]
  422fa4:	ldr	w10, [sp, #16]
  422fa8:	add	w9, w9, w10
  422fac:	mov	w0, w9
  422fb0:	sxtw	x11, w0
  422fb4:	mov	x12, #0x8                   	// #8
  422fb8:	mul	x11, x12, x11
  422fbc:	add	x8, x8, x11
  422fc0:	ldr	x8, [x8]
  422fc4:	str	x8, [sp, #24]
  422fc8:	ldr	x8, [sp, #56]
  422fcc:	ldr	w9, [sp, #36]
  422fd0:	ldr	w10, [sp, #40]
  422fd4:	ldr	w13, [sp, #44]
  422fd8:	subs	w10, w10, w13
  422fdc:	subs	w9, w9, w10
  422fe0:	ldr	w10, [sp, #16]
  422fe4:	add	w9, w9, w10
  422fe8:	mov	w0, w9
  422fec:	sxtw	x11, w0
  422ff0:	mul	x11, x12, x11
  422ff4:	add	x8, x8, x11
  422ff8:	ldr	x8, [x8]
  422ffc:	ldr	x11, [sp, #56]
  423000:	ldr	w9, [sp, #44]
  423004:	ldr	w10, [sp, #16]
  423008:	add	w9, w9, w10
  42300c:	mov	w0, w9
  423010:	sxtw	x14, w0
  423014:	mul	x14, x12, x14
  423018:	add	x11, x11, x14
  42301c:	str	x8, [x11]
  423020:	ldr	x8, [sp, #24]
  423024:	ldr	x11, [sp, #56]
  423028:	ldr	w9, [sp, #36]
  42302c:	ldr	w10, [sp, #40]
  423030:	ldr	w13, [sp, #44]
  423034:	subs	w10, w10, w13
  423038:	subs	w9, w9, w10
  42303c:	ldr	w10, [sp, #16]
  423040:	add	w9, w9, w10
  423044:	mov	w0, w9
  423048:	sxtw	x14, w0
  42304c:	mul	x12, x12, x14
  423050:	add	x11, x11, x12
  423054:	str	x8, [x11]
  423058:	ldr	w8, [sp, #16]
  42305c:	add	w8, w8, #0x1
  423060:	str	w8, [sp, #16]
  423064:	b	422f8c <printf@plt+0x212bc>
  423068:	ldr	w8, [sp, #20]
  42306c:	ldr	w9, [sp, #36]
  423070:	subs	w8, w9, w8
  423074:	str	w8, [sp, #36]
  423078:	b	42315c <printf@plt+0x2148c>
  42307c:	ldr	w8, [sp, #36]
  423080:	ldr	w9, [sp, #40]
  423084:	subs	w8, w8, w9
  423088:	str	w8, [sp, #12]
  42308c:	str	wzr, [sp, #8]
  423090:	ldr	w8, [sp, #8]
  423094:	ldr	w9, [sp, #12]
  423098:	cmp	w8, w9
  42309c:	b.ge	42314c <printf@plt+0x2147c>  // b.tcont
  4230a0:	ldr	x8, [sp, #56]
  4230a4:	ldr	w9, [sp, #44]
  4230a8:	ldr	w10, [sp, #8]
  4230ac:	add	w9, w9, w10
  4230b0:	mov	w0, w9
  4230b4:	sxtw	x11, w0
  4230b8:	mov	x12, #0x8                   	// #8
  4230bc:	mul	x11, x12, x11
  4230c0:	add	x8, x8, x11
  4230c4:	ldr	x8, [x8]
  4230c8:	str	x8, [sp, #24]
  4230cc:	ldr	x8, [sp, #56]
  4230d0:	ldr	w9, [sp, #40]
  4230d4:	ldr	w10, [sp, #8]
  4230d8:	add	w9, w9, w10
  4230dc:	mov	w0, w9
  4230e0:	sxtw	x11, w0
  4230e4:	mul	x11, x12, x11
  4230e8:	add	x8, x8, x11
  4230ec:	ldr	x8, [x8]
  4230f0:	ldr	x11, [sp, #56]
  4230f4:	ldr	w9, [sp, #44]
  4230f8:	ldr	w10, [sp, #8]
  4230fc:	add	w9, w9, w10
  423100:	mov	w0, w9
  423104:	sxtw	x13, w0
  423108:	mul	x13, x12, x13
  42310c:	add	x11, x11, x13
  423110:	str	x8, [x11]
  423114:	ldr	x8, [sp, #24]
  423118:	ldr	x11, [sp, #56]
  42311c:	ldr	w9, [sp, #40]
  423120:	ldr	w10, [sp, #8]
  423124:	add	w9, w9, w10
  423128:	mov	w0, w9
  42312c:	sxtw	x13, w0
  423130:	mul	x12, x12, x13
  423134:	add	x11, x11, x12
  423138:	str	x8, [x11]
  42313c:	ldr	w8, [sp, #8]
  423140:	add	w8, w8, #0x1
  423144:	str	w8, [sp, #8]
  423148:	b	423090 <printf@plt+0x213c0>
  42314c:	ldr	w8, [sp, #12]
  423150:	ldr	w9, [sp, #44]
  423154:	add	w8, w9, w8
  423158:	str	w8, [sp, #44]
  42315c:	b	422f20 <printf@plt+0x21250>
  423160:	ldr	x8, [sp, #48]
  423164:	ldr	w9, [x8]
  423168:	ldr	x8, [sp, #48]
  42316c:	ldr	w10, [x8, #52]
  423170:	subs	w9, w9, w10
  423174:	ldr	x8, [sp, #48]
  423178:	ldr	w10, [x8, #48]
  42317c:	add	w9, w10, w9
  423180:	str	w9, [x8, #48]
  423184:	ldr	x8, [sp, #48]
  423188:	ldr	w9, [x8]
  42318c:	ldr	x8, [sp, #48]
  423190:	str	w9, [x8, #52]
  423194:	add	sp, sp, #0x40
  423198:	ret
  42319c:	sub	sp, sp, #0x70
  4231a0:	stp	x29, x30, [sp, #96]
  4231a4:	add	x29, sp, #0x60
  4231a8:	adrp	x8, 442000 <_Znam@GLIBCXX_3.4>
  4231ac:	add	x8, x8, #0x2fc
  4231b0:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4231b4:	add	x9, x9, #0xbb8
  4231b8:	adrp	x10, 442000 <_Znam@GLIBCXX_3.4>
  4231bc:	add	x10, x10, #0x300
  4231c0:	adrp	x11, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4231c4:	add	x11, x11, #0xb8
  4231c8:	adrp	x12, 442000 <_Znam@GLIBCXX_3.4>
  4231cc:	add	x12, x12, #0x304
  4231d0:	stur	w0, [x29, #-4]
  4231d4:	stur	x1, [x29, #-16]
  4231d8:	stur	x2, [x29, #-24]
  4231dc:	stur	x3, [x29, #-32]
  4231e0:	stur	x4, [x29, #-40]
  4231e4:	stur	w5, [x29, #-44]
  4231e8:	str	w6, [sp, #48]
  4231ec:	ldr	w13, [x8]
  4231f0:	str	w13, [x9]
  4231f4:	ldr	w13, [x10]
  4231f8:	str	w13, [x9, #4]
  4231fc:	ldur	w0, [x29, #-4]
  423200:	ldur	x1, [x29, #-16]
  423204:	ldur	x2, [x29, #-24]
  423208:	ldur	x3, [x29, #-32]
  42320c:	ldur	x4, [x29, #-40]
  423210:	ldur	w5, [x29, #-44]
  423214:	ldr	w6, [sp, #48]
  423218:	mov	x7, x9
  42321c:	str	x8, [sp, #32]
  423220:	str	x9, [sp, #24]
  423224:	str	x11, [sp, #16]
  423228:	str	x12, [sp, #8]
  42322c:	bl	421c18 <printf@plt+0x1ff48>
  423230:	str	w0, [sp, #44]
  423234:	ldr	x8, [sp, #24]
  423238:	ldr	w13, [x8]
  42323c:	ldr	x9, [sp, #32]
  423240:	str	w13, [x9]
  423244:	ldr	x10, [x8, #16]
  423248:	ldr	x11, [sp, #16]
  42324c:	str	x10, [x11]
  423250:	ldr	w13, [x8, #8]
  423254:	ldr	x10, [sp, #8]
  423258:	str	w13, [x10]
  42325c:	ldr	w0, [sp, #44]
  423260:	ldp	x29, x30, [sp, #96]
  423264:	add	sp, sp, #0x70
  423268:	ret
  42326c:	sub	sp, sp, #0x30
  423270:	stp	x29, x30, [sp, #32]
  423274:	add	x29, sp, #0x20
  423278:	mov	x8, xzr
  42327c:	mov	x3, x8
  423280:	mov	w9, wzr
  423284:	mov	w6, #0x1                   	// #1
  423288:	stur	w0, [x29, #-4]
  42328c:	str	x1, [sp, #16]
  423290:	str	x2, [sp, #8]
  423294:	ldur	w0, [x29, #-4]
  423298:	ldr	x1, [sp, #16]
  42329c:	ldr	x2, [sp, #8]
  4232a0:	mov	x4, x8
  4232a4:	mov	w5, w9
  4232a8:	bl	42319c <printf@plt+0x214cc>
  4232ac:	ldp	x29, x30, [sp, #32]
  4232b0:	add	sp, sp, #0x30
  4232b4:	ret
  4232b8:	sub	sp, sp, #0x40
  4232bc:	stp	x29, x30, [sp, #48]
  4232c0:	add	x29, sp, #0x30
  4232c4:	mov	w8, wzr
  4232c8:	stur	w0, [x29, #-4]
  4232cc:	stur	x1, [x29, #-16]
  4232d0:	str	x2, [sp, #24]
  4232d4:	str	x3, [sp, #16]
  4232d8:	str	x4, [sp, #8]
  4232dc:	ldur	w0, [x29, #-4]
  4232e0:	ldur	x1, [x29, #-16]
  4232e4:	ldr	x2, [sp, #24]
  4232e8:	ldr	x3, [sp, #16]
  4232ec:	ldr	x4, [sp, #8]
  4232f0:	mov	w5, w8
  4232f4:	mov	w6, w8
  4232f8:	bl	42319c <printf@plt+0x214cc>
  4232fc:	ldp	x29, x30, [sp, #48]
  423300:	add	sp, sp, #0x40
  423304:	ret
  423308:	sub	sp, sp, #0x40
  42330c:	stp	x29, x30, [sp, #48]
  423310:	add	x29, sp, #0x30
  423314:	mov	w8, wzr
  423318:	stur	w0, [x29, #-4]
  42331c:	stur	x1, [x29, #-16]
  423320:	str	x2, [sp, #24]
  423324:	str	x3, [sp, #16]
  423328:	str	x4, [sp, #8]
  42332c:	str	x5, [sp]
  423330:	ldur	w0, [x29, #-4]
  423334:	ldur	x1, [x29, #-16]
  423338:	ldr	x2, [sp, #24]
  42333c:	ldr	x3, [sp, #16]
  423340:	ldr	x4, [sp, #8]
  423344:	ldr	x7, [sp]
  423348:	mov	w5, w8
  42334c:	mov	w6, w8
  423350:	bl	421c18 <printf@plt+0x1ff48>
  423354:	ldp	x29, x30, [sp, #48]
  423358:	add	sp, sp, #0x40
  42335c:	ret
  423360:	sub	sp, sp, #0x40
  423364:	stp	x29, x30, [sp, #48]
  423368:	add	x29, sp, #0x30
  42336c:	mov	w5, #0x1                   	// #1
  423370:	mov	w8, wzr
  423374:	stur	w0, [x29, #-4]
  423378:	stur	x1, [x29, #-16]
  42337c:	str	x2, [sp, #24]
  423380:	str	x3, [sp, #16]
  423384:	str	x4, [sp, #8]
  423388:	ldur	w0, [x29, #-4]
  42338c:	ldur	x1, [x29, #-16]
  423390:	ldr	x2, [sp, #24]
  423394:	ldr	x3, [sp, #16]
  423398:	ldr	x4, [sp, #8]
  42339c:	mov	w6, w8
  4233a0:	bl	42319c <printf@plt+0x214cc>
  4233a4:	ldp	x29, x30, [sp, #48]
  4233a8:	add	sp, sp, #0x40
  4233ac:	ret
  4233b0:	sub	sp, sp, #0x40
  4233b4:	stp	x29, x30, [sp, #48]
  4233b8:	add	x29, sp, #0x30
  4233bc:	mov	w8, #0x1                   	// #1
  4233c0:	mov	w9, wzr
  4233c4:	stur	w0, [x29, #-4]
  4233c8:	stur	x1, [x29, #-16]
  4233cc:	str	x2, [sp, #24]
  4233d0:	str	x3, [sp, #16]
  4233d4:	str	x4, [sp, #8]
  4233d8:	str	x5, [sp]
  4233dc:	ldur	w0, [x29, #-4]
  4233e0:	ldur	x1, [x29, #-16]
  4233e4:	ldr	x2, [sp, #24]
  4233e8:	ldr	x3, [sp, #16]
  4233ec:	ldr	x4, [sp, #8]
  4233f0:	ldr	x7, [sp]
  4233f4:	mov	w5, w8
  4233f8:	mov	w6, w9
  4233fc:	bl	421c18 <printf@plt+0x1ff48>
  423400:	ldp	x29, x30, [sp, #48]
  423404:	add	sp, sp, #0x40
  423408:	ret
  42340c:	sub	sp, sp, #0x10
  423410:	mov	x8, xzr
  423414:	str	x0, [sp, #8]
  423418:	ldr	x9, [sp, #8]
  42341c:	str	x8, [x9]
  423420:	str	x8, [x9, #8]
  423424:	add	sp, sp, #0x10
  423428:	ret
  42342c:	sub	sp, sp, #0x50
  423430:	stp	x29, x30, [sp, #64]
  423434:	add	x29, sp, #0x40
  423438:	mov	w8, #0x11                  	// #17
  42343c:	mov	x9, #0x110                 	// #272
  423440:	stur	x0, [x29, #-8]
  423444:	ldur	x10, [x29, #-8]
  423448:	str	w8, [x10, #8]
  42344c:	mov	x0, x9
  423450:	str	x10, [sp, #32]
  423454:	bl	401880 <_Znam@plt>
  423458:	add	x9, x0, #0x110
  42345c:	mov	x10, x0
  423460:	str	x0, [sp, #24]
  423464:	str	x9, [sp, #16]
  423468:	str	x10, [sp, #8]
  42346c:	ldr	x8, [sp, #8]
  423470:	mov	x0, x8
  423474:	adrp	x9, 423000 <printf@plt+0x21330>
  423478:	add	x9, x9, #0x40c
  42347c:	str	x8, [sp]
  423480:	blr	x9
  423484:	b	423488 <printf@plt+0x217b8>
  423488:	ldr	x8, [sp]
  42348c:	add	x9, x8, #0x10
  423490:	ldr	x10, [sp, #16]
  423494:	cmp	x9, x10
  423498:	str	x9, [sp, #8]
  42349c:	b.ne	42346c <printf@plt+0x2179c>  // b.any
  4234a0:	ldr	x8, [sp, #24]
  4234a4:	ldr	x9, [sp, #32]
  4234a8:	str	x8, [x9]
  4234ac:	str	wzr, [x9, #12]
  4234b0:	ldp	x29, x30, [sp, #64]
  4234b4:	add	sp, sp, #0x50
  4234b8:	ret
  4234bc:	stur	x0, [x29, #-16]
  4234c0:	stur	w1, [x29, #-20]
  4234c4:	ldr	x0, [sp, #24]
  4234c8:	bl	401b40 <_ZdaPv@plt>
  4234cc:	ldur	x0, [x29, #-16]
  4234d0:	bl	401c50 <_Unwind_Resume@plt>
  4234d4:	sub	sp, sp, #0x30
  4234d8:	stp	x29, x30, [sp, #32]
  4234dc:	add	x29, sp, #0x20
  4234e0:	stur	x0, [x29, #-8]
  4234e4:	ldur	x8, [x29, #-8]
  4234e8:	stur	wzr, [x29, #-12]
  4234ec:	str	x8, [sp, #8]
  4234f0:	ldur	w8, [x29, #-12]
  4234f4:	ldr	x9, [sp, #8]
  4234f8:	ldr	w10, [x9, #8]
  4234fc:	cmp	w8, w10
  423500:	b.cs	423538 <printf@plt+0x21868>  // b.hs, b.nlast
  423504:	ldr	x8, [sp, #8]
  423508:	ldr	x9, [x8]
  42350c:	ldur	w10, [x29, #-12]
  423510:	mov	w11, w10
  423514:	mov	x12, #0x10                  	// #16
  423518:	mul	x11, x12, x11
  42351c:	add	x9, x9, x11
  423520:	ldr	x0, [x9]
  423524:	bl	401990 <free@plt>
  423528:	ldur	w8, [x29, #-12]
  42352c:	add	w8, w8, #0x1
  423530:	stur	w8, [x29, #-12]
  423534:	b	4234f0 <printf@plt+0x21820>
  423538:	ldr	x8, [sp, #8]
  42353c:	ldr	x9, [x8]
  423540:	str	x9, [sp]
  423544:	cbz	x9, 423550 <printf@plt+0x21880>
  423548:	ldr	x0, [sp]
  42354c:	bl	401b40 <_ZdaPv@plt>
  423550:	ldp	x29, x30, [sp, #32]
  423554:	add	sp, sp, #0x30
  423558:	ret
  42355c:	sub	sp, sp, #0xc0
  423560:	stp	x29, x30, [sp, #176]
  423564:	add	x29, sp, #0xb0
  423568:	mov	w8, #0x1f                  	// #31
  42356c:	adrp	x9, 42b000 <_ZdlPvm@@Base+0x5748>
  423570:	add	x9, x9, #0xed5
  423574:	stur	x0, [x29, #-16]
  423578:	stur	x1, [x29, #-24]
  42357c:	stur	x2, [x29, #-32]
  423580:	ldur	x10, [x29, #-16]
  423584:	ldur	x11, [x29, #-24]
  423588:	cmp	x11, #0x0
  42358c:	cset	w12, ne  // ne = any
  423590:	and	w0, w12, #0x1
  423594:	mov	w1, w8
  423598:	mov	x2, x9
  42359c:	str	x10, [sp, #72]
  4235a0:	bl	412800 <printf@plt+0x10b30>
  4235a4:	ldur	x0, [x29, #-24]
  4235a8:	bl	425c6c <_ZdlPvm@@Base+0x3b4>
  4235ac:	stur	x0, [x29, #-40]
  4235b0:	ldur	x9, [x29, #-40]
  4235b4:	ldr	x10, [sp, #72]
  4235b8:	ldr	w8, [x10, #8]
  4235bc:	mov	w11, w8
  4235c0:	udiv	x13, x9, x11
  4235c4:	mul	x11, x13, x11
  4235c8:	subs	x9, x9, x11
  4235cc:	stur	w9, [x29, #-44]
  4235d0:	ldr	x8, [sp, #72]
  4235d4:	ldr	x9, [x8]
  4235d8:	ldur	w10, [x29, #-44]
  4235dc:	mov	w11, w10
  4235e0:	mov	x12, #0x10                  	// #16
  4235e4:	mul	x11, x12, x11
  4235e8:	add	x9, x9, x11
  4235ec:	ldr	x9, [x9]
  4235f0:	cbz	x9, 423698 <printf@plt+0x219c8>
  4235f4:	ldr	x8, [sp, #72]
  4235f8:	ldr	x9, [x8]
  4235fc:	ldur	w10, [x29, #-44]
  423600:	mov	w11, w10
  423604:	mov	x12, #0x10                  	// #16
  423608:	mul	x11, x12, x11
  42360c:	add	x9, x9, x11
  423610:	ldr	x0, [x9]
  423614:	ldur	x1, [x29, #-24]
  423618:	bl	401b80 <strcmp@plt>
  42361c:	cbnz	w0, 423664 <printf@plt+0x21994>
  423620:	ldur	x8, [x29, #-32]
  423624:	ldr	x9, [sp, #72]
  423628:	ldr	x10, [x9]
  42362c:	ldur	w11, [x29, #-44]
  423630:	mov	w12, w11
  423634:	mov	x13, #0x10                  	// #16
  423638:	mul	x12, x13, x12
  42363c:	add	x10, x10, x12
  423640:	str	x8, [x10, #8]
  423644:	ldr	x8, [x9]
  423648:	ldur	w11, [x29, #-44]
  42364c:	mov	w10, w11
  423650:	mul	x10, x13, x10
  423654:	add	x8, x8, x10
  423658:	ldr	x8, [x8]
  42365c:	stur	x8, [x29, #-8]
  423660:	b	423a1c <printf@plt+0x21d4c>
  423664:	ldur	w8, [x29, #-44]
  423668:	cbnz	w8, 423680 <printf@plt+0x219b0>
  42366c:	ldr	x8, [sp, #72]
  423670:	ldr	w9, [x8, #8]
  423674:	subs	w9, w9, #0x1
  423678:	str	w9, [sp, #68]
  42367c:	b	42368c <printf@plt+0x219bc>
  423680:	ldur	w8, [x29, #-44]
  423684:	subs	w8, w8, #0x1
  423688:	str	w8, [sp, #68]
  42368c:	ldr	w8, [sp, #68]
  423690:	stur	w8, [x29, #-44]
  423694:	b	4235d0 <printf@plt+0x21900>
  423698:	ldur	x8, [x29, #-32]
  42369c:	cbnz	x8, 4236ac <printf@plt+0x219dc>
  4236a0:	mov	x8, xzr
  4236a4:	stur	x8, [x29, #-8]
  4236a8:	b	423a1c <printf@plt+0x21d4c>
  4236ac:	ldr	x8, [sp, #72]
  4236b0:	ldr	w9, [x8, #12]
  4236b4:	mov	w10, #0x4                   	// #4
  4236b8:	mul	w9, w9, w10
  4236bc:	ldr	w10, [x8, #8]
  4236c0:	mov	w11, #0x1                   	// #1
  4236c4:	mul	w10, w10, w11
  4236c8:	cmp	w9, w10
  4236cc:	b.cc	4239a8 <printf@plt+0x21cd8>  // b.lo, b.ul, b.last
  4236d0:	ldr	x8, [sp, #72]
  4236d4:	ldr	x9, [x8]
  4236d8:	stur	x9, [x29, #-56]
  4236dc:	ldr	w10, [x8, #8]
  4236e0:	stur	w10, [x29, #-60]
  4236e4:	ldr	w0, [x8, #8]
  4236e8:	bl	425d1c <_ZdlPvm@@Base+0x464>
  4236ec:	ldr	x8, [sp, #72]
  4236f0:	str	w0, [x8, #8]
  4236f4:	ldr	w10, [x8, #8]
  4236f8:	mov	w9, w10
  4236fc:	mov	x11, #0x10                  	// #16
  423700:	mul	x12, x9, x11
  423704:	umulh	x11, x9, x11
  423708:	mov	x13, #0xffffffffffffffff    	// #-1
  42370c:	cmp	x11, #0x0
  423710:	csel	x0, x13, x12, ne  // ne = any
  423714:	str	x9, [sp, #56]
  423718:	bl	401880 <_Znam@plt>
  42371c:	ldr	x8, [sp, #56]
  423720:	str	x0, [sp, #48]
  423724:	cbz	x8, 423778 <printf@plt+0x21aa8>
  423728:	mov	x8, #0x10                  	// #16
  42372c:	ldr	x9, [sp, #56]
  423730:	mul	x8, x8, x9
  423734:	ldr	x10, [sp, #48]
  423738:	add	x8, x10, x8
  42373c:	str	x8, [sp, #40]
  423740:	str	x10, [sp, #32]
  423744:	ldr	x8, [sp, #32]
  423748:	mov	x0, x8
  42374c:	adrp	x9, 423000 <printf@plt+0x21330>
  423750:	add	x9, x9, #0x40c
  423754:	str	x8, [sp, #24]
  423758:	blr	x9
  42375c:	b	423760 <printf@plt+0x21a90>
  423760:	ldr	x8, [sp, #24]
  423764:	add	x9, x8, #0x10
  423768:	ldr	x10, [sp, #40]
  42376c:	cmp	x9, x10
  423770:	str	x9, [sp, #32]
  423774:	b.ne	423744 <printf@plt+0x21a74>  // b.any
  423778:	ldr	x8, [sp, #48]
  42377c:	ldr	x9, [sp, #72]
  423780:	str	x8, [x9]
  423784:	stur	wzr, [x29, #-80]
  423788:	ldur	w8, [x29, #-80]
  42378c:	ldur	w9, [x29, #-60]
  423790:	cmp	w8, w9
  423794:	b.cs	42391c <printf@plt+0x21c4c>  // b.hs, b.nlast
  423798:	ldur	x8, [x29, #-56]
  42379c:	ldur	w9, [x29, #-80]
  4237a0:	mov	w10, w9
  4237a4:	mov	x11, #0x10                  	// #16
  4237a8:	mul	x10, x11, x10
  4237ac:	add	x8, x8, x10
  4237b0:	ldr	x8, [x8]
  4237b4:	cbz	x8, 42390c <printf@plt+0x21c3c>
  4237b8:	ldur	x8, [x29, #-56]
  4237bc:	ldur	w9, [x29, #-80]
  4237c0:	mov	w10, w9
  4237c4:	mov	x11, #0x10                  	// #16
  4237c8:	mul	x10, x11, x10
  4237cc:	add	x8, x8, x10
  4237d0:	ldr	x8, [x8, #8]
  4237d4:	cbnz	x8, 423810 <printf@plt+0x21b40>
  4237d8:	ldur	x8, [x29, #-56]
  4237dc:	ldur	w9, [x29, #-80]
  4237e0:	mov	w10, w9
  4237e4:	mov	x11, #0x10                  	// #16
  4237e8:	mul	x10, x11, x10
  4237ec:	add	x8, x8, x10
  4237f0:	ldr	x0, [x8]
  4237f4:	bl	401990 <free@plt>
  4237f8:	b	42390c <printf@plt+0x21c3c>
  4237fc:	stur	x0, [x29, #-72]
  423800:	stur	w1, [x29, #-76]
  423804:	ldr	x0, [sp, #48]
  423808:	bl	401b40 <_ZdaPv@plt>
  42380c:	b	423a2c <printf@plt+0x21d5c>
  423810:	ldur	x8, [x29, #-56]
  423814:	ldur	w9, [x29, #-80]
  423818:	mov	w10, w9
  42381c:	mov	x11, #0x10                  	// #16
  423820:	mul	x10, x11, x10
  423824:	add	x8, x8, x10
  423828:	ldr	x0, [x8]
  42382c:	bl	425c6c <_ZdlPvm@@Base+0x3b4>
  423830:	ldr	x8, [sp, #72]
  423834:	ldr	w9, [x8, #8]
  423838:	mov	w10, w9
  42383c:	udiv	x11, x0, x10
  423840:	mul	x10, x11, x10
  423844:	subs	x10, x0, x10
  423848:	stur	w10, [x29, #-84]
  42384c:	ldr	x8, [sp, #72]
  423850:	ldr	x9, [x8]
  423854:	ldur	w10, [x29, #-84]
  423858:	mov	w11, w10
  42385c:	mov	x12, #0x10                  	// #16
  423860:	mul	x11, x12, x11
  423864:	add	x9, x9, x11
  423868:	ldr	x9, [x9]
  42386c:	cbz	x9, 4238a4 <printf@plt+0x21bd4>
  423870:	ldur	w8, [x29, #-84]
  423874:	cbnz	w8, 42388c <printf@plt+0x21bbc>
  423878:	ldr	x8, [sp, #72]
  42387c:	ldr	w9, [x8, #8]
  423880:	subs	w9, w9, #0x1
  423884:	str	w9, [sp, #20]
  423888:	b	423898 <printf@plt+0x21bc8>
  42388c:	ldur	w8, [x29, #-84]
  423890:	subs	w8, w8, #0x1
  423894:	str	w8, [sp, #20]
  423898:	ldr	w8, [sp, #20]
  42389c:	stur	w8, [x29, #-84]
  4238a0:	b	42384c <printf@plt+0x21b7c>
  4238a4:	ldur	x8, [x29, #-56]
  4238a8:	ldur	w9, [x29, #-80]
  4238ac:	mov	w10, w9
  4238b0:	mov	x11, #0x10                  	// #16
  4238b4:	mul	x10, x11, x10
  4238b8:	add	x8, x8, x10
  4238bc:	ldr	x8, [x8]
  4238c0:	ldr	x10, [sp, #72]
  4238c4:	ldr	x12, [x10]
  4238c8:	ldur	w9, [x29, #-84]
  4238cc:	mov	w13, w9
  4238d0:	mul	x13, x11, x13
  4238d4:	add	x12, x12, x13
  4238d8:	str	x8, [x12]
  4238dc:	ldur	x8, [x29, #-56]
  4238e0:	ldur	w9, [x29, #-80]
  4238e4:	mov	w12, w9
  4238e8:	mul	x12, x11, x12
  4238ec:	add	x8, x8, x12
  4238f0:	ldr	x8, [x8, #8]
  4238f4:	ldr	x12, [x10]
  4238f8:	ldur	w9, [x29, #-84]
  4238fc:	mov	w13, w9
  423900:	mul	x11, x11, x13
  423904:	add	x11, x12, x11
  423908:	str	x8, [x11, #8]
  42390c:	ldur	w8, [x29, #-80]
  423910:	add	w8, w8, #0x1
  423914:	stur	w8, [x29, #-80]
  423918:	b	423788 <printf@plt+0x21ab8>
  42391c:	ldur	x8, [x29, #-40]
  423920:	ldr	x9, [sp, #72]
  423924:	ldr	w10, [x9, #8]
  423928:	mov	w11, w10
  42392c:	udiv	x12, x8, x11
  423930:	mul	x11, x12, x11
  423934:	subs	x8, x8, x11
  423938:	stur	w8, [x29, #-44]
  42393c:	ldr	x8, [sp, #72]
  423940:	ldr	x9, [x8]
  423944:	ldur	w10, [x29, #-44]
  423948:	mov	w11, w10
  42394c:	mov	x12, #0x10                  	// #16
  423950:	mul	x11, x12, x11
  423954:	add	x9, x9, x11
  423958:	ldr	x9, [x9]
  42395c:	cbz	x9, 423994 <printf@plt+0x21cc4>
  423960:	ldur	w8, [x29, #-44]
  423964:	cbnz	w8, 42397c <printf@plt+0x21cac>
  423968:	ldr	x8, [sp, #72]
  42396c:	ldr	w9, [x8, #8]
  423970:	subs	w9, w9, #0x1
  423974:	str	w9, [sp, #16]
  423978:	b	423988 <printf@plt+0x21cb8>
  42397c:	ldur	w8, [x29, #-44]
  423980:	subs	w8, w8, #0x1
  423984:	str	w8, [sp, #16]
  423988:	ldr	w8, [sp, #16]
  42398c:	stur	w8, [x29, #-44]
  423990:	b	42393c <printf@plt+0x21c6c>
  423994:	ldur	x8, [x29, #-56]
  423998:	str	x8, [sp, #8]
  42399c:	cbz	x8, 4239a8 <printf@plt+0x21cd8>
  4239a0:	ldr	x0, [sp, #8]
  4239a4:	bl	401b40 <_ZdaPv@plt>
  4239a8:	ldur	x0, [x29, #-24]
  4239ac:	bl	4018e0 <strlen@plt>
  4239b0:	add	x0, x0, #0x1
  4239b4:	bl	401bc0 <malloc@plt>
  4239b8:	str	x0, [sp, #80]
  4239bc:	ldr	x0, [sp, #80]
  4239c0:	ldur	x1, [x29, #-24]
  4239c4:	bl	4019e0 <strcpy@plt>
  4239c8:	ldr	x8, [sp, #80]
  4239cc:	ldr	x9, [sp, #72]
  4239d0:	ldr	x10, [x9]
  4239d4:	ldur	w11, [x29, #-44]
  4239d8:	mov	w12, w11
  4239dc:	mov	x13, #0x10                  	// #16
  4239e0:	mul	x12, x13, x12
  4239e4:	add	x10, x10, x12
  4239e8:	str	x8, [x10]
  4239ec:	ldur	x8, [x29, #-32]
  4239f0:	ldr	x10, [x9]
  4239f4:	ldur	w11, [x29, #-44]
  4239f8:	mov	w12, w11
  4239fc:	mul	x12, x13, x12
  423a00:	add	x10, x10, x12
  423a04:	str	x8, [x10, #8]
  423a08:	ldr	w11, [x9, #12]
  423a0c:	add	w11, w11, #0x1
  423a10:	str	w11, [x9, #12]
  423a14:	ldr	x8, [sp, #80]
  423a18:	stur	x8, [x29, #-8]
  423a1c:	ldur	x0, [x29, #-8]
  423a20:	ldp	x29, x30, [sp, #176]
  423a24:	add	sp, sp, #0xc0
  423a28:	ret
  423a2c:	ldur	x0, [x29, #-72]
  423a30:	bl	401c50 <_Unwind_Resume@plt>
  423a34:	sub	sp, sp, #0x40
  423a38:	stp	x29, x30, [sp, #48]
  423a3c:	add	x29, sp, #0x30
  423a40:	mov	w8, #0x1f                  	// #31
  423a44:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  423a48:	add	x2, x2, #0xed5
  423a4c:	stur	x0, [x29, #-16]
  423a50:	str	x1, [sp, #24]
  423a54:	ldur	x9, [x29, #-16]
  423a58:	ldr	x10, [sp, #24]
  423a5c:	cmp	x10, #0x0
  423a60:	cset	w11, ne  // ne = any
  423a64:	and	w0, w11, #0x1
  423a68:	mov	w1, w8
  423a6c:	str	x9, [sp, #8]
  423a70:	bl	412800 <printf@plt+0x10b30>
  423a74:	ldr	x0, [sp, #24]
  423a78:	bl	425c6c <_ZdlPvm@@Base+0x3b4>
  423a7c:	ldr	x9, [sp, #8]
  423a80:	ldr	w8, [x9, #8]
  423a84:	mov	w10, w8
  423a88:	udiv	x12, x0, x10
  423a8c:	mul	x10, x12, x10
  423a90:	subs	x10, x0, x10
  423a94:	str	w10, [sp, #20]
  423a98:	ldr	x8, [sp, #8]
  423a9c:	ldr	x9, [x8]
  423aa0:	ldr	w10, [sp, #20]
  423aa4:	mov	w11, w10
  423aa8:	mov	x12, #0x10                  	// #16
  423aac:	mul	x11, x12, x11
  423ab0:	add	x9, x9, x11
  423ab4:	ldr	x9, [x9]
  423ab8:	cbz	x9, 423b44 <printf@plt+0x21e74>
  423abc:	ldr	x8, [sp, #8]
  423ac0:	ldr	x9, [x8]
  423ac4:	ldr	w10, [sp, #20]
  423ac8:	mov	w11, w10
  423acc:	mov	x12, #0x10                  	// #16
  423ad0:	mul	x11, x12, x11
  423ad4:	add	x9, x9, x11
  423ad8:	ldr	x0, [x9]
  423adc:	ldr	x1, [sp, #24]
  423ae0:	bl	401b80 <strcmp@plt>
  423ae4:	cbnz	w0, 423b10 <printf@plt+0x21e40>
  423ae8:	ldr	x8, [sp, #8]
  423aec:	ldr	x9, [x8]
  423af0:	ldr	w10, [sp, #20]
  423af4:	mov	w11, w10
  423af8:	mov	x12, #0x10                  	// #16
  423afc:	mul	x11, x12, x11
  423b00:	add	x9, x9, x11
  423b04:	ldr	x9, [x9, #8]
  423b08:	stur	x9, [x29, #-8]
  423b0c:	b	423b4c <printf@plt+0x21e7c>
  423b10:	ldr	w8, [sp, #20]
  423b14:	cbnz	w8, 423b2c <printf@plt+0x21e5c>
  423b18:	ldr	x8, [sp, #8]
  423b1c:	ldr	w9, [x8, #8]
  423b20:	subs	w9, w9, #0x1
  423b24:	str	w9, [sp, #4]
  423b28:	b	423b38 <printf@plt+0x21e68>
  423b2c:	ldr	w8, [sp, #20]
  423b30:	subs	w8, w8, #0x1
  423b34:	str	w8, [sp, #4]
  423b38:	ldr	w8, [sp, #4]
  423b3c:	str	w8, [sp, #20]
  423b40:	b	423a98 <printf@plt+0x21dc8>
  423b44:	mov	x8, xzr
  423b48:	stur	x8, [x29, #-8]
  423b4c:	ldur	x0, [x29, #-8]
  423b50:	ldp	x29, x30, [sp, #48]
  423b54:	add	sp, sp, #0x40
  423b58:	ret
  423b5c:	sub	sp, sp, #0x50
  423b60:	stp	x29, x30, [sp, #64]
  423b64:	add	x29, sp, #0x40
  423b68:	mov	w8, #0x1f                  	// #31
  423b6c:	adrp	x2, 42b000 <_ZdlPvm@@Base+0x5748>
  423b70:	add	x2, x2, #0xed5
  423b74:	stur	x0, [x29, #-16]
  423b78:	stur	x1, [x29, #-24]
  423b7c:	ldur	x9, [x29, #-16]
  423b80:	ldur	x10, [x29, #-24]
  423b84:	ldr	x10, [x10]
  423b88:	str	x10, [sp, #32]
  423b8c:	ldr	x10, [sp, #32]
  423b90:	cmp	x10, #0x0
  423b94:	cset	w11, ne  // ne = any
  423b98:	and	w0, w11, #0x1
  423b9c:	mov	w1, w8
  423ba0:	str	x9, [sp, #16]
  423ba4:	bl	412800 <printf@plt+0x10b30>
  423ba8:	ldr	x0, [sp, #32]
  423bac:	bl	425c6c <_ZdlPvm@@Base+0x3b4>
  423bb0:	ldr	x9, [sp, #16]
  423bb4:	ldr	w8, [x9, #8]
  423bb8:	mov	w10, w8
  423bbc:	udiv	x12, x0, x10
  423bc0:	mul	x10, x12, x10
  423bc4:	subs	x10, x0, x10
  423bc8:	str	w10, [sp, #28]
  423bcc:	ldr	x8, [sp, #16]
  423bd0:	ldr	x9, [x8]
  423bd4:	ldr	w10, [sp, #28]
  423bd8:	mov	w11, w10
  423bdc:	mov	x12, #0x10                  	// #16
  423be0:	mul	x11, x12, x11
  423be4:	add	x9, x9, x11
  423be8:	ldr	x9, [x9]
  423bec:	cbz	x9, 423c98 <printf@plt+0x21fc8>
  423bf0:	ldr	x8, [sp, #16]
  423bf4:	ldr	x9, [x8]
  423bf8:	ldr	w10, [sp, #28]
  423bfc:	mov	w11, w10
  423c00:	mov	x12, #0x10                  	// #16
  423c04:	mul	x11, x12, x11
  423c08:	add	x9, x9, x11
  423c0c:	ldr	x0, [x9]
  423c10:	ldr	x1, [sp, #32]
  423c14:	bl	401b80 <strcmp@plt>
  423c18:	cbnz	w0, 423c64 <printf@plt+0x21f94>
  423c1c:	ldr	x8, [sp, #16]
  423c20:	ldr	x9, [x8]
  423c24:	ldr	w10, [sp, #28]
  423c28:	mov	w11, w10
  423c2c:	mov	x12, #0x10                  	// #16
  423c30:	mul	x11, x12, x11
  423c34:	add	x9, x9, x11
  423c38:	ldr	x9, [x9]
  423c3c:	ldur	x11, [x29, #-24]
  423c40:	str	x9, [x11]
  423c44:	ldr	x9, [x8]
  423c48:	ldr	w10, [sp, #28]
  423c4c:	mov	w11, w10
  423c50:	mul	x11, x12, x11
  423c54:	add	x9, x9, x11
  423c58:	ldr	x9, [x9, #8]
  423c5c:	stur	x9, [x29, #-8]
  423c60:	b	423ca0 <printf@plt+0x21fd0>
  423c64:	ldr	w8, [sp, #28]
  423c68:	cbnz	w8, 423c80 <printf@plt+0x21fb0>
  423c6c:	ldr	x8, [sp, #16]
  423c70:	ldr	w9, [x8, #8]
  423c74:	subs	w9, w9, #0x1
  423c78:	str	w9, [sp, #12]
  423c7c:	b	423c8c <printf@plt+0x21fbc>
  423c80:	ldr	w8, [sp, #28]
  423c84:	subs	w8, w8, #0x1
  423c88:	str	w8, [sp, #12]
  423c8c:	ldr	w8, [sp, #12]
  423c90:	str	w8, [sp, #28]
  423c94:	b	423bcc <printf@plt+0x21efc>
  423c98:	mov	x8, xzr
  423c9c:	stur	x8, [x29, #-8]
  423ca0:	ldur	x0, [x29, #-8]
  423ca4:	ldp	x29, x30, [sp, #64]
  423ca8:	add	sp, sp, #0x50
  423cac:	ret
  423cb0:	sub	sp, sp, #0x10
  423cb4:	str	x0, [sp, #8]
  423cb8:	str	x1, [sp]
  423cbc:	ldr	x8, [sp, #8]
  423cc0:	ldr	x9, [sp]
  423cc4:	str	x9, [x8]
  423cc8:	str	wzr, [x8, #8]
  423ccc:	add	sp, sp, #0x10
  423cd0:	ret
  423cd4:	sub	sp, sp, #0x40
  423cd8:	str	x0, [sp, #48]
  423cdc:	str	x1, [sp, #40]
  423ce0:	str	x2, [sp, #32]
  423ce4:	ldr	x8, [sp, #48]
  423ce8:	ldr	x9, [x8]
  423cec:	ldr	w10, [x9, #8]
  423cf0:	str	w10, [sp, #28]
  423cf4:	ldr	x9, [x8]
  423cf8:	ldr	x9, [x9]
  423cfc:	str	x9, [sp, #16]
  423d00:	str	x8, [sp, #8]
  423d04:	ldr	x8, [sp, #8]
  423d08:	ldr	w9, [x8, #8]
  423d0c:	ldr	w10, [sp, #28]
  423d10:	cmp	w9, w10
  423d14:	b.cs	423db0 <printf@plt+0x220e0>  // b.hs, b.nlast
  423d18:	ldr	x8, [sp, #16]
  423d1c:	ldr	x9, [sp, #8]
  423d20:	ldr	w10, [x9, #8]
  423d24:	mov	w11, w10
  423d28:	mov	x12, #0x10                  	// #16
  423d2c:	mul	x11, x12, x11
  423d30:	add	x8, x8, x11
  423d34:	ldr	x8, [x8]
  423d38:	cbz	x8, 423d9c <printf@plt+0x220cc>
  423d3c:	ldr	x8, [sp, #16]
  423d40:	ldr	x9, [sp, #8]
  423d44:	ldr	w10, [x9, #8]
  423d48:	mov	w11, w10
  423d4c:	mov	x12, #0x10                  	// #16
  423d50:	mul	x11, x12, x11
  423d54:	add	x8, x8, x11
  423d58:	ldr	x8, [x8]
  423d5c:	ldr	x11, [sp, #40]
  423d60:	str	x8, [x11]
  423d64:	ldr	x8, [sp, #16]
  423d68:	ldr	w10, [x9, #8]
  423d6c:	mov	w11, w10
  423d70:	mul	x11, x12, x11
  423d74:	add	x8, x8, x11
  423d78:	ldr	x8, [x8, #8]
  423d7c:	ldr	x11, [sp, #32]
  423d80:	str	x8, [x11]
  423d84:	ldr	w10, [x9, #8]
  423d88:	mov	w13, #0x1                   	// #1
  423d8c:	add	w10, w10, #0x1
  423d90:	str	w10, [x9, #8]
  423d94:	str	w13, [sp, #60]
  423d98:	b	423db4 <printf@plt+0x220e4>
  423d9c:	ldr	x8, [sp, #8]
  423da0:	ldr	w9, [x8, #8]
  423da4:	add	w9, w9, #0x1
  423da8:	str	w9, [x8, #8]
  423dac:	b	423d04 <printf@plt+0x22034>
  423db0:	str	wzr, [sp, #60]
  423db4:	ldr	w0, [sp, #60]
  423db8:	add	sp, sp, #0x40
  423dbc:	ret
  423dc0:	sub	sp, sp, #0x30
  423dc4:	stp	x29, x30, [sp, #32]
  423dc8:	add	x29, sp, #0x20
  423dcc:	stur	x0, [x29, #-8]
  423dd0:	stur	wzr, [x29, #-12]
  423dd4:	ldur	w8, [x29, #-12]
  423dd8:	mov	w9, w8
  423ddc:	cmp	x9, #0x1b0
  423de0:	b.cs	423e4c <printf@plt+0x2217c>  // b.hs, b.nlast
  423de4:	mov	x0, #0x8                   	// #8
  423de8:	bl	401880 <_Znam@plt>
  423dec:	str	x0, [sp, #8]
  423df0:	ldur	w8, [x29, #-12]
  423df4:	mov	w9, w8
  423df8:	mov	x10, #0x10                  	// #16
  423dfc:	mul	x9, x10, x9
  423e00:	adrp	x11, 442000 <_Znam@GLIBCXX_3.4>
  423e04:	add	x11, x11, #0x308
  423e08:	add	x9, x11, x9
  423e0c:	ldr	x9, [x9, #8]
  423e10:	ldr	x12, [sp, #8]
  423e14:	str	x9, [x12]
  423e18:	ldur	w8, [x29, #-12]
  423e1c:	mov	w9, w8
  423e20:	mul	x9, x10, x9
  423e24:	add	x9, x11, x9
  423e28:	ldr	x1, [x9]
  423e2c:	ldr	x2, [sp, #8]
  423e30:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  423e34:	add	x0, x0, #0xbf0
  423e38:	bl	42355c <printf@plt+0x2188c>
  423e3c:	ldur	w8, [x29, #-12]
  423e40:	add	w8, w8, #0x1
  423e44:	stur	w8, [x29, #-12]
  423e48:	b	423dd4 <printf@plt+0x22104>
  423e4c:	ldp	x29, x30, [sp, #32]
  423e50:	add	sp, sp, #0x30
  423e54:	ret
  423e58:	sub	sp, sp, #0x30
  423e5c:	stp	x29, x30, [sp, #32]
  423e60:	add	x29, sp, #0x20
  423e64:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  423e68:	add	x8, x8, #0xbf0
  423e6c:	stur	x0, [x29, #-8]
  423e70:	ldur	x1, [x29, #-8]
  423e74:	mov	x0, x8
  423e78:	bl	423a34 <printf@plt+0x21d64>
  423e7c:	str	x0, [sp, #16]
  423e80:	ldr	x8, [sp, #16]
  423e84:	cbz	x8, 423e98 <printf@plt+0x221c8>
  423e88:	ldr	x8, [sp, #16]
  423e8c:	ldr	x8, [x8]
  423e90:	str	x8, [sp, #8]
  423e94:	b	423ea0 <printf@plt+0x221d0>
  423e98:	mov	x8, xzr
  423e9c:	str	x8, [sp, #8]
  423ea0:	ldr	x8, [sp, #8]
  423ea4:	mov	x0, x8
  423ea8:	ldp	x29, x30, [sp, #32]
  423eac:	add	sp, sp, #0x30
  423eb0:	ret
  423eb4:	sub	sp, sp, #0x20
  423eb8:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  423ebc:	add	x8, x8, #0xc01
  423ec0:	add	x8, x8, #0x14
  423ec4:	str	w0, [sp, #20]
  423ec8:	str	x8, [sp, #8]
  423ecc:	ldr	w9, [sp, #20]
  423ed0:	cmp	w9, #0x0
  423ed4:	cset	w9, lt  // lt = tstop
  423ed8:	tbnz	w9, #0, 423f28 <printf@plt+0x22258>
  423edc:	ldr	w8, [sp, #20]
  423ee0:	mov	w9, #0xa                   	// #10
  423ee4:	sdiv	w10, w8, w9
  423ee8:	mul	w10, w10, w9
  423eec:	subs	w8, w8, w10
  423ef0:	add	w8, w8, #0x30
  423ef4:	ldr	x11, [sp, #8]
  423ef8:	mov	x12, #0xffffffffffffffff    	// #-1
  423efc:	add	x11, x11, x12
  423f00:	str	x11, [sp, #8]
  423f04:	strb	w8, [x11]
  423f08:	ldr	w8, [sp, #20]
  423f0c:	sdiv	w8, w8, w9
  423f10:	str	w8, [sp, #20]
  423f14:	ldr	w8, [sp, #20]
  423f18:	cbnz	w8, 423edc <printf@plt+0x2220c>
  423f1c:	ldr	x8, [sp, #8]
  423f20:	str	x8, [sp, #24]
  423f24:	b	423f8c <printf@plt+0x222bc>
  423f28:	ldr	w8, [sp, #20]
  423f2c:	mov	w9, #0xa                   	// #10
  423f30:	sdiv	w10, w8, w9
  423f34:	mul	w10, w10, w9
  423f38:	subs	w8, w8, w10
  423f3c:	mov	w10, #0x30                  	// #48
  423f40:	subs	w8, w10, w8
  423f44:	ldr	x11, [sp, #8]
  423f48:	mov	x12, #0xffffffffffffffff    	// #-1
  423f4c:	add	x11, x11, x12
  423f50:	str	x11, [sp, #8]
  423f54:	strb	w8, [x11]
  423f58:	ldr	w8, [sp, #20]
  423f5c:	sdiv	w8, w8, w9
  423f60:	str	w8, [sp, #20]
  423f64:	ldr	w8, [sp, #20]
  423f68:	cbnz	w8, 423f28 <printf@plt+0x22258>
  423f6c:	ldr	x8, [sp, #8]
  423f70:	mov	x9, #0xffffffffffffffff    	// #-1
  423f74:	add	x8, x8, x9
  423f78:	str	x8, [sp, #8]
  423f7c:	mov	w10, #0x2d                  	// #45
  423f80:	strb	w10, [x8]
  423f84:	ldr	x8, [sp, #8]
  423f88:	str	x8, [sp, #24]
  423f8c:	ldr	x0, [sp, #24]
  423f90:	add	sp, sp, #0x20
  423f94:	ret
  423f98:	sub	sp, sp, #0x10
  423f9c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  423fa0:	add	x8, x8, #0xc16
  423fa4:	add	x8, x8, #0x14
  423fa8:	str	w0, [sp, #12]
  423fac:	str	x8, [sp]
  423fb0:	ldr	w8, [sp, #12]
  423fb4:	mov	w9, #0xa                   	// #10
  423fb8:	udiv	w10, w8, w9
  423fbc:	mul	w10, w10, w9
  423fc0:	subs	w8, w8, w10
  423fc4:	add	w8, w8, #0x30
  423fc8:	ldr	x11, [sp]
  423fcc:	mov	x12, #0xffffffffffffffff    	// #-1
  423fd0:	add	x11, x11, x12
  423fd4:	str	x11, [sp]
  423fd8:	strb	w8, [x11]
  423fdc:	ldr	w8, [sp, #12]
  423fe0:	udiv	w8, w8, w9
  423fe4:	str	w8, [sp, #12]
  423fe8:	ldr	w8, [sp, #12]
  423fec:	cbnz	w8, 423fb0 <printf@plt+0x222e0>
  423ff0:	ldr	x0, [sp]
  423ff4:	add	sp, sp, #0x10
  423ff8:	ret
  423ffc:	sub	sp, sp, #0x10
  424000:	mov	x8, xzr
  424004:	str	x0, [sp, #8]
  424008:	ldr	x9, [sp, #8]
  42400c:	str	x8, [x9]
  424010:	str	x8, [x9, #8]
  424014:	add	sp, sp, #0x10
  424018:	ret
  42401c:	sub	sp, sp, #0x50
  424020:	stp	x29, x30, [sp, #64]
  424024:	add	x29, sp, #0x40
  424028:	mov	w8, #0x11                  	// #17
  42402c:	mov	x9, #0x110                 	// #272
  424030:	stur	x0, [x29, #-8]
  424034:	ldur	x10, [x29, #-8]
  424038:	str	w8, [x10, #8]
  42403c:	mov	x0, x9
  424040:	str	x10, [sp, #32]
  424044:	bl	401880 <_Znam@plt>
  424048:	add	x9, x0, #0x110
  42404c:	mov	x10, x0
  424050:	str	x0, [sp, #24]
  424054:	str	x9, [sp, #16]
  424058:	str	x10, [sp, #8]
  42405c:	ldr	x8, [sp, #8]
  424060:	mov	x0, x8
  424064:	adrp	x9, 423000 <printf@plt+0x21330>
  424068:	add	x9, x9, #0xffc
  42406c:	str	x8, [sp]
  424070:	blr	x9
  424074:	b	424078 <printf@plt+0x223a8>
  424078:	ldr	x8, [sp]
  42407c:	add	x9, x8, #0x10
  424080:	ldr	x10, [sp, #16]
  424084:	cmp	x9, x10
  424088:	str	x9, [sp, #8]
  42408c:	b.ne	42405c <printf@plt+0x2238c>  // b.any
  424090:	ldr	x8, [sp, #24]
  424094:	ldr	x9, [sp, #32]
  424098:	str	x8, [x9]
  42409c:	str	wzr, [x9, #12]
  4240a0:	ldp	x29, x30, [sp, #64]
  4240a4:	add	sp, sp, #0x50
  4240a8:	ret
  4240ac:	stur	x0, [x29, #-16]
  4240b0:	stur	w1, [x29, #-20]
  4240b4:	ldr	x0, [sp, #24]
  4240b8:	bl	401b40 <_ZdaPv@plt>
  4240bc:	ldur	x0, [x29, #-16]
  4240c0:	bl	401c50 <_Unwind_Resume@plt>
  4240c4:	sub	sp, sp, #0x30
  4240c8:	stp	x29, x30, [sp, #32]
  4240cc:	add	x29, sp, #0x20
  4240d0:	stur	x0, [x29, #-8]
  4240d4:	ldur	x8, [x29, #-8]
  4240d8:	stur	wzr, [x29, #-12]
  4240dc:	str	x8, [sp, #8]
  4240e0:	ldur	w8, [x29, #-12]
  4240e4:	ldr	x9, [sp, #8]
  4240e8:	ldr	w10, [x9, #8]
  4240ec:	cmp	w8, w10
  4240f0:	b.cs	424128 <printf@plt+0x22458>  // b.hs, b.nlast
  4240f4:	ldr	x8, [sp, #8]
  4240f8:	ldr	x9, [x8]
  4240fc:	ldur	w10, [x29, #-12]
  424100:	mov	w11, w10
  424104:	mov	x12, #0x10                  	// #16
  424108:	mul	x11, x12, x11
  42410c:	add	x9, x9, x11
  424110:	ldr	x0, [x9]
  424114:	bl	401990 <free@plt>
  424118:	ldur	w8, [x29, #-12]
  42411c:	add	w8, w8, #0x1
  424120:	stur	w8, [x29, #-12]
  424124:	b	4240e0 <printf@plt+0x22410>
  424128:	ldr	x8, [sp, #8]
  42412c:	ldr	x9, [x8]
  424130:	str	x9, [sp]
  424134:	cbz	x9, 424140 <printf@plt+0x22470>
  424138:	ldr	x0, [sp]
  42413c:	bl	401b40 <_ZdaPv@plt>
  424140:	ldp	x29, x30, [sp, #32]
  424144:	add	sp, sp, #0x30
  424148:	ret
  42414c:	sub	sp, sp, #0xc0
  424150:	stp	x29, x30, [sp, #176]
  424154:	add	x29, sp, #0xb0
  424158:	mov	w8, #0x28                  	// #40
  42415c:	adrp	x9, 42c000 <_ZdlPvm@@Base+0x6748>
  424160:	add	x9, x9, #0xb14
  424164:	stur	x0, [x29, #-16]
  424168:	stur	x1, [x29, #-24]
  42416c:	stur	x2, [x29, #-32]
  424170:	ldur	x10, [x29, #-16]
  424174:	ldur	x11, [x29, #-24]
  424178:	cmp	x11, #0x0
  42417c:	cset	w12, ne  // ne = any
  424180:	and	w0, w12, #0x1
  424184:	mov	w1, w8
  424188:	mov	x2, x9
  42418c:	str	x10, [sp, #72]
  424190:	bl	412800 <printf@plt+0x10b30>
  424194:	ldur	x0, [x29, #-24]
  424198:	bl	425c6c <_ZdlPvm@@Base+0x3b4>
  42419c:	stur	x0, [x29, #-40]
  4241a0:	ldur	x9, [x29, #-40]
  4241a4:	ldr	x10, [sp, #72]
  4241a8:	ldr	w8, [x10, #8]
  4241ac:	mov	w11, w8
  4241b0:	udiv	x13, x9, x11
  4241b4:	mul	x11, x13, x11
  4241b8:	subs	x9, x9, x11
  4241bc:	stur	w9, [x29, #-44]
  4241c0:	ldr	x8, [sp, #72]
  4241c4:	ldr	x9, [x8]
  4241c8:	ldur	w10, [x29, #-44]
  4241cc:	mov	w11, w10
  4241d0:	mov	x12, #0x10                  	// #16
  4241d4:	mul	x11, x12, x11
  4241d8:	add	x9, x9, x11
  4241dc:	ldr	x9, [x9]
  4241e0:	cbz	x9, 424288 <printf@plt+0x225b8>
  4241e4:	ldr	x8, [sp, #72]
  4241e8:	ldr	x9, [x8]
  4241ec:	ldur	w10, [x29, #-44]
  4241f0:	mov	w11, w10
  4241f4:	mov	x12, #0x10                  	// #16
  4241f8:	mul	x11, x12, x11
  4241fc:	add	x9, x9, x11
  424200:	ldr	x0, [x9]
  424204:	ldur	x1, [x29, #-24]
  424208:	bl	401b80 <strcmp@plt>
  42420c:	cbnz	w0, 424254 <printf@plt+0x22584>
  424210:	ldur	x8, [x29, #-32]
  424214:	ldr	x9, [sp, #72]
  424218:	ldr	x10, [x9]
  42421c:	ldur	w11, [x29, #-44]
  424220:	mov	w12, w11
  424224:	mov	x13, #0x10                  	// #16
  424228:	mul	x12, x13, x12
  42422c:	add	x10, x10, x12
  424230:	str	x8, [x10, #8]
  424234:	ldr	x8, [x9]
  424238:	ldur	w11, [x29, #-44]
  42423c:	mov	w10, w11
  424240:	mul	x10, x13, x10
  424244:	add	x8, x8, x10
  424248:	ldr	x8, [x8]
  42424c:	stur	x8, [x29, #-8]
  424250:	b	42460c <printf@plt+0x2293c>
  424254:	ldur	w8, [x29, #-44]
  424258:	cbnz	w8, 424270 <printf@plt+0x225a0>
  42425c:	ldr	x8, [sp, #72]
  424260:	ldr	w9, [x8, #8]
  424264:	subs	w9, w9, #0x1
  424268:	str	w9, [sp, #68]
  42426c:	b	42427c <printf@plt+0x225ac>
  424270:	ldur	w8, [x29, #-44]
  424274:	subs	w8, w8, #0x1
  424278:	str	w8, [sp, #68]
  42427c:	ldr	w8, [sp, #68]
  424280:	stur	w8, [x29, #-44]
  424284:	b	4241c0 <printf@plt+0x224f0>
  424288:	ldur	x8, [x29, #-32]
  42428c:	cbnz	x8, 42429c <printf@plt+0x225cc>
  424290:	mov	x8, xzr
  424294:	stur	x8, [x29, #-8]
  424298:	b	42460c <printf@plt+0x2293c>
  42429c:	ldr	x8, [sp, #72]
  4242a0:	ldr	w9, [x8, #12]
  4242a4:	mov	w10, #0x4                   	// #4
  4242a8:	mul	w9, w9, w10
  4242ac:	ldr	w10, [x8, #8]
  4242b0:	mov	w11, #0x1                   	// #1
  4242b4:	mul	w10, w10, w11
  4242b8:	cmp	w9, w10
  4242bc:	b.cc	424598 <printf@plt+0x228c8>  // b.lo, b.ul, b.last
  4242c0:	ldr	x8, [sp, #72]
  4242c4:	ldr	x9, [x8]
  4242c8:	stur	x9, [x29, #-56]
  4242cc:	ldr	w10, [x8, #8]
  4242d0:	stur	w10, [x29, #-60]
  4242d4:	ldr	w0, [x8, #8]
  4242d8:	bl	425d1c <_ZdlPvm@@Base+0x464>
  4242dc:	ldr	x8, [sp, #72]
  4242e0:	str	w0, [x8, #8]
  4242e4:	ldr	w10, [x8, #8]
  4242e8:	mov	w9, w10
  4242ec:	mov	x11, #0x10                  	// #16
  4242f0:	mul	x12, x9, x11
  4242f4:	umulh	x11, x9, x11
  4242f8:	mov	x13, #0xffffffffffffffff    	// #-1
  4242fc:	cmp	x11, #0x0
  424300:	csel	x0, x13, x12, ne  // ne = any
  424304:	str	x9, [sp, #56]
  424308:	bl	401880 <_Znam@plt>
  42430c:	ldr	x8, [sp, #56]
  424310:	str	x0, [sp, #48]
  424314:	cbz	x8, 424368 <printf@plt+0x22698>
  424318:	mov	x8, #0x10                  	// #16
  42431c:	ldr	x9, [sp, #56]
  424320:	mul	x8, x8, x9
  424324:	ldr	x10, [sp, #48]
  424328:	add	x8, x10, x8
  42432c:	str	x8, [sp, #40]
  424330:	str	x10, [sp, #32]
  424334:	ldr	x8, [sp, #32]
  424338:	mov	x0, x8
  42433c:	adrp	x9, 423000 <printf@plt+0x21330>
  424340:	add	x9, x9, #0xffc
  424344:	str	x8, [sp, #24]
  424348:	blr	x9
  42434c:	b	424350 <printf@plt+0x22680>
  424350:	ldr	x8, [sp, #24]
  424354:	add	x9, x8, #0x10
  424358:	ldr	x10, [sp, #40]
  42435c:	cmp	x9, x10
  424360:	str	x9, [sp, #32]
  424364:	b.ne	424334 <printf@plt+0x22664>  // b.any
  424368:	ldr	x8, [sp, #48]
  42436c:	ldr	x9, [sp, #72]
  424370:	str	x8, [x9]
  424374:	stur	wzr, [x29, #-80]
  424378:	ldur	w8, [x29, #-80]
  42437c:	ldur	w9, [x29, #-60]
  424380:	cmp	w8, w9
  424384:	b.cs	42450c <printf@plt+0x2283c>  // b.hs, b.nlast
  424388:	ldur	x8, [x29, #-56]
  42438c:	ldur	w9, [x29, #-80]
  424390:	mov	w10, w9
  424394:	mov	x11, #0x10                  	// #16
  424398:	mul	x10, x11, x10
  42439c:	add	x8, x8, x10
  4243a0:	ldr	x8, [x8]
  4243a4:	cbz	x8, 4244fc <printf@plt+0x2282c>
  4243a8:	ldur	x8, [x29, #-56]
  4243ac:	ldur	w9, [x29, #-80]
  4243b0:	mov	w10, w9
  4243b4:	mov	x11, #0x10                  	// #16
  4243b8:	mul	x10, x11, x10
  4243bc:	add	x8, x8, x10
  4243c0:	ldr	x8, [x8, #8]
  4243c4:	cbnz	x8, 424400 <printf@plt+0x22730>
  4243c8:	ldur	x8, [x29, #-56]
  4243cc:	ldur	w9, [x29, #-80]
  4243d0:	mov	w10, w9
  4243d4:	mov	x11, #0x10                  	// #16
  4243d8:	mul	x10, x11, x10
  4243dc:	add	x8, x8, x10
  4243e0:	ldr	x0, [x8]
  4243e4:	bl	401990 <free@plt>
  4243e8:	b	4244fc <printf@plt+0x2282c>
  4243ec:	stur	x0, [x29, #-72]
  4243f0:	stur	w1, [x29, #-76]
  4243f4:	ldr	x0, [sp, #48]
  4243f8:	bl	401b40 <_ZdaPv@plt>
  4243fc:	b	42461c <printf@plt+0x2294c>
  424400:	ldur	x8, [x29, #-56]
  424404:	ldur	w9, [x29, #-80]
  424408:	mov	w10, w9
  42440c:	mov	x11, #0x10                  	// #16
  424410:	mul	x10, x11, x10
  424414:	add	x8, x8, x10
  424418:	ldr	x0, [x8]
  42441c:	bl	425c6c <_ZdlPvm@@Base+0x3b4>
  424420:	ldr	x8, [sp, #72]
  424424:	ldr	w9, [x8, #8]
  424428:	mov	w10, w9
  42442c:	udiv	x11, x0, x10
  424430:	mul	x10, x11, x10
  424434:	subs	x10, x0, x10
  424438:	stur	w10, [x29, #-84]
  42443c:	ldr	x8, [sp, #72]
  424440:	ldr	x9, [x8]
  424444:	ldur	w10, [x29, #-84]
  424448:	mov	w11, w10
  42444c:	mov	x12, #0x10                  	// #16
  424450:	mul	x11, x12, x11
  424454:	add	x9, x9, x11
  424458:	ldr	x9, [x9]
  42445c:	cbz	x9, 424494 <printf@plt+0x227c4>
  424460:	ldur	w8, [x29, #-84]
  424464:	cbnz	w8, 42447c <printf@plt+0x227ac>
  424468:	ldr	x8, [sp, #72]
  42446c:	ldr	w9, [x8, #8]
  424470:	subs	w9, w9, #0x1
  424474:	str	w9, [sp, #20]
  424478:	b	424488 <printf@plt+0x227b8>
  42447c:	ldur	w8, [x29, #-84]
  424480:	subs	w8, w8, #0x1
  424484:	str	w8, [sp, #20]
  424488:	ldr	w8, [sp, #20]
  42448c:	stur	w8, [x29, #-84]
  424490:	b	42443c <printf@plt+0x2276c>
  424494:	ldur	x8, [x29, #-56]
  424498:	ldur	w9, [x29, #-80]
  42449c:	mov	w10, w9
  4244a0:	mov	x11, #0x10                  	// #16
  4244a4:	mul	x10, x11, x10
  4244a8:	add	x8, x8, x10
  4244ac:	ldr	x8, [x8]
  4244b0:	ldr	x10, [sp, #72]
  4244b4:	ldr	x12, [x10]
  4244b8:	ldur	w9, [x29, #-84]
  4244bc:	mov	w13, w9
  4244c0:	mul	x13, x11, x13
  4244c4:	add	x12, x12, x13
  4244c8:	str	x8, [x12]
  4244cc:	ldur	x8, [x29, #-56]
  4244d0:	ldur	w9, [x29, #-80]
  4244d4:	mov	w12, w9
  4244d8:	mul	x12, x11, x12
  4244dc:	add	x8, x8, x12
  4244e0:	ldr	x8, [x8, #8]
  4244e4:	ldr	x12, [x10]
  4244e8:	ldur	w9, [x29, #-84]
  4244ec:	mov	w13, w9
  4244f0:	mul	x11, x11, x13
  4244f4:	add	x11, x12, x11
  4244f8:	str	x8, [x11, #8]
  4244fc:	ldur	w8, [x29, #-80]
  424500:	add	w8, w8, #0x1
  424504:	stur	w8, [x29, #-80]
  424508:	b	424378 <printf@plt+0x226a8>
  42450c:	ldur	x8, [x29, #-40]
  424510:	ldr	x9, [sp, #72]
  424514:	ldr	w10, [x9, #8]
  424518:	mov	w11, w10
  42451c:	udiv	x12, x8, x11
  424520:	mul	x11, x12, x11
  424524:	subs	x8, x8, x11
  424528:	stur	w8, [x29, #-44]
  42452c:	ldr	x8, [sp, #72]
  424530:	ldr	x9, [x8]
  424534:	ldur	w10, [x29, #-44]
  424538:	mov	w11, w10
  42453c:	mov	x12, #0x10                  	// #16
  424540:	mul	x11, x12, x11
  424544:	add	x9, x9, x11
  424548:	ldr	x9, [x9]
  42454c:	cbz	x9, 424584 <printf@plt+0x228b4>
  424550:	ldur	w8, [x29, #-44]
  424554:	cbnz	w8, 42456c <printf@plt+0x2289c>
  424558:	ldr	x8, [sp, #72]
  42455c:	ldr	w9, [x8, #8]
  424560:	subs	w9, w9, #0x1
  424564:	str	w9, [sp, #16]
  424568:	b	424578 <printf@plt+0x228a8>
  42456c:	ldur	w8, [x29, #-44]
  424570:	subs	w8, w8, #0x1
  424574:	str	w8, [sp, #16]
  424578:	ldr	w8, [sp, #16]
  42457c:	stur	w8, [x29, #-44]
  424580:	b	42452c <printf@plt+0x2285c>
  424584:	ldur	x8, [x29, #-56]
  424588:	str	x8, [sp, #8]
  42458c:	cbz	x8, 424598 <printf@plt+0x228c8>
  424590:	ldr	x0, [sp, #8]
  424594:	bl	401b40 <_ZdaPv@plt>
  424598:	ldur	x0, [x29, #-24]
  42459c:	bl	4018e0 <strlen@plt>
  4245a0:	add	x0, x0, #0x1
  4245a4:	bl	401bc0 <malloc@plt>
  4245a8:	str	x0, [sp, #80]
  4245ac:	ldr	x0, [sp, #80]
  4245b0:	ldur	x1, [x29, #-24]
  4245b4:	bl	4019e0 <strcpy@plt>
  4245b8:	ldr	x8, [sp, #80]
  4245bc:	ldr	x9, [sp, #72]
  4245c0:	ldr	x10, [x9]
  4245c4:	ldur	w11, [x29, #-44]
  4245c8:	mov	w12, w11
  4245cc:	mov	x13, #0x10                  	// #16
  4245d0:	mul	x12, x13, x12
  4245d4:	add	x10, x10, x12
  4245d8:	str	x8, [x10]
  4245dc:	ldur	x8, [x29, #-32]
  4245e0:	ldr	x10, [x9]
  4245e4:	ldur	w11, [x29, #-44]
  4245e8:	mov	w12, w11
  4245ec:	mul	x12, x13, x12
  4245f0:	add	x10, x10, x12
  4245f4:	str	x8, [x10, #8]
  4245f8:	ldr	w11, [x9, #12]
  4245fc:	add	w11, w11, #0x1
  424600:	str	w11, [x9, #12]
  424604:	ldr	x8, [sp, #80]
  424608:	stur	x8, [x29, #-8]
  42460c:	ldur	x0, [x29, #-8]
  424610:	ldp	x29, x30, [sp, #176]
  424614:	add	sp, sp, #0xc0
  424618:	ret
  42461c:	ldur	x0, [x29, #-72]
  424620:	bl	401c50 <_Unwind_Resume@plt>
  424624:	sub	sp, sp, #0x40
  424628:	stp	x29, x30, [sp, #48]
  42462c:	add	x29, sp, #0x30
  424630:	mov	w8, #0x28                  	// #40
  424634:	adrp	x2, 42c000 <_ZdlPvm@@Base+0x6748>
  424638:	add	x2, x2, #0xb14
  42463c:	stur	x0, [x29, #-16]
  424640:	str	x1, [sp, #24]
  424644:	ldur	x9, [x29, #-16]
  424648:	ldr	x10, [sp, #24]
  42464c:	cmp	x10, #0x0
  424650:	cset	w11, ne  // ne = any
  424654:	and	w0, w11, #0x1
  424658:	mov	w1, w8
  42465c:	str	x9, [sp, #8]
  424660:	bl	412800 <printf@plt+0x10b30>
  424664:	ldr	x0, [sp, #24]
  424668:	bl	425c6c <_ZdlPvm@@Base+0x3b4>
  42466c:	ldr	x9, [sp, #8]
  424670:	ldr	w8, [x9, #8]
  424674:	mov	w10, w8
  424678:	udiv	x12, x0, x10
  42467c:	mul	x10, x12, x10
  424680:	subs	x10, x0, x10
  424684:	str	w10, [sp, #20]
  424688:	ldr	x8, [sp, #8]
  42468c:	ldr	x9, [x8]
  424690:	ldr	w10, [sp, #20]
  424694:	mov	w11, w10
  424698:	mov	x12, #0x10                  	// #16
  42469c:	mul	x11, x12, x11
  4246a0:	add	x9, x9, x11
  4246a4:	ldr	x9, [x9]
  4246a8:	cbz	x9, 424734 <printf@plt+0x22a64>
  4246ac:	ldr	x8, [sp, #8]
  4246b0:	ldr	x9, [x8]
  4246b4:	ldr	w10, [sp, #20]
  4246b8:	mov	w11, w10
  4246bc:	mov	x12, #0x10                  	// #16
  4246c0:	mul	x11, x12, x11
  4246c4:	add	x9, x9, x11
  4246c8:	ldr	x0, [x9]
  4246cc:	ldr	x1, [sp, #24]
  4246d0:	bl	401b80 <strcmp@plt>
  4246d4:	cbnz	w0, 424700 <printf@plt+0x22a30>
  4246d8:	ldr	x8, [sp, #8]
  4246dc:	ldr	x9, [x8]
  4246e0:	ldr	w10, [sp, #20]
  4246e4:	mov	w11, w10
  4246e8:	mov	x12, #0x10                  	// #16
  4246ec:	mul	x11, x12, x11
  4246f0:	add	x9, x9, x11
  4246f4:	ldr	x9, [x9, #8]
  4246f8:	stur	x9, [x29, #-8]
  4246fc:	b	42473c <printf@plt+0x22a6c>
  424700:	ldr	w8, [sp, #20]
  424704:	cbnz	w8, 42471c <printf@plt+0x22a4c>
  424708:	ldr	x8, [sp, #8]
  42470c:	ldr	w9, [x8, #8]
  424710:	subs	w9, w9, #0x1
  424714:	str	w9, [sp, #4]
  424718:	b	424728 <printf@plt+0x22a58>
  42471c:	ldr	w8, [sp, #20]
  424720:	subs	w8, w8, #0x1
  424724:	str	w8, [sp, #4]
  424728:	ldr	w8, [sp, #4]
  42472c:	str	w8, [sp, #20]
  424730:	b	424688 <printf@plt+0x229b8>
  424734:	mov	x8, xzr
  424738:	stur	x8, [x29, #-8]
  42473c:	ldur	x0, [x29, #-8]
  424740:	ldp	x29, x30, [sp, #48]
  424744:	add	sp, sp, #0x40
  424748:	ret
  42474c:	sub	sp, sp, #0x50
  424750:	stp	x29, x30, [sp, #64]
  424754:	add	x29, sp, #0x40
  424758:	mov	w8, #0x28                  	// #40
  42475c:	adrp	x2, 42c000 <_ZdlPvm@@Base+0x6748>
  424760:	add	x2, x2, #0xb14
  424764:	stur	x0, [x29, #-16]
  424768:	stur	x1, [x29, #-24]
  42476c:	ldur	x9, [x29, #-16]
  424770:	ldur	x10, [x29, #-24]
  424774:	ldr	x10, [x10]
  424778:	str	x10, [sp, #32]
  42477c:	ldr	x10, [sp, #32]
  424780:	cmp	x10, #0x0
  424784:	cset	w11, ne  // ne = any
  424788:	and	w0, w11, #0x1
  42478c:	mov	w1, w8
  424790:	str	x9, [sp, #16]
  424794:	bl	412800 <printf@plt+0x10b30>
  424798:	ldr	x0, [sp, #32]
  42479c:	bl	425c6c <_ZdlPvm@@Base+0x3b4>
  4247a0:	ldr	x9, [sp, #16]
  4247a4:	ldr	w8, [x9, #8]
  4247a8:	mov	w10, w8
  4247ac:	udiv	x12, x0, x10
  4247b0:	mul	x10, x12, x10
  4247b4:	subs	x10, x0, x10
  4247b8:	str	w10, [sp, #28]
  4247bc:	ldr	x8, [sp, #16]
  4247c0:	ldr	x9, [x8]
  4247c4:	ldr	w10, [sp, #28]
  4247c8:	mov	w11, w10
  4247cc:	mov	x12, #0x10                  	// #16
  4247d0:	mul	x11, x12, x11
  4247d4:	add	x9, x9, x11
  4247d8:	ldr	x9, [x9]
  4247dc:	cbz	x9, 424888 <printf@plt+0x22bb8>
  4247e0:	ldr	x8, [sp, #16]
  4247e4:	ldr	x9, [x8]
  4247e8:	ldr	w10, [sp, #28]
  4247ec:	mov	w11, w10
  4247f0:	mov	x12, #0x10                  	// #16
  4247f4:	mul	x11, x12, x11
  4247f8:	add	x9, x9, x11
  4247fc:	ldr	x0, [x9]
  424800:	ldr	x1, [sp, #32]
  424804:	bl	401b80 <strcmp@plt>
  424808:	cbnz	w0, 424854 <printf@plt+0x22b84>
  42480c:	ldr	x8, [sp, #16]
  424810:	ldr	x9, [x8]
  424814:	ldr	w10, [sp, #28]
  424818:	mov	w11, w10
  42481c:	mov	x12, #0x10                  	// #16
  424820:	mul	x11, x12, x11
  424824:	add	x9, x9, x11
  424828:	ldr	x9, [x9]
  42482c:	ldur	x11, [x29, #-24]
  424830:	str	x9, [x11]
  424834:	ldr	x9, [x8]
  424838:	ldr	w10, [sp, #28]
  42483c:	mov	w11, w10
  424840:	mul	x11, x12, x11
  424844:	add	x9, x9, x11
  424848:	ldr	x9, [x9, #8]
  42484c:	stur	x9, [x29, #-8]
  424850:	b	424890 <printf@plt+0x22bc0>
  424854:	ldr	w8, [sp, #28]
  424858:	cbnz	w8, 424870 <printf@plt+0x22ba0>
  42485c:	ldr	x8, [sp, #16]
  424860:	ldr	w9, [x8, #8]
  424864:	subs	w9, w9, #0x1
  424868:	str	w9, [sp, #12]
  42486c:	b	42487c <printf@plt+0x22bac>
  424870:	ldr	w8, [sp, #28]
  424874:	subs	w8, w8, #0x1
  424878:	str	w8, [sp, #12]
  42487c:	ldr	w8, [sp, #12]
  424880:	str	w8, [sp, #28]
  424884:	b	4247bc <printf@plt+0x22aec>
  424888:	mov	x8, xzr
  42488c:	stur	x8, [x29, #-8]
  424890:	ldur	x0, [x29, #-8]
  424894:	ldp	x29, x30, [sp, #64]
  424898:	add	sp, sp, #0x50
  42489c:	ret
  4248a0:	sub	sp, sp, #0x10
  4248a4:	str	x0, [sp, #8]
  4248a8:	str	x1, [sp]
  4248ac:	ldr	x8, [sp, #8]
  4248b0:	ldr	x9, [sp]
  4248b4:	str	x9, [x8]
  4248b8:	str	wzr, [x8, #8]
  4248bc:	add	sp, sp, #0x10
  4248c0:	ret
  4248c4:	sub	sp, sp, #0x40
  4248c8:	str	x0, [sp, #48]
  4248cc:	str	x1, [sp, #40]
  4248d0:	str	x2, [sp, #32]
  4248d4:	ldr	x8, [sp, #48]
  4248d8:	ldr	x9, [x8]
  4248dc:	ldr	w10, [x9, #8]
  4248e0:	str	w10, [sp, #28]
  4248e4:	ldr	x9, [x8]
  4248e8:	ldr	x9, [x9]
  4248ec:	str	x9, [sp, #16]
  4248f0:	str	x8, [sp, #8]
  4248f4:	ldr	x8, [sp, #8]
  4248f8:	ldr	w9, [x8, #8]
  4248fc:	ldr	w10, [sp, #28]
  424900:	cmp	w9, w10
  424904:	b.cs	4249a0 <printf@plt+0x22cd0>  // b.hs, b.nlast
  424908:	ldr	x8, [sp, #16]
  42490c:	ldr	x9, [sp, #8]
  424910:	ldr	w10, [x9, #8]
  424914:	mov	w11, w10
  424918:	mov	x12, #0x10                  	// #16
  42491c:	mul	x11, x12, x11
  424920:	add	x8, x8, x11
  424924:	ldr	x8, [x8]
  424928:	cbz	x8, 42498c <printf@plt+0x22cbc>
  42492c:	ldr	x8, [sp, #16]
  424930:	ldr	x9, [sp, #8]
  424934:	ldr	w10, [x9, #8]
  424938:	mov	w11, w10
  42493c:	mov	x12, #0x10                  	// #16
  424940:	mul	x11, x12, x11
  424944:	add	x8, x8, x11
  424948:	ldr	x8, [x8]
  42494c:	ldr	x11, [sp, #40]
  424950:	str	x8, [x11]
  424954:	ldr	x8, [sp, #16]
  424958:	ldr	w10, [x9, #8]
  42495c:	mov	w11, w10
  424960:	mul	x11, x12, x11
  424964:	add	x8, x8, x11
  424968:	ldr	x8, [x8, #8]
  42496c:	ldr	x11, [sp, #32]
  424970:	str	x8, [x11]
  424974:	ldr	w10, [x9, #8]
  424978:	mov	w13, #0x1                   	// #1
  42497c:	add	w10, w10, #0x1
  424980:	str	w10, [x9, #8]
  424984:	str	w13, [sp, #60]
  424988:	b	4249a4 <printf@plt+0x22cd4>
  42498c:	ldr	x8, [sp, #8]
  424990:	ldr	w9, [x8, #8]
  424994:	add	w9, w9, #0x1
  424998:	str	w9, [x8, #8]
  42499c:	b	4248f4 <printf@plt+0x22c24>
  4249a0:	str	wzr, [sp, #60]
  4249a4:	ldr	w0, [sp, #60]
  4249a8:	add	sp, sp, #0x40
  4249ac:	ret
  4249b0:	sub	sp, sp, #0x10
  4249b4:	mov	w8, #0xffffffff            	// #-1
  4249b8:	mov	x9, xzr
  4249bc:	str	x0, [sp, #8]
  4249c0:	ldr	x10, [sp, #8]
  4249c4:	str	w8, [x10]
  4249c8:	str	x9, [x10, #8]
  4249cc:	add	sp, sp, #0x10
  4249d0:	ret
  4249d4:	sub	sp, sp, #0x50
  4249d8:	stp	x29, x30, [sp, #64]
  4249dc:	add	x29, sp, #0x40
  4249e0:	mov	w8, #0x11                  	// #17
  4249e4:	mov	x9, #0x110                 	// #272
  4249e8:	stur	x0, [x29, #-8]
  4249ec:	ldur	x10, [x29, #-8]
  4249f0:	str	w8, [x10, #8]
  4249f4:	mov	x0, x9
  4249f8:	str	x10, [sp, #32]
  4249fc:	bl	401880 <_Znam@plt>
  424a00:	add	x9, x0, #0x110
  424a04:	mov	x10, x0
  424a08:	str	x0, [sp, #24]
  424a0c:	str	x9, [sp, #16]
  424a10:	str	x10, [sp, #8]
  424a14:	ldr	x8, [sp, #8]
  424a18:	mov	x0, x8
  424a1c:	adrp	x9, 424000 <printf@plt+0x22330>
  424a20:	add	x9, x9, #0x9b0
  424a24:	str	x8, [sp]
  424a28:	blr	x9
  424a2c:	b	424a30 <printf@plt+0x22d60>
  424a30:	ldr	x8, [sp]
  424a34:	add	x9, x8, #0x10
  424a38:	ldr	x10, [sp, #16]
  424a3c:	cmp	x9, x10
  424a40:	str	x9, [sp, #8]
  424a44:	b.ne	424a14 <printf@plt+0x22d44>  // b.any
  424a48:	ldr	x8, [sp, #24]
  424a4c:	ldr	x9, [sp, #32]
  424a50:	str	x8, [x9]
  424a54:	str	wzr, [x9, #12]
  424a58:	ldp	x29, x30, [sp, #64]
  424a5c:	add	sp, sp, #0x50
  424a60:	ret
  424a64:	stur	x0, [x29, #-16]
  424a68:	stur	w1, [x29, #-20]
  424a6c:	ldr	x0, [sp, #24]
  424a70:	bl	401b40 <_ZdaPv@plt>
  424a74:	ldur	x0, [x29, #-16]
  424a78:	bl	401c50 <_Unwind_Resume@plt>
  424a7c:	sub	sp, sp, #0x40
  424a80:	stp	x29, x30, [sp, #48]
  424a84:	add	x29, sp, #0x30
  424a88:	stur	x0, [x29, #-8]
  424a8c:	ldur	x8, [x29, #-8]
  424a90:	stur	wzr, [x29, #-12]
  424a94:	str	x8, [sp, #24]
  424a98:	ldur	w8, [x29, #-12]
  424a9c:	ldr	x9, [sp, #24]
  424aa0:	ldr	w10, [x9, #8]
  424aa4:	cmp	w8, w10
  424aa8:	b.cs	424aec <printf@plt+0x22e1c>  // b.hs, b.nlast
  424aac:	ldr	x8, [sp, #24]
  424ab0:	ldr	x9, [x8]
  424ab4:	ldur	w10, [x29, #-12]
  424ab8:	mov	w11, w10
  424abc:	mov	x12, #0x10                  	// #16
  424ac0:	mul	x11, x12, x11
  424ac4:	add	x9, x9, x11
  424ac8:	ldr	x9, [x9, #8]
  424acc:	str	x9, [sp, #16]
  424ad0:	cbz	x9, 424adc <printf@plt+0x22e0c>
  424ad4:	ldr	x0, [sp, #16]
  424ad8:	bl	401b40 <_ZdaPv@plt>
  424adc:	ldur	w8, [x29, #-12]
  424ae0:	add	w8, w8, #0x1
  424ae4:	stur	w8, [x29, #-12]
  424ae8:	b	424a98 <printf@plt+0x22dc8>
  424aec:	ldr	x8, [sp, #24]
  424af0:	ldr	x9, [x8]
  424af4:	str	x9, [sp, #8]
  424af8:	cbz	x9, 424b04 <printf@plt+0x22e34>
  424afc:	ldr	x0, [sp, #8]
  424b00:	bl	401b40 <_ZdaPv@plt>
  424b04:	ldp	x29, x30, [sp, #48]
  424b08:	add	sp, sp, #0x40
  424b0c:	ret
  424b10:	sub	sp, sp, #0xb0
  424b14:	stp	x29, x30, [sp, #160]
  424b18:	add	x29, sp, #0xa0
  424b1c:	mov	w8, #0x2c                  	// #44
  424b20:	adrp	x9, 42c000 <_ZdlPvm@@Base+0x6748>
  424b24:	add	x9, x9, #0xb14
  424b28:	stur	x0, [x29, #-8]
  424b2c:	stur	w1, [x29, #-12]
  424b30:	stur	x2, [x29, #-24]
  424b34:	ldur	x10, [x29, #-8]
  424b38:	ldur	w11, [x29, #-12]
  424b3c:	cmp	w11, #0x0
  424b40:	cset	w11, ge  // ge = tcont
  424b44:	and	w0, w11, #0x1
  424b48:	mov	w1, w8
  424b4c:	mov	x2, x9
  424b50:	str	x10, [sp, #80]
  424b54:	bl	412800 <printf@plt+0x10b30>
  424b58:	ldur	w8, [x29, #-12]
  424b5c:	stur	w8, [x29, #-28]
  424b60:	ldur	w8, [x29, #-28]
  424b64:	ldr	x9, [sp, #80]
  424b68:	ldr	w11, [x9, #8]
  424b6c:	udiv	w12, w8, w11
  424b70:	mul	w11, w12, w11
  424b74:	subs	w8, w8, w11
  424b78:	stur	w8, [x29, #-32]
  424b7c:	ldr	x8, [sp, #80]
  424b80:	ldr	x9, [x8]
  424b84:	ldur	w10, [x29, #-32]
  424b88:	mov	w11, w10
  424b8c:	mov	x12, #0x10                  	// #16
  424b90:	mul	x11, x12, x11
  424b94:	ldr	w10, [x9, x11]
  424b98:	cmp	w10, #0x0
  424b9c:	cset	w10, lt  // lt = tstop
  424ba0:	tbnz	w10, #0, 424c58 <printf@plt+0x22f88>
  424ba4:	ldr	x8, [sp, #80]
  424ba8:	ldr	x9, [x8]
  424bac:	ldur	w10, [x29, #-32]
  424bb0:	mov	w11, w10
  424bb4:	mov	x12, #0x10                  	// #16
  424bb8:	mul	x11, x12, x11
  424bbc:	ldr	w10, [x9, x11]
  424bc0:	ldur	w13, [x29, #-12]
  424bc4:	cmp	w10, w13
  424bc8:	b.ne	424c24 <printf@plt+0x22f54>  // b.any
  424bcc:	ldr	x8, [sp, #80]
  424bd0:	ldr	x9, [x8]
  424bd4:	ldur	w10, [x29, #-32]
  424bd8:	mov	w11, w10
  424bdc:	mov	x12, #0x10                  	// #16
  424be0:	mul	x11, x12, x11
  424be4:	add	x9, x9, x11
  424be8:	ldr	x9, [x9, #8]
  424bec:	str	x9, [sp, #72]
  424bf0:	cbz	x9, 424bfc <printf@plt+0x22f2c>
  424bf4:	ldr	x0, [sp, #72]
  424bf8:	bl	401b40 <_ZdaPv@plt>
  424bfc:	ldur	x8, [x29, #-24]
  424c00:	ldr	x9, [sp, #80]
  424c04:	ldr	x10, [x9]
  424c08:	ldur	w11, [x29, #-32]
  424c0c:	mov	w12, w11
  424c10:	mov	x13, #0x10                  	// #16
  424c14:	mul	x12, x13, x12
  424c18:	add	x10, x10, x12
  424c1c:	str	x8, [x10, #8]
  424c20:	b	424f78 <printf@plt+0x232a8>
  424c24:	ldur	w8, [x29, #-32]
  424c28:	cbnz	w8, 424c40 <printf@plt+0x22f70>
  424c2c:	ldr	x8, [sp, #80]
  424c30:	ldr	w9, [x8, #8]
  424c34:	subs	w9, w9, #0x1
  424c38:	str	w9, [sp, #68]
  424c3c:	b	424c4c <printf@plt+0x22f7c>
  424c40:	ldur	w8, [x29, #-32]
  424c44:	subs	w8, w8, #0x1
  424c48:	str	w8, [sp, #68]
  424c4c:	ldr	w8, [sp, #68]
  424c50:	stur	w8, [x29, #-32]
  424c54:	b	424b7c <printf@plt+0x22eac>
  424c58:	ldur	x8, [x29, #-24]
  424c5c:	cbnz	x8, 424c64 <printf@plt+0x22f94>
  424c60:	b	424f78 <printf@plt+0x232a8>
  424c64:	ldr	x8, [sp, #80]
  424c68:	ldr	w9, [x8, #12]
  424c6c:	mov	w10, #0x3                   	// #3
  424c70:	mul	w9, w9, w10
  424c74:	ldr	w10, [x8, #8]
  424c78:	mov	w11, #0x2                   	// #2
  424c7c:	mul	w10, w10, w11
  424c80:	cmp	w9, w10
  424c84:	b.cc	424f30 <printf@plt+0x23260>  // b.lo, b.ul, b.last
  424c88:	ldr	x8, [sp, #80]
  424c8c:	ldr	x9, [x8]
  424c90:	stur	x9, [x29, #-40]
  424c94:	ldr	w10, [x8, #8]
  424c98:	stur	w10, [x29, #-44]
  424c9c:	ldr	w0, [x8, #8]
  424ca0:	bl	425d1c <_ZdlPvm@@Base+0x464>
  424ca4:	ldr	x8, [sp, #80]
  424ca8:	str	w0, [x8, #8]
  424cac:	ldr	w10, [x8, #8]
  424cb0:	mov	w9, w10
  424cb4:	mov	x11, #0x10                  	// #16
  424cb8:	mul	x12, x9, x11
  424cbc:	umulh	x11, x9, x11
  424cc0:	mov	x13, #0xffffffffffffffff    	// #-1
  424cc4:	cmp	x11, #0x0
  424cc8:	csel	x0, x13, x12, ne  // ne = any
  424ccc:	str	x9, [sp, #56]
  424cd0:	bl	401880 <_Znam@plt>
  424cd4:	ldr	x8, [sp, #56]
  424cd8:	str	x0, [sp, #48]
  424cdc:	cbz	x8, 424d30 <printf@plt+0x23060>
  424ce0:	mov	x8, #0x10                  	// #16
  424ce4:	ldr	x9, [sp, #56]
  424ce8:	mul	x8, x8, x9
  424cec:	ldr	x10, [sp, #48]
  424cf0:	add	x8, x10, x8
  424cf4:	str	x8, [sp, #40]
  424cf8:	str	x10, [sp, #32]
  424cfc:	ldr	x8, [sp, #32]
  424d00:	mov	x0, x8
  424d04:	adrp	x9, 424000 <printf@plt+0x22330>
  424d08:	add	x9, x9, #0x9b0
  424d0c:	str	x8, [sp, #24]
  424d10:	blr	x9
  424d14:	b	424d18 <printf@plt+0x23048>
  424d18:	ldr	x8, [sp, #24]
  424d1c:	add	x9, x8, #0x10
  424d20:	ldr	x10, [sp, #40]
  424d24:	cmp	x9, x10
  424d28:	str	x9, [sp, #32]
  424d2c:	b.ne	424cfc <printf@plt+0x2302c>  // b.any
  424d30:	ldr	x8, [sp, #48]
  424d34:	ldr	x9, [sp, #80]
  424d38:	str	x8, [x9]
  424d3c:	stur	wzr, [x29, #-64]
  424d40:	ldur	w8, [x29, #-64]
  424d44:	ldur	w9, [x29, #-44]
  424d48:	cmp	w8, w9
  424d4c:	b.cs	424ea4 <printf@plt+0x231d4>  // b.hs, b.nlast
  424d50:	ldur	x8, [x29, #-40]
  424d54:	ldur	w9, [x29, #-64]
  424d58:	mov	w10, w9
  424d5c:	mov	x11, #0x10                  	// #16
  424d60:	mul	x10, x11, x10
  424d64:	ldr	w9, [x8, x10]
  424d68:	cmp	w9, #0x0
  424d6c:	cset	w9, lt  // lt = tstop
  424d70:	tbnz	w9, #0, 424e94 <printf@plt+0x231c4>
  424d74:	ldur	x8, [x29, #-40]
  424d78:	ldur	w9, [x29, #-64]
  424d7c:	mov	w10, w9
  424d80:	mov	x11, #0x10                  	// #16
  424d84:	mul	x10, x11, x10
  424d88:	add	x8, x8, x10
  424d8c:	ldr	x8, [x8, #8]
  424d90:	cbz	x8, 424e94 <printf@plt+0x231c4>
  424d94:	ldur	x8, [x29, #-40]
  424d98:	ldur	w9, [x29, #-64]
  424d9c:	mov	w10, w9
  424da0:	mov	x11, #0x10                  	// #16
  424da4:	mul	x10, x11, x10
  424da8:	ldr	w9, [x8, x10]
  424dac:	ldr	x8, [sp, #80]
  424db0:	ldr	w12, [x8, #8]
  424db4:	udiv	w13, w9, w12
  424db8:	mul	w12, w13, w12
  424dbc:	subs	w9, w9, w12
  424dc0:	stur	w9, [x29, #-68]
  424dc4:	ldr	x8, [sp, #80]
  424dc8:	ldr	x9, [x8]
  424dcc:	ldur	w10, [x29, #-68]
  424dd0:	mov	w11, w10
  424dd4:	mov	x12, #0x10                  	// #16
  424dd8:	mul	x11, x12, x11
  424ddc:	ldr	w10, [x9, x11]
  424de0:	cmp	w10, #0x0
  424de4:	cset	w10, lt  // lt = tstop
  424de8:	tbnz	w10, #0, 424e34 <printf@plt+0x23164>
  424dec:	ldur	w8, [x29, #-68]
  424df0:	cbnz	w8, 424e08 <printf@plt+0x23138>
  424df4:	ldr	x8, [sp, #80]
  424df8:	ldr	w9, [x8, #8]
  424dfc:	subs	w9, w9, #0x1
  424e00:	str	w9, [sp, #20]
  424e04:	b	424e14 <printf@plt+0x23144>
  424e08:	ldur	w8, [x29, #-68]
  424e0c:	subs	w8, w8, #0x1
  424e10:	str	w8, [sp, #20]
  424e14:	ldr	w8, [sp, #20]
  424e18:	stur	w8, [x29, #-68]
  424e1c:	b	424dc4 <printf@plt+0x230f4>
  424e20:	stur	x0, [x29, #-56]
  424e24:	stur	w1, [x29, #-60]
  424e28:	ldr	x0, [sp, #48]
  424e2c:	bl	401b40 <_ZdaPv@plt>
  424e30:	b	424f84 <printf@plt+0x232b4>
  424e34:	ldur	x8, [x29, #-40]
  424e38:	ldur	w9, [x29, #-64]
  424e3c:	mov	w10, w9
  424e40:	mov	x11, #0x10                  	// #16
  424e44:	mul	x10, x11, x10
  424e48:	ldr	w9, [x8, x10]
  424e4c:	ldr	x8, [sp, #80]
  424e50:	ldr	x10, [x8]
  424e54:	ldur	w12, [x29, #-68]
  424e58:	mov	w13, w12
  424e5c:	mul	x13, x11, x13
  424e60:	str	w9, [x10, x13]
  424e64:	ldur	x10, [x29, #-40]
  424e68:	ldur	w9, [x29, #-64]
  424e6c:	mov	w13, w9
  424e70:	mul	x13, x11, x13
  424e74:	add	x10, x10, x13
  424e78:	ldr	x10, [x10, #8]
  424e7c:	ldr	x13, [x8]
  424e80:	ldur	w9, [x29, #-68]
  424e84:	mov	w14, w9
  424e88:	mul	x11, x11, x14
  424e8c:	add	x11, x13, x11
  424e90:	str	x10, [x11, #8]
  424e94:	ldur	w8, [x29, #-64]
  424e98:	add	w8, w8, #0x1
  424e9c:	stur	w8, [x29, #-64]
  424ea0:	b	424d40 <printf@plt+0x23070>
  424ea4:	ldur	w8, [x29, #-28]
  424ea8:	ldr	x9, [sp, #80]
  424eac:	ldr	w10, [x9, #8]
  424eb0:	udiv	w11, w8, w10
  424eb4:	mul	w10, w11, w10
  424eb8:	subs	w8, w8, w10
  424ebc:	stur	w8, [x29, #-32]
  424ec0:	ldr	x8, [sp, #80]
  424ec4:	ldr	x9, [x8]
  424ec8:	ldur	w10, [x29, #-32]
  424ecc:	mov	w11, w10
  424ed0:	mov	x12, #0x10                  	// #16
  424ed4:	mul	x11, x12, x11
  424ed8:	ldr	w10, [x9, x11]
  424edc:	cmp	w10, #0x0
  424ee0:	cset	w10, lt  // lt = tstop
  424ee4:	tbnz	w10, #0, 424f1c <printf@plt+0x2324c>
  424ee8:	ldur	w8, [x29, #-32]
  424eec:	cbnz	w8, 424f04 <printf@plt+0x23234>
  424ef0:	ldr	x8, [sp, #80]
  424ef4:	ldr	w9, [x8, #8]
  424ef8:	subs	w9, w9, #0x1
  424efc:	str	w9, [sp, #16]
  424f00:	b	424f10 <printf@plt+0x23240>
  424f04:	ldur	w8, [x29, #-32]
  424f08:	subs	w8, w8, #0x1
  424f0c:	str	w8, [sp, #16]
  424f10:	ldr	w8, [sp, #16]
  424f14:	stur	w8, [x29, #-32]
  424f18:	b	424ec0 <printf@plt+0x231f0>
  424f1c:	ldur	x8, [x29, #-40]
  424f20:	str	x8, [sp, #8]
  424f24:	cbz	x8, 424f30 <printf@plt+0x23260>
  424f28:	ldr	x0, [sp, #8]
  424f2c:	bl	401b40 <_ZdaPv@plt>
  424f30:	ldur	w8, [x29, #-12]
  424f34:	ldr	x9, [sp, #80]
  424f38:	ldr	x10, [x9]
  424f3c:	ldur	w11, [x29, #-32]
  424f40:	mov	w12, w11
  424f44:	mov	x13, #0x10                  	// #16
  424f48:	mul	x12, x13, x12
  424f4c:	str	w8, [x10, x12]
  424f50:	ldur	x10, [x29, #-24]
  424f54:	ldr	x12, [x9]
  424f58:	ldur	w8, [x29, #-32]
  424f5c:	mov	w14, w8
  424f60:	mul	x13, x13, x14
  424f64:	add	x12, x12, x13
  424f68:	str	x10, [x12, #8]
  424f6c:	ldr	w8, [x9, #12]
  424f70:	add	w8, w8, #0x1
  424f74:	str	w8, [x9, #12]
  424f78:	ldp	x29, x30, [sp, #160]
  424f7c:	add	sp, sp, #0xb0
  424f80:	ret
  424f84:	ldur	x0, [x29, #-56]
  424f88:	bl	401c50 <_Unwind_Resume@plt>
  424f8c:	sub	sp, sp, #0x40
  424f90:	stp	x29, x30, [sp, #48]
  424f94:	add	x29, sp, #0x30
  424f98:	mov	w8, #0x2c                  	// #44
  424f9c:	adrp	x2, 42c000 <_ZdlPvm@@Base+0x6748>
  424fa0:	add	x2, x2, #0xb14
  424fa4:	stur	x0, [x29, #-16]
  424fa8:	stur	w1, [x29, #-20]
  424fac:	ldur	x9, [x29, #-16]
  424fb0:	ldur	w10, [x29, #-20]
  424fb4:	cmp	w10, #0x0
  424fb8:	cset	w10, ge  // ge = tcont
  424fbc:	and	w0, w10, #0x1
  424fc0:	mov	w1, w8
  424fc4:	str	x9, [sp, #16]
  424fc8:	bl	412800 <printf@plt+0x10b30>
  424fcc:	ldur	w8, [x29, #-20]
  424fd0:	ldr	x9, [sp, #16]
  424fd4:	ldr	w10, [x9, #8]
  424fd8:	udiv	w11, w8, w10
  424fdc:	mul	w10, w11, w10
  424fe0:	subs	w8, w8, w10
  424fe4:	str	w8, [sp, #24]
  424fe8:	ldr	x8, [sp, #16]
  424fec:	ldr	x9, [x8]
  424ff0:	ldr	w10, [sp, #24]
  424ff4:	mov	w11, w10
  424ff8:	mov	x12, #0x10                  	// #16
  424ffc:	mul	x11, x12, x11
  425000:	ldr	w10, [x9, x11]
  425004:	cmp	w10, #0x0
  425008:	cset	w10, lt  // lt = tstop
  42500c:	tbnz	w10, #0, 425094 <printf@plt+0x233c4>
  425010:	ldr	x8, [sp, #16]
  425014:	ldr	x9, [x8]
  425018:	ldr	w10, [sp, #24]
  42501c:	mov	w11, w10
  425020:	mov	x12, #0x10                  	// #16
  425024:	mul	x11, x12, x11
  425028:	ldr	w10, [x9, x11]
  42502c:	ldur	w13, [x29, #-20]
  425030:	cmp	w10, w13
  425034:	b.ne	425060 <printf@plt+0x23390>  // b.any
  425038:	ldr	x8, [sp, #16]
  42503c:	ldr	x9, [x8]
  425040:	ldr	w10, [sp, #24]
  425044:	mov	w11, w10
  425048:	mov	x12, #0x10                  	// #16
  42504c:	mul	x11, x12, x11
  425050:	add	x9, x9, x11
  425054:	ldr	x9, [x9, #8]
  425058:	stur	x9, [x29, #-8]
  42505c:	b	42509c <printf@plt+0x233cc>
  425060:	ldr	w8, [sp, #24]
  425064:	cbnz	w8, 42507c <printf@plt+0x233ac>
  425068:	ldr	x8, [sp, #16]
  42506c:	ldr	w9, [x8, #8]
  425070:	subs	w9, w9, #0x1
  425074:	str	w9, [sp, #12]
  425078:	b	425088 <printf@plt+0x233b8>
  42507c:	ldr	w8, [sp, #24]
  425080:	subs	w8, w8, #0x1
  425084:	str	w8, [sp, #12]
  425088:	ldr	w8, [sp, #12]
  42508c:	str	w8, [sp, #24]
  425090:	b	424fe8 <printf@plt+0x23318>
  425094:	mov	x8, xzr
  425098:	stur	x8, [x29, #-8]
  42509c:	ldur	x0, [x29, #-8]
  4250a0:	ldp	x29, x30, [sp, #48]
  4250a4:	add	sp, sp, #0x40
  4250a8:	ret
  4250ac:	sub	sp, sp, #0x10
  4250b0:	str	x0, [sp, #8]
  4250b4:	str	x1, [sp]
  4250b8:	ldr	x8, [sp, #8]
  4250bc:	ldr	x9, [sp]
  4250c0:	str	x9, [x8]
  4250c4:	str	wzr, [x8, #8]
  4250c8:	add	sp, sp, #0x10
  4250cc:	ret
  4250d0:	sub	sp, sp, #0x40
  4250d4:	str	x0, [sp, #48]
  4250d8:	str	x1, [sp, #40]
  4250dc:	str	x2, [sp, #32]
  4250e0:	ldr	x8, [sp, #48]
  4250e4:	ldr	x9, [x8]
  4250e8:	ldr	w10, [x9, #8]
  4250ec:	str	w10, [sp, #28]
  4250f0:	ldr	x9, [x8]
  4250f4:	ldr	x9, [x9]
  4250f8:	str	x9, [sp, #16]
  4250fc:	str	x8, [sp, #8]
  425100:	ldr	x8, [sp, #8]
  425104:	ldr	w9, [x8, #8]
  425108:	ldr	w10, [sp, #28]
  42510c:	cmp	w9, w10
  425110:	b.cs	4251ac <printf@plt+0x234dc>  // b.hs, b.nlast
  425114:	ldr	x8, [sp, #16]
  425118:	ldr	x9, [sp, #8]
  42511c:	ldr	w10, [x9, #8]
  425120:	mov	w11, w10
  425124:	mov	x12, #0x10                  	// #16
  425128:	mul	x11, x12, x11
  42512c:	ldr	w10, [x8, x11]
  425130:	cmp	w10, #0x0
  425134:	cset	w10, lt  // lt = tstop
  425138:	tbnz	w10, #0, 425198 <printf@plt+0x234c8>
  42513c:	ldr	x8, [sp, #16]
  425140:	ldr	x9, [sp, #8]
  425144:	ldr	w10, [x9, #8]
  425148:	mov	w11, w10
  42514c:	mov	x12, #0x10                  	// #16
  425150:	mul	x11, x12, x11
  425154:	ldr	w10, [x8, x11]
  425158:	ldr	x8, [sp, #40]
  42515c:	str	w10, [x8]
  425160:	ldr	x8, [sp, #16]
  425164:	ldr	w10, [x9, #8]
  425168:	mov	w11, w10
  42516c:	mul	x11, x12, x11
  425170:	add	x8, x8, x11
  425174:	ldr	x8, [x8, #8]
  425178:	ldr	x11, [sp, #32]
  42517c:	str	x8, [x11]
  425180:	ldr	w10, [x9, #8]
  425184:	mov	w13, #0x1                   	// #1
  425188:	add	w10, w10, #0x1
  42518c:	str	w10, [x9, #8]
  425190:	str	w13, [sp, #60]
  425194:	b	4251b0 <printf@plt+0x234e0>
  425198:	ldr	x8, [sp, #8]
  42519c:	ldr	w9, [x8, #8]
  4251a0:	add	w9, w9, #0x1
  4251a4:	str	w9, [x8, #8]
  4251a8:	b	425100 <printf@plt+0x23430>
  4251ac:	str	wzr, [sp, #60]
  4251b0:	ldr	w0, [sp, #60]
  4251b4:	add	sp, sp, #0x40
  4251b8:	ret
  4251bc:	sub	sp, sp, #0x40
  4251c0:	stp	x29, x30, [sp, #48]
  4251c4:	add	x29, sp, #0x30
  4251c8:	adrp	x8, 424000 <printf@plt+0x22330>
  4251cc:	add	x8, x8, #0x1c
  4251d0:	adrp	x9, 424000 <printf@plt+0x22330>
  4251d4:	add	x9, x9, #0x9d4
  4251d8:	stur	x0, [x29, #-8]
  4251dc:	ldur	x10, [x29, #-8]
  4251e0:	str	wzr, [x10]
  4251e4:	add	x11, x10, #0x8
  4251e8:	mov	x0, x11
  4251ec:	str	x9, [sp, #16]
  4251f0:	str	x10, [sp, #8]
  4251f4:	str	x11, [sp]
  4251f8:	blr	x8
  4251fc:	ldr	x8, [sp, #8]
  425200:	add	x0, x8, #0x818
  425204:	ldr	x9, [sp, #16]
  425208:	blr	x9
  42520c:	b	425210 <printf@plt+0x23540>
  425210:	str	wzr, [sp, #24]
  425214:	ldr	w8, [sp, #24]
  425218:	cmp	w8, #0x100
  42521c:	b.ge	42526c <printf@plt+0x2359c>  // b.tcont
  425220:	ldr	x8, [sp, #8]
  425224:	add	x9, x8, #0x18
  425228:	ldrsw	x10, [sp, #24]
  42522c:	mov	x11, #0x8                   	// #8
  425230:	mul	x10, x11, x10
  425234:	add	x9, x9, x10
  425238:	mov	x10, xzr
  42523c:	str	x10, [x9]
  425240:	ldr	w8, [sp, #24]
  425244:	add	w8, w8, #0x1
  425248:	str	w8, [sp, #24]
  42524c:	b	425214 <printf@plt+0x23544>
  425250:	stur	x0, [x29, #-16]
  425254:	stur	w1, [x29, #-20]
  425258:	ldr	x0, [sp]
  42525c:	adrp	x8, 424000 <printf@plt+0x22330>
  425260:	add	x8, x8, #0xc4
  425264:	blr	x8
  425268:	b	4252b8 <printf@plt+0x235e8>
  42526c:	str	wzr, [sp, #24]
  425270:	ldr	w8, [sp, #24]
  425274:	cmp	w8, #0x100
  425278:	b.ge	4252ac <printf@plt+0x235dc>  // b.tcont
  42527c:	ldr	x8, [sp, #8]
  425280:	add	x9, x8, #0x828
  425284:	ldrsw	x10, [sp, #24]
  425288:	mov	x11, #0x8                   	// #8
  42528c:	mul	x10, x11, x10
  425290:	add	x9, x9, x10
  425294:	mov	x10, xzr
  425298:	str	x10, [x9]
  42529c:	ldr	w8, [sp, #24]
  4252a0:	add	w8, w8, #0x1
  4252a4:	str	w8, [sp, #24]
  4252a8:	b	425270 <printf@plt+0x235a0>
  4252ac:	ldp	x29, x30, [sp, #48]
  4252b0:	add	sp, sp, #0x40
  4252b4:	ret
  4252b8:	ldur	x0, [x29, #-16]
  4252bc:	bl	401c50 <_Unwind_Resume@plt>
  4252c0:	sub	sp, sp, #0x30
  4252c4:	stp	x29, x30, [sp, #32]
  4252c8:	add	x29, sp, #0x20
  4252cc:	adrp	x8, 424000 <printf@plt+0x22330>
  4252d0:	add	x8, x8, #0xa7c
  4252d4:	adrp	x9, 424000 <printf@plt+0x22330>
  4252d8:	add	x9, x9, #0xc4
  4252dc:	stur	x0, [x29, #-8]
  4252e0:	ldur	x10, [x29, #-8]
  4252e4:	add	x0, x10, #0x818
  4252e8:	str	x9, [sp, #16]
  4252ec:	str	x10, [sp, #8]
  4252f0:	blr	x8
  4252f4:	ldr	x8, [sp, #8]
  4252f8:	add	x0, x8, #0x8
  4252fc:	ldr	x9, [sp, #16]
  425300:	blr	x9
  425304:	ldp	x29, x30, [sp, #32]
  425308:	add	sp, sp, #0x30
  42530c:	ret
  425310:	sub	sp, sp, #0x50
  425314:	stp	x29, x30, [sp, #64]
  425318:	add	x29, sp, #0x40
  42531c:	stur	x0, [x29, #-8]
  425320:	sturb	w1, [x29, #-9]
  425324:	ldur	x8, [x29, #-8]
  425328:	add	x9, x8, #0x18
  42532c:	ldurb	w10, [x29, #-9]
  425330:	mov	w11, w10
  425334:	mov	x12, #0x8                   	// #8
  425338:	mul	x11, x12, x11
  42533c:	add	x9, x9, x11
  425340:	ldr	x9, [x9]
  425344:	str	x8, [sp, #24]
  425348:	cbnz	x9, 4253f4 <printf@plt+0x23724>
  42534c:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  425350:	add	x8, x8, #0xb36
  425354:	ldr	w9, [x8]
  425358:	sub	x8, x29, #0x14
  42535c:	stur	w9, [x29, #-20]
  425360:	add	x0, x8, #0x4
  425364:	ldurb	w9, [x29, #-9]
  425368:	str	x0, [sp, #16]
  42536c:	mov	w0, w9
  425370:	str	x8, [sp, #8]
  425374:	bl	423eb4 <printf@plt+0x221e4>
  425378:	ldr	x8, [sp, #16]
  42537c:	str	x0, [sp]
  425380:	mov	x0, x8
  425384:	ldr	x1, [sp]
  425388:	bl	4019e0 <strcpy@plt>
  42538c:	mov	x8, #0x10                  	// #16
  425390:	mov	x0, x8
  425394:	bl	4257b4 <_Znwm@@Base>
  425398:	str	x0, [sp, #32]
  42539c:	ldr	x8, [sp, #24]
  4253a0:	ldr	w9, [x8]
  4253a4:	add	w10, w9, #0x1
  4253a8:	str	w10, [x8]
  4253ac:	ldr	x11, [sp, #32]
  4253b0:	str	w9, [x11]
  4253b4:	ldr	x11, [sp, #32]
  4253b8:	mov	w9, #0xffffffff            	// #-1
  4253bc:	str	w9, [x11, #4]
  4253c0:	ldr	x0, [sp, #8]
  4253c4:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  4253c8:	ldr	x8, [sp, #32]
  4253cc:	mov	x11, #0x8                   	// #8
  4253d0:	str	x0, [x8, #8]
  4253d4:	ldr	x8, [sp, #32]
  4253d8:	ldr	x12, [sp, #24]
  4253dc:	add	x13, x12, #0x18
  4253e0:	ldurb	w9, [x29, #-9]
  4253e4:	mov	w14, w9
  4253e8:	mul	x11, x11, x14
  4253ec:	add	x11, x13, x11
  4253f0:	str	x8, [x11]
  4253f4:	ldr	x8, [sp, #24]
  4253f8:	add	x9, x8, #0x18
  4253fc:	ldurb	w10, [x29, #-9]
  425400:	mov	w11, w10
  425404:	mov	x12, #0x8                   	// #8
  425408:	mul	x11, x12, x11
  42540c:	add	x9, x9, x11
  425410:	ldr	x0, [x9]
  425414:	ldp	x29, x30, [sp, #64]
  425418:	add	sp, sp, #0x50
  42541c:	ret
  425420:	sub	sp, sp, #0x20
  425424:	stp	x29, x30, [sp, #16]
  425428:	add	x29, sp, #0x10
  42542c:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  425430:	add	x8, x8, #0xc30
  425434:	stur	w0, [x29, #-4]
  425438:	ldur	w1, [x29, #-4]
  42543c:	mov	x0, x8
  425440:	bl	42551c <printf@plt+0x2384c>
  425444:	ldp	x29, x30, [sp, #16]
  425448:	add	sp, sp, #0x20
  42544c:	ret
  425450:	sub	sp, sp, #0x30
  425454:	stp	x29, x30, [sp, #32]
  425458:	add	x29, sp, #0x20
  42545c:	str	x0, [sp, #16]
  425460:	ldr	x8, [sp, #16]
  425464:	mov	w9, #0x0                   	// #0
  425468:	str	w9, [sp, #12]
  42546c:	cbz	x8, 425498 <printf@plt+0x237c8>
  425470:	ldr	x8, [sp, #16]
  425474:	ldrb	w9, [x8]
  425478:	mov	w10, #0x0                   	// #0
  42547c:	str	w10, [sp, #12]
  425480:	cbz	w9, 425498 <printf@plt+0x237c8>
  425484:	ldr	x8, [sp, #16]
  425488:	ldrb	w9, [x8]
  42548c:	cmp	w9, #0x20
  425490:	cset	w9, ne  // ne = any
  425494:	str	w9, [sp, #12]
  425498:	ldr	w8, [sp, #12]
  42549c:	and	w0, w8, #0x1
  4254a0:	mov	w1, #0x96                  	// #150
  4254a4:	adrp	x2, 42c000 <_ZdlPvm@@Base+0x6748>
  4254a8:	add	x2, x2, #0xb14
  4254ac:	bl	412800 <printf@plt+0x10b30>
  4254b0:	ldr	x9, [sp, #16]
  4254b4:	ldrb	w8, [x9, #1]
  4254b8:	cbnz	w8, 4254d8 <printf@plt+0x23808>
  4254bc:	ldr	x8, [sp, #16]
  4254c0:	ldrb	w1, [x8]
  4254c4:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4254c8:	add	x0, x0, #0xc30
  4254cc:	bl	425310 <printf@plt+0x23640>
  4254d0:	stur	x0, [x29, #-8]
  4254d4:	b	4254ec <printf@plt+0x2381c>
  4254d8:	ldr	x1, [sp, #16]
  4254dc:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4254e0:	add	x0, x0, #0xc30
  4254e4:	bl	425670 <printf@plt+0x239a0>
  4254e8:	stur	x0, [x29, #-8]
  4254ec:	ldur	x0, [x29, #-8]
  4254f0:	ldp	x29, x30, [sp, #32]
  4254f4:	add	sp, sp, #0x30
  4254f8:	ret
  4254fc:	sub	sp, sp, #0x10
  425500:	str	x0, [sp, #8]
  425504:	ldr	x8, [sp, #8]
  425508:	str	x8, [sp]
  42550c:	ldr	x8, [sp]
  425510:	ldr	x0, [x8, #8]
  425514:	add	sp, sp, #0x10
  425518:	ret
  42551c:	sub	sp, sp, #0x40
  425520:	stp	x29, x30, [sp, #48]
  425524:	add	x29, sp, #0x30
  425528:	stur	x0, [x29, #-16]
  42552c:	stur	w1, [x29, #-20]
  425530:	ldur	x8, [x29, #-16]
  425534:	ldur	w9, [x29, #-20]
  425538:	cmp	w9, #0x0
  42553c:	cset	w9, lt  // lt = tstop
  425540:	str	x8, [sp]
  425544:	tbnz	w9, #0, 4255f0 <printf@plt+0x23920>
  425548:	ldur	w8, [x29, #-20]
  42554c:	cmp	w8, #0x100
  425550:	b.ge	4255f0 <printf@plt+0x23920>  // b.tcont
  425554:	ldr	x8, [sp]
  425558:	add	x9, x8, #0x828
  42555c:	ldursw	x10, [x29, #-20]
  425560:	mov	x11, #0x8                   	// #8
  425564:	mul	x10, x11, x10
  425568:	add	x9, x9, x10
  42556c:	ldr	x9, [x9]
  425570:	cbnz	x9, 4255cc <printf@plt+0x238fc>
  425574:	mov	x0, #0x10                  	// #16
  425578:	bl	4257b4 <_Znwm@@Base>
  42557c:	str	x0, [sp, #16]
  425580:	ldr	x8, [sp]
  425584:	ldr	w9, [x8]
  425588:	add	w10, w9, #0x1
  42558c:	str	w10, [x8]
  425590:	ldr	x11, [sp, #16]
  425594:	str	w9, [x11]
  425598:	ldur	w9, [x29, #-20]
  42559c:	ldr	x11, [sp, #16]
  4255a0:	str	w9, [x11, #4]
  4255a4:	ldr	x11, [sp, #16]
  4255a8:	mov	x12, #0x8                   	// #8
  4255ac:	mov	x13, xzr
  4255b0:	str	x13, [x11, #8]
  4255b4:	ldr	x11, [sp, #16]
  4255b8:	add	x13, x8, #0x828
  4255bc:	ldursw	x14, [x29, #-20]
  4255c0:	mul	x12, x12, x14
  4255c4:	add	x12, x13, x12
  4255c8:	str	x11, [x12]
  4255cc:	ldr	x8, [sp]
  4255d0:	add	x9, x8, #0x828
  4255d4:	ldursw	x10, [x29, #-20]
  4255d8:	mov	x11, #0x8                   	// #8
  4255dc:	mul	x10, x11, x10
  4255e0:	add	x9, x9, x10
  4255e4:	ldr	x9, [x9]
  4255e8:	stur	x9, [x29, #-8]
  4255ec:	b	425660 <printf@plt+0x23990>
  4255f0:	ldr	x8, [sp]
  4255f4:	add	x0, x8, #0x818
  4255f8:	ldur	w1, [x29, #-20]
  4255fc:	bl	424f8c <printf@plt+0x232bc>
  425600:	str	x0, [sp, #8]
  425604:	ldr	x8, [sp, #8]
  425608:	cbnz	x8, 425658 <printf@plt+0x23988>
  42560c:	mov	x0, #0x10                  	// #16
  425610:	bl	401880 <_Znam@plt>
  425614:	str	x0, [sp, #8]
  425618:	ldr	x8, [sp]
  42561c:	ldr	w9, [x8]
  425620:	add	w10, w9, #0x1
  425624:	str	w10, [x8]
  425628:	ldr	x11, [sp, #8]
  42562c:	str	w9, [x11]
  425630:	ldur	w9, [x29, #-20]
  425634:	ldr	x11, [sp, #8]
  425638:	str	w9, [x11, #4]
  42563c:	ldr	x11, [sp, #8]
  425640:	mov	x12, xzr
  425644:	str	x12, [x11, #8]
  425648:	add	x0, x8, #0x818
  42564c:	ldur	w1, [x29, #-20]
  425650:	ldr	x2, [sp, #8]
  425654:	bl	424b10 <printf@plt+0x22e40>
  425658:	ldr	x8, [sp, #8]
  42565c:	stur	x8, [x29, #-8]
  425660:	ldur	x0, [x29, #-8]
  425664:	ldp	x29, x30, [sp, #48]
  425668:	add	sp, sp, #0x40
  42566c:	ret
  425670:	sub	sp, sp, #0x50
  425674:	stp	x29, x30, [sp, #64]
  425678:	add	x29, sp, #0x40
  42567c:	stur	x0, [x29, #-16]
  425680:	stur	x1, [x29, #-24]
  425684:	ldur	x8, [x29, #-16]
  425688:	ldur	x9, [x29, #-24]
  42568c:	ldrb	w10, [x9]
  425690:	cmp	w10, #0x63
  425694:	str	x8, [sp, #8]
  425698:	b.ne	425738 <printf@plt+0x23a68>  // b.any
  42569c:	ldur	x8, [x29, #-24]
  4256a0:	ldrb	w9, [x8, #1]
  4256a4:	cmp	w9, #0x68
  4256a8:	b.ne	425738 <printf@plt+0x23a68>  // b.any
  4256ac:	ldur	x8, [x29, #-24]
  4256b0:	ldrb	w9, [x8, #2]
  4256b4:	cmp	w9, #0x61
  4256b8:	b.ne	425738 <printf@plt+0x23a68>  // b.any
  4256bc:	ldur	x8, [x29, #-24]
  4256c0:	ldrb	w9, [x8, #3]
  4256c4:	cmp	w9, #0x72
  4256c8:	b.ne	425738 <printf@plt+0x23a68>  // b.any
  4256cc:	ldur	x8, [x29, #-24]
  4256d0:	add	x0, x8, #0x4
  4256d4:	add	x1, sp, #0x20
  4256d8:	mov	w2, #0xa                   	// #10
  4256dc:	bl	401970 <strtol@plt>
  4256e0:	str	x0, [sp, #24]
  4256e4:	ldr	x8, [sp, #32]
  4256e8:	ldur	x9, [x29, #-24]
  4256ec:	add	x9, x9, #0x4
  4256f0:	cmp	x8, x9
  4256f4:	b.eq	425738 <printf@plt+0x23a68>  // b.none
  4256f8:	ldr	x8, [sp, #32]
  4256fc:	ldrb	w9, [x8]
  425700:	cbnz	w9, 425738 <printf@plt+0x23a68>
  425704:	ldr	x8, [sp, #24]
  425708:	cmp	x8, #0x0
  42570c:	cset	w9, lt  // lt = tstop
  425710:	tbnz	w9, #0, 425738 <printf@plt+0x23a68>
  425714:	ldr	x8, [sp, #24]
  425718:	cmp	x8, #0x100
  42571c:	b.ge	425738 <printf@plt+0x23a68>  // b.tcont
  425720:	ldr	x8, [sp, #24]
  425724:	ldr	x0, [sp, #8]
  425728:	mov	w1, w8
  42572c:	bl	425310 <printf@plt+0x23640>
  425730:	stur	x0, [x29, #-8]
  425734:	b	4257a4 <printf@plt+0x23ad4>
  425738:	ldr	x8, [sp, #8]
  42573c:	add	x0, x8, #0x8
  425740:	sub	x1, x29, #0x18
  425744:	bl	42474c <printf@plt+0x22a7c>
  425748:	str	x0, [sp, #16]
  42574c:	ldr	x8, [sp, #16]
  425750:	cbnz	x8, 42579c <printf@plt+0x23acc>
  425754:	mov	x0, #0x10                  	// #16
  425758:	bl	401880 <_Znam@plt>
  42575c:	str	x0, [sp, #16]
  425760:	ldr	x8, [sp, #8]
  425764:	ldr	w9, [x8]
  425768:	add	w10, w9, #0x1
  42576c:	str	w10, [x8]
  425770:	ldr	x11, [sp, #16]
  425774:	str	w9, [x11]
  425778:	ldr	x11, [sp, #16]
  42577c:	mov	w9, #0xffffffff            	// #-1
  425780:	str	w9, [x11, #4]
  425784:	add	x0, x8, #0x8
  425788:	ldur	x1, [x29, #-24]
  42578c:	ldr	x2, [sp, #16]
  425790:	bl	42414c <printf@plt+0x2247c>
  425794:	ldr	x8, [sp, #16]
  425798:	str	x0, [x8, #8]
  42579c:	ldr	x8, [sp, #16]
  4257a0:	stur	x8, [x29, #-8]
  4257a4:	ldur	x0, [x29, #-8]
  4257a8:	ldp	x29, x30, [sp, #64]
  4257ac:	add	sp, sp, #0x50
  4257b0:	ret

00000000004257b4 <_Znwm@@Base>:
  4257b4:	sub	sp, sp, #0x20
  4257b8:	stp	x29, x30, [sp, #16]
  4257bc:	add	x29, sp, #0x10
  4257c0:	str	x0, [sp, #8]
  4257c4:	ldr	x8, [sp, #8]
  4257c8:	cbnz	x8, 4257d8 <_Znwm@@Base+0x24>
  4257cc:	ldr	x8, [sp, #8]
  4257d0:	add	x8, x8, #0x1
  4257d4:	str	x8, [sp, #8]
  4257d8:	ldr	x8, [sp, #8]
  4257dc:	and	x0, x8, #0xffffffff
  4257e0:	bl	401bc0 <malloc@plt>
  4257e4:	str	x0, [sp]
  4257e8:	ldr	x8, [sp]
  4257ec:	cbnz	x8, 425830 <_Znwm@@Base+0x7c>
  4257f0:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4257f4:	add	x8, x8, #0x40
  4257f8:	ldr	x8, [x8]
  4257fc:	cbz	x8, 42581c <_Znwm@@Base+0x68>
  425800:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  425804:	add	x8, x8, #0x40
  425808:	ldr	x0, [x8]
  42580c:	bl	425840 <_Znwm@@Base+0x8c>
  425810:	adrp	x0, 429000 <_ZdlPvm@@Base+0x3748>
  425814:	add	x0, x0, #0x78b
  425818:	bl	425840 <_Znwm@@Base+0x8c>
  42581c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  425820:	add	x0, x0, #0xb3b
  425824:	bl	425840 <_Znwm@@Base+0x8c>
  425828:	mov	w0, #0xffffffff            	// #-1
  42582c:	bl	4019b0 <_exit@plt>
  425830:	ldr	x0, [sp]
  425834:	ldp	x29, x30, [sp, #16]
  425838:	add	sp, sp, #0x20
  42583c:	ret
  425840:	sub	sp, sp, #0x30
  425844:	stp	x29, x30, [sp, #32]
  425848:	add	x29, sp, #0x20
  42584c:	mov	w8, #0x2                   	// #2
  425850:	stur	x0, [x29, #-8]
  425854:	ldur	x1, [x29, #-8]
  425858:	ldur	x0, [x29, #-8]
  42585c:	stur	w8, [x29, #-12]
  425860:	str	x1, [sp, #8]
  425864:	bl	4018e0 <strlen@plt>
  425868:	ldur	w8, [x29, #-12]
  42586c:	str	x0, [sp]
  425870:	mov	w0, w8
  425874:	ldr	x1, [sp, #8]
  425878:	ldr	x2, [sp]
  42587c:	bl	401bb0 <write@plt>
  425880:	ldp	x29, x30, [sp, #32]
  425884:	add	sp, sp, #0x30
  425888:	ret

000000000042588c <_ZdlPv@@Base>:
  42588c:	sub	sp, sp, #0x20
  425890:	stp	x29, x30, [sp, #16]
  425894:	add	x29, sp, #0x10
  425898:	str	x0, [sp, #8]
  42589c:	ldr	x8, [sp, #8]
  4258a0:	cbz	x8, 4258ac <_ZdlPv@@Base+0x20>
  4258a4:	ldr	x0, [sp, #8]
  4258a8:	bl	401990 <free@plt>
  4258ac:	ldp	x29, x30, [sp, #16]
  4258b0:	add	sp, sp, #0x20
  4258b4:	ret

00000000004258b8 <_ZdlPvm@@Base>:
  4258b8:	sub	sp, sp, #0x20
  4258bc:	stp	x29, x30, [sp, #16]
  4258c0:	add	x29, sp, #0x10
  4258c4:	str	x0, [sp, #8]
  4258c8:	str	x1, [sp]
  4258cc:	ldr	x8, [sp, #8]
  4258d0:	cbz	x8, 4258dc <_ZdlPvm@@Base+0x24>
  4258d4:	ldr	x0, [sp, #8]
  4258d8:	bl	401990 <free@plt>
  4258dc:	ldp	x29, x30, [sp, #16]
  4258e0:	add	sp, sp, #0x20
  4258e4:	ret
  4258e8:	sub	sp, sp, #0x40
  4258ec:	stp	x29, x30, [sp, #48]
  4258f0:	add	x29, sp, #0x30
  4258f4:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4258f8:	add	x8, x8, #0x38
  4258fc:	stur	x0, [x29, #-8]
  425900:	ldr	w9, [x8]
  425904:	cbz	w9, 42590c <_ZdlPvm@@Base+0x54>
  425908:	b	425a80 <_ZdlPvm@@Base+0x1c8>
  42590c:	mov	w8, #0x1                   	// #1
  425910:	adrp	x9, 448000 <stderr@@GLIBC_2.17+0x40d0>
  425914:	add	x9, x9, #0x38
  425918:	str	w8, [x9]
  42591c:	mov	w0, #0x61                  	// #97
  425920:	mov	w8, wzr
  425924:	mov	w1, w8
  425928:	mov	w2, #0x4a5                 	// #1189
  42592c:	mov	w3, #0x349                 	// #841
  425930:	bl	425a8c <_ZdlPvm@@Base+0x1d4>
  425934:	mov	w0, #0x62                  	// #98
  425938:	mov	w1, #0x8                   	// #8
  42593c:	mov	w2, #0x586                 	// #1414
  425940:	mov	w3, #0x3e8                 	// #1000
  425944:	bl	425a8c <_ZdlPvm@@Base+0x1d4>
  425948:	mov	w0, #0x63                  	// #99
  42594c:	mov	w1, #0x10                  	// #16
  425950:	mov	w2, #0x511                 	// #1297
  425954:	mov	w3, #0x395                 	// #917
  425958:	bl	425a8c <_ZdlPvm@@Base+0x1d4>
  42595c:	mov	w0, #0x64                  	// #100
  425960:	mov	w1, #0x18                  	// #24
  425964:	mov	w2, #0x442                 	// #1090
  425968:	mov	w3, #0x303                 	// #771
  42596c:	bl	425a8c <_ZdlPvm@@Base+0x1d4>
  425970:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  425974:	add	x0, x0, #0xb4a
  425978:	mov	w1, #0x20                  	// #32
  42597c:	fmov	d0, #1.100000000000000000e+01
  425980:	stur	d0, [x29, #-16]
  425984:	fmov	d1, #8.500000000000000000e+00
  425988:	str	d1, [sp, #24]
  42598c:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  425990:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  425994:	add	x0, x0, #0xb51
  425998:	mov	w1, #0x21                  	// #33
  42599c:	fmov	d0, #1.400000000000000000e+01
  4259a0:	ldr	d1, [sp, #24]
  4259a4:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  4259a8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  4259ac:	add	x0, x0, #0xb57
  4259b0:	mov	w1, #0x22                  	// #34
  4259b4:	fmov	d0, #1.700000000000000000e+01
  4259b8:	str	d0, [sp, #16]
  4259bc:	ldur	d1, [x29, #-16]
  4259c0:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  4259c4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  4259c8:	add	x0, x0, #0xb5f
  4259cc:	mov	w1, #0x23                  	// #35
  4259d0:	ldur	d0, [x29, #-16]
  4259d4:	ldr	d1, [sp, #16]
  4259d8:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  4259dc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  4259e0:	add	x0, x0, #0xb66
  4259e4:	mov	w1, #0x24                  	// #36
  4259e8:	ldr	d0, [sp, #24]
  4259ec:	fmov	d1, #5.500000000000000000e+00
  4259f0:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  4259f4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  4259f8:	add	x0, x0, #0xb70
  4259fc:	mov	w1, #0x25                  	// #37
  425a00:	fmov	d0, #1.000000000000000000e+01
  425a04:	fmov	d1, #7.500000000000000000e+00
  425a08:	str	d1, [sp, #8]
  425a0c:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  425a10:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  425a14:	add	x0, x0, #0xb7a
  425a18:	mov	w1, #0x26                  	// #38
  425a1c:	fmov	d0, #9.500000000000000000e+00
  425a20:	mov	x9, #0x800000000000        	// #140737488355328
  425a24:	movk	x9, #0x4010, lsl #48
  425a28:	fmov	d1, x9
  425a2c:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  425a30:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  425a34:	add	x0, x0, #0xb80
  425a38:	mov	w1, #0x27                  	// #39
  425a3c:	ldr	d0, [sp, #8]
  425a40:	fmov	d1, #3.875000000000000000e+00
  425a44:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  425a48:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  425a4c:	add	x0, x0, #0xb88
  425a50:	mov	w1, #0x28                  	// #40
  425a54:	mov	x9, #0x2a55                	// #10837
  425a58:	movk	x9, #0x4a95, lsl #16
  425a5c:	movk	x9, #0x52a5, lsl #32
  425a60:	movk	x9, #0x4021, lsl #48
  425a64:	fmov	d0, x9
  425a68:	mov	x9, #0x2a55                	// #10837
  425a6c:	movk	x9, #0x4a95, lsl #16
  425a70:	movk	x9, #0x52a5, lsl #32
  425a74:	movk	x9, #0x4011, lsl #48
  425a78:	fmov	d1, x9
  425a7c:	bl	425bd4 <_ZdlPvm@@Base+0x31c>
  425a80:	ldp	x29, x30, [sp, #48]
  425a84:	add	sp, sp, #0x40
  425a88:	ret
  425a8c:	sub	sp, sp, #0x50
  425a90:	stp	x29, x30, [sp, #64]
  425a94:	add	x29, sp, #0x40
  425a98:	adrp	x8, 447000 <stderr@@GLIBC_2.17+0x30d0>
  425a9c:	add	x8, x8, #0xc60
  425aa0:	sturb	w0, [x29, #-1]
  425aa4:	stur	w1, [x29, #-8]
  425aa8:	stur	w2, [x29, #-12]
  425aac:	stur	w3, [x29, #-16]
  425ab0:	ldur	w9, [x29, #-12]
  425ab4:	stur	w9, [x29, #-20]
  425ab8:	ldur	w9, [x29, #-16]
  425abc:	stur	w9, [x29, #-24]
  425ac0:	stur	wzr, [x29, #-28]
  425ac4:	str	x8, [sp, #8]
  425ac8:	ldur	w8, [x29, #-28]
  425acc:	cmp	w8, #0x8
  425ad0:	b.ge	425bc8 <_ZdlPvm@@Base+0x310>  // b.tcont
  425ad4:	mov	x0, #0x3                   	// #3
  425ad8:	bl	401880 <_Znam@plt>
  425adc:	str	x0, [sp, #24]
  425ae0:	ldurb	w8, [x29, #-1]
  425ae4:	ldr	x9, [sp, #24]
  425ae8:	strb	w8, [x9]
  425aec:	ldur	w8, [x29, #-28]
  425af0:	add	w8, w8, #0x30
  425af4:	ldr	x9, [sp, #24]
  425af8:	strb	w8, [x9, #1]
  425afc:	ldr	x9, [sp, #24]
  425b00:	mov	w8, #0x0                   	// #0
  425b04:	strb	w8, [x9, #2]
  425b08:	ldr	x9, [sp, #24]
  425b0c:	ldur	w8, [x29, #-8]
  425b10:	ldur	w10, [x29, #-28]
  425b14:	add	w8, w8, w10
  425b18:	mov	w0, w8
  425b1c:	sxtw	x11, w0
  425b20:	mov	x12, #0x18                  	// #24
  425b24:	mul	x11, x12, x11
  425b28:	ldr	x13, [sp, #8]
  425b2c:	add	x11, x13, x11
  425b30:	str	x9, [x11]
  425b34:	ldur	w8, [x29, #-20]
  425b38:	scvtf	d0, w8
  425b3c:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  425b40:	movk	x9, #0x4039, lsl #48
  425b44:	fmov	d1, x9
  425b48:	fdiv	d0, d0, d1
  425b4c:	ldur	w8, [x29, #-8]
  425b50:	ldur	w10, [x29, #-28]
  425b54:	add	w8, w8, w10
  425b58:	mov	w0, w8
  425b5c:	sxtw	x9, w0
  425b60:	mul	x9, x12, x9
  425b64:	add	x9, x13, x9
  425b68:	str	d0, [x9, #8]
  425b6c:	ldur	w8, [x29, #-24]
  425b70:	scvtf	d0, w8
  425b74:	fdiv	d0, d0, d1
  425b78:	ldur	w8, [x29, #-8]
  425b7c:	ldur	w10, [x29, #-28]
  425b80:	add	w8, w8, w10
  425b84:	mov	w0, w8
  425b88:	sxtw	x9, w0
  425b8c:	mul	x9, x12, x9
  425b90:	add	x9, x13, x9
  425b94:	str	d0, [x9, #16]
  425b98:	ldur	w8, [x29, #-20]
  425b9c:	str	w8, [sp, #20]
  425ba0:	ldur	w8, [x29, #-24]
  425ba4:	stur	w8, [x29, #-20]
  425ba8:	ldr	w8, [sp, #20]
  425bac:	mov	w10, #0x2                   	// #2
  425bb0:	sdiv	w8, w8, w10
  425bb4:	stur	w8, [x29, #-24]
  425bb8:	ldur	w8, [x29, #-28]
  425bbc:	add	w8, w8, #0x1
  425bc0:	stur	w8, [x29, #-28]
  425bc4:	b	425ac8 <_ZdlPvm@@Base+0x210>
  425bc8:	ldp	x29, x30, [sp, #64]
  425bcc:	add	sp, sp, #0x50
  425bd0:	ret
  425bd4:	sub	sp, sp, #0x40
  425bd8:	stp	x29, x30, [sp, #48]
  425bdc:	add	x29, sp, #0x30
  425be0:	adrp	x8, 447000 <stderr@@GLIBC_2.17+0x30d0>
  425be4:	add	x8, x8, #0xc60
  425be8:	stur	x0, [x29, #-8]
  425bec:	stur	w1, [x29, #-12]
  425bf0:	str	d0, [sp, #24]
  425bf4:	str	d1, [sp, #16]
  425bf8:	ldur	x0, [x29, #-8]
  425bfc:	str	x8, [sp]
  425c00:	bl	4018e0 <strlen@plt>
  425c04:	add	x0, x0, #0x1
  425c08:	bl	401880 <_Znam@plt>
  425c0c:	str	x0, [sp, #8]
  425c10:	ldr	x0, [sp, #8]
  425c14:	ldur	x1, [x29, #-8]
  425c18:	bl	4019e0 <strcpy@plt>
  425c1c:	ldr	x8, [sp, #8]
  425c20:	ldursw	x9, [x29, #-12]
  425c24:	mov	x10, #0x18                  	// #24
  425c28:	mul	x9, x10, x9
  425c2c:	ldr	x11, [sp]
  425c30:	add	x9, x11, x9
  425c34:	str	x8, [x9]
  425c38:	ldr	x8, [sp, #24]
  425c3c:	ldursw	x9, [x29, #-12]
  425c40:	mul	x9, x10, x9
  425c44:	add	x9, x11, x9
  425c48:	str	x8, [x9, #8]
  425c4c:	ldr	x8, [sp, #16]
  425c50:	ldursw	x9, [x29, #-12]
  425c54:	mul	x9, x10, x9
  425c58:	add	x9, x11, x9
  425c5c:	str	x8, [x9, #16]
  425c60:	ldp	x29, x30, [sp, #48]
  425c64:	add	sp, sp, #0x40
  425c68:	ret
  425c6c:	sub	sp, sp, #0x30
  425c70:	stp	x29, x30, [sp, #32]
  425c74:	add	x29, sp, #0x20
  425c78:	mov	w1, #0x1b                  	// #27
  425c7c:	adrp	x2, 42c000 <_ZdlPvm@@Base+0x6748>
  425c80:	add	x2, x2, #0xb8b
  425c84:	stur	x0, [x29, #-8]
  425c88:	ldur	x8, [x29, #-8]
  425c8c:	cmp	x8, #0x0
  425c90:	cset	w9, ne  // ne = any
  425c94:	and	w0, w9, #0x1
  425c98:	bl	412800 <printf@plt+0x10b30>
  425c9c:	str	xzr, [sp, #16]
  425ca0:	ldur	x8, [x29, #-8]
  425ca4:	ldrb	w9, [x8]
  425ca8:	cbz	w9, 425d0c <_ZdlPvm@@Base+0x454>
  425cac:	ldr	x8, [sp, #16]
  425cb0:	lsl	x8, x8, #4
  425cb4:	str	x8, [sp, #16]
  425cb8:	ldur	x8, [x29, #-8]
  425cbc:	add	x9, x8, #0x1
  425cc0:	stur	x9, [x29, #-8]
  425cc4:	ldrb	w10, [x8]
  425cc8:	mov	w8, w10
  425ccc:	ldr	x9, [sp, #16]
  425cd0:	add	x8, x9, x8
  425cd4:	str	x8, [sp, #16]
  425cd8:	ldr	x8, [sp, #16]
  425cdc:	and	x8, x8, #0xf0000000
  425ce0:	str	x8, [sp, #8]
  425ce4:	cbz	x8, 425d08 <_ZdlPvm@@Base+0x450>
  425ce8:	ldr	x8, [sp, #8]
  425cec:	ldr	x9, [sp, #16]
  425cf0:	eor	x8, x9, x8, lsr #24
  425cf4:	str	x8, [sp, #16]
  425cf8:	ldr	x8, [sp, #8]
  425cfc:	ldr	x9, [sp, #16]
  425d00:	eor	x8, x9, x8
  425d04:	str	x8, [sp, #16]
  425d08:	b	425ca0 <_ZdlPvm@@Base+0x3e8>
  425d0c:	ldr	x0, [sp, #16]
  425d10:	ldp	x29, x30, [sp, #32]
  425d14:	add	sp, sp, #0x30
  425d18:	ret
  425d1c:	sub	sp, sp, #0x30
  425d20:	stp	x29, x30, [sp, #32]
  425d24:	add	x29, sp, #0x20
  425d28:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  425d2c:	add	x8, x8, #0xbbc
  425d30:	adrp	x9, 446000 <stderr@@GLIBC_2.17+0x20d0>
  425d34:	add	x9, x9, #0xb28
  425d38:	stur	w0, [x29, #-4]
  425d3c:	str	x8, [sp, #16]
  425d40:	str	x9, [sp, #8]
  425d44:	ldr	x8, [sp, #16]
  425d48:	ldr	w9, [x8]
  425d4c:	ldur	w10, [x29, #-4]
  425d50:	cmp	w9, w10
  425d54:	b.hi	425d8c <_ZdlPvm@@Base+0x4d4>  // b.pmore
  425d58:	ldr	x8, [sp, #16]
  425d5c:	ldr	w9, [x8]
  425d60:	cbnz	w9, 425d7c <_ZdlPvm@@Base+0x4c4>
  425d64:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  425d68:	add	x0, x0, #0xba8
  425d6c:	ldr	x1, [sp, #8]
  425d70:	ldr	x2, [sp, #8]
  425d74:	ldr	x3, [sp, #8]
  425d78:	bl	41d068 <printf@plt+0x1b398>
  425d7c:	ldr	x8, [sp, #16]
  425d80:	add	x8, x8, #0x4
  425d84:	str	x8, [sp, #16]
  425d88:	b	425d44 <_ZdlPvm@@Base+0x48c>
  425d8c:	ldr	x8, [sp, #16]
  425d90:	ldr	w0, [x8]
  425d94:	ldp	x29, x30, [sp, #32]
  425d98:	add	sp, sp, #0x30
  425d9c:	ret
  425da0:	sub	sp, sp, #0x80
  425da4:	stp	x29, x30, [sp, #112]
  425da8:	add	x29, sp, #0x70
  425dac:	mov	x8, xzr
  425db0:	adrp	x9, 429000 <_ZdlPvm@@Base+0x3748>
  425db4:	add	x9, x9, #0x2fe
  425db8:	stur	x0, [x29, #-8]
  425dbc:	stur	x1, [x29, #-16]
  425dc0:	stur	x2, [x29, #-24]
  425dc4:	stur	w3, [x29, #-28]
  425dc8:	stur	w4, [x29, #-32]
  425dcc:	ldur	x10, [x29, #-8]
  425dd0:	stur	x8, [x29, #-40]
  425dd4:	ldur	w11, [x29, #-28]
  425dd8:	str	x9, [sp, #56]
  425ddc:	str	x10, [sp, #48]
  425de0:	cbz	w11, 425df4 <_ZdlPvm@@Base+0x53c>
  425de4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  425de8:	add	x0, x0, #0xc14
  425dec:	bl	401c00 <getenv@plt>
  425df0:	stur	x0, [x29, #-40]
  425df4:	mov	x8, xzr
  425df8:	stur	x8, [x29, #-48]
  425dfc:	ldur	x8, [x29, #-16]
  425e00:	cbz	x8, 425e10 <_ZdlPvm@@Base+0x558>
  425e04:	ldur	x0, [x29, #-16]
  425e08:	bl	401c00 <getenv@plt>
  425e0c:	stur	x0, [x29, #-48]
  425e10:	ldur	x8, [x29, #-48]
  425e14:	cbz	x8, 425e38 <_ZdlPvm@@Base+0x580>
  425e18:	ldur	x8, [x29, #-48]
  425e1c:	ldrb	w9, [x8]
  425e20:	cbz	w9, 425e38 <_ZdlPvm@@Base+0x580>
  425e24:	ldur	x0, [x29, #-48]
  425e28:	bl	4018e0 <strlen@plt>
  425e2c:	add	x8, x0, #0x1
  425e30:	str	x8, [sp, #40]
  425e34:	b	425e40 <_ZdlPvm@@Base+0x588>
  425e38:	mov	x8, xzr
  425e3c:	str	x8, [sp, #40]
  425e40:	ldr	x8, [sp, #40]
  425e44:	ldur	w9, [x29, #-32]
  425e48:	mov	w10, wzr
  425e4c:	mov	w11, #0x2                   	// #2
  425e50:	cmp	w9, #0x0
  425e54:	csel	w9, w11, w10, ne  // ne = any
  425e58:	add	x8, x8, w9, sxtw
  425e5c:	ldur	x12, [x29, #-40]
  425e60:	str	x8, [sp, #32]
  425e64:	cbz	x12, 425e88 <_ZdlPvm@@Base+0x5d0>
  425e68:	ldur	x8, [x29, #-40]
  425e6c:	ldrb	w9, [x8]
  425e70:	cbz	w9, 425e88 <_ZdlPvm@@Base+0x5d0>
  425e74:	ldur	x0, [x29, #-40]
  425e78:	bl	4018e0 <strlen@plt>
  425e7c:	add	x8, x0, #0x1
  425e80:	str	x8, [sp, #24]
  425e84:	b	425e90 <_ZdlPvm@@Base+0x5d8>
  425e88:	mov	x8, xzr
  425e8c:	str	x8, [sp, #24]
  425e90:	ldr	x8, [sp, #24]
  425e94:	ldr	x9, [sp, #32]
  425e98:	add	x8, x9, x8
  425e9c:	ldur	x10, [x29, #-24]
  425ea0:	str	x8, [sp, #16]
  425ea4:	cbz	x10, 425ec4 <_ZdlPvm@@Base+0x60c>
  425ea8:	ldur	x8, [x29, #-24]
  425eac:	ldrb	w9, [x8]
  425eb0:	cbz	w9, 425ec4 <_ZdlPvm@@Base+0x60c>
  425eb4:	ldur	x0, [x29, #-24]
  425eb8:	bl	4018e0 <strlen@plt>
  425ebc:	str	x0, [sp, #8]
  425ec0:	b	425ecc <_ZdlPvm@@Base+0x614>
  425ec4:	mov	x8, xzr
  425ec8:	str	x8, [sp, #8]
  425ecc:	ldr	x8, [sp, #8]
  425ed0:	ldr	x9, [sp, #16]
  425ed4:	add	x8, x9, x8
  425ed8:	add	x0, x8, #0x1
  425edc:	bl	401880 <_Znam@plt>
  425ee0:	ldr	x8, [sp, #48]
  425ee4:	str	x0, [x8]
  425ee8:	ldr	x9, [x8]
  425eec:	mov	w10, #0x0                   	// #0
  425ef0:	strb	w10, [x9]
  425ef4:	ldur	x9, [x29, #-48]
  425ef8:	cbz	x9, 425f2c <_ZdlPvm@@Base+0x674>
  425efc:	ldur	x8, [x29, #-48]
  425f00:	ldrb	w9, [x8]
  425f04:	cbz	w9, 425f2c <_ZdlPvm@@Base+0x674>
  425f08:	ldr	x8, [sp, #48]
  425f0c:	ldr	x0, [x8]
  425f10:	ldur	x1, [x29, #-48]
  425f14:	bl	401cb0 <strcat@plt>
  425f18:	ldr	x8, [sp, #48]
  425f1c:	ldr	x9, [x8]
  425f20:	mov	x0, x9
  425f24:	ldr	x1, [sp, #56]
  425f28:	bl	401cb0 <strcat@plt>
  425f2c:	ldur	w8, [x29, #-32]
  425f30:	cbz	w8, 425f5c <_ZdlPvm@@Base+0x6a4>
  425f34:	ldr	x8, [sp, #48]
  425f38:	ldr	x0, [x8]
  425f3c:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  425f40:	add	x1, x1, #0x495
  425f44:	bl	401cb0 <strcat@plt>
  425f48:	ldr	x8, [sp, #48]
  425f4c:	ldr	x9, [x8]
  425f50:	mov	x0, x9
  425f54:	ldr	x1, [sp, #56]
  425f58:	bl	401cb0 <strcat@plt>
  425f5c:	ldur	x8, [x29, #-40]
  425f60:	cbz	x8, 425f94 <_ZdlPvm@@Base+0x6dc>
  425f64:	ldur	x8, [x29, #-40]
  425f68:	ldrb	w9, [x8]
  425f6c:	cbz	w9, 425f94 <_ZdlPvm@@Base+0x6dc>
  425f70:	ldr	x8, [sp, #48]
  425f74:	ldr	x0, [x8]
  425f78:	ldur	x1, [x29, #-40]
  425f7c:	bl	401cb0 <strcat@plt>
  425f80:	ldr	x8, [sp, #48]
  425f84:	ldr	x9, [x8]
  425f88:	mov	x0, x9
  425f8c:	ldr	x1, [sp, #56]
  425f90:	bl	401cb0 <strcat@plt>
  425f94:	ldur	x8, [x29, #-24]
  425f98:	cbz	x8, 425fb8 <_ZdlPvm@@Base+0x700>
  425f9c:	ldur	x8, [x29, #-24]
  425fa0:	ldrb	w9, [x8]
  425fa4:	cbz	w9, 425fb8 <_ZdlPvm@@Base+0x700>
  425fa8:	ldr	x8, [sp, #48]
  425fac:	ldr	x0, [x8]
  425fb0:	ldur	x1, [x29, #-24]
  425fb4:	bl	401cb0 <strcat@plt>
  425fb8:	ldr	x8, [sp, #48]
  425fbc:	ldr	x0, [x8]
  425fc0:	bl	4018e0 <strlen@plt>
  425fc4:	ldr	x8, [sp, #48]
  425fc8:	str	w0, [x8, #8]
  425fcc:	ldp	x29, x30, [sp, #112]
  425fd0:	add	sp, sp, #0x80
  425fd4:	ret
  425fd8:	sub	sp, sp, #0x20
  425fdc:	stp	x29, x30, [sp, #16]
  425fe0:	add	x29, sp, #0x10
  425fe4:	str	x0, [sp, #8]
  425fe8:	ldr	x8, [sp, #8]
  425fec:	ldr	x8, [x8]
  425ff0:	str	x8, [sp]
  425ff4:	cbz	x8, 426000 <_ZdlPvm@@Base+0x748>
  425ff8:	ldr	x0, [sp]
  425ffc:	bl	401b40 <_ZdaPv@plt>
  426000:	ldp	x29, x30, [sp, #16]
  426004:	add	sp, sp, #0x20
  426008:	ret
  42600c:	sub	sp, sp, #0x50
  426010:	stp	x29, x30, [sp, #64]
  426014:	add	x29, sp, #0x40
  426018:	stur	x0, [x29, #-8]
  42601c:	stur	x1, [x29, #-16]
  426020:	ldur	x8, [x29, #-8]
  426024:	ldr	x9, [x8]
  426028:	stur	x9, [x29, #-24]
  42602c:	ldur	x0, [x29, #-24]
  426030:	str	x8, [sp, #16]
  426034:	bl	4018e0 <strlen@plt>
  426038:	stur	w0, [x29, #-28]
  42603c:	ldur	x0, [x29, #-16]
  426040:	bl	4018e0 <strlen@plt>
  426044:	str	w0, [sp, #32]
  426048:	ldur	w10, [x29, #-28]
  42604c:	add	w10, w10, #0x1
  426050:	ldr	w11, [sp, #32]
  426054:	add	w10, w10, w11
  426058:	add	w10, w10, #0x1
  42605c:	mov	w8, w10
  426060:	ubfx	x0, x8, #0, #32
  426064:	bl	401880 <_Znam@plt>
  426068:	ldr	x8, [sp, #16]
  42606c:	str	x0, [x8]
  426070:	ldr	x0, [x8]
  426074:	ldur	x1, [x29, #-24]
  426078:	ldur	w10, [x29, #-28]
  42607c:	ldr	w11, [x8, #8]
  426080:	subs	w10, w10, w11
  426084:	mov	w9, w10
  426088:	ubfx	x2, x9, #0, #32
  42608c:	bl	4018a0 <memcpy@plt>
  426090:	ldr	x8, [sp, #16]
  426094:	ldr	x9, [x8]
  426098:	str	x9, [sp, #24]
  42609c:	ldur	w10, [x29, #-28]
  4260a0:	ldr	w11, [x8, #8]
  4260a4:	subs	w10, w10, w11
  4260a8:	ldr	x9, [sp, #24]
  4260ac:	mov	w12, w10
  4260b0:	ubfx	x12, x12, #0, #32
  4260b4:	add	x9, x9, x12
  4260b8:	str	x9, [sp, #24]
  4260bc:	ldr	w10, [x8, #8]
  4260c0:	cbnz	w10, 4260d8 <_ZdlPvm@@Base+0x820>
  4260c4:	ldr	x8, [sp, #24]
  4260c8:	add	x9, x8, #0x1
  4260cc:	str	x9, [sp, #24]
  4260d0:	mov	w10, #0x3a                  	// #58
  4260d4:	strb	w10, [x8]
  4260d8:	ldr	x0, [sp, #24]
  4260dc:	ldur	x1, [x29, #-16]
  4260e0:	ldr	w8, [sp, #32]
  4260e4:	mov	w2, w8
  4260e8:	bl	4018a0 <memcpy@plt>
  4260ec:	ldr	w8, [sp, #32]
  4260f0:	mov	w9, w8
  4260f4:	ldr	x10, [sp, #24]
  4260f8:	add	x9, x10, x9
  4260fc:	str	x9, [sp, #24]
  426100:	ldr	x9, [sp, #16]
  426104:	ldr	w8, [x9, #8]
  426108:	cmp	w8, #0x0
  42610c:	cset	w8, ls  // ls = plast
  426110:	tbnz	w8, #0, 426178 <_ZdlPvm@@Base+0x8c0>
  426114:	ldr	x8, [sp, #24]
  426118:	add	x9, x8, #0x1
  42611c:	str	x9, [sp, #24]
  426120:	mov	w10, #0x3a                  	// #58
  426124:	strb	w10, [x8]
  426128:	ldr	x0, [sp, #24]
  42612c:	ldur	x8, [x29, #-24]
  426130:	ldur	w10, [x29, #-28]
  426134:	mov	w9, w10
  426138:	add	x8, x8, x9
  42613c:	ldr	x9, [sp, #16]
  426140:	ldr	w10, [x9, #8]
  426144:	mov	w11, w10
  426148:	mov	x12, xzr
  42614c:	subs	x11, x12, x11
  426150:	add	x1, x8, x11
  426154:	ldr	w10, [x9, #8]
  426158:	mov	w2, w10
  42615c:	bl	4018a0 <memcpy@plt>
  426160:	ldr	x8, [sp, #16]
  426164:	ldr	w10, [x8, #8]
  426168:	mov	w9, w10
  42616c:	ldr	x11, [sp, #24]
  426170:	add	x9, x11, x9
  426174:	str	x9, [sp, #24]
  426178:	ldr	x8, [sp, #24]
  42617c:	add	x9, x8, #0x1
  426180:	str	x9, [sp, #24]
  426184:	mov	w10, #0x0                   	// #0
  426188:	strb	w10, [x8]
  42618c:	ldur	x8, [x29, #-24]
  426190:	str	x8, [sp, #8]
  426194:	cbz	x8, 4261a0 <_ZdlPvm@@Base+0x8e8>
  426198:	ldr	x0, [sp, #8]
  42619c:	bl	401b40 <_ZdaPv@plt>
  4261a0:	ldp	x29, x30, [sp, #64]
  4261a4:	add	sp, sp, #0x50
  4261a8:	ret
  4261ac:	sub	sp, sp, #0x90
  4261b0:	stp	x29, x30, [sp, #128]
  4261b4:	add	x29, sp, #0x80
  4261b8:	mov	w8, #0x61                  	// #97
  4261bc:	adrp	x9, 42c000 <_ZdlPvm@@Base+0x6748>
  4261c0:	add	x9, x9, #0xc19
  4261c4:	stur	x0, [x29, #-16]
  4261c8:	stur	x1, [x29, #-24]
  4261cc:	stur	x2, [x29, #-32]
  4261d0:	ldur	x10, [x29, #-16]
  4261d4:	ldur	x11, [x29, #-24]
  4261d8:	cmp	x11, #0x0
  4261dc:	cset	w12, ne  // ne = any
  4261e0:	and	w0, w12, #0x1
  4261e4:	mov	w1, w8
  4261e8:	mov	x2, x9
  4261ec:	str	x10, [sp, #24]
  4261f0:	bl	412800 <printf@plt+0x10b30>
  4261f4:	ldur	x9, [x29, #-24]
  4261f8:	ldrb	w8, [x9]
  4261fc:	cmp	w8, #0x2f
  426200:	b.eq	426214 <_ZdlPvm@@Base+0x95c>  // b.none
  426204:	ldr	x8, [sp, #24]
  426208:	ldr	x9, [x8]
  42620c:	ldrb	w10, [x9]
  426210:	cbnz	w10, 426260 <_ZdlPvm@@Base+0x9a8>
  426214:	ldur	x0, [x29, #-24]
  426218:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  42621c:	add	x1, x1, #0x5f5
  426220:	bl	401b70 <fopen@plt>
  426224:	stur	x0, [x29, #-40]
  426228:	ldur	x8, [x29, #-40]
  42622c:	cbz	x8, 426254 <_ZdlPvm@@Base+0x99c>
  426230:	ldur	x8, [x29, #-32]
  426234:	cbz	x8, 426248 <_ZdlPvm@@Base+0x990>
  426238:	ldur	x0, [x29, #-24]
  42623c:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  426240:	ldur	x8, [x29, #-32]
  426244:	str	x0, [x8]
  426248:	ldur	x8, [x29, #-40]
  42624c:	stur	x8, [x29, #-8]
  426250:	b	426410 <_ZdlPvm@@Base+0xb58>
  426254:	mov	x8, xzr
  426258:	stur	x8, [x29, #-8]
  42625c:	b	426410 <_ZdlPvm@@Base+0xb58>
  426260:	ldur	x0, [x29, #-24]
  426264:	bl	4018e0 <strlen@plt>
  426268:	stur	w0, [x29, #-44]
  42626c:	ldr	x8, [sp, #24]
  426270:	ldr	x9, [x8]
  426274:	stur	x9, [x29, #-56]
  426278:	ldur	x0, [x29, #-56]
  42627c:	mov	w1, #0x3a                  	// #58
  426280:	bl	4019a0 <strchr@plt>
  426284:	str	x0, [sp, #64]
  426288:	ldr	x8, [sp, #64]
  42628c:	cbnz	x8, 4262a4 <_ZdlPvm@@Base+0x9ec>
  426290:	ldur	x0, [x29, #-56]
  426294:	mov	w8, wzr
  426298:	mov	w1, w8
  42629c:	bl	4019a0 <strchr@plt>
  4262a0:	str	x0, [sp, #64]
  4262a4:	ldr	x8, [sp, #64]
  4262a8:	ldur	x9, [x29, #-56]
  4262ac:	mov	w10, #0x0                   	// #0
  4262b0:	cmp	x8, x9
  4262b4:	str	w10, [sp, #20]
  4262b8:	b.ls	4262dc <_ZdlPvm@@Base+0xa24>  // b.plast
  4262bc:	ldr	x8, [sp, #64]
  4262c0:	ldurb	w1, [x8, #-1]
  4262c4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  4262c8:	add	x0, x0, #0x6e9
  4262cc:	bl	4019a0 <strchr@plt>
  4262d0:	cmp	x0, #0x0
  4262d4:	cset	w9, eq  // eq = none
  4262d8:	str	w9, [sp, #20]
  4262dc:	ldr	w8, [sp, #20]
  4262e0:	and	w8, w8, #0x1
  4262e4:	str	w8, [sp, #60]
  4262e8:	ldr	x9, [sp, #64]
  4262ec:	ldur	x10, [x29, #-56]
  4262f0:	subs	x9, x9, x10
  4262f4:	ldrsw	x10, [sp, #60]
  4262f8:	add	x9, x9, x10
  4262fc:	ldur	w8, [x29, #-44]
  426300:	mov	w10, w8
  426304:	add	x9, x9, x10
  426308:	add	x0, x9, #0x1
  42630c:	bl	401880 <_Znam@plt>
  426310:	str	x0, [sp, #48]
  426314:	ldr	x0, [sp, #48]
  426318:	ldur	x1, [x29, #-56]
  42631c:	ldr	x9, [sp, #64]
  426320:	ldur	x10, [x29, #-56]
  426324:	subs	x2, x9, x10
  426328:	bl	4018a0 <memcpy@plt>
  42632c:	ldr	w8, [sp, #60]
  426330:	cbz	w8, 426350 <_ZdlPvm@@Base+0xa98>
  426334:	ldr	x8, [sp, #48]
  426338:	ldr	x9, [sp, #64]
  42633c:	ldur	x10, [x29, #-56]
  426340:	subs	x9, x9, x10
  426344:	add	x8, x8, x9
  426348:	mov	w11, #0x2f                  	// #47
  42634c:	strb	w11, [x8]
  426350:	ldr	x8, [sp, #48]
  426354:	ldr	x9, [sp, #64]
  426358:	ldur	x10, [x29, #-56]
  42635c:	subs	x9, x9, x10
  426360:	add	x8, x8, x9
  426364:	ldrsw	x9, [sp, #60]
  426368:	add	x0, x8, x9
  42636c:	ldur	x1, [x29, #-24]
  426370:	bl	4019e0 <strcpy@plt>
  426374:	ldr	x8, [sp, #48]
  426378:	mov	x0, x8
  42637c:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  426380:	str	x0, [sp, #40]
  426384:	ldr	x8, [sp, #48]
  426388:	str	x8, [sp, #8]
  42638c:	cbz	x8, 426398 <_ZdlPvm@@Base+0xae0>
  426390:	ldr	x0, [sp, #8]
  426394:	bl	401b40 <_ZdaPv@plt>
  426398:	ldr	x0, [sp, #40]
  42639c:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  4263a0:	add	x1, x1, #0x5f5
  4263a4:	bl	401b70 <fopen@plt>
  4263a8:	str	x0, [sp, #32]
  4263ac:	ldr	x8, [sp, #32]
  4263b0:	cbz	x8, 4263e0 <_ZdlPvm@@Base+0xb28>
  4263b4:	ldur	x8, [x29, #-32]
  4263b8:	cbz	x8, 4263cc <_ZdlPvm@@Base+0xb14>
  4263bc:	ldr	x8, [sp, #40]
  4263c0:	ldur	x9, [x29, #-32]
  4263c4:	str	x8, [x9]
  4263c8:	b	4263d4 <_ZdlPvm@@Base+0xb1c>
  4263cc:	ldr	x0, [sp, #40]
  4263d0:	bl	401990 <free@plt>
  4263d4:	ldr	x8, [sp, #32]
  4263d8:	stur	x8, [x29, #-8]
  4263dc:	b	426410 <_ZdlPvm@@Base+0xb58>
  4263e0:	ldr	x0, [sp, #40]
  4263e4:	bl	401990 <free@plt>
  4263e8:	ldr	x8, [sp, #64]
  4263ec:	ldrb	w9, [x8]
  4263f0:	cbnz	w9, 4263f8 <_ZdlPvm@@Base+0xb40>
  4263f4:	b	426408 <_ZdlPvm@@Base+0xb50>
  4263f8:	ldr	x8, [sp, #64]
  4263fc:	add	x8, x8, #0x1
  426400:	stur	x8, [x29, #-56]
  426404:	b	426278 <_ZdlPvm@@Base+0x9c0>
  426408:	mov	x8, xzr
  42640c:	stur	x8, [x29, #-8]
  426410:	ldur	x0, [x29, #-8]
  426414:	ldp	x29, x30, [sp, #128]
  426418:	add	sp, sp, #0x90
  42641c:	ret
  426420:	sub	sp, sp, #0xb0
  426424:	stp	x29, x30, [sp, #160]
  426428:	add	x29, sp, #0xa0
  42642c:	stur	x0, [x29, #-16]
  426430:	stur	x1, [x29, #-24]
  426434:	stur	x2, [x29, #-32]
  426438:	stur	x3, [x29, #-40]
  42643c:	ldur	x8, [x29, #-16]
  426440:	ldur	x9, [x29, #-40]
  426444:	str	x8, [sp, #32]
  426448:	cbnz	x9, 426458 <_ZdlPvm@@Base+0xba0>
  42644c:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  426450:	add	x8, x8, #0x5f5
  426454:	stur	x8, [x29, #-40]
  426458:	ldur	x0, [x29, #-40]
  42645c:	mov	w1, #0x72                  	// #114
  426460:	bl	4019a0 <strchr@plt>
  426464:	cmp	x0, #0x0
  426468:	cset	w8, ne  // ne = any
  42646c:	and	w8, w8, #0x1
  426470:	sturb	w8, [x29, #-41]
  426474:	ldur	x9, [x29, #-24]
  426478:	cbz	x9, 426490 <_ZdlPvm@@Base+0xbd8>
  42647c:	ldur	x0, [x29, #-24]
  426480:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  426484:	add	x1, x1, #0x1a8
  426488:	bl	401b80 <strcmp@plt>
  42648c:	cbnz	w0, 4264fc <_ZdlPvm@@Base+0xc44>
  426490:	ldur	x8, [x29, #-32]
  426494:	cbz	x8, 4264c0 <_ZdlPvm@@Base+0xc08>
  426498:	ldurb	w8, [x29, #-41]
  42649c:	adrp	x9, 42c000 <_ZdlPvm@@Base+0x6748>
  4264a0:	add	x9, x9, #0xc3a
  4264a4:	adrp	x10, 429000 <_ZdlPvm@@Base+0x3748>
  4264a8:	add	x10, x10, #0x95
  4264ac:	tst	w8, #0x1
  4264b0:	csel	x0, x10, x9, ne  // ne = any
  4264b4:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  4264b8:	ldur	x9, [x29, #-32]
  4264bc:	str	x0, [x9]
  4264c0:	ldurb	w8, [x29, #-41]
  4264c4:	tbnz	w8, #0, 4264cc <_ZdlPvm@@Base+0xc14>
  4264c8:	b	4264e0 <_ZdlPvm@@Base+0xc28>
  4264cc:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4264d0:	add	x8, x8, #0xf20
  4264d4:	ldr	x8, [x8]
  4264d8:	str	x8, [sp, #24]
  4264dc:	b	4264f0 <_ZdlPvm@@Base+0xc38>
  4264e0:	adrp	x8, 443000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4264e4:	add	x8, x8, #0xf28
  4264e8:	ldr	x8, [x8]
  4264ec:	str	x8, [sp, #24]
  4264f0:	ldr	x8, [sp, #24]
  4264f4:	stur	x8, [x29, #-8]
  4264f8:	b	426760 <_ZdlPvm@@Base+0xea8>
  4264fc:	ldurb	w8, [x29, #-41]
  426500:	tbnz	w8, #0, 426508 <_ZdlPvm@@Base+0xc50>
  426504:	b	426528 <_ZdlPvm@@Base+0xc70>
  426508:	ldur	x8, [x29, #-24]
  42650c:	ldrb	w9, [x8]
  426510:	cmp	w9, #0x2f
  426514:	b.eq	426528 <_ZdlPvm@@Base+0xc70>  // b.none
  426518:	ldr	x8, [sp, #32]
  42651c:	ldr	x9, [x8]
  426520:	ldrb	w10, [x9]
  426524:	cbnz	w10, 426570 <_ZdlPvm@@Base+0xcb8>
  426528:	ldur	x0, [x29, #-24]
  42652c:	ldur	x1, [x29, #-40]
  426530:	bl	401b70 <fopen@plt>
  426534:	stur	x0, [x29, #-56]
  426538:	ldur	x8, [x29, #-56]
  42653c:	cbz	x8, 426564 <_ZdlPvm@@Base+0xcac>
  426540:	ldur	x8, [x29, #-32]
  426544:	cbz	x8, 426558 <_ZdlPvm@@Base+0xca0>
  426548:	ldur	x0, [x29, #-24]
  42654c:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  426550:	ldur	x8, [x29, #-32]
  426554:	str	x0, [x8]
  426558:	ldur	x8, [x29, #-56]
  42655c:	stur	x8, [x29, #-8]
  426560:	b	426760 <_ZdlPvm@@Base+0xea8>
  426564:	mov	x8, xzr
  426568:	stur	x8, [x29, #-8]
  42656c:	b	426760 <_ZdlPvm@@Base+0xea8>
  426570:	ldur	x0, [x29, #-24]
  426574:	bl	4018e0 <strlen@plt>
  426578:	stur	w0, [x29, #-60]
  42657c:	ldr	x8, [sp, #32]
  426580:	ldr	x9, [x8]
  426584:	stur	x9, [x29, #-72]
  426588:	ldur	x0, [x29, #-72]
  42658c:	mov	w1, #0x3a                  	// #58
  426590:	bl	4019a0 <strchr@plt>
  426594:	str	x0, [sp, #80]
  426598:	ldr	x8, [sp, #80]
  42659c:	cbnz	x8, 4265b4 <_ZdlPvm@@Base+0xcfc>
  4265a0:	ldur	x0, [x29, #-72]
  4265a4:	mov	w8, wzr
  4265a8:	mov	w1, w8
  4265ac:	bl	4019a0 <strchr@plt>
  4265b0:	str	x0, [sp, #80]
  4265b4:	ldr	x8, [sp, #80]
  4265b8:	ldur	x9, [x29, #-72]
  4265bc:	mov	w10, #0x0                   	// #0
  4265c0:	cmp	x8, x9
  4265c4:	str	w10, [sp, #20]
  4265c8:	b.ls	4265ec <_ZdlPvm@@Base+0xd34>  // b.plast
  4265cc:	ldr	x8, [sp, #80]
  4265d0:	ldurb	w1, [x8, #-1]
  4265d4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  4265d8:	add	x0, x0, #0x6e9
  4265dc:	bl	4019a0 <strchr@plt>
  4265e0:	cmp	x0, #0x0
  4265e4:	cset	w9, eq  // eq = none
  4265e8:	str	w9, [sp, #20]
  4265ec:	ldr	w8, [sp, #20]
  4265f0:	and	w8, w8, #0x1
  4265f4:	str	w8, [sp, #76]
  4265f8:	ldr	x9, [sp, #80]
  4265fc:	ldur	x10, [x29, #-72]
  426600:	subs	x9, x9, x10
  426604:	ldrsw	x10, [sp, #76]
  426608:	add	x9, x9, x10
  42660c:	ldur	w8, [x29, #-60]
  426610:	mov	w10, w8
  426614:	add	x9, x9, x10
  426618:	add	x0, x9, #0x1
  42661c:	bl	401880 <_Znam@plt>
  426620:	str	x0, [sp, #64]
  426624:	ldr	x0, [sp, #64]
  426628:	ldur	x1, [x29, #-72]
  42662c:	ldr	x9, [sp, #80]
  426630:	ldur	x10, [x29, #-72]
  426634:	subs	x2, x9, x10
  426638:	bl	4018a0 <memcpy@plt>
  42663c:	ldr	w8, [sp, #76]
  426640:	cbz	w8, 426660 <_ZdlPvm@@Base+0xda8>
  426644:	ldr	x8, [sp, #64]
  426648:	ldr	x9, [sp, #80]
  42664c:	ldur	x10, [x29, #-72]
  426650:	subs	x9, x9, x10
  426654:	add	x8, x8, x9
  426658:	mov	w11, #0x2f                  	// #47
  42665c:	strb	w11, [x8]
  426660:	ldr	x8, [sp, #64]
  426664:	ldr	x9, [sp, #80]
  426668:	ldur	x10, [x29, #-72]
  42666c:	subs	x9, x9, x10
  426670:	add	x8, x8, x9
  426674:	ldrsw	x9, [sp, #76]
  426678:	add	x0, x8, x9
  42667c:	ldur	x1, [x29, #-24]
  426680:	bl	4019e0 <strcpy@plt>
  426684:	ldr	x8, [sp, #64]
  426688:	mov	x0, x8
  42668c:	bl	4278f4 <_ZdlPvm@@Base+0x203c>
  426690:	str	x0, [sp, #56]
  426694:	ldr	x8, [sp, #64]
  426698:	str	x8, [sp, #8]
  42669c:	cbz	x8, 4266a8 <_ZdlPvm@@Base+0xdf0>
  4266a0:	ldr	x0, [sp, #8]
  4266a4:	bl	401b40 <_ZdaPv@plt>
  4266a8:	ldr	x0, [sp, #56]
  4266ac:	ldur	x1, [x29, #-40]
  4266b0:	bl	401b70 <fopen@plt>
  4266b4:	str	x0, [sp, #48]
  4266b8:	ldr	x8, [sp, #48]
  4266bc:	cbz	x8, 4266ec <_ZdlPvm@@Base+0xe34>
  4266c0:	ldur	x8, [x29, #-32]
  4266c4:	cbz	x8, 4266d8 <_ZdlPvm@@Base+0xe20>
  4266c8:	ldr	x8, [sp, #56]
  4266cc:	ldur	x9, [x29, #-32]
  4266d0:	str	x8, [x9]
  4266d4:	b	4266e0 <_ZdlPvm@@Base+0xe28>
  4266d8:	ldr	x0, [sp, #56]
  4266dc:	bl	401990 <free@plt>
  4266e0:	ldr	x8, [sp, #48]
  4266e4:	stur	x8, [x29, #-8]
  4266e8:	b	426760 <_ZdlPvm@@Base+0xea8>
  4266ec:	bl	401b50 <__errno_location@plt>
  4266f0:	ldr	w8, [x0]
  4266f4:	str	w8, [sp, #44]
  4266f8:	ldr	x0, [sp, #56]
  4266fc:	bl	401990 <free@plt>
  426700:	ldr	w8, [sp, #44]
  426704:	cmp	w8, #0x2
  426708:	b.eq	42672c <_ZdlPvm@@Base+0xe74>  // b.none
  42670c:	ldr	w8, [sp, #44]
  426710:	str	w8, [sp, #4]
  426714:	bl	401b50 <__errno_location@plt>
  426718:	ldr	w8, [sp, #4]
  42671c:	str	w8, [x0]
  426720:	mov	x9, xzr
  426724:	stur	x9, [x29, #-8]
  426728:	b	426760 <_ZdlPvm@@Base+0xea8>
  42672c:	ldr	x8, [sp, #80]
  426730:	ldrb	w9, [x8]
  426734:	cbnz	w9, 42673c <_ZdlPvm@@Base+0xe84>
  426738:	b	42674c <_ZdlPvm@@Base+0xe94>
  42673c:	ldr	x8, [sp, #80]
  426740:	add	x8, x8, #0x1
  426744:	stur	x8, [x29, #-72]
  426748:	b	426588 <_ZdlPvm@@Base+0xcd0>
  42674c:	bl	401b50 <__errno_location@plt>
  426750:	mov	w8, #0x2                   	// #2
  426754:	str	w8, [x0]
  426758:	mov	x9, xzr
  42675c:	stur	x9, [x29, #-8]
  426760:	ldur	x0, [x29, #-8]
  426764:	ldp	x29, x30, [sp, #160]
  426768:	add	sp, sp, #0xb0
  42676c:	ret
  426770:	sub	sp, sp, #0x10
  426774:	mov	x8, xzr
  426778:	str	x0, [sp, #8]
  42677c:	ldr	x9, [sp, #8]
  426780:	str	x8, [x9]
  426784:	str	wzr, [x9, #8]
  426788:	str	wzr, [x9, #12]
  42678c:	add	sp, sp, #0x10
  426790:	ret
  426794:	sub	sp, sp, #0x30
  426798:	stp	x29, x30, [sp, #32]
  42679c:	add	x29, sp, #0x20
  4267a0:	mov	w8, #0x57                  	// #87
  4267a4:	adrp	x9, 42c000 <_ZdlPvm@@Base+0x6748>
  4267a8:	add	x9, x9, #0xc41
  4267ac:	stur	x0, [x29, #-8]
  4267b0:	str	x1, [sp, #16]
  4267b4:	str	w2, [sp, #12]
  4267b8:	ldur	x10, [x29, #-8]
  4267bc:	ldr	w11, [sp, #12]
  4267c0:	str	w11, [x10, #8]
  4267c4:	ldr	w11, [sp, #12]
  4267c8:	cmp	w11, #0x0
  4267cc:	cset	w11, ge  // ge = tcont
  4267d0:	and	w0, w11, #0x1
  4267d4:	mov	w1, w8
  4267d8:	mov	x2, x9
  4267dc:	str	x10, [sp]
  4267e0:	bl	412800 <printf@plt+0x10b30>
  4267e4:	ldr	w0, [sp, #12]
  4267e8:	ldr	x9, [sp]
  4267ec:	add	x1, x9, #0xc
  4267f0:	bl	426824 <_ZdlPvm@@Base+0xf6c>
  4267f4:	ldr	x9, [sp]
  4267f8:	str	x0, [x9]
  4267fc:	ldr	w8, [sp, #12]
  426800:	cbz	w8, 426818 <_ZdlPvm@@Base+0xf60>
  426804:	ldr	x8, [sp]
  426808:	ldr	x0, [x8]
  42680c:	ldr	x1, [sp, #16]
  426810:	ldrsw	x2, [sp, #12]
  426814:	bl	4018a0 <memcpy@plt>
  426818:	ldp	x29, x30, [sp, #32]
  42681c:	add	sp, sp, #0x30
  426820:	ret
  426824:	sub	sp, sp, #0x30
  426828:	stp	x29, x30, [sp, #32]
  42682c:	add	x29, sp, #0x20
  426830:	stur	w0, [x29, #-12]
  426834:	str	x1, [sp, #8]
  426838:	ldur	w8, [x29, #-12]
  42683c:	cbnz	w8, 426854 <_ZdlPvm@@Base+0xf9c>
  426840:	ldr	x8, [sp, #8]
  426844:	str	wzr, [x8]
  426848:	mov	x8, xzr
  42684c:	stur	x8, [x29, #-8]
  426850:	b	426878 <_ZdlPvm@@Base+0xfc0>
  426854:	ldur	w8, [x29, #-12]
  426858:	mov	w9, #0x2                   	// #2
  42685c:	mul	w8, w8, w9
  426860:	ldr	x10, [sp, #8]
  426864:	str	w8, [x10]
  426868:	mov	w0, w8
  42686c:	sxtw	x0, w0
  426870:	bl	401880 <_Znam@plt>
  426874:	stur	x0, [x29, #-8]
  426878:	ldur	x0, [x29, #-8]
  42687c:	ldp	x29, x30, [sp, #32]
  426880:	add	sp, sp, #0x30
  426884:	ret
  426888:	sub	sp, sp, #0x30
  42688c:	stp	x29, x30, [sp, #32]
  426890:	add	x29, sp, #0x20
  426894:	stur	x0, [x29, #-8]
  426898:	str	x1, [sp, #16]
  42689c:	ldur	x8, [x29, #-8]
  4268a0:	ldr	x9, [sp, #16]
  4268a4:	str	x8, [sp, #8]
  4268a8:	cbnz	x9, 4268c4 <_ZdlPvm@@Base+0x100c>
  4268ac:	ldr	x8, [sp, #8]
  4268b0:	str	wzr, [x8, #8]
  4268b4:	mov	x9, xzr
  4268b8:	str	x9, [x8]
  4268bc:	str	wzr, [x8, #12]
  4268c0:	b	426904 <_ZdlPvm@@Base+0x104c>
  4268c4:	ldr	x0, [sp, #16]
  4268c8:	bl	4018e0 <strlen@plt>
  4268cc:	ldr	x8, [sp, #8]
  4268d0:	str	w0, [x8, #8]
  4268d4:	ldr	w0, [x8, #8]
  4268d8:	add	x1, x8, #0xc
  4268dc:	bl	426824 <_ZdlPvm@@Base+0xf6c>
  4268e0:	ldr	x8, [sp, #8]
  4268e4:	str	x0, [x8]
  4268e8:	ldr	w9, [x8, #8]
  4268ec:	cbz	w9, 426904 <_ZdlPvm@@Base+0x104c>
  4268f0:	ldr	x8, [sp, #8]
  4268f4:	ldr	x0, [x8]
  4268f8:	ldr	x1, [sp, #16]
  4268fc:	ldrsw	x2, [x8, #8]
  426900:	bl	4018a0 <memcpy@plt>
  426904:	ldp	x29, x30, [sp, #32]
  426908:	add	sp, sp, #0x30
  42690c:	ret
  426910:	sub	sp, sp, #0x30
  426914:	stp	x29, x30, [sp, #32]
  426918:	add	x29, sp, #0x20
  42691c:	mov	w8, #0x1                   	// #1
  426920:	stur	x0, [x29, #-8]
  426924:	sturb	w1, [x29, #-9]
  426928:	ldur	x9, [x29, #-8]
  42692c:	str	w8, [x9, #8]
  426930:	add	x1, x9, #0xc
  426934:	mov	w0, w8
  426938:	str	x9, [sp, #8]
  42693c:	bl	426824 <_ZdlPvm@@Base+0xf6c>
  426940:	ldr	x9, [sp, #8]
  426944:	str	x0, [x9]
  426948:	ldurb	w8, [x29, #-9]
  42694c:	ldr	x10, [x9]
  426950:	strb	w8, [x10]
  426954:	ldp	x29, x30, [sp, #32]
  426958:	add	sp, sp, #0x30
  42695c:	ret
  426960:	sub	sp, sp, #0x30
  426964:	stp	x29, x30, [sp, #32]
  426968:	add	x29, sp, #0x20
  42696c:	stur	x0, [x29, #-8]
  426970:	str	x1, [sp, #16]
  426974:	ldur	x8, [x29, #-8]
  426978:	ldr	x9, [sp, #16]
  42697c:	ldr	w10, [x9, #8]
  426980:	str	w10, [x8, #8]
  426984:	ldr	w0, [x8, #8]
  426988:	add	x1, x8, #0xc
  42698c:	str	x8, [sp, #8]
  426990:	bl	426824 <_ZdlPvm@@Base+0xf6c>
  426994:	ldr	x8, [sp, #8]
  426998:	str	x0, [x8]
  42699c:	ldr	w10, [x8, #8]
  4269a0:	cbz	w10, 4269bc <_ZdlPvm@@Base+0x1104>
  4269a4:	ldr	x8, [sp, #8]
  4269a8:	ldr	x0, [x8]
  4269ac:	ldr	x9, [sp, #16]
  4269b0:	ldr	x1, [x9]
  4269b4:	ldrsw	x2, [x8, #8]
  4269b8:	bl	4018a0 <memcpy@plt>
  4269bc:	ldp	x29, x30, [sp, #32]
  4269c0:	add	sp, sp, #0x30
  4269c4:	ret
  4269c8:	sub	sp, sp, #0x20
  4269cc:	stp	x29, x30, [sp, #16]
  4269d0:	add	x29, sp, #0x10
  4269d4:	str	x0, [sp, #8]
  4269d8:	ldr	x8, [sp, #8]
  4269dc:	ldr	x0, [x8]
  4269e0:	ldr	w1, [x8, #12]
  4269e4:	bl	4269fc <_ZdlPvm@@Base+0x1144>
  4269e8:	b	4269ec <_ZdlPvm@@Base+0x1134>
  4269ec:	ldp	x29, x30, [sp, #16]
  4269f0:	add	sp, sp, #0x20
  4269f4:	ret
  4269f8:	bl	4127f4 <printf@plt+0x10b24>
  4269fc:	sub	sp, sp, #0x30
  426a00:	stp	x29, x30, [sp, #32]
  426a04:	add	x29, sp, #0x20
  426a08:	stur	x0, [x29, #-8]
  426a0c:	stur	w1, [x29, #-12]
  426a10:	ldur	x8, [x29, #-8]
  426a14:	str	x8, [sp, #8]
  426a18:	cbz	x8, 426a24 <_ZdlPvm@@Base+0x116c>
  426a1c:	ldr	x0, [sp, #8]
  426a20:	bl	401b40 <_ZdaPv@plt>
  426a24:	ldp	x29, x30, [sp, #32]
  426a28:	add	sp, sp, #0x30
  426a2c:	ret
  426a30:	sub	sp, sp, #0x30
  426a34:	stp	x29, x30, [sp, #32]
  426a38:	add	x29, sp, #0x20
  426a3c:	stur	x0, [x29, #-8]
  426a40:	str	x1, [sp, #16]
  426a44:	ldur	x8, [x29, #-8]
  426a48:	ldr	x0, [x8]
  426a4c:	ldr	w1, [x8, #12]
  426a50:	ldr	x9, [sp, #16]
  426a54:	ldr	w2, [x9, #8]
  426a58:	add	x3, x8, #0xc
  426a5c:	str	x8, [sp, #8]
  426a60:	bl	426aa8 <_ZdlPvm@@Base+0x11f0>
  426a64:	ldr	x8, [sp, #8]
  426a68:	str	x0, [x8]
  426a6c:	ldr	x9, [sp, #16]
  426a70:	ldr	w10, [x9, #8]
  426a74:	str	w10, [x8, #8]
  426a78:	ldr	w10, [x8, #8]
  426a7c:	cbz	w10, 426a98 <_ZdlPvm@@Base+0x11e0>
  426a80:	ldr	x8, [sp, #8]
  426a84:	ldr	x0, [x8]
  426a88:	ldr	x9, [sp, #16]
  426a8c:	ldr	x1, [x9]
  426a90:	ldrsw	x2, [x8, #8]
  426a94:	bl	4018a0 <memcpy@plt>
  426a98:	ldr	x0, [sp, #8]
  426a9c:	ldp	x29, x30, [sp, #32]
  426aa0:	add	sp, sp, #0x30
  426aa4:	ret
  426aa8:	sub	sp, sp, #0x40
  426aac:	stp	x29, x30, [sp, #48]
  426ab0:	add	x29, sp, #0x30
  426ab4:	stur	x0, [x29, #-16]
  426ab8:	stur	w1, [x29, #-20]
  426abc:	str	w2, [sp, #24]
  426ac0:	str	x3, [sp, #16]
  426ac4:	ldur	w8, [x29, #-20]
  426ac8:	ldr	w9, [sp, #24]
  426acc:	cmp	w8, w9
  426ad0:	b.lt	426aec <_ZdlPvm@@Base+0x1234>  // b.tstop
  426ad4:	ldur	w8, [x29, #-20]
  426ad8:	ldr	x9, [sp, #16]
  426adc:	str	w8, [x9]
  426ae0:	ldur	x9, [x29, #-16]
  426ae4:	stur	x9, [x29, #-8]
  426ae8:	b	426b40 <_ZdlPvm@@Base+0x1288>
  426aec:	ldur	x8, [x29, #-16]
  426af0:	str	x8, [sp, #8]
  426af4:	cbz	x8, 426b00 <_ZdlPvm@@Base+0x1248>
  426af8:	ldr	x0, [sp, #8]
  426afc:	bl	401b40 <_ZdaPv@plt>
  426b00:	ldr	w8, [sp, #24]
  426b04:	cbnz	w8, 426b1c <_ZdlPvm@@Base+0x1264>
  426b08:	ldr	x8, [sp, #16]
  426b0c:	str	wzr, [x8]
  426b10:	mov	x8, xzr
  426b14:	stur	x8, [x29, #-8]
  426b18:	b	426b40 <_ZdlPvm@@Base+0x1288>
  426b1c:	ldr	w8, [sp, #24]
  426b20:	mov	w9, #0x2                   	// #2
  426b24:	mul	w8, w8, w9
  426b28:	ldr	x10, [sp, #16]
  426b2c:	str	w8, [x10]
  426b30:	mov	w0, w8
  426b34:	sxtw	x0, w0
  426b38:	bl	401880 <_Znam@plt>
  426b3c:	stur	x0, [x29, #-8]
  426b40:	ldur	x0, [x29, #-8]
  426b44:	ldp	x29, x30, [sp, #48]
  426b48:	add	sp, sp, #0x40
  426b4c:	ret
  426b50:	sub	sp, sp, #0x30
  426b54:	stp	x29, x30, [sp, #32]
  426b58:	add	x29, sp, #0x20
  426b5c:	stur	x0, [x29, #-8]
  426b60:	str	x1, [sp, #16]
  426b64:	ldur	x8, [x29, #-8]
  426b68:	ldr	x9, [sp, #16]
  426b6c:	str	x8, [sp]
  426b70:	cbnz	x9, 426b9c <_ZdlPvm@@Base+0x12e4>
  426b74:	ldr	x8, [sp]
  426b78:	ldr	x0, [x8]
  426b7c:	ldr	w1, [x8, #8]
  426b80:	bl	4269fc <_ZdlPvm@@Base+0x1144>
  426b84:	ldr	x8, [sp]
  426b88:	str	wzr, [x8, #8]
  426b8c:	mov	x9, xzr
  426b90:	str	x9, [x8]
  426b94:	str	wzr, [x8, #12]
  426b98:	b	426bec <_ZdlPvm@@Base+0x1334>
  426b9c:	ldr	x0, [sp, #16]
  426ba0:	bl	4018e0 <strlen@plt>
  426ba4:	str	w0, [sp, #12]
  426ba8:	ldr	x8, [sp]
  426bac:	ldr	x0, [x8]
  426bb0:	ldr	w1, [x8, #12]
  426bb4:	ldr	w2, [sp, #12]
  426bb8:	add	x3, x8, #0xc
  426bbc:	bl	426aa8 <_ZdlPvm@@Base+0x11f0>
  426bc0:	ldr	x8, [sp]
  426bc4:	str	x0, [x8]
  426bc8:	ldr	w9, [sp, #12]
  426bcc:	str	w9, [x8, #8]
  426bd0:	ldr	w9, [x8, #8]
  426bd4:	cbz	w9, 426bec <_ZdlPvm@@Base+0x1334>
  426bd8:	ldr	x8, [sp]
  426bdc:	ldr	x0, [x8]
  426be0:	ldr	x1, [sp, #16]
  426be4:	ldrsw	x2, [x8, #8]
  426be8:	bl	4018a0 <memcpy@plt>
  426bec:	ldr	x0, [sp]
  426bf0:	ldp	x29, x30, [sp, #32]
  426bf4:	add	sp, sp, #0x30
  426bf8:	ret
  426bfc:	sub	sp, sp, #0x30
  426c00:	stp	x29, x30, [sp, #32]
  426c04:	add	x29, sp, #0x20
  426c08:	mov	w8, #0x1                   	// #1
  426c0c:	stur	x0, [x29, #-8]
  426c10:	sturb	w1, [x29, #-9]
  426c14:	ldur	x9, [x29, #-8]
  426c18:	ldr	x0, [x9]
  426c1c:	ldr	w1, [x9, #12]
  426c20:	add	x3, x9, #0xc
  426c24:	mov	w2, w8
  426c28:	str	w8, [sp, #16]
  426c2c:	str	x9, [sp, #8]
  426c30:	bl	426aa8 <_ZdlPvm@@Base+0x11f0>
  426c34:	ldr	x9, [sp, #8]
  426c38:	str	x0, [x9]
  426c3c:	ldr	w8, [sp, #16]
  426c40:	str	w8, [x9, #8]
  426c44:	ldurb	w10, [x29, #-9]
  426c48:	ldr	x11, [x9]
  426c4c:	strb	w10, [x11]
  426c50:	mov	x0, x9
  426c54:	ldp	x29, x30, [sp, #32]
  426c58:	add	sp, sp, #0x30
  426c5c:	ret
  426c60:	sub	sp, sp, #0x30
  426c64:	stp	x29, x30, [sp, #32]
  426c68:	add	x29, sp, #0x20
  426c6c:	mov	x8, xzr
  426c70:	stur	x0, [x29, #-8]
  426c74:	str	x1, [sp, #16]
  426c78:	ldur	x9, [x29, #-8]
  426c7c:	ldr	x0, [x9]
  426c80:	ldr	w1, [x9, #12]
  426c84:	str	x8, [sp, #8]
  426c88:	str	x9, [sp]
  426c8c:	bl	4269fc <_ZdlPvm@@Base+0x1144>
  426c90:	ldr	x8, [sp, #16]
  426c94:	ldr	x8, [x8]
  426c98:	ldr	x9, [sp]
  426c9c:	str	x8, [x9]
  426ca0:	ldr	x8, [sp, #16]
  426ca4:	ldr	w10, [x8, #8]
  426ca8:	str	w10, [x9, #8]
  426cac:	ldr	x8, [sp, #16]
  426cb0:	ldr	w10, [x8, #12]
  426cb4:	str	w10, [x9, #12]
  426cb8:	ldr	x8, [sp, #16]
  426cbc:	ldr	x11, [sp, #8]
  426cc0:	str	x11, [x8]
  426cc4:	ldr	x8, [sp, #16]
  426cc8:	str	wzr, [x8, #8]
  426ccc:	ldr	x8, [sp, #16]
  426cd0:	str	wzr, [x8, #12]
  426cd4:	ldp	x29, x30, [sp, #32]
  426cd8:	add	sp, sp, #0x30
  426cdc:	ret
  426ce0:	sub	sp, sp, #0x20
  426ce4:	stp	x29, x30, [sp, #16]
  426ce8:	add	x29, sp, #0x10
  426cec:	str	x0, [sp, #8]
  426cf0:	ldr	x8, [sp, #8]
  426cf4:	ldr	x0, [x8]
  426cf8:	ldr	w1, [x8, #12]
  426cfc:	ldr	w2, [x8, #8]
  426d00:	ldr	w9, [x8, #8]
  426d04:	add	w3, w9, #0x1
  426d08:	add	x4, x8, #0xc
  426d0c:	str	x8, [sp]
  426d10:	bl	426d28 <_ZdlPvm@@Base+0x1470>
  426d14:	ldr	x8, [sp]
  426d18:	str	x0, [x8]
  426d1c:	ldp	x29, x30, [sp, #16]
  426d20:	add	sp, sp, #0x20
  426d24:	ret
  426d28:	sub	sp, sp, #0x50
  426d2c:	stp	x29, x30, [sp, #64]
  426d30:	add	x29, sp, #0x40
  426d34:	stur	x0, [x29, #-16]
  426d38:	stur	w1, [x29, #-20]
  426d3c:	stur	w2, [x29, #-24]
  426d40:	stur	w3, [x29, #-28]
  426d44:	str	x4, [sp, #24]
  426d48:	ldur	w8, [x29, #-20]
  426d4c:	ldur	w9, [x29, #-28]
  426d50:	cmp	w8, w9
  426d54:	b.lt	426d70 <_ZdlPvm@@Base+0x14b8>  // b.tstop
  426d58:	ldur	w8, [x29, #-20]
  426d5c:	ldr	x9, [sp, #24]
  426d60:	str	w8, [x9]
  426d64:	ldur	x9, [x29, #-16]
  426d68:	stur	x9, [x29, #-8]
  426d6c:	b	426e08 <_ZdlPvm@@Base+0x1550>
  426d70:	ldur	w8, [x29, #-28]
  426d74:	cbnz	w8, 426da0 <_ZdlPvm@@Base+0x14e8>
  426d78:	ldur	x8, [x29, #-16]
  426d7c:	str	x8, [sp, #8]
  426d80:	cbz	x8, 426d8c <_ZdlPvm@@Base+0x14d4>
  426d84:	ldr	x0, [sp, #8]
  426d88:	bl	401b40 <_ZdaPv@plt>
  426d8c:	ldr	x8, [sp, #24]
  426d90:	str	wzr, [x8]
  426d94:	mov	x8, xzr
  426d98:	stur	x8, [x29, #-8]
  426d9c:	b	426e08 <_ZdlPvm@@Base+0x1550>
  426da0:	ldur	w8, [x29, #-28]
  426da4:	mov	w9, #0x2                   	// #2
  426da8:	mul	w8, w8, w9
  426dac:	ldr	x10, [sp, #24]
  426db0:	str	w8, [x10]
  426db4:	mov	w0, w8
  426db8:	sxtw	x0, w0
  426dbc:	bl	401880 <_Znam@plt>
  426dc0:	str	x0, [sp, #16]
  426dc4:	ldur	w8, [x29, #-24]
  426dc8:	ldur	w9, [x29, #-28]
  426dcc:	cmp	w8, w9
  426dd0:	b.ge	426dec <_ZdlPvm@@Base+0x1534>  // b.tcont
  426dd4:	ldur	w8, [x29, #-24]
  426dd8:	cbz	w8, 426dec <_ZdlPvm@@Base+0x1534>
  426ddc:	ldr	x0, [sp, #16]
  426de0:	ldur	x1, [x29, #-16]
  426de4:	ldursw	x2, [x29, #-24]
  426de8:	bl	4018a0 <memcpy@plt>
  426dec:	ldur	x8, [x29, #-16]
  426df0:	str	x8, [sp]
  426df4:	cbz	x8, 426e00 <_ZdlPvm@@Base+0x1548>
  426df8:	ldr	x0, [sp]
  426dfc:	bl	401b40 <_ZdaPv@plt>
  426e00:	ldr	x8, [sp, #16]
  426e04:	stur	x8, [x29, #-8]
  426e08:	ldur	x0, [x29, #-8]
  426e0c:	ldp	x29, x30, [sp, #64]
  426e10:	add	sp, sp, #0x50
  426e14:	ret
  426e18:	sub	sp, sp, #0x30
  426e1c:	stp	x29, x30, [sp, #32]
  426e20:	add	x29, sp, #0x20
  426e24:	stur	x0, [x29, #-8]
  426e28:	str	x1, [sp, #16]
  426e2c:	ldur	x8, [x29, #-8]
  426e30:	ldr	x9, [sp, #16]
  426e34:	str	x8, [sp]
  426e38:	cbz	x9, 426eb8 <_ZdlPvm@@Base+0x1600>
  426e3c:	ldr	x0, [sp, #16]
  426e40:	bl	4018e0 <strlen@plt>
  426e44:	str	w0, [sp, #12]
  426e48:	ldr	x8, [sp]
  426e4c:	ldr	w9, [x8, #8]
  426e50:	ldr	w10, [sp, #12]
  426e54:	add	w9, w9, w10
  426e58:	str	w9, [sp, #8]
  426e5c:	ldr	w9, [sp, #8]
  426e60:	ldr	w10, [x8, #12]
  426e64:	cmp	w9, w10
  426e68:	b.le	426e90 <_ZdlPvm@@Base+0x15d8>
  426e6c:	ldr	x8, [sp]
  426e70:	ldr	x0, [x8]
  426e74:	ldr	w1, [x8, #12]
  426e78:	ldr	w2, [x8, #8]
  426e7c:	ldr	w3, [sp, #8]
  426e80:	add	x4, x8, #0xc
  426e84:	bl	426d28 <_ZdlPvm@@Base+0x1470>
  426e88:	ldr	x8, [sp]
  426e8c:	str	x0, [x8]
  426e90:	ldr	x8, [sp]
  426e94:	ldr	x9, [x8]
  426e98:	ldrsw	x10, [x8, #8]
  426e9c:	add	x0, x9, x10
  426ea0:	ldr	x1, [sp, #16]
  426ea4:	ldrsw	x2, [sp, #12]
  426ea8:	bl	4018a0 <memcpy@plt>
  426eac:	ldr	w11, [sp, #8]
  426eb0:	ldr	x8, [sp]
  426eb4:	str	w11, [x8, #8]
  426eb8:	ldr	x0, [sp]
  426ebc:	ldp	x29, x30, [sp, #32]
  426ec0:	add	sp, sp, #0x30
  426ec4:	ret
  426ec8:	sub	sp, sp, #0x30
  426ecc:	stp	x29, x30, [sp, #32]
  426ed0:	add	x29, sp, #0x20
  426ed4:	stur	x0, [x29, #-8]
  426ed8:	str	x1, [sp, #16]
  426edc:	ldur	x8, [x29, #-8]
  426ee0:	ldr	x9, [sp, #16]
  426ee4:	ldr	w10, [x9, #8]
  426ee8:	str	x8, [sp]
  426eec:	cbz	w10, 426f6c <_ZdlPvm@@Base+0x16b4>
  426ef0:	ldr	x8, [sp]
  426ef4:	ldr	w9, [x8, #8]
  426ef8:	ldr	x10, [sp, #16]
  426efc:	ldr	w11, [x10, #8]
  426f00:	add	w9, w9, w11
  426f04:	str	w9, [sp, #12]
  426f08:	ldr	w9, [sp, #12]
  426f0c:	ldr	w11, [x8, #12]
  426f10:	cmp	w9, w11
  426f14:	b.le	426f3c <_ZdlPvm@@Base+0x1684>
  426f18:	ldr	x8, [sp]
  426f1c:	ldr	x0, [x8]
  426f20:	ldr	w1, [x8, #12]
  426f24:	ldr	w2, [x8, #8]
  426f28:	ldr	w3, [sp, #12]
  426f2c:	add	x4, x8, #0xc
  426f30:	bl	426d28 <_ZdlPvm@@Base+0x1470>
  426f34:	ldr	x8, [sp]
  426f38:	str	x0, [x8]
  426f3c:	ldr	x8, [sp]
  426f40:	ldr	x9, [x8]
  426f44:	ldrsw	x10, [x8, #8]
  426f48:	add	x0, x9, x10
  426f4c:	ldr	x9, [sp, #16]
  426f50:	ldr	x1, [x9]
  426f54:	ldr	x9, [sp, #16]
  426f58:	ldrsw	x2, [x9, #8]
  426f5c:	bl	4018a0 <memcpy@plt>
  426f60:	ldr	w11, [sp, #12]
  426f64:	ldr	x8, [sp]
  426f68:	str	w11, [x8, #8]
  426f6c:	ldr	x0, [sp]
  426f70:	ldp	x29, x30, [sp, #32]
  426f74:	add	sp, sp, #0x30
  426f78:	ret
  426f7c:	sub	sp, sp, #0x30
  426f80:	stp	x29, x30, [sp, #32]
  426f84:	add	x29, sp, #0x20
  426f88:	stur	x0, [x29, #-8]
  426f8c:	str	x1, [sp, #16]
  426f90:	str	w2, [sp, #12]
  426f94:	ldur	x8, [x29, #-8]
  426f98:	ldr	w9, [sp, #12]
  426f9c:	cmp	w9, #0x0
  426fa0:	cset	w9, le
  426fa4:	str	x8, [sp]
  426fa8:	tbnz	w9, #0, 42701c <_ZdlPvm@@Base+0x1764>
  426fac:	ldr	x8, [sp]
  426fb0:	ldr	w9, [x8, #8]
  426fb4:	ldr	w10, [sp, #12]
  426fb8:	add	w9, w9, w10
  426fbc:	str	w9, [sp, #8]
  426fc0:	ldr	w9, [sp, #8]
  426fc4:	ldr	w10, [x8, #12]
  426fc8:	cmp	w9, w10
  426fcc:	b.le	426ff4 <_ZdlPvm@@Base+0x173c>
  426fd0:	ldr	x8, [sp]
  426fd4:	ldr	x0, [x8]
  426fd8:	ldr	w1, [x8, #12]
  426fdc:	ldr	w2, [x8, #8]
  426fe0:	ldr	w3, [sp, #8]
  426fe4:	add	x4, x8, #0xc
  426fe8:	bl	426d28 <_ZdlPvm@@Base+0x1470>
  426fec:	ldr	x8, [sp]
  426ff0:	str	x0, [x8]
  426ff4:	ldr	x8, [sp]
  426ff8:	ldr	x9, [x8]
  426ffc:	ldrsw	x10, [x8, #8]
  427000:	add	x0, x9, x10
  427004:	ldr	x1, [sp, #16]
  427008:	ldrsw	x2, [sp, #12]
  42700c:	bl	4018a0 <memcpy@plt>
  427010:	ldr	w11, [sp, #8]
  427014:	ldr	x8, [sp]
  427018:	str	w11, [x8, #8]
  42701c:	ldp	x29, x30, [sp, #32]
  427020:	add	sp, sp, #0x30
  427024:	ret
  427028:	sub	sp, sp, #0x50
  42702c:	stp	x29, x30, [sp, #64]
  427030:	add	x29, sp, #0x40
  427034:	stur	x0, [x29, #-8]
  427038:	stur	x1, [x29, #-16]
  42703c:	stur	w2, [x29, #-20]
  427040:	str	x3, [sp, #32]
  427044:	str	w4, [sp, #28]
  427048:	ldur	x8, [x29, #-8]
  42704c:	ldur	w9, [x29, #-20]
  427050:	cmp	w9, #0x0
  427054:	cset	w9, lt  // lt = tstop
  427058:	mov	w10, #0x0                   	// #0
  42705c:	str	x8, [sp, #16]
  427060:	str	w10, [sp, #12]
  427064:	tbnz	w9, #0, 427078 <_ZdlPvm@@Base+0x17c0>
  427068:	ldr	w8, [sp, #28]
  42706c:	cmp	w8, #0x0
  427070:	cset	w8, ge  // ge = tcont
  427074:	str	w8, [sp, #12]
  427078:	ldr	w8, [sp, #12]
  42707c:	and	w0, w8, #0x1
  427080:	mov	w1, #0xd7                  	// #215
  427084:	adrp	x2, 42c000 <_ZdlPvm@@Base+0x6748>
  427088:	add	x2, x2, #0xc41
  42708c:	bl	412800 <printf@plt+0x10b30>
  427090:	ldur	w8, [x29, #-20]
  427094:	ldr	w9, [sp, #28]
  427098:	add	w8, w8, w9
  42709c:	ldr	x10, [sp, #16]
  4270a0:	str	w8, [x10, #8]
  4270a4:	ldr	w8, [x10, #8]
  4270a8:	cbnz	w8, 4270c0 <_ZdlPvm@@Base+0x1808>
  4270ac:	ldr	x8, [sp, #16]
  4270b0:	str	wzr, [x8, #12]
  4270b4:	mov	x9, xzr
  4270b8:	str	x9, [x8]
  4270bc:	b	427130 <_ZdlPvm@@Base+0x1878>
  4270c0:	ldr	x8, [sp, #16]
  4270c4:	ldr	w0, [x8, #8]
  4270c8:	add	x1, x8, #0xc
  4270cc:	bl	426824 <_ZdlPvm@@Base+0xf6c>
  4270d0:	ldr	x8, [sp, #16]
  4270d4:	str	x0, [x8]
  4270d8:	ldur	w9, [x29, #-20]
  4270dc:	cbnz	w9, 4270f8 <_ZdlPvm@@Base+0x1840>
  4270e0:	ldr	x8, [sp, #16]
  4270e4:	ldr	x0, [x8]
  4270e8:	ldr	x1, [sp, #32]
  4270ec:	ldrsw	x2, [sp, #28]
  4270f0:	bl	4018a0 <memcpy@plt>
  4270f4:	b	427130 <_ZdlPvm@@Base+0x1878>
  4270f8:	ldr	x8, [sp, #16]
  4270fc:	ldr	x0, [x8]
  427100:	ldur	x1, [x29, #-16]
  427104:	ldursw	x2, [x29, #-20]
  427108:	bl	4018a0 <memcpy@plt>
  42710c:	ldr	w9, [sp, #28]
  427110:	cbz	w9, 427130 <_ZdlPvm@@Base+0x1878>
  427114:	ldr	x8, [sp, #16]
  427118:	ldr	x9, [x8]
  42711c:	ldursw	x10, [x29, #-20]
  427120:	add	x0, x9, x10
  427124:	ldr	x1, [sp, #32]
  427128:	ldrsw	x2, [sp, #28]
  42712c:	bl	4018a0 <memcpy@plt>
  427130:	ldp	x29, x30, [sp, #64]
  427134:	add	sp, sp, #0x50
  427138:	ret
  42713c:	sub	sp, sp, #0x30
  427140:	stp	x29, x30, [sp, #32]
  427144:	add	x29, sp, #0x20
  427148:	stur	x0, [x29, #-8]
  42714c:	str	x1, [sp, #16]
  427150:	ldur	x8, [x29, #-8]
  427154:	ldr	w9, [x8, #8]
  427158:	ldr	x8, [sp, #16]
  42715c:	ldr	w10, [x8, #8]
  427160:	cmp	w9, w10
  427164:	b.gt	4271b0 <_ZdlPvm@@Base+0x18f8>
  427168:	ldur	x8, [x29, #-8]
  42716c:	ldr	w9, [x8, #8]
  427170:	mov	w10, #0x1                   	// #1
  427174:	str	w10, [sp, #12]
  427178:	cbz	w9, 4271a4 <_ZdlPvm@@Base+0x18ec>
  42717c:	ldur	x8, [x29, #-8]
  427180:	ldr	x0, [x8]
  427184:	ldr	x8, [sp, #16]
  427188:	ldr	x1, [x8]
  42718c:	ldur	x8, [x29, #-8]
  427190:	ldrsw	x2, [x8, #8]
  427194:	bl	401960 <memcmp@plt>
  427198:	cmp	w0, #0x0
  42719c:	cset	w9, le
  4271a0:	str	w9, [sp, #12]
  4271a4:	ldr	w8, [sp, #12]
  4271a8:	str	w8, [sp, #8]
  4271ac:	b	4271f4 <_ZdlPvm@@Base+0x193c>
  4271b0:	ldr	x8, [sp, #16]
  4271b4:	ldr	w9, [x8, #8]
  4271b8:	mov	w10, #0x0                   	// #0
  4271bc:	str	w10, [sp, #4]
  4271c0:	cbz	w9, 4271ec <_ZdlPvm@@Base+0x1934>
  4271c4:	ldur	x8, [x29, #-8]
  4271c8:	ldr	x0, [x8]
  4271cc:	ldr	x8, [sp, #16]
  4271d0:	ldr	x1, [x8]
  4271d4:	ldr	x8, [sp, #16]
  4271d8:	ldrsw	x2, [x8, #8]
  4271dc:	bl	401960 <memcmp@plt>
  4271e0:	cmp	w0, #0x0
  4271e4:	cset	w9, lt  // lt = tstop
  4271e8:	str	w9, [sp, #4]
  4271ec:	ldr	w8, [sp, #4]
  4271f0:	str	w8, [sp, #8]
  4271f4:	ldr	w8, [sp, #8]
  4271f8:	and	w0, w8, #0x1
  4271fc:	ldp	x29, x30, [sp, #32]
  427200:	add	sp, sp, #0x30
  427204:	ret
  427208:	sub	sp, sp, #0x30
  42720c:	stp	x29, x30, [sp, #32]
  427210:	add	x29, sp, #0x20
  427214:	stur	x0, [x29, #-8]
  427218:	str	x1, [sp, #16]
  42721c:	ldur	x8, [x29, #-8]
  427220:	ldr	w9, [x8, #8]
  427224:	ldr	x8, [sp, #16]
  427228:	ldr	w10, [x8, #8]
  42722c:	cmp	w9, w10
  427230:	b.ge	42727c <_ZdlPvm@@Base+0x19c4>  // b.tcont
  427234:	ldur	x8, [x29, #-8]
  427238:	ldr	w9, [x8, #8]
  42723c:	mov	w10, #0x1                   	// #1
  427240:	str	w10, [sp, #12]
  427244:	cbz	w9, 427270 <_ZdlPvm@@Base+0x19b8>
  427248:	ldur	x8, [x29, #-8]
  42724c:	ldr	x0, [x8]
  427250:	ldr	x8, [sp, #16]
  427254:	ldr	x1, [x8]
  427258:	ldur	x8, [x29, #-8]
  42725c:	ldrsw	x2, [x8, #8]
  427260:	bl	401960 <memcmp@plt>
  427264:	cmp	w0, #0x0
  427268:	cset	w9, le
  42726c:	str	w9, [sp, #12]
  427270:	ldr	w8, [sp, #12]
  427274:	str	w8, [sp, #8]
  427278:	b	4272c0 <_ZdlPvm@@Base+0x1a08>
  42727c:	ldr	x8, [sp, #16]
  427280:	ldr	w9, [x8, #8]
  427284:	mov	w10, #0x0                   	// #0
  427288:	str	w10, [sp, #4]
  42728c:	cbz	w9, 4272b8 <_ZdlPvm@@Base+0x1a00>
  427290:	ldur	x8, [x29, #-8]
  427294:	ldr	x0, [x8]
  427298:	ldr	x8, [sp, #16]
  42729c:	ldr	x1, [x8]
  4272a0:	ldr	x8, [sp, #16]
  4272a4:	ldrsw	x2, [x8, #8]
  4272a8:	bl	401960 <memcmp@plt>
  4272ac:	cmp	w0, #0x0
  4272b0:	cset	w9, lt  // lt = tstop
  4272b4:	str	w9, [sp, #4]
  4272b8:	ldr	w8, [sp, #4]
  4272bc:	str	w8, [sp, #8]
  4272c0:	ldr	w8, [sp, #8]
  4272c4:	and	w0, w8, #0x1
  4272c8:	ldp	x29, x30, [sp, #32]
  4272cc:	add	sp, sp, #0x30
  4272d0:	ret
  4272d4:	sub	sp, sp, #0x30
  4272d8:	stp	x29, x30, [sp, #32]
  4272dc:	add	x29, sp, #0x20
  4272e0:	stur	x0, [x29, #-8]
  4272e4:	str	x1, [sp, #16]
  4272e8:	ldur	x8, [x29, #-8]
  4272ec:	ldr	w9, [x8, #8]
  4272f0:	ldr	x8, [sp, #16]
  4272f4:	ldr	w10, [x8, #8]
  4272f8:	cmp	w9, w10
  4272fc:	b.lt	427348 <_ZdlPvm@@Base+0x1a90>  // b.tstop
  427300:	ldr	x8, [sp, #16]
  427304:	ldr	w9, [x8, #8]
  427308:	mov	w10, #0x1                   	// #1
  42730c:	str	w10, [sp, #12]
  427310:	cbz	w9, 42733c <_ZdlPvm@@Base+0x1a84>
  427314:	ldur	x8, [x29, #-8]
  427318:	ldr	x0, [x8]
  42731c:	ldr	x8, [sp, #16]
  427320:	ldr	x1, [x8]
  427324:	ldr	x8, [sp, #16]
  427328:	ldrsw	x2, [x8, #8]
  42732c:	bl	401960 <memcmp@plt>
  427330:	cmp	w0, #0x0
  427334:	cset	w9, ge  // ge = tcont
  427338:	str	w9, [sp, #12]
  42733c:	ldr	w8, [sp, #12]
  427340:	str	w8, [sp, #8]
  427344:	b	42738c <_ZdlPvm@@Base+0x1ad4>
  427348:	ldur	x8, [x29, #-8]
  42734c:	ldr	w9, [x8, #8]
  427350:	mov	w10, #0x0                   	// #0
  427354:	str	w10, [sp, #4]
  427358:	cbz	w9, 427384 <_ZdlPvm@@Base+0x1acc>
  42735c:	ldur	x8, [x29, #-8]
  427360:	ldr	x0, [x8]
  427364:	ldr	x8, [sp, #16]
  427368:	ldr	x1, [x8]
  42736c:	ldur	x8, [x29, #-8]
  427370:	ldrsw	x2, [x8, #8]
  427374:	bl	401960 <memcmp@plt>
  427378:	cmp	w0, #0x0
  42737c:	cset	w9, gt
  427380:	str	w9, [sp, #4]
  427384:	ldr	w8, [sp, #4]
  427388:	str	w8, [sp, #8]
  42738c:	ldr	w8, [sp, #8]
  427390:	and	w0, w8, #0x1
  427394:	ldp	x29, x30, [sp, #32]
  427398:	add	sp, sp, #0x30
  42739c:	ret
  4273a0:	sub	sp, sp, #0x30
  4273a4:	stp	x29, x30, [sp, #32]
  4273a8:	add	x29, sp, #0x20
  4273ac:	stur	x0, [x29, #-8]
  4273b0:	str	x1, [sp, #16]
  4273b4:	ldur	x8, [x29, #-8]
  4273b8:	ldr	w9, [x8, #8]
  4273bc:	ldr	x8, [sp, #16]
  4273c0:	ldr	w10, [x8, #8]
  4273c4:	cmp	w9, w10
  4273c8:	b.le	427414 <_ZdlPvm@@Base+0x1b5c>
  4273cc:	ldr	x8, [sp, #16]
  4273d0:	ldr	w9, [x8, #8]
  4273d4:	mov	w10, #0x1                   	// #1
  4273d8:	str	w10, [sp, #12]
  4273dc:	cbz	w9, 427408 <_ZdlPvm@@Base+0x1b50>
  4273e0:	ldur	x8, [x29, #-8]
  4273e4:	ldr	x0, [x8]
  4273e8:	ldr	x8, [sp, #16]
  4273ec:	ldr	x1, [x8]
  4273f0:	ldr	x8, [sp, #16]
  4273f4:	ldrsw	x2, [x8, #8]
  4273f8:	bl	401960 <memcmp@plt>
  4273fc:	cmp	w0, #0x0
  427400:	cset	w9, ge  // ge = tcont
  427404:	str	w9, [sp, #12]
  427408:	ldr	w8, [sp, #12]
  42740c:	str	w8, [sp, #8]
  427410:	b	427458 <_ZdlPvm@@Base+0x1ba0>
  427414:	ldur	x8, [x29, #-8]
  427418:	ldr	w9, [x8, #8]
  42741c:	mov	w10, #0x0                   	// #0
  427420:	str	w10, [sp, #4]
  427424:	cbz	w9, 427450 <_ZdlPvm@@Base+0x1b98>
  427428:	ldur	x8, [x29, #-8]
  42742c:	ldr	x0, [x8]
  427430:	ldr	x8, [sp, #16]
  427434:	ldr	x1, [x8]
  427438:	ldur	x8, [x29, #-8]
  42743c:	ldrsw	x2, [x8, #8]
  427440:	bl	401960 <memcmp@plt>
  427444:	cmp	w0, #0x0
  427448:	cset	w9, gt
  42744c:	str	w9, [sp, #4]
  427450:	ldr	w8, [sp, #4]
  427454:	str	w8, [sp, #8]
  427458:	ldr	w8, [sp, #8]
  42745c:	and	w0, w8, #0x1
  427460:	ldp	x29, x30, [sp, #32]
  427464:	add	sp, sp, #0x30
  427468:	ret
  42746c:	sub	sp, sp, #0x30
  427470:	stp	x29, x30, [sp, #32]
  427474:	add	x29, sp, #0x20
  427478:	mov	w8, #0x107                 	// #263
  42747c:	adrp	x2, 42c000 <_ZdlPvm@@Base+0x6748>
  427480:	add	x2, x2, #0xc41
  427484:	stur	x0, [x29, #-8]
  427488:	stur	w1, [x29, #-12]
  42748c:	ldur	x9, [x29, #-8]
  427490:	ldur	w10, [x29, #-12]
  427494:	cmp	w10, #0x0
  427498:	cset	w10, ge  // ge = tcont
  42749c:	and	w0, w10, #0x1
  4274a0:	mov	w1, w8
  4274a4:	str	x9, [sp, #8]
  4274a8:	bl	412800 <printf@plt+0x10b30>
  4274ac:	ldur	w8, [x29, #-12]
  4274b0:	ldr	x9, [sp, #8]
  4274b4:	ldr	w10, [x9, #12]
  4274b8:	cmp	w8, w10
  4274bc:	b.le	4274e4 <_ZdlPvm@@Base+0x1c2c>
  4274c0:	ldr	x8, [sp, #8]
  4274c4:	ldr	x0, [x8]
  4274c8:	ldr	w1, [x8, #12]
  4274cc:	ldr	w2, [x8, #8]
  4274d0:	ldur	w3, [x29, #-12]
  4274d4:	add	x4, x8, #0xc
  4274d8:	bl	426d28 <_ZdlPvm@@Base+0x1470>
  4274dc:	ldr	x8, [sp, #8]
  4274e0:	str	x0, [x8]
  4274e4:	ldur	w8, [x29, #-12]
  4274e8:	ldr	x9, [sp, #8]
  4274ec:	str	w8, [x9, #8]
  4274f0:	ldp	x29, x30, [sp, #32]
  4274f4:	add	sp, sp, #0x30
  4274f8:	ret
  4274fc:	sub	sp, sp, #0x10
  427500:	str	x0, [sp, #8]
  427504:	ldr	x8, [sp, #8]
  427508:	str	wzr, [x8, #8]
  42750c:	add	sp, sp, #0x10
  427510:	ret
  427514:	sub	sp, sp, #0x40
  427518:	stp	x29, x30, [sp, #48]
  42751c:	add	x29, sp, #0x30
  427520:	stur	x0, [x29, #-8]
  427524:	sturb	w1, [x29, #-9]
  427528:	ldur	x8, [x29, #-8]
  42752c:	ldr	x9, [x8]
  427530:	str	x8, [sp, #16]
  427534:	cbz	x9, 427554 <_ZdlPvm@@Base+0x1c9c>
  427538:	ldr	x8, [sp, #16]
  42753c:	ldr	x0, [x8]
  427540:	ldurb	w1, [x29, #-9]
  427544:	ldrsw	x2, [x8, #8]
  427548:	bl	401a50 <memchr@plt>
  42754c:	str	x0, [sp, #8]
  427550:	b	42755c <_ZdlPvm@@Base+0x1ca4>
  427554:	mov	x8, xzr
  427558:	str	x8, [sp, #8]
  42755c:	ldr	x8, [sp, #8]
  427560:	str	x8, [sp, #24]
  427564:	ldr	x8, [sp, #24]
  427568:	cbz	x8, 427584 <_ZdlPvm@@Base+0x1ccc>
  42756c:	ldr	x8, [sp, #24]
  427570:	ldr	x9, [sp, #16]
  427574:	ldr	x10, [x9]
  427578:	subs	x8, x8, x10
  42757c:	str	x8, [sp]
  427580:	b	42758c <_ZdlPvm@@Base+0x1cd4>
  427584:	mov	x8, #0xffffffffffffffff    	// #-1
  427588:	str	x8, [sp]
  42758c:	ldr	x8, [sp]
  427590:	mov	w0, w8
  427594:	ldp	x29, x30, [sp, #48]
  427598:	add	sp, sp, #0x40
  42759c:	ret
  4275a0:	sub	sp, sp, #0x40
  4275a4:	stp	x29, x30, [sp, #48]
  4275a8:	add	x29, sp, #0x30
  4275ac:	stur	x0, [x29, #-8]
  4275b0:	ldur	x8, [x29, #-8]
  4275b4:	ldr	x9, [x8]
  4275b8:	stur	x9, [x29, #-16]
  4275bc:	ldr	w10, [x8, #8]
  4275c0:	stur	w10, [x29, #-20]
  4275c4:	str	wzr, [sp, #24]
  4275c8:	str	wzr, [sp, #20]
  4275cc:	ldr	w8, [sp, #20]
  4275d0:	ldur	w9, [x29, #-20]
  4275d4:	cmp	w8, w9
  4275d8:	b.ge	427608 <_ZdlPvm@@Base+0x1d50>  // b.tcont
  4275dc:	ldur	x8, [x29, #-16]
  4275e0:	ldrsw	x9, [sp, #20]
  4275e4:	ldrb	w10, [x8, x9]
  4275e8:	cbnz	w10, 4275f8 <_ZdlPvm@@Base+0x1d40>
  4275ec:	ldr	w8, [sp, #24]
  4275f0:	add	w8, w8, #0x1
  4275f4:	str	w8, [sp, #24]
  4275f8:	ldr	w8, [sp, #20]
  4275fc:	add	w8, w8, #0x1
  427600:	str	w8, [sp, #20]
  427604:	b	4275cc <_ZdlPvm@@Base+0x1d14>
  427608:	ldur	w8, [x29, #-20]
  42760c:	add	w8, w8, #0x1
  427610:	ldr	w9, [sp, #24]
  427614:	subs	w8, w8, w9
  427618:	mov	w0, w8
  42761c:	sxtw	x0, w0
  427620:	bl	401bc0 <malloc@plt>
  427624:	str	x0, [sp, #8]
  427628:	ldr	x10, [sp, #8]
  42762c:	str	x10, [sp]
  427630:	str	wzr, [sp, #20]
  427634:	ldr	w8, [sp, #20]
  427638:	ldur	w9, [x29, #-20]
  42763c:	cmp	w8, w9
  427640:	b.ge	427684 <_ZdlPvm@@Base+0x1dcc>  // b.tcont
  427644:	ldur	x8, [x29, #-16]
  427648:	ldrsw	x9, [sp, #20]
  42764c:	ldrb	w10, [x8, x9]
  427650:	cbz	w10, 427674 <_ZdlPvm@@Base+0x1dbc>
  427654:	ldur	x8, [x29, #-16]
  427658:	ldrsw	x9, [sp, #20]
  42765c:	add	x8, x8, x9
  427660:	ldrb	w10, [x8]
  427664:	ldr	x8, [sp]
  427668:	add	x9, x8, #0x1
  42766c:	str	x9, [sp]
  427670:	strb	w10, [x8]
  427674:	ldr	w8, [sp, #20]
  427678:	add	w8, w8, #0x1
  42767c:	str	w8, [sp, #20]
  427680:	b	427634 <_ZdlPvm@@Base+0x1d7c>
  427684:	ldr	x8, [sp]
  427688:	mov	w9, #0x0                   	// #0
  42768c:	strb	w9, [x8]
  427690:	ldr	x0, [sp, #8]
  427694:	ldp	x29, x30, [sp, #48]
  427698:	add	sp, sp, #0x40
  42769c:	ret
  4276a0:	sub	sp, sp, #0x50
  4276a4:	stp	x29, x30, [sp, #64]
  4276a8:	add	x29, sp, #0x40
  4276ac:	stur	x0, [x29, #-8]
  4276b0:	ldur	x8, [x29, #-8]
  4276b4:	ldr	w9, [x8, #8]
  4276b8:	subs	w9, w9, #0x1
  4276bc:	stur	w9, [x29, #-12]
  4276c0:	str	x8, [sp, #24]
  4276c4:	ldur	w8, [x29, #-12]
  4276c8:	cmp	w8, #0x0
  4276cc:	cset	w8, lt  // lt = tstop
  4276d0:	mov	w9, #0x0                   	// #0
  4276d4:	str	w9, [sp, #20]
  4276d8:	tbnz	w8, #0, 4276f8 <_ZdlPvm@@Base+0x1e40>
  4276dc:	ldr	x8, [sp, #24]
  4276e0:	ldr	x9, [x8]
  4276e4:	ldursw	x10, [x29, #-12]
  4276e8:	ldrb	w11, [x9, x10]
  4276ec:	cmp	w11, #0x20
  4276f0:	cset	w11, eq  // eq = none
  4276f4:	str	w11, [sp, #20]
  4276f8:	ldr	w8, [sp, #20]
  4276fc:	tbnz	w8, #0, 427704 <_ZdlPvm@@Base+0x1e4c>
  427700:	b	427714 <_ZdlPvm@@Base+0x1e5c>
  427704:	ldur	w8, [x29, #-12]
  427708:	subs	w8, w8, #0x1
  42770c:	stur	w8, [x29, #-12]
  427710:	b	4276c4 <_ZdlPvm@@Base+0x1e0c>
  427714:	ldr	x8, [sp, #24]
  427718:	ldr	x9, [x8]
  42771c:	stur	x9, [x29, #-24]
  427720:	ldur	w10, [x29, #-12]
  427724:	cmp	w10, #0x0
  427728:	cset	w10, le
  42772c:	tbnz	w10, #0, 42775c <_ZdlPvm@@Base+0x1ea4>
  427730:	ldur	x8, [x29, #-24]
  427734:	ldrb	w9, [x8]
  427738:	cmp	w9, #0x20
  42773c:	b.ne	42775c <_ZdlPvm@@Base+0x1ea4>  // b.any
  427740:	ldur	x8, [x29, #-24]
  427744:	add	x8, x8, #0x1
  427748:	stur	x8, [x29, #-24]
  42774c:	ldur	w9, [x29, #-12]
  427750:	subs	w9, w9, #0x1
  427754:	stur	w9, [x29, #-12]
  427758:	b	427730 <_ZdlPvm@@Base+0x1e78>
  42775c:	ldr	x8, [sp, #24]
  427760:	ldr	w9, [x8, #8]
  427764:	subs	w9, w9, #0x1
  427768:	ldur	w10, [x29, #-12]
  42776c:	cmp	w9, w10
  427770:	b.eq	427814 <_ZdlPvm@@Base+0x1f5c>  // b.none
  427774:	ldur	w8, [x29, #-12]
  427778:	cmp	w8, #0x0
  42777c:	cset	w8, lt  // lt = tstop
  427780:	tbnz	w8, #0, 4277dc <_ZdlPvm@@Base+0x1f24>
  427784:	ldur	w8, [x29, #-12]
  427788:	add	w8, w8, #0x1
  42778c:	ldr	x9, [sp, #24]
  427790:	str	w8, [x9, #8]
  427794:	ldrsw	x0, [x9, #12]
  427798:	bl	401880 <_Znam@plt>
  42779c:	str	x0, [sp, #32]
  4277a0:	ldr	x0, [sp, #32]
  4277a4:	ldur	x1, [x29, #-24]
  4277a8:	ldr	x9, [sp, #24]
  4277ac:	ldrsw	x2, [x9, #8]
  4277b0:	bl	4018a0 <memcpy@plt>
  4277b4:	ldr	x9, [sp, #24]
  4277b8:	ldr	x10, [x9]
  4277bc:	str	x10, [sp, #8]
  4277c0:	cbz	x10, 4277cc <_ZdlPvm@@Base+0x1f14>
  4277c4:	ldr	x0, [sp, #8]
  4277c8:	bl	401b40 <_ZdaPv@plt>
  4277cc:	ldr	x8, [sp, #32]
  4277d0:	ldr	x9, [sp, #24]
  4277d4:	str	x8, [x9]
  4277d8:	b	427814 <_ZdlPvm@@Base+0x1f5c>
  4277dc:	ldr	x8, [sp, #24]
  4277e0:	str	wzr, [x8, #8]
  4277e4:	ldr	x9, [x8]
  4277e8:	cbz	x9, 427814 <_ZdlPvm@@Base+0x1f5c>
  4277ec:	ldr	x8, [sp, #24]
  4277f0:	ldr	x9, [x8]
  4277f4:	str	x9, [sp]
  4277f8:	cbz	x9, 427804 <_ZdlPvm@@Base+0x1f4c>
  4277fc:	ldr	x0, [sp]
  427800:	bl	401b40 <_ZdaPv@plt>
  427804:	mov	x8, xzr
  427808:	ldr	x9, [sp, #24]
  42780c:	str	x8, [x9]
  427810:	str	wzr, [x9, #12]
  427814:	ldp	x29, x30, [sp, #64]
  427818:	add	sp, sp, #0x50
  42781c:	ret
  427820:	sub	sp, sp, #0x40
  427824:	stp	x29, x30, [sp, #48]
  427828:	add	x29, sp, #0x30
  42782c:	stur	x0, [x29, #-8]
  427830:	stur	x1, [x29, #-16]
  427834:	ldur	x0, [x29, #-8]
  427838:	bl	412368 <printf@plt+0x10698>
  42783c:	stur	w0, [x29, #-20]
  427840:	ldur	x0, [x29, #-8]
  427844:	bl	412350 <printf@plt+0x10680>
  427848:	str	x0, [sp, #16]
  42784c:	str	wzr, [sp, #12]
  427850:	ldr	w8, [sp, #12]
  427854:	ldur	w9, [x29, #-20]
  427858:	cmp	w8, w9
  42785c:	b.ge	427884 <_ZdlPvm@@Base+0x1fcc>  // b.tcont
  427860:	ldr	x8, [sp, #16]
  427864:	ldrsw	x9, [sp, #12]
  427868:	ldrb	w0, [x8, x9]
  42786c:	ldur	x1, [x29, #-16]
  427870:	bl	401920 <putc@plt>
  427874:	ldr	w8, [sp, #12]
  427878:	add	w8, w8, #0x1
  42787c:	str	w8, [sp, #12]
  427880:	b	427850 <_ZdlPvm@@Base+0x1f98>
  427884:	ldp	x29, x30, [sp, #48]
  427888:	add	sp, sp, #0x40
  42788c:	ret
  427890:	sub	sp, sp, #0x40
  427894:	stp	x29, x30, [sp, #48]
  427898:	add	x29, sp, #0x30
  42789c:	adrp	x9, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4278a0:	add	x9, x9, #0x48
  4278a4:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x5748>
  4278a8:	add	x1, x1, #0x8c9
  4278ac:	adrp	x10, 426000 <_ZdlPvm@@Base+0x748>
  4278b0:	add	x10, x10, #0x888
  4278b4:	stur	x8, [x29, #-8]
  4278b8:	stur	w0, [x29, #-12]
  4278bc:	ldur	w2, [x29, #-12]
  4278c0:	mov	x0, x9
  4278c4:	str	x8, [sp, #24]
  4278c8:	str	x9, [sp, #16]
  4278cc:	str	x10, [sp, #8]
  4278d0:	bl	401a00 <sprintf@plt>
  4278d4:	ldr	x8, [sp, #24]
  4278d8:	mov	x0, x8
  4278dc:	ldr	x1, [sp, #16]
  4278e0:	ldr	x9, [sp, #8]
  4278e4:	blr	x9
  4278e8:	ldp	x29, x30, [sp, #48]
  4278ec:	add	sp, sp, #0x40
  4278f0:	ret
  4278f4:	sub	sp, sp, #0x30
  4278f8:	stp	x29, x30, [sp, #32]
  4278fc:	add	x29, sp, #0x20
  427900:	str	x0, [sp, #16]
  427904:	ldr	x8, [sp, #16]
  427908:	cbnz	x8, 427918 <_ZdlPvm@@Base+0x2060>
  42790c:	mov	x8, xzr
  427910:	stur	x8, [x29, #-8]
  427914:	b	427940 <_ZdlPvm@@Base+0x2088>
  427918:	ldr	x0, [sp, #16]
  42791c:	bl	4018e0 <strlen@plt>
  427920:	add	x0, x0, #0x1
  427924:	bl	401bc0 <malloc@plt>
  427928:	str	x0, [sp, #8]
  42792c:	ldr	x0, [sp, #8]
  427930:	ldr	x1, [sp, #16]
  427934:	bl	4019e0 <strcpy@plt>
  427938:	ldr	x8, [sp, #8]
  42793c:	stur	x8, [x29, #-8]
  427940:	ldur	x0, [x29, #-8]
  427944:	ldp	x29, x30, [sp, #32]
  427948:	add	sp, sp, #0x30
  42794c:	ret
  427950:	sub	sp, sp, #0xb0
  427954:	stp	x29, x30, [sp, #160]
  427958:	add	x29, sp, #0xa0
  42795c:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  427960:	add	x8, x8, #0x58
  427964:	adrp	x9, 42c000 <_ZdlPvm@@Base+0x6748>
  427968:	add	x9, x9, #0xc70
  42796c:	adrp	x10, 448000 <stderr@@GLIBC_2.17+0x40d0>
  427970:	add	x10, x10, #0x64
  427974:	adrp	x11, 448000 <stderr@@GLIBC_2.17+0x40d0>
  427978:	add	x11, x11, #0x60
  42797c:	adrp	x12, 448000 <stderr@@GLIBC_2.17+0x40d0>
  427980:	add	x12, x12, #0x68
  427984:	adrp	x13, 448000 <stderr@@GLIBC_2.17+0x40d0>
  427988:	add	x13, x13, #0x70
  42798c:	adrp	x14, 446000 <stderr@@GLIBC_2.17+0x20d0>
  427990:	add	x14, x14, #0xb28
  427994:	stur	x0, [x29, #-8]
  427998:	stur	x1, [x29, #-16]
  42799c:	stur	w2, [x29, #-20]
  4279a0:	ldur	x15, [x29, #-8]
  4279a4:	ldur	x16, [x29, #-16]
  4279a8:	str	x8, [sp, #80]
  4279ac:	str	x9, [sp, #72]
  4279b0:	str	x10, [sp, #64]
  4279b4:	str	x11, [sp, #56]
  4279b8:	str	x12, [sp, #48]
  4279bc:	str	x13, [sp, #40]
  4279c0:	str	x14, [sp, #32]
  4279c4:	str	x15, [sp, #24]
  4279c8:	cbnz	x16, 4279dc <_ZdlPvm@@Base+0x2124>
  4279cc:	mov	x8, xzr
  4279d0:	ldr	x9, [sp, #24]
  4279d4:	str	x8, [x9]
  4279d8:	b	427ed4 <_ZdlPvm@@Base+0x261c>
  4279dc:	ldur	x8, [x29, #-16]
  4279e0:	ldrb	w9, [x8]
  4279e4:	cbnz	w9, 4279fc <_ZdlPvm@@Base+0x2144>
  4279e8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4279ec:	add	x8, x8, #0x5e1
  4279f0:	ldr	x9, [sp, #24]
  4279f4:	str	x8, [x9]
  4279f8:	b	427ed4 <_ZdlPvm@@Base+0x261c>
  4279fc:	ldr	x8, [sp, #80]
  427a00:	ldr	x9, [x8]
  427a04:	cbnz	x9, 427a90 <_ZdlPvm@@Base+0x21d8>
  427a08:	ldr	x8, [sp, #72]
  427a0c:	ldr	w9, [x8]
  427a10:	ldr	x10, [sp, #64]
  427a14:	str	w9, [x10]
  427a18:	ldrsw	x11, [x10]
  427a1c:	mov	x12, #0x8                   	// #8
  427a20:	mul	x13, x11, x12
  427a24:	umulh	x11, x11, x12
  427a28:	mov	x12, #0xffffffffffffffff    	// #-1
  427a2c:	cmp	x11, #0x0
  427a30:	csel	x0, x12, x13, ne  // ne = any
  427a34:	bl	401880 <_Znam@plt>
  427a38:	ldr	x8, [sp, #80]
  427a3c:	str	x0, [x8]
  427a40:	stur	wzr, [x29, #-24]
  427a44:	ldur	w8, [x29, #-24]
  427a48:	ldr	x9, [sp, #64]
  427a4c:	ldr	w10, [x9]
  427a50:	cmp	w8, w10
  427a54:	b.ge	427a88 <_ZdlPvm@@Base+0x21d0>  // b.tcont
  427a58:	ldr	x8, [sp, #80]
  427a5c:	ldr	x9, [x8]
  427a60:	ldursw	x10, [x29, #-24]
  427a64:	mov	x11, #0x8                   	// #8
  427a68:	mul	x10, x11, x10
  427a6c:	add	x9, x9, x10
  427a70:	mov	x10, xzr
  427a74:	str	x10, [x9]
  427a78:	ldur	w8, [x29, #-24]
  427a7c:	add	w8, w8, #0x1
  427a80:	stur	w8, [x29, #-24]
  427a84:	b	427a44 <_ZdlPvm@@Base+0x218c>
  427a88:	ldr	x8, [sp, #56]
  427a8c:	str	wzr, [x8]
  427a90:	ldur	x0, [x29, #-16]
  427a94:	bl	427ee0 <_ZdlPvm@@Base+0x2628>
  427a98:	stur	w0, [x29, #-28]
  427a9c:	ldr	x8, [sp, #80]
  427aa0:	ldr	x9, [x8]
  427aa4:	ldur	w10, [x29, #-28]
  427aa8:	ldr	x11, [sp, #64]
  427aac:	ldr	w12, [x11]
  427ab0:	udiv	w13, w10, w12
  427ab4:	mul	w12, w13, w12
  427ab8:	subs	w10, w10, w12
  427abc:	mov	w14, w10
  427ac0:	ubfx	x14, x14, #0, #32
  427ac4:	mov	x15, #0x8                   	// #8
  427ac8:	mul	x14, x15, x14
  427acc:	add	x9, x9, x14
  427ad0:	stur	x9, [x29, #-40]
  427ad4:	ldur	x8, [x29, #-40]
  427ad8:	ldr	x8, [x8]
  427adc:	cbz	x8, 427b5c <_ZdlPvm@@Base+0x22a4>
  427ae0:	ldur	x0, [x29, #-16]
  427ae4:	ldur	x8, [x29, #-40]
  427ae8:	ldr	x1, [x8]
  427aec:	bl	401b80 <strcmp@plt>
  427af0:	cbnz	w0, 427b08 <_ZdlPvm@@Base+0x2250>
  427af4:	ldur	x8, [x29, #-40]
  427af8:	ldr	x8, [x8]
  427afc:	ldr	x9, [sp, #24]
  427b00:	str	x8, [x9]
  427b04:	b	427ed4 <_ZdlPvm@@Base+0x261c>
  427b08:	ldur	x8, [x29, #-40]
  427b0c:	ldr	x9, [sp, #80]
  427b10:	ldr	x10, [x9]
  427b14:	cmp	x8, x10
  427b18:	b.ne	427b48 <_ZdlPvm@@Base+0x2290>  // b.any
  427b1c:	ldr	x8, [sp, #80]
  427b20:	ldr	x9, [x8]
  427b24:	ldr	x10, [sp, #64]
  427b28:	ldrsw	x11, [x10]
  427b2c:	mov	x12, #0x8                   	// #8
  427b30:	mul	x11, x12, x11
  427b34:	add	x9, x9, x11
  427b38:	mov	x11, #0xfffffffffffffff8    	// #-8
  427b3c:	add	x9, x9, x11
  427b40:	stur	x9, [x29, #-40]
  427b44:	b	427b58 <_ZdlPvm@@Base+0x22a0>
  427b48:	ldur	x8, [x29, #-40]
  427b4c:	mov	x9, #0xfffffffffffffff8    	// #-8
  427b50:	add	x8, x8, x9
  427b54:	stur	x8, [x29, #-40]
  427b58:	b	427ad4 <_ZdlPvm@@Base+0x221c>
  427b5c:	ldur	w8, [x29, #-20]
  427b60:	cmp	w8, #0x2
  427b64:	b.ne	427b78 <_ZdlPvm@@Base+0x22c0>  // b.any
  427b68:	mov	x8, xzr
  427b6c:	ldr	x9, [sp, #24]
  427b70:	str	x8, [x9]
  427b74:	b	427ed4 <_ZdlPvm@@Base+0x261c>
  427b78:	ldr	x8, [sp, #56]
  427b7c:	ldr	w9, [x8]
  427b80:	ldr	x10, [sp, #64]
  427b84:	ldr	w11, [x10]
  427b88:	subs	w11, w11, #0x1
  427b8c:	cmp	w9, w11
  427b90:	b.ge	427bcc <_ZdlPvm@@Base+0x2314>  // b.tcont
  427b94:	ldr	x8, [sp, #56]
  427b98:	ldr	w9, [x8]
  427b9c:	scvtf	d0, w9
  427ba0:	ldr	x10, [sp, #64]
  427ba4:	ldr	w9, [x10]
  427ba8:	scvtf	d1, w9
  427bac:	mov	x11, #0x3333333333333333    	// #3689348814741910323
  427bb0:	movk	x11, #0x3fd3, lsl #48
  427bb4:	fmov	d2, x11
  427bb8:	fmul	d1, d1, d2
  427bbc:	fcmp	d0, d1
  427bc0:	cset	w9, ge  // ge = tcont
  427bc4:	tbnz	w9, #0, 427bcc <_ZdlPvm@@Base+0x2314>
  427bc8:	b	427de8 <_ZdlPvm@@Base+0x2530>
  427bcc:	ldr	x8, [sp, #80]
  427bd0:	ldr	x9, [x8]
  427bd4:	stur	x9, [x29, #-48]
  427bd8:	ldr	x9, [sp, #64]
  427bdc:	ldr	w10, [x9]
  427be0:	stur	w10, [x29, #-52]
  427be4:	mov	w10, #0x1                   	// #1
  427be8:	stur	w10, [x29, #-56]
  427bec:	ldursw	x8, [x29, #-56]
  427bf0:	ldr	x9, [sp, #72]
  427bf4:	ldr	w10, [x9, x8, lsl #2]
  427bf8:	ldur	w11, [x29, #-52]
  427bfc:	cmp	w10, w11
  427c00:	b.hi	427c3c <_ZdlPvm@@Base+0x2384>  // b.pmore
  427c04:	ldursw	x8, [x29, #-56]
  427c08:	ldr	x9, [sp, #72]
  427c0c:	ldr	w10, [x9, x8, lsl #2]
  427c10:	cbnz	w10, 427c2c <_ZdlPvm@@Base+0x2374>
  427c14:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  427c18:	add	x0, x0, #0xc5e
  427c1c:	ldr	x1, [sp, #32]
  427c20:	ldr	x2, [sp, #32]
  427c24:	ldr	x3, [sp, #32]
  427c28:	bl	41d068 <printf@plt+0x1b398>
  427c2c:	ldur	w8, [x29, #-56]
  427c30:	add	w8, w8, #0x1
  427c34:	stur	w8, [x29, #-56]
  427c38:	b	427bec <_ZdlPvm@@Base+0x2334>
  427c3c:	ldursw	x8, [x29, #-56]
  427c40:	ldr	x9, [sp, #72]
  427c44:	ldr	w10, [x9, x8, lsl #2]
  427c48:	ldr	x8, [sp, #64]
  427c4c:	str	w10, [x8]
  427c50:	ldr	x11, [sp, #56]
  427c54:	str	wzr, [x11]
  427c58:	ldrsw	x12, [x8]
  427c5c:	mov	x13, #0x8                   	// #8
  427c60:	mul	x14, x12, x13
  427c64:	umulh	x12, x12, x13
  427c68:	mov	x13, #0xffffffffffffffff    	// #-1
  427c6c:	cmp	x12, #0x0
  427c70:	csel	x0, x13, x14, ne  // ne = any
  427c74:	bl	401880 <_Znam@plt>
  427c78:	ldr	x8, [sp, #80]
  427c7c:	str	x0, [x8]
  427c80:	stur	wzr, [x29, #-56]
  427c84:	ldur	w8, [x29, #-56]
  427c88:	ldr	x9, [sp, #64]
  427c8c:	ldr	w10, [x9]
  427c90:	cmp	w8, w10
  427c94:	b.ge	427cc8 <_ZdlPvm@@Base+0x2410>  // b.tcont
  427c98:	ldr	x8, [sp, #80]
  427c9c:	ldr	x9, [x8]
  427ca0:	ldursw	x10, [x29, #-56]
  427ca4:	mov	x11, #0x8                   	// #8
  427ca8:	mul	x10, x11, x10
  427cac:	add	x9, x9, x10
  427cb0:	mov	x10, xzr
  427cb4:	str	x10, [x9]
  427cb8:	ldur	w8, [x29, #-56]
  427cbc:	add	w8, w8, #0x1
  427cc0:	stur	w8, [x29, #-56]
  427cc4:	b	427c84 <_ZdlPvm@@Base+0x23cc>
  427cc8:	ldur	x8, [x29, #-48]
  427ccc:	ldur	w9, [x29, #-52]
  427cd0:	mov	w10, w9
  427cd4:	mov	x11, #0x8                   	// #8
  427cd8:	mul	x10, x11, x10
  427cdc:	add	x8, x8, x10
  427ce0:	mov	x10, #0xfffffffffffffff8    	// #-8
  427ce4:	add	x8, x8, x10
  427ce8:	stur	x8, [x29, #-40]
  427cec:	ldur	x8, [x29, #-40]
  427cf0:	ldur	x9, [x29, #-48]
  427cf4:	cmp	x8, x9
  427cf8:	b.cc	427d3c <_ZdlPvm@@Base+0x2484>  // b.lo, b.ul, b.last
  427cfc:	ldur	x8, [x29, #-40]
  427d00:	ldr	x1, [x8]
  427d04:	sub	x8, x29, #0x40
  427d08:	mov	x0, x8
  427d0c:	mov	w2, #0x1                   	// #1
  427d10:	adrp	x9, 427000 <_ZdlPvm@@Base+0x1748>
  427d14:	add	x9, x9, #0x950
  427d18:	str	x8, [sp, #16]
  427d1c:	blr	x9
  427d20:	ldr	x0, [sp, #16]
  427d24:	bl	4280b8 <_ZdlPvm@@Base+0x2800>
  427d28:	ldur	x8, [x29, #-40]
  427d2c:	mov	x9, #0xfffffffffffffff8    	// #-8
  427d30:	add	x8, x8, x9
  427d34:	stur	x8, [x29, #-40]
  427d38:	b	427cec <_ZdlPvm@@Base+0x2434>
  427d3c:	ldur	x8, [x29, #-48]
  427d40:	str	x8, [sp, #8]
  427d44:	cbz	x8, 427d50 <_ZdlPvm@@Base+0x2498>
  427d48:	ldr	x0, [sp, #8]
  427d4c:	bl	401b40 <_ZdaPv@plt>
  427d50:	ldr	x8, [sp, #80]
  427d54:	ldr	x9, [x8]
  427d58:	ldur	w10, [x29, #-28]
  427d5c:	ldr	x11, [sp, #64]
  427d60:	ldr	w12, [x11]
  427d64:	udiv	w13, w10, w12
  427d68:	mul	w12, w13, w12
  427d6c:	subs	w10, w10, w12
  427d70:	mov	w14, w10
  427d74:	ubfx	x14, x14, #0, #32
  427d78:	mov	x15, #0x8                   	// #8
  427d7c:	mul	x14, x15, x14
  427d80:	add	x9, x9, x14
  427d84:	stur	x9, [x29, #-40]
  427d88:	ldur	x8, [x29, #-40]
  427d8c:	ldr	x8, [x8]
  427d90:	cbz	x8, 427de8 <_ZdlPvm@@Base+0x2530>
  427d94:	ldur	x8, [x29, #-40]
  427d98:	ldr	x9, [sp, #80]
  427d9c:	ldr	x10, [x9]
  427da0:	cmp	x8, x10
  427da4:	b.ne	427dd4 <_ZdlPvm@@Base+0x251c>  // b.any
  427da8:	ldr	x8, [sp, #80]
  427dac:	ldr	x9, [x8]
  427db0:	ldr	x10, [sp, #64]
  427db4:	ldrsw	x11, [x10]
  427db8:	mov	x12, #0x8                   	// #8
  427dbc:	mul	x11, x12, x11
  427dc0:	add	x9, x9, x11
  427dc4:	mov	x11, #0xfffffffffffffff8    	// #-8
  427dc8:	add	x9, x9, x11
  427dcc:	stur	x9, [x29, #-40]
  427dd0:	b	427de4 <_ZdlPvm@@Base+0x252c>
  427dd4:	ldur	x8, [x29, #-40]
  427dd8:	mov	x9, #0xfffffffffffffff8    	// #-8
  427ddc:	add	x8, x8, x9
  427de0:	stur	x8, [x29, #-40]
  427de4:	b	427d88 <_ZdlPvm@@Base+0x24d0>
  427de8:	ldr	x8, [sp, #56]
  427dec:	ldr	w9, [x8]
  427df0:	add	w9, w9, #0x1
  427df4:	str	w9, [x8]
  427df8:	ldur	w9, [x29, #-20]
  427dfc:	cmp	w9, #0x1
  427e00:	b.ne	427e1c <_ZdlPvm@@Base+0x2564>  // b.any
  427e04:	ldur	x8, [x29, #-16]
  427e08:	ldur	x9, [x29, #-40]
  427e0c:	str	x8, [x9]
  427e10:	ldr	x9, [sp, #24]
  427e14:	str	x8, [x9]
  427e18:	b	427ed4 <_ZdlPvm@@Base+0x261c>
  427e1c:	ldur	x0, [x29, #-16]
  427e20:	bl	4018e0 <strlen@plt>
  427e24:	add	x8, x0, #0x1
  427e28:	stur	w8, [x29, #-68]
  427e2c:	ldr	x9, [sp, #48]
  427e30:	ldr	x10, [x9]
  427e34:	cbz	x10, 427e4c <_ZdlPvm@@Base+0x2594>
  427e38:	ldr	x8, [sp, #40]
  427e3c:	ldr	w9, [x8]
  427e40:	ldur	w10, [x29, #-68]
  427e44:	cmp	w9, w10
  427e48:	b.ge	427e88 <_ZdlPvm@@Base+0x25d0>  // b.tcont
  427e4c:	ldur	w8, [x29, #-68]
  427e50:	cmp	w8, #0x400
  427e54:	b.le	427e64 <_ZdlPvm@@Base+0x25ac>
  427e58:	ldur	w8, [x29, #-68]
  427e5c:	str	w8, [sp, #4]
  427e60:	b	427e6c <_ZdlPvm@@Base+0x25b4>
  427e64:	mov	w8, #0x400                 	// #1024
  427e68:	str	w8, [sp, #4]
  427e6c:	ldr	w8, [sp, #4]
  427e70:	ldr	x9, [sp, #40]
  427e74:	str	w8, [x9]
  427e78:	ldrsw	x0, [x9]
  427e7c:	bl	401880 <_Znam@plt>
  427e80:	ldr	x9, [sp, #48]
  427e84:	str	x0, [x9]
  427e88:	ldr	x8, [sp, #48]
  427e8c:	ldr	x0, [x8]
  427e90:	ldur	x1, [x29, #-16]
  427e94:	bl	4019e0 <strcpy@plt>
  427e98:	ldr	x8, [sp, #48]
  427e9c:	ldr	x9, [x8]
  427ea0:	ldur	x10, [x29, #-40]
  427ea4:	str	x9, [x10]
  427ea8:	ldr	x10, [sp, #24]
  427eac:	str	x9, [x10]
  427eb0:	ldursw	x9, [x29, #-68]
  427eb4:	ldr	x11, [x8]
  427eb8:	add	x9, x11, x9
  427ebc:	str	x9, [x8]
  427ec0:	ldur	w12, [x29, #-68]
  427ec4:	ldr	x9, [sp, #40]
  427ec8:	ldr	w13, [x9]
  427ecc:	subs	w12, w13, w12
  427ed0:	str	w12, [x9]
  427ed4:	ldp	x29, x30, [sp, #160]
  427ed8:	add	sp, sp, #0xb0
  427edc:	ret
  427ee0:	sub	sp, sp, #0x10
  427ee4:	str	x0, [sp, #8]
  427ee8:	str	wzr, [sp, #4]
  427eec:	ldr	x8, [sp, #8]
  427ef0:	ldrb	w9, [x8]
  427ef4:	cbz	w9, 427fac <_ZdlPvm@@Base+0x26f4>
  427ef8:	ldr	x8, [sp, #8]
  427efc:	add	x9, x8, #0x1
  427f00:	str	x9, [sp, #8]
  427f04:	ldrb	w10, [x8]
  427f08:	str	w10, [sp, #4]
  427f0c:	ldr	x8, [sp, #8]
  427f10:	ldrb	w10, [x8]
  427f14:	cbz	w10, 427fac <_ZdlPvm@@Base+0x26f4>
  427f18:	ldr	w8, [sp, #4]
  427f1c:	lsl	w8, w8, #7
  427f20:	str	w8, [sp, #4]
  427f24:	ldr	x9, [sp, #8]
  427f28:	add	x10, x9, #0x1
  427f2c:	str	x10, [sp, #8]
  427f30:	ldrb	w8, [x9]
  427f34:	ldr	w11, [sp, #4]
  427f38:	add	w8, w11, w8
  427f3c:	str	w8, [sp, #4]
  427f40:	ldr	x8, [sp, #8]
  427f44:	ldrb	w9, [x8]
  427f48:	cbz	w9, 427fac <_ZdlPvm@@Base+0x26f4>
  427f4c:	ldr	w8, [sp, #4]
  427f50:	lsl	w8, w8, #4
  427f54:	str	w8, [sp, #4]
  427f58:	ldr	x9, [sp, #8]
  427f5c:	ldrb	w8, [x9]
  427f60:	ldr	w10, [sp, #4]
  427f64:	add	w8, w10, w8
  427f68:	str	w8, [sp, #4]
  427f6c:	ldr	w8, [sp, #4]
  427f70:	and	w8, w8, #0xf0000000
  427f74:	str	w8, [sp]
  427f78:	cbnz	w8, 427f9c <_ZdlPvm@@Base+0x26e4>
  427f7c:	ldr	w8, [sp]
  427f80:	ldr	w9, [sp, #4]
  427f84:	eor	w8, w9, w8, lsr #24
  427f88:	str	w8, [sp, #4]
  427f8c:	ldr	w8, [sp]
  427f90:	ldr	w9, [sp, #4]
  427f94:	eor	w8, w9, w8
  427f98:	str	w8, [sp, #4]
  427f9c:	ldr	x8, [sp, #8]
  427fa0:	add	x8, x8, #0x1
  427fa4:	str	x8, [sp, #8]
  427fa8:	b	427f40 <_ZdlPvm@@Base+0x2688>
  427fac:	ldr	w0, [sp, #4]
  427fb0:	add	sp, sp, #0x10
  427fb4:	ret
  427fb8:	sub	sp, sp, #0x90
  427fbc:	stp	x29, x30, [sp, #128]
  427fc0:	add	x29, sp, #0x80
  427fc4:	mov	w8, wzr
  427fc8:	adrp	x9, 427000 <_ZdlPvm@@Base+0x1748>
  427fcc:	add	x9, x9, #0x950
  427fd0:	sub	x10, x29, #0x8
  427fd4:	sub	x11, x29, #0x10
  427fd8:	sub	x12, x29, #0x18
  427fdc:	stur	x0, [x29, #-16]
  427fe0:	stur	x1, [x29, #-24]
  427fe4:	mov	x0, x11
  427fe8:	stur	w8, [x29, #-36]
  427fec:	stur	x9, [x29, #-48]
  427ff0:	stur	x10, [x29, #-56]
  427ff4:	str	x11, [sp, #64]
  427ff8:	str	x12, [sp, #56]
  427ffc:	bl	4280c8 <_ZdlPvm@@Base+0x2810>
  428000:	bl	4018e0 <strlen@plt>
  428004:	ldr	x9, [sp, #56]
  428008:	str	x0, [sp, #48]
  42800c:	mov	x0, x9
  428010:	bl	4280c8 <_ZdlPvm@@Base+0x2810>
  428014:	bl	4018e0 <strlen@plt>
  428018:	ldr	x9, [sp, #48]
  42801c:	add	x10, x9, x0
  428020:	add	x0, x10, #0x1
  428024:	bl	401880 <_Znam@plt>
  428028:	stur	x0, [x29, #-32]
  42802c:	ldur	x0, [x29, #-32]
  428030:	ldr	x9, [sp, #64]
  428034:	str	x0, [sp, #40]
  428038:	mov	x0, x9
  42803c:	bl	4280c8 <_ZdlPvm@@Base+0x2810>
  428040:	ldr	x9, [sp, #40]
  428044:	str	x0, [sp, #32]
  428048:	mov	x0, x9
  42804c:	ldr	x1, [sp, #32]
  428050:	bl	4019e0 <strcpy@plt>
  428054:	ldur	x9, [x29, #-32]
  428058:	ldr	x10, [sp, #56]
  42805c:	mov	x0, x10
  428060:	str	x9, [sp, #24]
  428064:	bl	4280c8 <_ZdlPvm@@Base+0x2810>
  428068:	ldr	x9, [sp, #24]
  42806c:	str	x0, [sp, #16]
  428070:	mov	x0, x9
  428074:	ldr	x1, [sp, #16]
  428078:	bl	401cb0 <strcat@plt>
  42807c:	ldur	x1, [x29, #-32]
  428080:	ldur	x9, [x29, #-56]
  428084:	mov	x0, x9
  428088:	ldur	w2, [x29, #-36]
  42808c:	ldur	x10, [x29, #-48]
  428090:	blr	x10
  428094:	ldur	x9, [x29, #-32]
  428098:	str	x9, [sp, #8]
  42809c:	cbz	x9, 4280a8 <_ZdlPvm@@Base+0x27f0>
  4280a0:	ldr	x0, [sp, #8]
  4280a4:	bl	401b40 <_ZdaPv@plt>
  4280a8:	ldur	x0, [x29, #-8]
  4280ac:	ldp	x29, x30, [sp, #128]
  4280b0:	add	sp, sp, #0x90
  4280b4:	ret
  4280b8:	sub	sp, sp, #0x10
  4280bc:	str	x0, [sp, #8]
  4280c0:	add	sp, sp, #0x10
  4280c4:	ret
  4280c8:	sub	sp, sp, #0x10
  4280cc:	str	x0, [sp, #8]
  4280d0:	ldr	x8, [sp, #8]
  4280d4:	ldr	x0, [x8]
  4280d8:	add	sp, sp, #0x10
  4280dc:	ret
  4280e0:	sub	sp, sp, #0x60
  4280e4:	stp	x29, x30, [sp, #80]
  4280e8:	add	x29, sp, #0x50
  4280ec:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  4280f0:	add	x8, x8, #0xcb4
  4280f4:	adrp	x9, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4280f8:	add	x9, x9, #0x90
  4280fc:	stur	x0, [x29, #-8]
  428100:	mov	x0, x8
  428104:	str	x9, [sp, #16]
  428108:	bl	401c00 <getenv@plt>
  42810c:	stur	x0, [x29, #-16]
  428110:	cbnz	x0, 428134 <_ZdlPvm@@Base+0x287c>
  428114:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  428118:	add	x0, x0, #0xcba
  42811c:	bl	401c00 <getenv@plt>
  428120:	stur	x0, [x29, #-16]
  428124:	cbnz	x0, 428134 <_ZdlPvm@@Base+0x287c>
  428128:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  42812c:	add	x8, x8, #0xcc1
  428130:	stur	x8, [x29, #-16]
  428134:	ldur	x0, [x29, #-16]
  428138:	bl	4018e0 <strlen@plt>
  42813c:	stur	x0, [x29, #-24]
  428140:	ldur	x8, [x29, #-16]
  428144:	ldur	x9, [x29, #-24]
  428148:	add	x8, x8, x9
  42814c:	mov	x9, #0xffffffffffffffff    	// #-1
  428150:	add	x8, x8, x9
  428154:	stur	x8, [x29, #-32]
  428158:	ldur	x8, [x29, #-32]
  42815c:	ldrb	w1, [x8]
  428160:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  428164:	add	x0, x0, #0x6e9
  428168:	bl	4019a0 <strchr@plt>
  42816c:	mov	w10, wzr
  428170:	mov	w11, #0x1                   	// #1
  428174:	cmp	x0, #0x0
  428178:	csel	w10, w11, w10, eq  // eq = none
  42817c:	stur	w10, [x29, #-36]
  428180:	ldur	x8, [x29, #-24]
  428184:	ldursw	x9, [x29, #-36]
  428188:	add	x8, x8, x9
  42818c:	add	x0, x8, #0x1
  428190:	bl	401880 <_Znam@plt>
  428194:	str	x0, [sp, #32]
  428198:	ldr	x0, [sp, #32]
  42819c:	ldur	x1, [x29, #-16]
  4281a0:	bl	4019e0 <strcpy@plt>
  4281a4:	ldur	w10, [x29, #-36]
  4281a8:	cbz	w10, 4281bc <_ZdlPvm@@Base+0x2904>
  4281ac:	ldr	x0, [sp, #32]
  4281b0:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  4281b4:	add	x1, x1, #0x6e9
  4281b8:	bl	401cb0 <strcat@plt>
  4281bc:	adrp	x8, 42c000 <_ZdlPvm@@Base+0x6748>
  4281c0:	add	x8, x8, #0xcc6
  4281c4:	str	x8, [sp, #24]
  4281c8:	ldr	x0, [sp, #32]
  4281cc:	bl	428884 <_ZdlPvm@@Base+0x2fcc>
  4281d0:	cmp	x0, #0xe
  4281d4:	b.hi	4281f4 <_ZdlPvm@@Base+0x293c>  // b.pmore
  4281d8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x3748>
  4281dc:	add	x8, x8, #0x5e1
  4281e0:	str	x8, [sp, #24]
  4281e4:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4281e8:	add	x8, x8, #0xa0
  4281ec:	mov	w9, #0x1                   	// #1
  4281f0:	str	w9, [x8]
  4281f4:	ldur	x8, [x29, #-24]
  4281f8:	ldursw	x9, [x29, #-36]
  4281fc:	add	x8, x8, x9
  428200:	ldr	x0, [sp, #24]
  428204:	str	x8, [sp, #8]
  428208:	bl	4018e0 <strlen@plt>
  42820c:	ldr	x8, [sp, #8]
  428210:	add	x9, x8, x0
  428214:	adrp	x10, 448000 <stderr@@GLIBC_2.17+0x40d0>
  428218:	add	x10, x10, #0x98
  42821c:	str	x9, [x10]
  428220:	ldr	x9, [x10]
  428224:	add	x0, x9, #0x1
  428228:	bl	401880 <_Znam@plt>
  42822c:	ldr	x8, [sp, #16]
  428230:	str	x0, [x8]
  428234:	ldr	x0, [x8]
  428238:	ldr	x1, [sp, #32]
  42823c:	bl	4019e0 <strcpy@plt>
  428240:	ldr	x8, [sp, #16]
  428244:	ldr	x9, [x8]
  428248:	ldr	x1, [sp, #24]
  42824c:	mov	x0, x9
  428250:	bl	401cb0 <strcat@plt>
  428254:	ldr	x8, [sp, #32]
  428258:	str	x8, [sp]
  42825c:	cbz	x8, 428268 <_ZdlPvm@@Base+0x29b0>
  428260:	ldr	x0, [sp]
  428264:	bl	401b40 <_ZdaPv@plt>
  428268:	ldp	x29, x30, [sp, #80]
  42826c:	add	sp, sp, #0x60
  428270:	ret
  428274:	sub	sp, sp, #0x20
  428278:	stp	x29, x30, [sp, #16]
  42827c:	add	x29, sp, #0x10
  428280:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  428284:	add	x8, x8, #0x90
  428288:	str	x0, [sp, #8]
  42828c:	ldr	x8, [x8]
  428290:	str	x8, [sp]
  428294:	cbz	x8, 4282a0 <_ZdlPvm@@Base+0x29e8>
  428298:	ldr	x0, [sp]
  42829c:	bl	401b40 <_ZdaPv@plt>
  4282a0:	ldp	x29, x30, [sp, #16]
  4282a4:	add	sp, sp, #0x20
  4282a8:	ret
  4282ac:	sub	sp, sp, #0x40
  4282b0:	stp	x29, x30, [sp, #48]
  4282b4:	add	x29, sp, #0x30
  4282b8:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  4282bc:	add	x8, x8, #0xa0
  4282c0:	stur	x0, [x29, #-8]
  4282c4:	stur	x1, [x29, #-16]
  4282c8:	ldr	w9, [x8]
  4282cc:	cbz	w9, 4282dc <_ZdlPvm@@Base+0x2a24>
  4282d0:	ldur	x8, [x29, #-16]
  4282d4:	str	x8, [sp]
  4282d8:	b	4282e4 <_ZdlPvm@@Base+0x2a2c>
  4282dc:	ldur	x8, [x29, #-8]
  4282e0:	str	x8, [sp]
  4282e4:	ldr	x8, [sp]
  4282e8:	str	x8, [sp, #24]
  4282ec:	str	wzr, [sp, #20]
  4282f0:	ldr	x8, [sp, #24]
  4282f4:	cbz	x8, 428304 <_ZdlPvm@@Base+0x2a4c>
  4282f8:	ldr	x0, [sp, #24]
  4282fc:	bl	4018e0 <strlen@plt>
  428300:	str	w0, [sp, #20]
  428304:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  428308:	add	x8, x8, #0x98
  42830c:	ldr	x8, [x8]
  428310:	ldrsw	x9, [sp, #20]
  428314:	add	x8, x8, x9
  428318:	add	x8, x8, #0x6
  42831c:	add	x0, x8, #0x1
  428320:	bl	401880 <_Znam@plt>
  428324:	str	x0, [sp, #8]
  428328:	ldr	x0, [sp, #8]
  42832c:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  428330:	add	x8, x8, #0x90
  428334:	ldr	x1, [x8]
  428338:	bl	4019e0 <strcpy@plt>
  42833c:	ldr	w10, [sp, #20]
  428340:	cmp	w10, #0x0
  428344:	cset	w10, le
  428348:	tbnz	w10, #0, 428358 <_ZdlPvm@@Base+0x2aa0>
  42834c:	ldr	x0, [sp, #8]
  428350:	ldr	x1, [sp, #24]
  428354:	bl	401cb0 <strcat@plt>
  428358:	ldr	x0, [sp, #8]
  42835c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x3748>
  428360:	add	x1, x1, #0x392
  428364:	bl	401cb0 <strcat@plt>
  428368:	ldr	x8, [sp, #8]
  42836c:	mov	x0, x8
  428370:	ldp	x29, x30, [sp, #48]
  428374:	add	sp, sp, #0x40
  428378:	ret
  42837c:	sub	sp, sp, #0x60
  428380:	stp	x29, x30, [sp, #80]
  428384:	add	x29, sp, #0x50
  428388:	adrp	x8, 448000 <stderr@@GLIBC_2.17+0x40d0>
  42838c:	add	x8, x8, #0xa8
  428390:	stur	x0, [x29, #-8]
  428394:	ldr	x8, [x8]
  428398:	stur	x8, [x29, #-16]
  42839c:	ldur	x8, [x29, #-16]
  4283a0:	cbz	x8, 428458 <_ZdlPvm@@Base+0x2ba0>
  4283a4:	ldur	x8, [x29, #-16]
  4283a8:	ldr	x0, [x8]
  4283ac:	bl	401a20 <unlink@plt>
  4283b0:	cmp	w0, #0x0
  4283b4:	cset	w9, ge  // ge = tcont
  4283b8:	tbnz	w9, #0, 428414 <_ZdlPvm@@Base+0x2b5c>
  4283bc:	ldur	x8, [x29, #-16]
  4283c0:	ldr	x1, [x8]
  4283c4:	sub	x0, x29, #0x20
  4283c8:	bl	41cba0 <printf@plt+0x1aed0>
  4283cc:	b	4283d0 <_ZdlPvm@@Base+0x2b18>
  4283d0:	bl	401b50 <__errno_location@plt>
  4283d4:	ldr	w0, [x0]
  4283d8:	bl	4019d0 <strerror@plt>
  4283dc:	add	x8, sp, #0x20
  4283e0:	str	x0, [sp, #16]
  4283e4:	mov	x0, x8
  4283e8:	ldr	x1, [sp, #16]
  4283ec:	bl	41cba0 <printf@plt+0x1aed0>
  4283f0:	b	4283f4 <_ZdlPvm@@Base+0x2b3c>
  4283f4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  4283f8:	add	x0, x0, #0xccc
  4283fc:	sub	x1, x29, #0x20
  428400:	add	x2, sp, #0x20
  428404:	adrp	x3, 446000 <stderr@@GLIBC_2.17+0x20d0>
  428408:	add	x3, x3, #0xb28
  42840c:	bl	41cf78 <printf@plt+0x1b2a8>
  428410:	b	428414 <_ZdlPvm@@Base+0x2b5c>
  428414:	ldur	x8, [x29, #-16]
  428418:	str	x8, [sp, #24]
  42841c:	ldur	x8, [x29, #-16]
  428420:	ldr	x8, [x8, #8]
  428424:	stur	x8, [x29, #-16]
  428428:	ldr	x8, [sp, #24]
  42842c:	ldr	x8, [x8]
  428430:	str	x8, [sp, #8]
  428434:	cbz	x8, 428440 <_ZdlPvm@@Base+0x2b88>
  428438:	ldr	x0, [sp, #8]
  42843c:	bl	401b40 <_ZdaPv@plt>
  428440:	ldr	x8, [sp, #24]
  428444:	str	x8, [sp]
  428448:	cbz	x8, 428454 <_ZdlPvm@@Base+0x2b9c>
  42844c:	ldr	x0, [sp]
  428450:	bl	42588c <_ZdlPv@@Base>
  428454:	b	42839c <_ZdlPvm@@Base+0x2ae4>
  428458:	ldp	x29, x30, [sp, #80]
  42845c:	add	sp, sp, #0x60
  428460:	ret
  428464:	bl	4127f4 <printf@plt+0x10b24>
  428468:	sub	sp, sp, #0xa0
  42846c:	stp	x29, x30, [sp, #144]
  428470:	add	x29, sp, #0x90
  428474:	adrp	x8, 446000 <stderr@@GLIBC_2.17+0x20d0>
  428478:	add	x8, x8, #0xb28
  42847c:	stur	x0, [x29, #-8]
  428480:	stur	x1, [x29, #-16]
  428484:	stur	x2, [x29, #-24]
  428488:	stur	w3, [x29, #-28]
  42848c:	ldur	x0, [x29, #-16]
  428490:	ldur	x1, [x29, #-24]
  428494:	str	x8, [sp, #48]
  428498:	bl	4282ac <_ZdlPvm@@Base+0x29f4>
  42849c:	stur	x0, [x29, #-40]
  4284a0:	bl	401b50 <__errno_location@plt>
  4284a4:	str	wzr, [x0]
  4284a8:	ldur	x0, [x29, #-40]
  4284ac:	bl	401a60 <mkstemp@plt>
  4284b0:	stur	w0, [x29, #-44]
  4284b4:	ldur	w9, [x29, #-44]
  4284b8:	cmp	w9, #0x0
  4284bc:	cset	w9, ge  // ge = tcont
  4284c0:	tbnz	w9, #0, 428500 <_ZdlPvm@@Base+0x2c48>
  4284c4:	bl	401b50 <__errno_location@plt>
  4284c8:	ldr	w0, [x0]
  4284cc:	bl	4019d0 <strerror@plt>
  4284d0:	sub	x8, x29, #0x40
  4284d4:	str	x0, [sp, #40]
  4284d8:	mov	x0, x8
  4284dc:	ldr	x1, [sp, #40]
  4284e0:	str	x8, [sp, #32]
  4284e4:	bl	41cba0 <printf@plt+0x1aed0>
  4284e8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  4284ec:	add	x0, x0, #0xce3
  4284f0:	ldr	x1, [sp, #32]
  4284f4:	ldr	x2, [sp, #48]
  4284f8:	ldr	x3, [sp, #48]
  4284fc:	bl	41d068 <printf@plt+0x1b398>
  428500:	bl	401b50 <__errno_location@plt>
  428504:	str	wzr, [x0]
  428508:	ldur	w0, [x29, #-44]
  42850c:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x6748>
  428510:	add	x1, x1, #0xd04
  428514:	bl	401c70 <fdopen@plt>
  428518:	str	x0, [sp, #72]
  42851c:	ldr	x8, [sp, #72]
  428520:	cbnz	x8, 428560 <_ZdlPvm@@Base+0x2ca8>
  428524:	bl	401b50 <__errno_location@plt>
  428528:	ldr	w0, [x0]
  42852c:	bl	4019d0 <strerror@plt>
  428530:	add	x8, sp, #0x38
  428534:	str	x0, [sp, #24]
  428538:	mov	x0, x8
  42853c:	ldr	x1, [sp, #24]
  428540:	str	x8, [sp, #16]
  428544:	bl	41cba0 <printf@plt+0x1aed0>
  428548:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x6748>
  42854c:	add	x0, x0, #0xd07
  428550:	ldr	x1, [sp, #16]
  428554:	ldr	x2, [sp, #48]
  428558:	ldr	x3, [sp, #48]
  42855c:	bl	41d068 <printf@plt+0x1b398>
  428560:	ldur	w8, [x29, #-28]
  428564:	cbz	w8, 428570 <_ZdlPvm@@Base+0x2cb8>
  428568:	ldur	x0, [x29, #-40]
  42856c:	bl	4285ac <_ZdlPvm@@Base+0x2cf4>
  428570:	ldur	x8, [x29, #-8]
  428574:	cbz	x8, 428588 <_ZdlPvm@@Base+0x2cd0>
  428578:	ldur	x8, [x29, #-40]
  42857c:	ldur	x9, [x29, #-8]
  428580:	str	x8, [x9]
  428584:	b	42859c <_ZdlPvm@@Base+0x2ce4>
  428588:	ldur	x8, [x29, #-40]
  42858c:	str	x8, [sp, #8]
  428590:	cbz	x8, 42859c <_ZdlPvm@@Base+0x2ce4>
  428594:	ldr	x0, [sp, #8]
  428598:	bl	401b40 <_ZdaPv@plt>
  42859c:	ldr	x0, [sp, #72]
  4285a0:	ldp	x29, x30, [sp, #144]
  4285a4:	add	sp, sp, #0xa0
  4285a8:	ret
  4285ac:	sub	sp, sp, #0x50
  4285b0:	stp	x29, x30, [sp, #64]
  4285b4:	add	x29, sp, #0x40
  4285b8:	mov	x8, #0x10                  	// #16
  4285bc:	stur	x0, [x29, #-8]
  4285c0:	ldur	x0, [x29, #-8]
  4285c4:	str	x8, [sp, #16]
  4285c8:	bl	4018e0 <strlen@plt>
  4285cc:	add	x0, x0, #0x1
  4285d0:	bl	401880 <_Znam@plt>
  4285d4:	stur	x0, [x29, #-16]
  4285d8:	ldur	x0, [x29, #-16]
  4285dc:	ldur	x1, [x29, #-8]
  4285e0:	bl	4019e0 <strcpy@plt>
  4285e4:	ldr	x8, [sp, #16]
  4285e8:	mov	x0, x8
  4285ec:	bl	4257b4 <_Znwm@@Base>
  4285f0:	ldur	x1, [x29, #-16]
  4285f4:	str	x0, [sp, #8]
  4285f8:	bl	428648 <_ZdlPvm@@Base+0x2d90>
  4285fc:	b	428600 <_ZdlPvm@@Base+0x2d48>
  428600:	ldr	x8, [sp, #8]
  428604:	stur	x8, [x29, #-24]
  428608:	adrp	x9, 448000 <stderr@@GLIBC_2.17+0x40d0>
  42860c:	add	x9, x9, #0xa8
  428610:	ldr	x10, [x9]
  428614:	ldur	x11, [x29, #-24]
  428618:	str	x10, [x11, #8]
  42861c:	ldur	x10, [x29, #-24]
  428620:	str	x10, [x9]
  428624:	ldp	x29, x30, [sp, #64]
  428628:	add	sp, sp, #0x50
  42862c:	ret
  428630:	str	x0, [sp, #32]
  428634:	str	w1, [sp, #28]
  428638:	ldr	x0, [sp, #8]
  42863c:	bl	42588c <_ZdlPv@@Base>
  428640:	ldr	x0, [sp, #32]
  428644:	bl	401c50 <_Unwind_Resume@plt>
  428648:	sub	sp, sp, #0x10
  42864c:	mov	x8, xzr
  428650:	str	x0, [sp, #8]
  428654:	str	x1, [sp]
  428658:	ldr	x9, [sp, #8]
  42865c:	ldr	x10, [sp]
  428660:	str	x10, [x9]
  428664:	str	x8, [x9, #8]
  428668:	add	sp, sp, #0x10
  42866c:	ret
  428670:	sub	sp, sp, #0x40
  428674:	stp	x29, x30, [sp, #48]
  428678:	add	x29, sp, #0x30
  42867c:	stur	x0, [x29, #-16]
  428680:	ldur	x8, [x29, #-16]
  428684:	ldrb	w9, [x8]
  428688:	cmp	w9, #0x75
  42868c:	b.eq	42869c <_ZdlPvm@@Base+0x2de4>  // b.none
  428690:	mov	x8, xzr
  428694:	stur	x8, [x29, #-8]
  428698:	b	428874 <_ZdlPvm@@Base+0x2fbc>
  42869c:	ldur	x8, [x29, #-16]
  4286a0:	add	x8, x8, #0x1
  4286a4:	stur	x8, [x29, #-16]
  4286a8:	str	x8, [sp, #24]
  4286ac:	str	wzr, [sp, #20]
  4286b0:	ldr	x8, [sp, #24]
  4286b4:	str	x8, [sp, #8]
  4286b8:	ldr	x8, [sp, #24]
  4286bc:	ldrb	w1, [x8]
  4286c0:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4286c4:	add	x0, x0, #0x421
  4286c8:	bl	41c510 <printf@plt+0x1a840>
  4286cc:	cbnz	w0, 4286dc <_ZdlPvm@@Base+0x2e24>
  4286d0:	mov	x8, xzr
  4286d4:	stur	x8, [x29, #-8]
  4286d8:	b	428874 <_ZdlPvm@@Base+0x2fbc>
  4286dc:	ldr	x8, [sp, #24]
  4286e0:	ldrb	w1, [x8]
  4286e4:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  4286e8:	add	x0, x0, #0x321
  4286ec:	bl	41c510 <printf@plt+0x1a840>
  4286f0:	cbz	w0, 428718 <_ZdlPvm@@Base+0x2e60>
  4286f4:	ldr	w8, [sp, #20]
  4286f8:	mov	w9, #0x10                  	// #16
  4286fc:	mul	w8, w8, w9
  428700:	ldr	x10, [sp, #24]
  428704:	ldrb	w9, [x10]
  428708:	subs	w9, w9, #0x30
  42870c:	add	w8, w8, w9
  428710:	str	w8, [sp, #20]
  428714:	b	428764 <_ZdlPvm@@Base+0x2eac>
  428718:	ldr	x8, [sp, #24]
  42871c:	ldrb	w1, [x8]
  428720:	adrp	x0, 446000 <stderr@@GLIBC_2.17+0x20d0>
  428724:	add	x0, x0, #0x121
  428728:	bl	41c510 <printf@plt+0x1a840>
  42872c:	cbz	w0, 428758 <_ZdlPvm@@Base+0x2ea0>
  428730:	ldr	w8, [sp, #20]
  428734:	mov	w9, #0x10                  	// #16
  428738:	mul	w8, w8, w9
  42873c:	ldr	x10, [sp, #24]
  428740:	ldrb	w9, [x10]
  428744:	subs	w9, w9, #0x41
  428748:	add	w9, w9, #0xa
  42874c:	add	w8, w8, w9
  428750:	str	w8, [sp, #20]
  428754:	b	428764 <_ZdlPvm@@Base+0x2eac>
  428758:	mov	x8, xzr
  42875c:	stur	x8, [x29, #-8]
  428760:	b	428874 <_ZdlPvm@@Base+0x2fbc>
  428764:	ldr	w8, [sp, #20]
  428768:	mov	w9, #0x10ffff              	// #1114111
  42876c:	cmp	w8, w9
  428770:	b.le	428780 <_ZdlPvm@@Base+0x2ec8>
  428774:	mov	x8, xzr
  428778:	stur	x8, [x29, #-8]
  42877c:	b	428874 <_ZdlPvm@@Base+0x2fbc>
  428780:	ldr	x8, [sp, #24]
  428784:	add	x8, x8, #0x1
  428788:	str	x8, [sp, #24]
  42878c:	ldr	x8, [sp, #24]
  428790:	ldrb	w9, [x8]
  428794:	cbz	w9, 4287a8 <_ZdlPvm@@Base+0x2ef0>
  428798:	ldr	x8, [sp, #24]
  42879c:	ldrb	w9, [x8]
  4287a0:	cmp	w9, #0x5f
  4287a4:	b.ne	4287ac <_ZdlPvm@@Base+0x2ef4>  // b.any
  4287a8:	b	4287b0 <_ZdlPvm@@Base+0x2ef8>
  4287ac:	b	4286b8 <_ZdlPvm@@Base+0x2e00>
  4287b0:	ldr	w8, [sp, #20]
  4287b4:	mov	w9, #0xd800                	// #55296
  4287b8:	cmp	w8, w9
  4287bc:	b.lt	4287d0 <_ZdlPvm@@Base+0x2f18>  // b.tstop
  4287c0:	ldr	w8, [sp, #20]
  4287c4:	mov	w9, #0xdbff                	// #56319
  4287c8:	cmp	w8, w9
  4287cc:	b.le	4287f0 <_ZdlPvm@@Base+0x2f38>
  4287d0:	ldr	w8, [sp, #20]
  4287d4:	mov	w9, #0xdc00                	// #56320
  4287d8:	cmp	w8, w9
  4287dc:	b.lt	4287fc <_ZdlPvm@@Base+0x2f44>  // b.tstop
  4287e0:	ldr	w8, [sp, #20]
  4287e4:	mov	w9, #0xdfff                	// #57343
  4287e8:	cmp	w8, w9
  4287ec:	b.gt	4287fc <_ZdlPvm@@Base+0x2f44>
  4287f0:	mov	x8, xzr
  4287f4:	stur	x8, [x29, #-8]
  4287f8:	b	428874 <_ZdlPvm@@Base+0x2fbc>
  4287fc:	ldr	w8, [sp, #20]
  428800:	mov	w9, #0xffff                	// #65535
  428804:	cmp	w8, w9
  428808:	b.le	42882c <_ZdlPvm@@Base+0x2f74>
  42880c:	ldr	x8, [sp, #8]
  428810:	ldrb	w9, [x8]
  428814:	cmp	w9, #0x30
  428818:	b.ne	428828 <_ZdlPvm@@Base+0x2f70>  // b.any
  42881c:	mov	x8, xzr
  428820:	stur	x8, [x29, #-8]
  428824:	b	428874 <_ZdlPvm@@Base+0x2fbc>
  428828:	b	42884c <_ZdlPvm@@Base+0x2f94>
  42882c:	ldr	x8, [sp, #24]
  428830:	ldr	x9, [sp, #8]
  428834:	subs	x8, x8, x9
  428838:	cmp	x8, #0x4
  42883c:	b.eq	42884c <_ZdlPvm@@Base+0x2f94>  // b.none
  428840:	mov	x8, xzr
  428844:	stur	x8, [x29, #-8]
  428848:	b	428874 <_ZdlPvm@@Base+0x2fbc>
  42884c:	ldr	x8, [sp, #24]
  428850:	ldrb	w9, [x8]
  428854:	cbnz	w9, 42885c <_ZdlPvm@@Base+0x2fa4>
  428858:	b	42886c <_ZdlPvm@@Base+0x2fb4>
  42885c:	ldr	x8, [sp, #24]
  428860:	add	x8, x8, #0x1
  428864:	str	x8, [sp, #24]
  428868:	b	4286ac <_ZdlPvm@@Base+0x2df4>
  42886c:	ldur	x8, [x29, #-16]
  428870:	stur	x8, [x29, #-8]
  428874:	ldur	x0, [x29, #-8]
  428878:	ldp	x29, x30, [sp, #48]
  42887c:	add	sp, sp, #0x40
  428880:	ret
  428884:	sub	sp, sp, #0x20
  428888:	stp	x29, x30, [sp, #16]
  42888c:	add	x29, sp, #0x10
  428890:	mov	w1, #0x3                   	// #3
  428894:	str	x0, [sp, #8]
  428898:	ldr	x0, [sp, #8]
  42889c:	bl	401b10 <pathconf@plt>
  4288a0:	ldp	x29, x30, [sp, #16]
  4288a4:	add	sp, sp, #0x20
  4288a8:	ret
  4288ac:	nop
  4288b0:	stp	x29, x30, [sp, #-64]!
  4288b4:	mov	x29, sp
  4288b8:	stp	x19, x20, [sp, #16]
  4288bc:	adrp	x20, 441000 <_ZdlPvm@@Base+0x1b748>
  4288c0:	add	x20, x20, #0xd10
  4288c4:	stp	x21, x22, [sp, #32]
  4288c8:	adrp	x21, 441000 <_ZdlPvm@@Base+0x1b748>
  4288cc:	add	x21, x21, #0xc90
  4288d0:	sub	x20, x20, x21
  4288d4:	mov	w22, w0
  4288d8:	stp	x23, x24, [sp, #48]
  4288dc:	mov	x23, x1
  4288e0:	mov	x24, x2
  4288e4:	bl	401848 <_Znam@plt-0x38>
  4288e8:	cmp	xzr, x20, asr #3
  4288ec:	b.eq	428918 <_ZdlPvm@@Base+0x3060>  // b.none
  4288f0:	asr	x20, x20, #3
  4288f4:	mov	x19, #0x0                   	// #0
  4288f8:	ldr	x3, [x21, x19, lsl #3]
  4288fc:	mov	x2, x24
  428900:	add	x19, x19, #0x1
  428904:	mov	x1, x23
  428908:	mov	w0, w22
  42890c:	blr	x3
  428910:	cmp	x20, x19
  428914:	b.ne	4288f8 <_ZdlPvm@@Base+0x3040>  // b.any
  428918:	ldp	x19, x20, [sp, #16]
  42891c:	ldp	x21, x22, [sp, #32]
  428920:	ldp	x23, x24, [sp, #48]
  428924:	ldp	x29, x30, [sp], #64
  428928:	ret
  42892c:	nop
  428930:	ret

Disassembly of section .fini:

0000000000428934 <.fini>:
  428934:	stp	x29, x30, [sp, #-16]!
  428938:	mov	x29, sp
  42893c:	ldp	x29, x30, [sp], #16
  428940:	ret
