
HARD_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bb0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08007d80  08007d80  00017d80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800820c  0800820c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800820c  0800820c  0001820c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008214  08008214  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008214  08008214  00018214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008218  08008218  00018218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800821c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  200001f0  0800840c  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  0800840c  0002047c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cfbc  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d7a  00000000  00000000  0002d1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce0  00000000  00000000  0002ef58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c28  00000000  00000000  0002fc38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002959  00000000  00000000  00030860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e1b5  00000000  00000000  000331b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1a90  00000000  00000000  0004136e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00112dfe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004884  00000000  00000000  00112e50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007d68 	.word	0x08007d68

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f4 	.word	0x200001f4
 800020c:	08007d68 	.word	0x08007d68

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b974 	b.w	8000f28 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	468e      	mov	lr, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d14d      	bne.n	8000d02 <__udivmoddi4+0xaa>
 8000c66:	428a      	cmp	r2, r1
 8000c68:	4694      	mov	ip, r2
 8000c6a:	d969      	bls.n	8000d40 <__udivmoddi4+0xe8>
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	b152      	cbz	r2, 8000c88 <__udivmoddi4+0x30>
 8000c72:	fa01 f302 	lsl.w	r3, r1, r2
 8000c76:	f1c2 0120 	rsb	r1, r2, #32
 8000c7a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c7e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c82:	ea41 0e03 	orr.w	lr, r1, r3
 8000c86:	4094      	lsls	r4, r2
 8000c88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c8c:	0c21      	lsrs	r1, r4, #16
 8000c8e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c92:	fa1f f78c 	uxth.w	r7, ip
 8000c96:	fb08 e316 	mls	r3, r8, r6, lr
 8000c9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c9e:	fb06 f107 	mul.w	r1, r6, r7
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x64>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cae:	f080 811f 	bcs.w	8000ef0 <__udivmoddi4+0x298>
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	f240 811c 	bls.w	8000ef0 <__udivmoddi4+0x298>
 8000cb8:	3e02      	subs	r6, #2
 8000cba:	4463      	add	r3, ip
 8000cbc:	1a5b      	subs	r3, r3, r1
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ccc:	fb00 f707 	mul.w	r7, r0, r7
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x92>
 8000cd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cdc:	f080 810a 	bcs.w	8000ef4 <__udivmoddi4+0x29c>
 8000ce0:	42a7      	cmp	r7, r4
 8000ce2:	f240 8107 	bls.w	8000ef4 <__udivmoddi4+0x29c>
 8000ce6:	4464      	add	r4, ip
 8000ce8:	3802      	subs	r0, #2
 8000cea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cee:	1be4      	subs	r4, r4, r7
 8000cf0:	2600      	movs	r6, #0
 8000cf2:	b11d      	cbz	r5, 8000cfc <__udivmoddi4+0xa4>
 8000cf4:	40d4      	lsrs	r4, r2
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cfc:	4631      	mov	r1, r6
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0xc2>
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	f000 80ef 	beq.w	8000eea <__udivmoddi4+0x292>
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d12:	4630      	mov	r0, r6
 8000d14:	4631      	mov	r1, r6
 8000d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1a:	fab3 f683 	clz	r6, r3
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d14a      	bne.n	8000db8 <__udivmoddi4+0x160>
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d302      	bcc.n	8000d2c <__udivmoddi4+0xd4>
 8000d26:	4282      	cmp	r2, r0
 8000d28:	f200 80f9 	bhi.w	8000f1e <__udivmoddi4+0x2c6>
 8000d2c:	1a84      	subs	r4, r0, r2
 8000d2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d32:	2001      	movs	r0, #1
 8000d34:	469e      	mov	lr, r3
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	d0e0      	beq.n	8000cfc <__udivmoddi4+0xa4>
 8000d3a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d3e:	e7dd      	b.n	8000cfc <__udivmoddi4+0xa4>
 8000d40:	b902      	cbnz	r2, 8000d44 <__udivmoddi4+0xec>
 8000d42:	deff      	udf	#255	; 0xff
 8000d44:	fab2 f282 	clz	r2, r2
 8000d48:	2a00      	cmp	r2, #0
 8000d4a:	f040 8092 	bne.w	8000e72 <__udivmoddi4+0x21a>
 8000d4e:	eba1 010c 	sub.w	r1, r1, ip
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f fe8c 	uxth.w	lr, ip
 8000d5a:	2601      	movs	r6, #1
 8000d5c:	0c20      	lsrs	r0, r4, #16
 8000d5e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d62:	fb07 1113 	mls	r1, r7, r3, r1
 8000d66:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6a:	fb0e f003 	mul.w	r0, lr, r3
 8000d6e:	4288      	cmp	r0, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x12c>
 8000d72:	eb1c 0101 	adds.w	r1, ip, r1
 8000d76:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x12a>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f200 80cb 	bhi.w	8000f18 <__udivmoddi4+0x2c0>
 8000d82:	4643      	mov	r3, r8
 8000d84:	1a09      	subs	r1, r1, r0
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d8c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d90:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d94:	fb0e fe00 	mul.w	lr, lr, r0
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x156>
 8000d9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000da0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000da4:	d202      	bcs.n	8000dac <__udivmoddi4+0x154>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f200 80bb 	bhi.w	8000f22 <__udivmoddi4+0x2ca>
 8000dac:	4608      	mov	r0, r1
 8000dae:	eba4 040e 	sub.w	r4, r4, lr
 8000db2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000db6:	e79c      	b.n	8000cf2 <__udivmoddi4+0x9a>
 8000db8:	f1c6 0720 	rsb	r7, r6, #32
 8000dbc:	40b3      	lsls	r3, r6
 8000dbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dc6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dca:	fa01 f306 	lsl.w	r3, r1, r6
 8000dce:	431c      	orrs	r4, r3
 8000dd0:	40f9      	lsrs	r1, r7
 8000dd2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dd6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dda:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dde:	0c20      	lsrs	r0, r4, #16
 8000de0:	fa1f fe8c 	uxth.w	lr, ip
 8000de4:	fb09 1118 	mls	r1, r9, r8, r1
 8000de8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dec:	fb08 f00e 	mul.w	r0, r8, lr
 8000df0:	4288      	cmp	r0, r1
 8000df2:	fa02 f206 	lsl.w	r2, r2, r6
 8000df6:	d90b      	bls.n	8000e10 <__udivmoddi4+0x1b8>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e00:	f080 8088 	bcs.w	8000f14 <__udivmoddi4+0x2bc>
 8000e04:	4288      	cmp	r0, r1
 8000e06:	f240 8085 	bls.w	8000f14 <__udivmoddi4+0x2bc>
 8000e0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e0e:	4461      	add	r1, ip
 8000e10:	1a09      	subs	r1, r1, r0
 8000e12:	b2a4      	uxth	r4, r4
 8000e14:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e18:	fb09 1110 	mls	r1, r9, r0, r1
 8000e1c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e24:	458e      	cmp	lr, r1
 8000e26:	d908      	bls.n	8000e3a <__udivmoddi4+0x1e2>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e30:	d26c      	bcs.n	8000f0c <__udivmoddi4+0x2b4>
 8000e32:	458e      	cmp	lr, r1
 8000e34:	d96a      	bls.n	8000f0c <__udivmoddi4+0x2b4>
 8000e36:	3802      	subs	r0, #2
 8000e38:	4461      	add	r1, ip
 8000e3a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e3e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e42:	eba1 010e 	sub.w	r1, r1, lr
 8000e46:	42a1      	cmp	r1, r4
 8000e48:	46c8      	mov	r8, r9
 8000e4a:	46a6      	mov	lr, r4
 8000e4c:	d356      	bcc.n	8000efc <__udivmoddi4+0x2a4>
 8000e4e:	d053      	beq.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e50:	b15d      	cbz	r5, 8000e6a <__udivmoddi4+0x212>
 8000e52:	ebb3 0208 	subs.w	r2, r3, r8
 8000e56:	eb61 010e 	sbc.w	r1, r1, lr
 8000e5a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e5e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e62:	40f1      	lsrs	r1, r6
 8000e64:	431f      	orrs	r7, r3
 8000e66:	e9c5 7100 	strd	r7, r1, [r5]
 8000e6a:	2600      	movs	r6, #0
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	f1c2 0320 	rsb	r3, r2, #32
 8000e76:	40d8      	lsrs	r0, r3
 8000e78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e7c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e80:	4091      	lsls	r1, r2
 8000e82:	4301      	orrs	r1, r0
 8000e84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e88:	fa1f fe8c 	uxth.w	lr, ip
 8000e8c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e90:	fb07 3610 	mls	r6, r7, r0, r3
 8000e94:	0c0b      	lsrs	r3, r1, #16
 8000e96:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e9a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e9e:	429e      	cmp	r6, r3
 8000ea0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ea4:	d908      	bls.n	8000eb8 <__udivmoddi4+0x260>
 8000ea6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eaa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eae:	d22f      	bcs.n	8000f10 <__udivmoddi4+0x2b8>
 8000eb0:	429e      	cmp	r6, r3
 8000eb2:	d92d      	bls.n	8000f10 <__udivmoddi4+0x2b8>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	1b9b      	subs	r3, r3, r6
 8000eba:	b289      	uxth	r1, r1
 8000ebc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ec0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ec4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ecc:	428b      	cmp	r3, r1
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x28a>
 8000ed0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ed8:	d216      	bcs.n	8000f08 <__udivmoddi4+0x2b0>
 8000eda:	428b      	cmp	r3, r1
 8000edc:	d914      	bls.n	8000f08 <__udivmoddi4+0x2b0>
 8000ede:	3e02      	subs	r6, #2
 8000ee0:	4461      	add	r1, ip
 8000ee2:	1ac9      	subs	r1, r1, r3
 8000ee4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ee8:	e738      	b.n	8000d5c <__udivmoddi4+0x104>
 8000eea:	462e      	mov	r6, r5
 8000eec:	4628      	mov	r0, r5
 8000eee:	e705      	b.n	8000cfc <__udivmoddi4+0xa4>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	e6e3      	b.n	8000cbc <__udivmoddi4+0x64>
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	e6f8      	b.n	8000cea <__udivmoddi4+0x92>
 8000ef8:	454b      	cmp	r3, r9
 8000efa:	d2a9      	bcs.n	8000e50 <__udivmoddi4+0x1f8>
 8000efc:	ebb9 0802 	subs.w	r8, r9, r2
 8000f00:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f04:	3801      	subs	r0, #1
 8000f06:	e7a3      	b.n	8000e50 <__udivmoddi4+0x1f8>
 8000f08:	4646      	mov	r6, r8
 8000f0a:	e7ea      	b.n	8000ee2 <__udivmoddi4+0x28a>
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	e794      	b.n	8000e3a <__udivmoddi4+0x1e2>
 8000f10:	4640      	mov	r0, r8
 8000f12:	e7d1      	b.n	8000eb8 <__udivmoddi4+0x260>
 8000f14:	46d0      	mov	r8, sl
 8000f16:	e77b      	b.n	8000e10 <__udivmoddi4+0x1b8>
 8000f18:	3b02      	subs	r3, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	e732      	b.n	8000d84 <__udivmoddi4+0x12c>
 8000f1e:	4630      	mov	r0, r6
 8000f20:	e709      	b.n	8000d36 <__udivmoddi4+0xde>
 8000f22:	4464      	add	r4, ip
 8000f24:	3802      	subs	r0, #2
 8000f26:	e742      	b.n	8000dae <__udivmoddi4+0x156>

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <SysTick_Handler>:
extern bool poop_back;

//Core Tick Interrupt

void SysTick_Handler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000f30:	f001 f9cc 	bl	80022cc <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000f34:	f001 fb3c 	bl	80025b0 <HAL_SYSTICK_IRQHandler>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <TIM2_IRQHandler>:


//Timer Interrupt

void TIM2_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&tim2);
 8000f40:	4802      	ldr	r0, [pc, #8]	; (8000f4c <TIM2_IRQHandler+0x10>)
 8000f42:	f002 fe39 	bl	8003bb8 <HAL_TIM_IRQHandler>
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000254 	.word	0x20000254

08000f50 <USART2_IRQHandler>:




void USART2_IRQHandler(void)
{
 8000f50:	b5b0      	push	{r4, r5, r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	HAL_UART_Receive(&huart2, &receivedData, 1, HAL_MAX_DELAY);
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	2201      	movs	r2, #1
 8000f5a:	497b      	ldr	r1, [pc, #492]	; (8001148 <USART2_IRQHandler+0x1f8>)
 8000f5c:	487b      	ldr	r0, [pc, #492]	; (800114c <USART2_IRQHandler+0x1fc>)
 8000f5e:	f003 fbfe 	bl	800475e <HAL_UART_Receive>
		if (receivedData == '\r')
 8000f62:	4b79      	ldr	r3, [pc, #484]	; (8001148 <USART2_IRQHandler+0x1f8>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b0d      	cmp	r3, #13
 8000f68:	f040 8099 	bne.w	800109e <USART2_IRQHandler+0x14e>
			{
				recepCmplt = true;
 8000f6c:	4b78      	ldr	r3, [pc, #480]	; (8001150 <USART2_IRQHandler+0x200>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]
				Data = atoi((char*)data_buffer);
 8000f72:	4878      	ldr	r0, [pc, #480]	; (8001154 <USART2_IRQHandler+0x204>)
 8000f74:	f003 ff54 	bl	8004e20 <atoi>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	4a77      	ldr	r2, [pc, #476]	; (8001158 <USART2_IRQHandler+0x208>)
 8000f7c:	6013      	str	r3, [r2, #0]

				data_buffer[count++] = '\r';
 8000f7e:	4b77      	ldr	r3, [pc, #476]	; (800115c <USART2_IRQHandler+0x20c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	1c5a      	adds	r2, r3, #1
 8000f84:	4975      	ldr	r1, [pc, #468]	; (800115c <USART2_IRQHandler+0x20c>)
 8000f86:	600a      	str	r2, [r1, #0]
 8000f88:	4a72      	ldr	r2, [pc, #456]	; (8001154 <USART2_IRQHandler+0x204>)
 8000f8a:	210d      	movs	r1, #13
 8000f8c:	54d1      	strb	r1, [r2, r3]

				Data1 = -Data;
 8000f8e:	4b72      	ldr	r3, [pc, #456]	; (8001158 <USART2_IRQHandler+0x208>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	425b      	negs	r3, r3
 8000f94:	461a      	mov	r2, r3
 8000f96:	4b72      	ldr	r3, [pc, #456]	; (8001160 <USART2_IRQHandler+0x210>)
 8000f98:	601a      	str	r2, [r3, #0]

				if(Data >= 0)
 8000f9a:	4b6f      	ldr	r3, [pc, #444]	; (8001158 <USART2_IRQHandler+0x208>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	db35      	blt.n	800100e <USART2_IRQHandler+0xbe>
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //GPIOC and PIN_0 changed
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fa8:	486e      	ldr	r0, [pc, #440]	; (8001164 <USART2_IRQHandler+0x214>)
 8000faa:	f001 fc9b 	bl	80028e4 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	486d      	ldr	r0, [pc, #436]	; (8001168 <USART2_IRQHandler+0x218>)
 8000fb4:	f001 fc96 	bl	80028e4 <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(Data)/100);
 8000fb8:	4b6c      	ldr	r3, [pc, #432]	; (800116c <USART2_IRQHandler+0x21c>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fac1 	bl	8000544 <__aeabi_ui2d>
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	460d      	mov	r5, r1
 8000fc6:	4b64      	ldr	r3, [pc, #400]	; (8001158 <USART2_IRQHandler+0x208>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff faca 	bl	8000564 <__aeabi_i2d>
 8000fd0:	a35b      	add	r3, pc, #364	; (adr r3, 8001140 <USART2_IRQHandler+0x1f0>)
 8000fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd6:	f7ff fb2f 	bl	8000638 <__aeabi_dmul>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4620      	mov	r0, r4
 8000fe0:	4629      	mov	r1, r5
 8000fe2:	f7ff fb29 	bl	8000638 <__aeabi_dmul>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4610      	mov	r0, r2
 8000fec:	4619      	mov	r1, r3
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	4b5f      	ldr	r3, [pc, #380]	; (8001170 <USART2_IRQHandler+0x220>)
 8000ff4:	f7ff fc4a 	bl	800088c <__aeabi_ddiv>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	495b      	ldr	r1, [pc, #364]	; (800116c <USART2_IRQHandler+0x21c>)
 8000ffe:	680c      	ldr	r4, [r1, #0]
 8001000:	4610      	mov	r0, r2
 8001002:	4619      	mov	r1, r3
 8001004:	f7ff fdf0 	bl	8000be8 <__aeabi_d2uiz>
 8001008:	4603      	mov	r3, r0
 800100a:	6363      	str	r3, [r4, #52]	; 0x34
 800100c:	e035      	b.n	800107a <USART2_IRQHandler+0x12a>

				}

				else
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //GPIOC and PIN_0 changed
 800100e:	2201      	movs	r2, #1
 8001010:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001014:	4853      	ldr	r0, [pc, #332]	; (8001164 <USART2_IRQHandler+0x214>)
 8001016:	f001 fc65 	bl	80028e4 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800101a:	2201      	movs	r2, #1
 800101c:	2101      	movs	r1, #1
 800101e:	4852      	ldr	r0, [pc, #328]	; (8001168 <USART2_IRQHandler+0x218>)
 8001020:	f001 fc60 	bl	80028e4 <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(-Data)/100);
 8001024:	4b51      	ldr	r3, [pc, #324]	; (800116c <USART2_IRQHandler+0x21c>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fa8b 	bl	8000544 <__aeabi_ui2d>
 800102e:	4604      	mov	r4, r0
 8001030:	460d      	mov	r5, r1
 8001032:	4b49      	ldr	r3, [pc, #292]	; (8001158 <USART2_IRQHandler+0x208>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	425b      	negs	r3, r3
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff fa93 	bl	8000564 <__aeabi_i2d>
 800103e:	a340      	add	r3, pc, #256	; (adr r3, 8001140 <USART2_IRQHandler+0x1f0>)
 8001040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001044:	f7ff faf8 	bl	8000638 <__aeabi_dmul>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4620      	mov	r0, r4
 800104e:	4629      	mov	r1, r5
 8001050:	f7ff faf2 	bl	8000638 <__aeabi_dmul>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	4610      	mov	r0, r2
 800105a:	4619      	mov	r1, r3
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	4b43      	ldr	r3, [pc, #268]	; (8001170 <USART2_IRQHandler+0x220>)
 8001062:	f7ff fc13 	bl	800088c <__aeabi_ddiv>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	4940      	ldr	r1, [pc, #256]	; (800116c <USART2_IRQHandler+0x21c>)
 800106c:	680c      	ldr	r4, [r1, #0]
 800106e:	4610      	mov	r0, r2
 8001070:	4619      	mov	r1, r3
 8001072:	f7ff fdb9 	bl	8000be8 <__aeabi_d2uiz>
 8001076:	4603      	mov	r3, r0
 8001078:	6363      	str	r3, [r4, #52]	; 0x34

				}


				HAL_UART_Transmit(&huart2, data_buffer, count, HAL_MAX_DELAY);  //send to terminal
 800107a:	4b38      	ldr	r3, [pc, #224]	; (800115c <USART2_IRQHandler+0x20c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	b29a      	uxth	r2, r3
 8001080:	f04f 33ff 	mov.w	r3, #4294967295
 8001084:	4933      	ldr	r1, [pc, #204]	; (8001154 <USART2_IRQHandler+0x204>)
 8001086:	4831      	ldr	r0, [pc, #196]	; (800114c <USART2_IRQHandler+0x1fc>)
 8001088:	f003 fad7 	bl	800463a <HAL_UART_Transmit>
				memset(data_buffer, 0, sizeof(data_buffer));
 800108c:	2205      	movs	r2, #5
 800108e:	2100      	movs	r1, #0
 8001090:	4830      	ldr	r0, [pc, #192]	; (8001154 <USART2_IRQHandler+0x204>)
 8001092:	f003 fef3 	bl	8004e7c <memset>
				count = 0;
 8001096:	4b31      	ldr	r3, [pc, #196]	; (800115c <USART2_IRQHandler+0x20c>)
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
		else
		{
			data_buffer[count++] = receivedData;
		}

	return;
 800109c:	e04c      	b.n	8001138 <USART2_IRQHandler+0x1e8>
		else if(receivedData == ' ')
 800109e:	4b2a      	ldr	r3, [pc, #168]	; (8001148 <USART2_IRQHandler+0x1f8>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b20      	cmp	r3, #32
 80010a4:	d136      	bne.n	8001114 <USART2_IRQHandler+0x1c4>
			HAL_UART_Transmit(&huart2, (uint8_t *)E_Stop, strlen(E_Stop), HAL_MAX_DELAY);  //send to terminal
 80010a6:	4b33      	ldr	r3, [pc, #204]	; (8001174 <USART2_IRQHandler+0x224>)
 80010a8:	681c      	ldr	r4, [r3, #0]
 80010aa:	4b32      	ldr	r3, [pc, #200]	; (8001174 <USART2_IRQHandler+0x224>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff f8ae 	bl	8000210 <strlen>
 80010b4:	4603      	mov	r3, r0
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	f04f 33ff 	mov.w	r3, #4294967295
 80010bc:	4621      	mov	r1, r4
 80010be:	4823      	ldr	r0, [pc, #140]	; (800114c <USART2_IRQHandler+0x1fc>)
 80010c0:	f003 fabb 	bl	800463a <HAL_UART_Transmit>
			memset(data_buffer, 0, sizeof(data_buffer));
 80010c4:	2205      	movs	r2, #5
 80010c6:	2100      	movs	r1, #0
 80010c8:	4822      	ldr	r0, [pc, #136]	; (8001154 <USART2_IRQHandler+0x204>)
 80010ca:	f003 fed7 	bl	8004e7c <memset>
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80010ce:	4b27      	ldr	r3, [pc, #156]	; (800116c <USART2_IRQHandler+0x21c>)
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fa36 	bl	8000544 <__aeabi_ui2d>
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	f04f 0300 	mov.w	r3, #0
 80010e0:	f7ff faaa 	bl	8000638 <__aeabi_dmul>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4610      	mov	r0, r2
 80010ea:	4619      	mov	r1, r3
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	4b1f      	ldr	r3, [pc, #124]	; (8001170 <USART2_IRQHandler+0x220>)
 80010f2:	f7ff fbcb 	bl	800088c <__aeabi_ddiv>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	491c      	ldr	r1, [pc, #112]	; (800116c <USART2_IRQHandler+0x21c>)
 80010fc:	680c      	ldr	r4, [r1, #0]
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	f7ff fd71 	bl	8000be8 <__aeabi_d2uiz>
 8001106:	4603      	mov	r3, r0
 8001108:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 800110a:	2100      	movs	r1, #0
 800110c:	4817      	ldr	r0, [pc, #92]	; (800116c <USART2_IRQHandler+0x21c>)
 800110e:	f002 fb8f 	bl	8003830 <HAL_TIM_PWM_Stop>
	return;
 8001112:	e011      	b.n	8001138 <USART2_IRQHandler+0x1e8>
		else if(receivedData == 'r')
 8001114:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <USART2_IRQHandler+0x1f8>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b72      	cmp	r3, #114	; 0x72
 800111a:	d104      	bne.n	8001126 <USART2_IRQHandler+0x1d6>
			HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 800111c:	4916      	ldr	r1, [pc, #88]	; (8001178 <USART2_IRQHandler+0x228>)
 800111e:	4811      	ldr	r0, [pc, #68]	; (8001164 <USART2_IRQHandler+0x214>)
 8001120:	f001 fa4c 	bl	80025bc <HAL_GPIO_Init>
	return;
 8001124:	e008      	b.n	8001138 <USART2_IRQHandler+0x1e8>
			data_buffer[count++] = receivedData;
 8001126:	4b0d      	ldr	r3, [pc, #52]	; (800115c <USART2_IRQHandler+0x20c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	1c5a      	adds	r2, r3, #1
 800112c:	490b      	ldr	r1, [pc, #44]	; (800115c <USART2_IRQHandler+0x20c>)
 800112e:	600a      	str	r2, [r1, #0]
 8001130:	4a05      	ldr	r2, [pc, #20]	; (8001148 <USART2_IRQHandler+0x1f8>)
 8001132:	7811      	ldrb	r1, [r2, #0]
 8001134:	4a07      	ldr	r2, [pc, #28]	; (8001154 <USART2_IRQHandler+0x204>)
 8001136:	54d1      	strb	r1, [r2, r3]
	return;
 8001138:	bf00      	nop

	HAL_UART_IRQHandler(&huart2);
}
 800113a:	bdb0      	pop	{r4, r5, r7, pc}
 800113c:	f3af 8000 	nop.w
 8001140:	190cb39b 	.word	0x190cb39b
 8001144:	3fd91919 	.word	0x3fd91919
 8001148:	200003d0 	.word	0x200003d0
 800114c:	20000344 	.word	0x20000344
 8001150:	200003e0 	.word	0x200003e0
 8001154:	200003d4 	.word	0x200003d4
 8001158:	200003e2 	.word	0x200003e2
 800115c:	200003dc 	.word	0x200003dc
 8001160:	20000428 	.word	0x20000428
 8001164:	40020000 	.word	0x40020000
 8001168:	40020800 	.word	0x40020800
 800116c:	2000020c 	.word	0x2000020c
 8001170:	40590000 	.word	0x40590000
 8001174:	20000004 	.word	0x20000004
 8001178:	20000450 	.word	0x20000450

0800117c <EXTI1_IRQHandler>:


///All the external interrupts

void EXTI1_IRQHandler()
{
 800117c:	b598      	push	{r3, r4, r7, lr}
 800117e:	af00      	add	r7, sp, #0
	 *  This subroutine handles the Spring thing interrupt
	 *
	 *  PC1
	 */

	bounce_count ++;
 8001180:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <EXTI1_IRQHandler+0x58>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	3301      	adds	r3, #1
 8001186:	b2da      	uxtb	r2, r3
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <EXTI1_IRQHandler+0x58>)
 800118a:	701a      	strb	r2, [r3, #0]

	if(poop_back)
 800118c:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <EXTI1_IRQHandler+0x5c>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d019      	beq.n	80011c8 <EXTI1_IRQHandler+0x4c>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)data_btn, strlen(data_btn), HAL_MAX_DELAY);
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <EXTI1_IRQHandler+0x60>)
 8001196:	681c      	ldr	r4, [r3, #0]
 8001198:	4b10      	ldr	r3, [pc, #64]	; (80011dc <EXTI1_IRQHandler+0x60>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff f837 	bl	8000210 <strlen>
 80011a2:	4603      	mov	r3, r0
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
 80011aa:	4621      	mov	r1, r4
 80011ac:	480c      	ldr	r0, [pc, #48]	; (80011e0 <EXTI1_IRQHandler+0x64>)
 80011ae:	f003 fa44 	bl	800463a <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <EXTI1_IRQHandler+0x68>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2200      	movs	r2, #0
 80011b8:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 80011ba:	2100      	movs	r1, #0
 80011bc:	4809      	ldr	r0, [pc, #36]	; (80011e4 <EXTI1_IRQHandler+0x68>)
 80011be:	f002 fb37 	bl	8003830 <HAL_TIM_PWM_Stop>


		poop_back = false;
 80011c2:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <EXTI1_IRQHandler+0x5c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	701a      	strb	r2, [r3, #0]

	}


	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80011c8:	2002      	movs	r0, #2
 80011ca:	f001 fba5 	bl	8002918 <HAL_GPIO_EXTI_IRQHandler>
}
 80011ce:	bf00      	nop
 80011d0:	bd98      	pop	{r3, r4, r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000439 	.word	0x20000439
 80011d8:	2000043a 	.word	0x2000043a
 80011dc:	20000000 	.word	0x20000000
 80011e0:	20000344 	.word	0x20000344
 80011e4:	2000020c 	.word	0x2000020c

080011e8 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler()
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
	 * 2.Initiate the bay close door seq.
	 *
	 * PC2
	 */

	HAL_UART_Transmit(&huart2, (uint8_t *)parked, strlen(parked), HAL_MAX_DELAY);
 80011ee:	4b44      	ldr	r3, [pc, #272]	; (8001300 <EXTI2_IRQHandler+0x118>)
 80011f0:	681c      	ldr	r4, [r3, #0]
 80011f2:	4b43      	ldr	r3, [pc, #268]	; (8001300 <EXTI2_IRQHandler+0x118>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff f80a 	bl	8000210 <strlen>
 80011fc:	4603      	mov	r3, r0
 80011fe:	b29a      	uxth	r2, r3
 8001200:	f04f 33ff 	mov.w	r3, #4294967295
 8001204:	4621      	mov	r1, r4
 8001206:	483f      	ldr	r0, [pc, #252]	; (8001304 <EXTI2_IRQHandler+0x11c>)
 8001208:	f003 fa17 	bl	800463a <HAL_UART_Transmit>

	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 800120c:	4b3e      	ldr	r3, [pc, #248]	; (8001308 <EXTI2_IRQHandler+0x120>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f997 	bl	8000544 <__aeabi_ui2d>
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	f04f 0300 	mov.w	r3, #0
 800121e:	f7ff fa0b 	bl	8000638 <__aeabi_dmul>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	4b37      	ldr	r3, [pc, #220]	; (800130c <EXTI2_IRQHandler+0x124>)
 8001230:	f7ff fb2c 	bl	800088c <__aeabi_ddiv>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4933      	ldr	r1, [pc, #204]	; (8001308 <EXTI2_IRQHandler+0x120>)
 800123a:	680c      	ldr	r4, [r1, #0]
 800123c:	4610      	mov	r0, r2
 800123e:	4619      	mov	r1, r3
 8001240:	f7ff fcd2 	bl	8000be8 <__aeabi_d2uiz>
 8001244:	4603      	mov	r3, r0
 8001246:	6363      	str	r3, [r4, #52]	; 0x34


	//Flip the bay_door flag to initiate bayclose door seq
	bay_door_close = true;
 8001248:	4b31      	ldr	r3, [pc, #196]	; (8001310 <EXTI2_IRQHandler+0x128>)
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]


	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800124e:	2200      	movs	r2, #0
 8001250:	2101      	movs	r1, #1
 8001252:	4830      	ldr	r0, [pc, #192]	; (8001314 <EXTI2_IRQHandler+0x12c>)
 8001254:	f001 fb46 	bl	80028e4 <HAL_GPIO_WritePin>

	for(int i =0; i<6000; i++){
 8001258:	2300      	movs	r3, #0
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	e01f      	b.n	800129e <EXTI2_IRQHandler+0xb6>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(20)/100);
 800125e:	4b2a      	ldr	r3, [pc, #168]	; (8001308 <EXTI2_IRQHandler+0x120>)
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff f96e 	bl	8000544 <__aeabi_ui2d>
 8001268:	a323      	add	r3, pc, #140	; (adr r3, 80012f8 <EXTI2_IRQHandler+0x110>)
 800126a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126e:	f7ff f9e3 	bl	8000638 <__aeabi_dmul>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4610      	mov	r0, r2
 8001278:	4619      	mov	r1, r3
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	4b23      	ldr	r3, [pc, #140]	; (800130c <EXTI2_IRQHandler+0x124>)
 8001280:	f7ff fb04 	bl	800088c <__aeabi_ddiv>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	491f      	ldr	r1, [pc, #124]	; (8001308 <EXTI2_IRQHandler+0x120>)
 800128a:	680c      	ldr	r4, [r1, #0]
 800128c:	4610      	mov	r0, r2
 800128e:	4619      	mov	r1, r3
 8001290:	f7ff fcaa 	bl	8000be8 <__aeabi_d2uiz>
 8001294:	4603      	mov	r3, r0
 8001296:	6363      	str	r3, [r4, #52]	; 0x34
	for(int i =0; i<6000; i++){
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	3301      	adds	r3, #1
 800129c:	607b      	str	r3, [r7, #4]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f241 726f 	movw	r2, #5999	; 0x176f
 80012a4:	4293      	cmp	r3, r2
 80012a6:	ddda      	ble.n	800125e <EXTI2_IRQHandler+0x76>
	}

	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80012a8:	4b17      	ldr	r3, [pc, #92]	; (8001308 <EXTI2_IRQHandler+0x120>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff f949 	bl	8000544 <__aeabi_ui2d>
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	f04f 0300 	mov.w	r3, #0
 80012ba:	f7ff f9bd 	bl	8000638 <__aeabi_dmul>
 80012be:	4602      	mov	r2, r0
 80012c0:	460b      	mov	r3, r1
 80012c2:	4610      	mov	r0, r2
 80012c4:	4619      	mov	r1, r3
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	4b10      	ldr	r3, [pc, #64]	; (800130c <EXTI2_IRQHandler+0x124>)
 80012cc:	f7ff fade 	bl	800088c <__aeabi_ddiv>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	490c      	ldr	r1, [pc, #48]	; (8001308 <EXTI2_IRQHandler+0x120>)
 80012d6:	680c      	ldr	r4, [r1, #0]
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f7ff fc84 	bl	8000be8 <__aeabi_d2uiz>
 80012e0:	4603      	mov	r3, r0
 80012e2:	6363      	str	r3, [r4, #52]	; 0x34

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80012e4:	2004      	movs	r0, #4
 80012e6:	f001 fb17 	bl	8002918 <HAL_GPIO_EXTI_IRQHandler>
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd90      	pop	{r4, r7, pc}
 80012f2:	bf00      	nop
 80012f4:	f3af 8000 	nop.w
 80012f8:	5f4fe082 	.word	0x5f4fe082
 80012fc:	401f5f5f 	.word	0x401f5f5f
 8001300:	20000008 	.word	0x20000008
 8001304:	20000344 	.word	0x20000344
 8001308:	2000020c 	.word	0x2000020c
 800130c:	40590000 	.word	0x40590000
 8001310:	20000438 	.word	0x20000438
 8001314:	40020800 	.word	0x40020800

08001318 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler()
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
	 * This is for the Bay Door
	 *
	 * PC3
	 */

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800131c:	2008      	movs	r0, #8
 800131e:	f001 fafb 	bl	8002918 <HAL_GPIO_EXTI_IRQHandler>
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)

//PC13
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	//HAL_Delay(10);
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13)){
 800132c:	4b08      	ldr	r3, [pc, #32]	; (8001350 <EXTI15_10_IRQHandler+0x28>)
 800132e:	695b      	ldr	r3, [r3, #20]
 8001330:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d005      	beq.n	8001344 <EXTI15_10_IRQHandler+0x1c>
		GPIOA -> ODR ^= GPIO_PIN_5; // toggle LD2 LED
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <EXTI15_10_IRQHandler+0x2c>)
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	4a05      	ldr	r2, [pc, #20]	; (8001354 <EXTI15_10_IRQHandler+0x2c>)
 800133e:	f083 0320 	eor.w	r3, r3, #32
 8001342:	6153      	str	r3, [r2, #20]

//	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
//
//	while(1);

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001344:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001348:	f001 fae6 	bl	8002918 <HAL_GPIO_EXTI_IRQHandler>
}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40013c00 	.word	0x40013c00
 8001354:	40020000 	.word	0x40020000

08001358 <Universal_Inits>:
//Variable for bounce counts for spring thing
uint8_t bounce_count = 0;

bool poop_back = false;

void Universal_Inits() {
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0

	HAL_Init();
 800135c:	f000 ff64 	bl	8002228 <HAL_Init>
	SystemClockConfig(SYS_CLOCK_FREQ_50MHz);
 8001360:	2032      	movs	r0, #50	; 0x32
 8001362:	f000 fbd1 	bl	8001b08 <SystemClockConfig>
	LSE_Config();
 8001366:	f000 fcb1 	bl	8001ccc <LSE_Config>
	Timer3_Init();
 800136a:	f000 fb35 	bl	80019d8 <Timer3_Init>
	Timer2_Init();
 800136e:	f000 fb77 	bl	8001a60 <Timer2_Init>
	UART2_Init();
 8001372:	f000 fcb5 	bl	8001ce0 <UART2_Init>
	UART1_Init();
 8001376:	f000 fcd9 	bl	8001d2c <UART1_Init>
	GPIO_Init();
 800137a:	f000 fa6f 	bl	800185c <GPIO_Init>
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <main>:


int main()
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
	//Inits

	Universal_Inits();
 800138a:	f7ff ffe5 	bl	8001358 <Universal_Inits>

	memset(buf, 0, sizeof(buf));
 800138e:	2240      	movs	r2, #64	; 0x40
 8001390:	2100      	movs	r1, #0
 8001392:	4823      	ldr	r0, [pc, #140]	; (8001420 <main+0x9c>)
 8001394:	f003 fd72 	bl	8004e7c <memset>

	//Transmit to the terminal at start
	char* user_data = "REDWING LABS\r\n";
 8001398:	4b22      	ldr	r3, [pc, #136]	; (8001424 <main+0xa0>)
 800139a:	607b      	str	r3, [r7, #4]
	uint16_t data_len = strlen(user_data);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7fe ff37 	bl	8000210 <strlen>
 80013a2:	4603      	mov	r3, r0
 80013a4:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)user_data, data_len, HAL_MAX_DELAY);
 80013a6:	887a      	ldrh	r2, [r7, #2]
 80013a8:	f04f 33ff 	mov.w	r3, #4294967295
 80013ac:	6879      	ldr	r1, [r7, #4]
 80013ae:	481e      	ldr	r0, [pc, #120]	; (8001428 <main+0xa4>)
 80013b0:	f003 f943 	bl	800463a <HAL_UART_Transmit>

	if(HAL_TIM_Encoder_Start_IT(&tim2, TIM_CHANNEL_ALL) != HAL_OK)  Error_handler();
 80013b4:	213c      	movs	r1, #60	; 0x3c
 80013b6:	481d      	ldr	r0, [pc, #116]	; (800142c <main+0xa8>)
 80013b8:	f002 fb50 	bl	8003a5c <HAL_TIM_Encoder_Start_IT>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <main+0x42>
 80013c2:	f000 fcd9 	bl	8001d78 <Error_handler>

	if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 80013c6:	2100      	movs	r1, #0
 80013c8:	4819      	ldr	r0, [pc, #100]	; (8001430 <main+0xac>)
 80013ca:	f002 f969 	bl	80036a0 <HAL_TIM_PWM_Start>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <main+0x54>
 80013d4:	f000 fcd0 	bl	8001d78 <Error_handler>
	if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_2) != HAL_OK) Error_handler();
 80013d8:	2104      	movs	r1, #4
 80013da:	4815      	ldr	r0, [pc, #84]	; (8001430 <main+0xac>)
 80013dc:	f002 f960 	bl	80036a0 <HAL_TIM_PWM_Start>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <main+0x66>
 80013e6:	f000 fcc7 	bl	8001d78 <Error_handler>


//	HAL_Delay(2000);

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2101      	movs	r1, #1
 80013ee:	4811      	ldr	r0, [pc, #68]	; (8001434 <main+0xb0>)
 80013f0:	f001 fa78 	bl	80028e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013fa:	480f      	ldr	r0, [pc, #60]	; (8001438 <main+0xb4>)
 80013fc:	f001 fa72 	bl	80028e4 <HAL_GPIO_WritePin>
	//HAL_Delay(1000);

	/*
	 * Winch Down With Payload begin Sequence
	 */
	MX_WINCH_DOWN_GP_RAMP_UP();
 8001400:	f000 f8c6 	bl	8001590 <MX_WINCH_DOWN_GP_RAMP_UP>
	MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN();
 8001404:	f000 f93c 	bl	8001680 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN>

	//MX_WINCH_UP_MOTO_RAMP_UP_DOWN();


	//Until the flag for door open is not set do nothing
	while(!(bay_door_close));
 8001408:	bf00      	nop
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <main+0xb8>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	f083 0301 	eor.w	r3, r3, #1
 8001412:	b2db      	uxtb	r3, r3
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1f8      	bne.n	800140a <main+0x86>

	//If it breaks the loop, it means hook has reached the bay roof
	//Start the Door Close sequence
	MX_BomBay_Door_Close();
 8001418:	f000 f85e 	bl	80014d8 <MX_BomBay_Door_Close>


	while(1){};
 800141c:	e7fe      	b.n	800141c <main+0x98>
 800141e:	bf00      	nop
 8001420:	200003e8 	.word	0x200003e8
 8001424:	08007dac 	.word	0x08007dac
 8001428:	20000344 	.word	0x20000344
 800142c:	20000254 	.word	0x20000254
 8001430:	2000020c 	.word	0x2000020c
 8001434:	40020800 	.word	0x40020800
 8001438:	40020000 	.word	0x40020000
 800143c:	20000438 	.word	0x20000438

08001440 <HAL_SYSTICK_Callback>:
 *  2. Time is based on the Ramp_Up PWM
 *  3. Second time after the Ramp_Down PWM.
 */

void HAL_SYSTICK_Callback()
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0

	indx++;  //Monitors the time
 8001444:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <HAL_SYSTICK_Callback+0x80>)
 8001446:	881b      	ldrh	r3, [r3, #0]
 8001448:	3301      	adds	r3, #1
 800144a:	b29a      	uxth	r2, r3
 800144c:	4b1c      	ldr	r3, [pc, #112]	; (80014c0 <HAL_SYSTICK_Callback+0x80>)
 800144e:	801a      	strh	r2, [r3, #0]
	++tick;  // Updates the tick
 8001450:	4b1c      	ldr	r3, [pc, #112]	; (80014c4 <HAL_SYSTICK_Callback+0x84>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	3301      	adds	r3, #1
 8001456:	4a1b      	ldr	r2, [pc, #108]	; (80014c4 <HAL_SYSTICK_Callback+0x84>)
 8001458:	6013      	str	r3, [r2, #0]


	if(indx == ENCODER_RAMP_UP_COUNT)
 800145a:	4b19      	ldr	r3, [pc, #100]	; (80014c0 <HAL_SYSTICK_Callback+0x80>)
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	f641 4207 	movw	r2, #7175	; 0x1c07
 8001462:	4293      	cmp	r3, r2
 8001464:	d112      	bne.n	800148c <HAL_SYSTICK_Callback+0x4c>
	{
		sprintf((char*)buf, "TICKS: %d\r\n", Pulse);
 8001466:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <HAL_SYSTICK_Callback+0x88>)
 8001468:	f9b3 3000 	ldrsh.w	r3, [r3]
 800146c:	461a      	mov	r2, r3
 800146e:	4917      	ldr	r1, [pc, #92]	; (80014cc <HAL_SYSTICK_Callback+0x8c>)
 8001470:	4817      	ldr	r0, [pc, #92]	; (80014d0 <HAL_SYSTICK_Callback+0x90>)
 8001472:	f004 f975 	bl	8005760 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001476:	f04f 33ff 	mov.w	r3, #4294967295
 800147a:	2240      	movs	r2, #64	; 0x40
 800147c:	4914      	ldr	r1, [pc, #80]	; (80014d0 <HAL_SYSTICK_Callback+0x90>)
 800147e:	4815      	ldr	r0, [pc, #84]	; (80014d4 <HAL_SYSTICK_Callback+0x94>)
 8001480:	f003 f8db 	bl	800463a <HAL_UART_Transmit>

		//Do the Flash Write Sequence here.
		//Flash_Write_Data(0x08060000, (uint32_t*)Pulse, 1);

		indx = 0;
 8001484:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <HAL_SYSTICK_Callback+0x80>)
 8001486:	2200      	movs	r2, #0
 8001488:	801a      	strh	r2, [r3, #0]
				indx = 0;
	}

	else{}

}
 800148a:	e017      	b.n	80014bc <HAL_SYSTICK_Callback+0x7c>
	else if(indx == ENCODER_RAMP_DOWN_COUNT)
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <HAL_SYSTICK_Callback+0x80>)
 800148e:	881b      	ldrh	r3, [r3, #0]
 8001490:	f247 02b2 	movw	r2, #28850	; 0x70b2
 8001494:	4293      	cmp	r3, r2
 8001496:	d111      	bne.n	80014bc <HAL_SYSTICK_Callback+0x7c>
		sprintf((char*)buf, "TICKS: %d\r\n", Pulse);
 8001498:	4b0b      	ldr	r3, [pc, #44]	; (80014c8 <HAL_SYSTICK_Callback+0x88>)
 800149a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800149e:	461a      	mov	r2, r3
 80014a0:	490a      	ldr	r1, [pc, #40]	; (80014cc <HAL_SYSTICK_Callback+0x8c>)
 80014a2:	480b      	ldr	r0, [pc, #44]	; (80014d0 <HAL_SYSTICK_Callback+0x90>)
 80014a4:	f004 f95c 	bl	8005760 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ac:	2240      	movs	r2, #64	; 0x40
 80014ae:	4908      	ldr	r1, [pc, #32]	; (80014d0 <HAL_SYSTICK_Callback+0x90>)
 80014b0:	4808      	ldr	r0, [pc, #32]	; (80014d4 <HAL_SYSTICK_Callback+0x94>)
 80014b2:	f003 f8c2 	bl	800463a <HAL_UART_Transmit>
				indx = 0;
 80014b6:	4b02      	ldr	r3, [pc, #8]	; (80014c0 <HAL_SYSTICK_Callback+0x80>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	801a      	strh	r2, [r3, #0]
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200003e6 	.word	0x200003e6
 80014c4:	20000010 	.word	0x20000010
 80014c8:	20000432 	.word	0x20000432
 80014cc:	08007dbc 	.word	0x08007dbc
 80014d0:	200003e8 	.word	0x200003e8
 80014d4:	20000344 	.word	0x20000344

080014d8 <MX_BomBay_Door_Close>:
	}
}


void MX_BomBay_Door_Close()
{
 80014d8:	b598      	push	{r3, r4, r7, lr}
 80014da:	af00      	add	r7, sp, #0
	if(BOMBAY_OPEN_CLOSE > 0)
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80014dc:	2201      	movs	r2, #1
 80014de:	2101      	movs	r1, #1
 80014e0:	4827      	ldr	r0, [pc, #156]	; (8001580 <MX_BomBay_Door_Close+0xa8>)
 80014e2:	f001 f9ff 	bl	80028e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ec:	4825      	ldr	r0, [pc, #148]	; (8001584 <MX_BomBay_Door_Close+0xac>)
 80014ee:	f001 f9f9 	bl	80028e4 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_2, tim3.Init.Period * _8_BIT_MAP(BOMBAY_OPEN_CLOSE)/100);
 80014f2:	4b25      	ldr	r3, [pc, #148]	; (8001588 <MX_BomBay_Door_Close+0xb0>)
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff f824 	bl	8000544 <__aeabi_ui2d>
 80014fc:	a31e      	add	r3, pc, #120	; (adr r3, 8001578 <MX_BomBay_Door_Close+0xa0>)
 80014fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001502:	f7ff f899 	bl	8000638 <__aeabi_dmul>
 8001506:	4602      	mov	r2, r0
 8001508:	460b      	mov	r3, r1
 800150a:	4610      	mov	r0, r2
 800150c:	4619      	mov	r1, r3
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	4b1e      	ldr	r3, [pc, #120]	; (800158c <MX_BomBay_Door_Close+0xb4>)
 8001514:	f7ff f9ba 	bl	800088c <__aeabi_ddiv>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	491a      	ldr	r1, [pc, #104]	; (8001588 <MX_BomBay_Door_Close+0xb0>)
 800151e:	680c      	ldr	r4, [r1, #0]
 8001520:	4610      	mov	r0, r2
 8001522:	4619      	mov	r1, r3
 8001524:	f7ff fb60 	bl	8000be8 <__aeabi_d2uiz>
 8001528:	4603      	mov	r3, r0
 800152a:	63a3      	str	r3, [r4, #56]	; 0x38

		HAL_Delay(1600);
 800152c:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8001530:	f000 feec 	bl	800230c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_2, tim3.Init.Period * _8_BIT_MAP(0)/100);
 8001534:	4b14      	ldr	r3, [pc, #80]	; (8001588 <MX_BomBay_Door_Close+0xb0>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff f803 	bl	8000544 <__aeabi_ui2d>
 800153e:	f04f 0200 	mov.w	r2, #0
 8001542:	f04f 0300 	mov.w	r3, #0
 8001546:	f7ff f877 	bl	8000638 <__aeabi_dmul>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	4b0d      	ldr	r3, [pc, #52]	; (800158c <MX_BomBay_Door_Close+0xb4>)
 8001558:	f7ff f998 	bl	800088c <__aeabi_ddiv>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4909      	ldr	r1, [pc, #36]	; (8001588 <MX_BomBay_Door_Close+0xb0>)
 8001562:	680c      	ldr	r4, [r1, #0]
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	f7ff fb3e 	bl	8000be8 <__aeabi_d2uiz>
 800156c:	4603      	mov	r3, r0
 800156e:	63a3      	str	r3, [r4, #56]	; 0x38
	{
		//Halt and Do nothing.
		MX_Jump();

	}
}
 8001570:	bf00      	nop
 8001572:	bd98      	pop	{r3, r4, r7, pc}
 8001574:	f3af 8000 	nop.w
 8001578:	fff3a6e7 	.word	0xfff3a6e7
 800157c:	4058ffff 	.word	0x4058ffff
 8001580:	40020800 	.word	0x40020800
 8001584:	40020000 	.word	0x40020000
 8001588:	2000020c 	.word	0x2000020c
 800158c:	40590000 	.word	0x40590000

08001590 <MX_WINCH_DOWN_GP_RAMP_UP>:
//		indx = 0;
//	}
//}

void MX_WINCH_DOWN_GP_RAMP_UP(void)
{
 8001590:	b598      	push	{r3, r4, r7, lr}
 8001592:	af00      	add	r7, sp, #0


	while(gp_i >= 16)
 8001594:	e059      	b.n	800164a <MX_WINCH_DOWN_GP_RAMP_UP+0xba>
	{
		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PWM_FIXED)/100);
 8001596:	4b32      	ldr	r3, [pc, #200]	; (8001660 <MX_WINCH_DOWN_GP_RAMP_UP+0xd0>)
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe ffd2 	bl	8000544 <__aeabi_ui2d>
 80015a0:	a32d      	add	r3, pc, #180	; (adr r3, 8001658 <MX_WINCH_DOWN_GP_RAMP_UP+0xc8>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	f7ff f847 	bl	8000638 <__aeabi_dmul>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	4b2b      	ldr	r3, [pc, #172]	; (8001664 <MX_WINCH_DOWN_GP_RAMP_UP+0xd4>)
 80015b8:	f7ff f968 	bl	800088c <__aeabi_ddiv>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4927      	ldr	r1, [pc, #156]	; (8001660 <MX_WINCH_DOWN_GP_RAMP_UP+0xd0>)
 80015c2:	680c      	ldr	r4, [r1, #0]
 80015c4:	4610      	mov	r0, r2
 80015c6:	4619      	mov	r1, r3
 80015c8:	f7ff fb0e 	bl	8000be8 <__aeabi_d2uiz>
 80015cc:	4603      	mov	r3, r0
 80015ce:	6363      	str	r3, [r4, #52]	; 0x34

		HAL_Delay(PWM_ON_DELAY(PWM_FIXED));
 80015d0:	2001      	movs	r0, #1
 80015d2:	f000 fe9b 	bl	800230c <HAL_Delay>

		sprintf((char*)buf, "Period: %d, %d\r\n", gp_i, Pulse);
 80015d6:	4b24      	ldr	r3, [pc, #144]	; (8001668 <MX_WINCH_DOWN_GP_RAMP_UP+0xd8>)
 80015d8:	881b      	ldrh	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	4b23      	ldr	r3, [pc, #140]	; (800166c <MX_WINCH_DOWN_GP_RAMP_UP+0xdc>)
 80015de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e2:	4923      	ldr	r1, [pc, #140]	; (8001670 <MX_WINCH_DOWN_GP_RAMP_UP+0xe0>)
 80015e4:	4823      	ldr	r0, [pc, #140]	; (8001674 <MX_WINCH_DOWN_GP_RAMP_UP+0xe4>)
 80015e6:	f004 f8bb 	bl	8005760 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80015ea:	f04f 33ff 	mov.w	r3, #4294967295
 80015ee:	2240      	movs	r2, #64	; 0x40
 80015f0:	4920      	ldr	r1, [pc, #128]	; (8001674 <MX_WINCH_DOWN_GP_RAMP_UP+0xe4>)
 80015f2:	4821      	ldr	r0, [pc, #132]	; (8001678 <MX_WINCH_DOWN_GP_RAMP_UP+0xe8>)
 80015f4:	f003 f821 	bl	800463a <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80015f8:	4b19      	ldr	r3, [pc, #100]	; (8001660 <MX_WINCH_DOWN_GP_RAMP_UP+0xd0>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe ffa1 	bl	8000544 <__aeabi_ui2d>
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	f7ff f815 	bl	8000638 <__aeabi_dmul>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	4610      	mov	r0, r2
 8001614:	4619      	mov	r1, r3
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	4b12      	ldr	r3, [pc, #72]	; (8001664 <MX_WINCH_DOWN_GP_RAMP_UP+0xd4>)
 800161c:	f7ff f936 	bl	800088c <__aeabi_ddiv>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	490e      	ldr	r1, [pc, #56]	; (8001660 <MX_WINCH_DOWN_GP_RAMP_UP+0xd0>)
 8001626:	680c      	ldr	r4, [r1, #0]
 8001628:	4610      	mov	r0, r2
 800162a:	4619      	mov	r1, r3
 800162c:	f7ff fadc 	bl	8000be8 <__aeabi_d2uiz>
 8001630:	4603      	mov	r3, r0
 8001632:	6363      	str	r3, [r4, #52]	; 0x34

		gp_i /= GP_DIV;
 8001634:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <MX_WINCH_DOWN_GP_RAMP_UP+0xd8>)
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	085b      	lsrs	r3, r3, #1
 800163a:	b29a      	uxth	r2, r3
 800163c:	4b0a      	ldr	r3, [pc, #40]	; (8001668 <MX_WINCH_DOWN_GP_RAMP_UP+0xd8>)
 800163e:	801a      	strh	r2, [r3, #0]
		HAL_Delay(gp_i);
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <MX_WINCH_DOWN_GP_RAMP_UP+0xd8>)
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f000 fe61 	bl	800230c <HAL_Delay>
	while(gp_i >= 16)
 800164a:	4b07      	ldr	r3, [pc, #28]	; (8001668 <MX_WINCH_DOWN_GP_RAMP_UP+0xd8>)
 800164c:	881b      	ldrh	r3, [r3, #0]
 800164e:	2b0f      	cmp	r3, #15
 8001650:	d8a1      	bhi.n	8001596 <MX_WINCH_DOWN_GP_RAMP_UP+0x6>

	}

}
 8001652:	bf00      	nop
 8001654:	bf00      	nop
 8001656:	bd98      	pop	{r3, r4, r7, pc}
 8001658:	877be861 	.word	0x877be861
 800165c:	40478787 	.word	0x40478787
 8001660:	2000020c 	.word	0x2000020c
 8001664:	40590000 	.word	0x40590000
 8001668:	2000000c 	.word	0x2000000c
 800166c:	20000432 	.word	0x20000432
 8001670:	08007dc8 	.word	0x08007dc8
 8001674:	200003e8 	.word	0x200003e8
 8001678:	20000344 	.word	0x20000344
 800167c:	00000000 	.word	0x00000000

08001680 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN>:

void MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN(void)
{
 8001680:	b5b0      	push	{r4, r5, r7, lr}
 8001682:	af00      	add	r7, sp, #0
	for(i = PWM_START; i< INTERMITENT_DC; i ++ )
 8001684:	4b54      	ldr	r3, [pc, #336]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 8001686:	2279      	movs	r2, #121	; 0x79
 8001688:	801a      	strh	r2, [r3, #0]
 800168a:	e043      	b.n	8001714 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x94>
	{
		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(i)/100);
 800168c:	4b53      	ldr	r3, [pc, #332]	; (80017dc <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x15c>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe ff57 	bl	8000544 <__aeabi_ui2d>
 8001696:	4604      	mov	r4, r0
 8001698:	460d      	mov	r5, r1
 800169a:	4b4f      	ldr	r3, [pc, #316]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	4618      	mov	r0, r3
 80016a0:	f7fe ff60 	bl	8000564 <__aeabi_i2d>
 80016a4:	a34a      	add	r3, pc, #296	; (adr r3, 80017d0 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x150>)
 80016a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016aa:	f7fe ffc5 	bl	8000638 <__aeabi_dmul>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4620      	mov	r0, r4
 80016b4:	4629      	mov	r1, r5
 80016b6:	f7fe ffbf 	bl	8000638 <__aeabi_dmul>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4610      	mov	r0, r2
 80016c0:	4619      	mov	r1, r3
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	4b46      	ldr	r3, [pc, #280]	; (80017e0 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x160>)
 80016c8:	f7ff f8e0 	bl	800088c <__aeabi_ddiv>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4942      	ldr	r1, [pc, #264]	; (80017dc <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x15c>)
 80016d2:	680c      	ldr	r4, [r1, #0]
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f7ff fa86 	bl	8000be8 <__aeabi_d2uiz>
 80016dc:	4603      	mov	r3, r0
 80016de:	6363      	str	r3, [r4, #52]	; 0x34
		sprintf((char*)buf, "PWM: %d, %d\r\n", i, Pulse);
 80016e0:	4b3d      	ldr	r3, [pc, #244]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b3f      	ldr	r3, [pc, #252]	; (80017e4 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x164>)
 80016e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ec:	493e      	ldr	r1, [pc, #248]	; (80017e8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x168>)
 80016ee:	483f      	ldr	r0, [pc, #252]	; (80017ec <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x16c>)
 80016f0:	f004 f836 	bl	8005760 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80016f4:	f04f 33ff 	mov.w	r3, #4294967295
 80016f8:	2240      	movs	r2, #64	; 0x40
 80016fa:	493c      	ldr	r1, [pc, #240]	; (80017ec <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x16c>)
 80016fc:	483c      	ldr	r0, [pc, #240]	; (80017f0 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x170>)
 80016fe:	f002 ff9c 	bl	800463a <HAL_UART_Transmit>

		HAL_Delay(PWM_INTERMITANT_UP);    //This finishes the ramp up in
 8001702:	2014      	movs	r0, #20
 8001704:	f000 fe02 	bl	800230c <HAL_Delay>
	for(i = PWM_START; i< INTERMITENT_DC; i ++ )
 8001708:	4b33      	ldr	r3, [pc, #204]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	3301      	adds	r3, #1
 800170e:	b29a      	uxth	r2, r3
 8001710:	4b31      	ldr	r3, [pc, #196]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 8001712:	801a      	strh	r2, [r3, #0]
 8001714:	4b30      	ldr	r3, [pc, #192]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	2bb3      	cmp	r3, #179	; 0xb3
 800171a:	d9b7      	bls.n	800168c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0xc>
	}

	//
	poop_back = true;
 800171c:	4b35      	ldr	r3, [pc, #212]	; (80017f4 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x174>)
 800171e:	2201      	movs	r2, #1
 8001720:	701a      	strb	r2, [r3, #0]


	for(i = INTERMITENT_DC; i> 0; i -- )
 8001722:	4b2d      	ldr	r3, [pc, #180]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 8001724:	22b4      	movs	r2, #180	; 0xb4
 8001726:	801a      	strh	r2, [r3, #0]
 8001728:	e043      	b.n	80017b2 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x132>
		{
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(i)/100);
 800172a:	4b2c      	ldr	r3, [pc, #176]	; (80017dc <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x15c>)
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe ff08 	bl	8000544 <__aeabi_ui2d>
 8001734:	4604      	mov	r4, r0
 8001736:	460d      	mov	r5, r1
 8001738:	4b27      	ldr	r3, [pc, #156]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe ff11 	bl	8000564 <__aeabi_i2d>
 8001742:	a323      	add	r3, pc, #140	; (adr r3, 80017d0 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x150>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	f7fe ff76 	bl	8000638 <__aeabi_dmul>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4620      	mov	r0, r4
 8001752:	4629      	mov	r1, r5
 8001754:	f7fe ff70 	bl	8000638 <__aeabi_dmul>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	4b1e      	ldr	r3, [pc, #120]	; (80017e0 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x160>)
 8001766:	f7ff f891 	bl	800088c <__aeabi_ddiv>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	491b      	ldr	r1, [pc, #108]	; (80017dc <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x15c>)
 8001770:	680c      	ldr	r4, [r1, #0]
 8001772:	4610      	mov	r0, r2
 8001774:	4619      	mov	r1, r3
 8001776:	f7ff fa37 	bl	8000be8 <__aeabi_d2uiz>
 800177a:	4603      	mov	r3, r0
 800177c:	6363      	str	r3, [r4, #52]	; 0x34
			sprintf((char*)buf, "PWM: %d, %d\r\n", i, Pulse);
 800177e:	4b16      	ldr	r3, [pc, #88]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	461a      	mov	r2, r3
 8001784:	4b17      	ldr	r3, [pc, #92]	; (80017e4 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x164>)
 8001786:	f9b3 3000 	ldrsh.w	r3, [r3]
 800178a:	4917      	ldr	r1, [pc, #92]	; (80017e8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x168>)
 800178c:	4817      	ldr	r0, [pc, #92]	; (80017ec <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x16c>)
 800178e:	f003 ffe7 	bl	8005760 <siprintf>

			HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001792:	f04f 33ff 	mov.w	r3, #4294967295
 8001796:	2240      	movs	r2, #64	; 0x40
 8001798:	4914      	ldr	r1, [pc, #80]	; (80017ec <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x16c>)
 800179a:	4815      	ldr	r0, [pc, #84]	; (80017f0 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x170>)
 800179c:	f002 ff4d 	bl	800463a <HAL_UART_Transmit>

			HAL_Delay(PWM_RAMP_DOWN_DURATION);    //This finishes the ramp up in
 80017a0:	2055      	movs	r0, #85	; 0x55
 80017a2:	f000 fdb3 	bl	800230c <HAL_Delay>
	for(i = INTERMITENT_DC; i> 0; i -- )
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	4b0a      	ldr	r3, [pc, #40]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 80017b0:	801a      	strh	r2, [r3, #0]
 80017b2:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x158>)
 80017b4:	881b      	ldrh	r3, [r3, #0]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1b7      	bne.n	800172a <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0xaa>
		}


 	Counts = Pulse;
 80017ba:	4b0a      	ldr	r3, [pc, #40]	; (80017e4 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x164>)
 80017bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b0d      	ldr	r3, [pc, #52]	; (80017f8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x178>)
 80017c4:	601a      	str	r2, [r3, #0]


}
 80017c6:	bf00      	nop
 80017c8:	bdb0      	pop	{r4, r5, r7, pc}
 80017ca:	bf00      	nop
 80017cc:	f3af 8000 	nop.w
 80017d0:	190cb39b 	.word	0x190cb39b
 80017d4:	3fd91919 	.word	0x3fd91919
 80017d8:	200003e4 	.word	0x200003e4
 80017dc:	2000020c 	.word	0x2000020c
 80017e0:	40590000 	.word	0x40590000
 80017e4:	20000432 	.word	0x20000432
 80017e8:	08007ddc 	.word	0x08007ddc
 80017ec:	200003e8 	.word	0x200003e8
 80017f0:	20000344 	.word	0x20000344
 80017f4:	2000043a 	.word	0x2000043a
 80017f8:	20000434 	.word	0x20000434

080017fc <HAL_TIM_IC_CaptureCallback>:




void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
	Clicks = __HAL_TIM_GET_COUNTER(htim);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180a:	4a10      	ldr	r2, [pc, #64]	; (800184c <HAL_TIM_IC_CaptureCallback+0x50>)
 800180c:	6013      	str	r3, [r2, #0]
	click = (int16_t)Clicks;
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <HAL_TIM_IC_CaptureCallback+0x50>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	b21a      	sxth	r2, r3
 8001814:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001816:	801a      	strh	r2, [r3, #0]
	Pulse = click * 0.25;
 8001818:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <HAL_TIM_IC_CaptureCallback+0x54>)
 800181a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe fea0 	bl	8000564 <__aeabi_i2d>
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <HAL_TIM_IC_CaptureCallback+0x58>)
 800182a:	f7fe ff05 	bl	8000638 <__aeabi_dmul>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4610      	mov	r0, r2
 8001834:	4619      	mov	r1, r3
 8001836:	f7ff f9af 	bl	8000b98 <__aeabi_d2iz>
 800183a:	4603      	mov	r3, r0
 800183c:	b21a      	sxth	r2, r3
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001840:	801a      	strh	r2, [r3, #0]

}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	2000042c 	.word	0x2000042c
 8001850:	20000430 	.word	0x20000430
 8001854:	3fd00000 	.word	0x3fd00000
 8001858:	20000432 	.word	0x20000432

0800185c <GPIO_Init>:


void GPIO_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
	//Low level and high level initialization
	__HAL_RCC_GPIOC_CLK_ENABLE(); //Enable the clock
 8001862:	2300      	movs	r3, #0
 8001864:	607b      	str	r3, [r7, #4]
 8001866:	4b50      	ldr	r3, [pc, #320]	; (80019a8 <GPIO_Init+0x14c>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a4f      	ldr	r2, [pc, #316]	; (80019a8 <GPIO_Init+0x14c>)
 800186c:	f043 0304 	orr.w	r3, r3, #4
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b4d      	ldr	r3, [pc, #308]	; (80019a8 <GPIO_Init+0x14c>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	603b      	str	r3, [r7, #0]
 8001882:	4b49      	ldr	r3, [pc, #292]	; (80019a8 <GPIO_Init+0x14c>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a48      	ldr	r2, [pc, #288]	; (80019a8 <GPIO_Init+0x14c>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b46      	ldr	r3, [pc, #280]	; (80019a8 <GPIO_Init+0x14c>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	603b      	str	r3, [r7, #0]
 8001898:	683b      	ldr	r3, [r7, #0]

	//This is for the Door Motor
	mdoor_dir.Pin = GPIO_PIN_8;
 800189a:	4b44      	ldr	r3, [pc, #272]	; (80019ac <GPIO_Init+0x150>)
 800189c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018a0:	601a      	str	r2, [r3, #0]
	mdoor_dir.Mode = GPIO_MODE_OUTPUT_PP;
 80018a2:	4b42      	ldr	r3, [pc, #264]	; (80019ac <GPIO_Init+0x150>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	605a      	str	r2, [r3, #4]
	mdoor_dir.Pull = GPIO_NOPULL;
 80018a8:	4b40      	ldr	r3, [pc, #256]	; (80019ac <GPIO_Init+0x150>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
	mdoor_dir.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	4b3f      	ldr	r3, [pc, #252]	; (80019ac <GPIO_Init+0x150>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &mdoor_dir);
 80018b4:	493d      	ldr	r1, [pc, #244]	; (80019ac <GPIO_Init+0x150>)
 80018b6:	483e      	ldr	r0, [pc, #248]	; (80019b0 <GPIO_Init+0x154>)
 80018b8:	f000 fe80 	bl	80025bc <HAL_GPIO_Init>

	//This is for the Winch Motor
	m_dir.Pin = GPIO_PIN_0;
 80018bc:	4b3d      	ldr	r3, [pc, #244]	; (80019b4 <GPIO_Init+0x158>)
 80018be:	2201      	movs	r2, #1
 80018c0:	601a      	str	r2, [r3, #0]
	m_dir.Mode = GPIO_MODE_OUTPUT_PP;
 80018c2:	4b3c      	ldr	r3, [pc, #240]	; (80019b4 <GPIO_Init+0x158>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	605a      	str	r2, [r3, #4]
	m_dir.Pull = GPIO_NOPULL;
 80018c8:	4b3a      	ldr	r3, [pc, #232]	; (80019b4 <GPIO_Init+0x158>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
	m_dir.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	4b39      	ldr	r3, [pc, #228]	; (80019b4 <GPIO_Init+0x158>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &m_dir);
 80018d4:	4937      	ldr	r1, [pc, #220]	; (80019b4 <GPIO_Init+0x158>)
 80018d6:	4838      	ldr	r0, [pc, #224]	; (80019b8 <GPIO_Init+0x15c>)
 80018d8:	f000 fe70 	bl	80025bc <HAL_GPIO_Init>


	//This is disabled for now cuz its causing interrupt at the start up, need to inspect this
	ext_btn.Pin = GPIO_PIN_1;
 80018dc:	4b37      	ldr	r3, [pc, #220]	; (80019bc <GPIO_Init+0x160>)
 80018de:	2202      	movs	r2, #2
 80018e0:	601a      	str	r2, [r3, #0]
	ext_btn.Mode = GPIO_MODE_IT_FALLING;
 80018e2:	4b36      	ldr	r3, [pc, #216]	; (80019bc <GPIO_Init+0x160>)
 80018e4:	4a36      	ldr	r2, [pc, #216]	; (80019c0 <GPIO_Init+0x164>)
 80018e6:	605a      	str	r2, [r3, #4]
	ext_btn.Pull = GPIO_PULLUP;
 80018e8:	4b34      	ldr	r3, [pc, #208]	; (80019bc <GPIO_Init+0x160>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &ext_btn);
 80018ee:	4933      	ldr	r1, [pc, #204]	; (80019bc <GPIO_Init+0x160>)
 80018f0:	4831      	ldr	r0, [pc, #196]	; (80019b8 <GPIO_Init+0x15c>)
 80018f2:	f000 fe63 	bl	80025bc <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80018f6:	2007      	movs	r0, #7
 80018f8:	f000 fe23 	bl	8002542 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI1_IRQn,15,0);
 80018fc:	2200      	movs	r2, #0
 80018fe:	210f      	movs	r1, #15
 8001900:	2007      	movs	r0, #7
 8001902:	f000 fe02 	bl	800250a <HAL_NVIC_SetPriority>


	//Ext Int Pin 2 for the roof
	b_roof.Pin = GPIO_PIN_2;
 8001906:	4b2f      	ldr	r3, [pc, #188]	; (80019c4 <GPIO_Init+0x168>)
 8001908:	2204      	movs	r2, #4
 800190a:	601a      	str	r2, [r3, #0]
	b_roof.Mode = GPIO_MODE_IT_FALLING;
 800190c:	4b2d      	ldr	r3, [pc, #180]	; (80019c4 <GPIO_Init+0x168>)
 800190e:	4a2c      	ldr	r2, [pc, #176]	; (80019c0 <GPIO_Init+0x164>)
 8001910:	605a      	str	r2, [r3, #4]
	b_roof.Pull = GPIO_PULLUP;
 8001912:	4b2c      	ldr	r3, [pc, #176]	; (80019c4 <GPIO_Init+0x168>)
 8001914:	2201      	movs	r2, #1
 8001916:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &b_roof);
 8001918:	492a      	ldr	r1, [pc, #168]	; (80019c4 <GPIO_Init+0x168>)
 800191a:	4827      	ldr	r0, [pc, #156]	; (80019b8 <GPIO_Init+0x15c>)
 800191c:	f000 fe4e 	bl	80025bc <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001920:	2008      	movs	r0, #8
 8001922:	f000 fe0e 	bl	8002542 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_IRQn,15,0);
 8001926:	2200      	movs	r2, #0
 8001928:	210f      	movs	r1, #15
 800192a:	2008      	movs	r0, #8
 800192c:	f000 fded 	bl	800250a <HAL_NVIC_SetPriority>

	//Ext Int Pin 3 for the door
	b_door.Pin = GPIO_PIN_3;
 8001930:	4b25      	ldr	r3, [pc, #148]	; (80019c8 <GPIO_Init+0x16c>)
 8001932:	2208      	movs	r2, #8
 8001934:	601a      	str	r2, [r3, #0]
	b_door.Mode = GPIO_MODE_IT_RISING;
 8001936:	4b24      	ldr	r3, [pc, #144]	; (80019c8 <GPIO_Init+0x16c>)
 8001938:	4a24      	ldr	r2, [pc, #144]	; (80019cc <GPIO_Init+0x170>)
 800193a:	605a      	str	r2, [r3, #4]
	b_door.Pull = GPIO_PULLUP;
 800193c:	4b22      	ldr	r3, [pc, #136]	; (80019c8 <GPIO_Init+0x16c>)
 800193e:	2201      	movs	r2, #1
 8001940:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &b_door);
 8001942:	4921      	ldr	r1, [pc, #132]	; (80019c8 <GPIO_Init+0x16c>)
 8001944:	481c      	ldr	r0, [pc, #112]	; (80019b8 <GPIO_Init+0x15c>)
 8001946:	f000 fe39 	bl	80025bc <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800194a:	2009      	movs	r0, #9
 800194c:	f000 fdf9 	bl	8002542 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI3_IRQn,15,0);
 8001950:	2200      	movs	r2, #0
 8001952:	210f      	movs	r1, #15
 8001954:	2009      	movs	r0, #9
 8001956:	f000 fdd8 	bl	800250a <HAL_NVIC_SetPriority>

	//This is for the inbuilt led
	ledgpio.Pin = GPIO_PIN_5;
 800195a:	4b1d      	ldr	r3, [pc, #116]	; (80019d0 <GPIO_Init+0x174>)
 800195c:	2220      	movs	r2, #32
 800195e:	601a      	str	r2, [r3, #0]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8001960:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <GPIO_Init+0x174>)
 8001962:	2201      	movs	r2, #1
 8001964:	605a      	str	r2, [r3, #4]
	ledgpio.Pull = GPIO_NOPULL;
 8001966:	4b1a      	ldr	r3, [pc, #104]	; (80019d0 <GPIO_Init+0x174>)
 8001968:	2200      	movs	r2, #0
 800196a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 800196c:	4918      	ldr	r1, [pc, #96]	; (80019d0 <GPIO_Init+0x174>)
 800196e:	4810      	ldr	r0, [pc, #64]	; (80019b0 <GPIO_Init+0x154>)
 8001970:	f000 fe24 	bl	80025bc <HAL_GPIO_Init>

	//This is for the inbuilt btn int
	btn.Pin = GPIO_PIN_13;
 8001974:	4b17      	ldr	r3, [pc, #92]	; (80019d4 <GPIO_Init+0x178>)
 8001976:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800197a:	601a      	str	r2, [r3, #0]
	btn.Mode = GPIO_MODE_IT_RISING;
 800197c:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <GPIO_Init+0x178>)
 800197e:	4a13      	ldr	r2, [pc, #76]	; (80019cc <GPIO_Init+0x170>)
 8001980:	605a      	str	r2, [r3, #4]
	btn.Pull = GPIO_PULLUP;
 8001982:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <GPIO_Init+0x178>)
 8001984:	2201      	movs	r2, #1
 8001986:	609a      	str	r2, [r3, #8]

	HAL_GPIO_Init(GPIOC, &btn);
 8001988:	4912      	ldr	r1, [pc, #72]	; (80019d4 <GPIO_Init+0x178>)
 800198a:	480b      	ldr	r0, [pc, #44]	; (80019b8 <GPIO_Init+0x15c>)
 800198c:	f000 fe16 	bl	80025bc <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001990:	2028      	movs	r0, #40	; 0x28
 8001992:	f000 fdd6 	bl	8002542 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,15,0);
 8001996:	2200      	movs	r2, #0
 8001998:	210f      	movs	r1, #15
 800199a:	2028      	movs	r0, #40	; 0x28
 800199c:	f000 fdb5 	bl	800250a <HAL_NVIC_SetPriority>

}
 80019a0:	bf00      	nop
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40023800 	.word	0x40023800
 80019ac:	20000308 	.word	0x20000308
 80019b0:	40020000 	.word	0x40020000
 80019b4:	200002f4 	.word	0x200002f4
 80019b8:	40020800 	.word	0x40020800
 80019bc:	200002e0 	.word	0x200002e0
 80019c0:	10210000 	.word	0x10210000
 80019c4:	20000330 	.word	0x20000330
 80019c8:	2000031c 	.word	0x2000031c
 80019cc:	10110000 	.word	0x10110000
 80019d0:	200002cc 	.word	0x200002cc
 80019d4:	200002b8 	.word	0x200002b8

080019d8 <Timer3_Init>:

void Timer3_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
	 * Period = time_period * time_delay //
	 * Load the number to the ARR register.(Only 16 bit wide)
	 * side note-> Max ARR value can be upto and not more than 65535 since its a 16 bit register
	 *
	 */
	tim3.Instance = TIM3;
 80019dc:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <Timer3_Init+0x7c>)
 80019de:	4a1e      	ldr	r2, [pc, #120]	; (8001a58 <Timer3_Init+0x80>)
 80019e0:	601a      	str	r2, [r3, #0]
	tim3.Init.CounterMode = TIM_COUNTERMODE_UP; // set as up counter
 80019e2:	4b1c      	ldr	r3, [pc, #112]	; (8001a54 <Timer3_Init+0x7c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
	tim3.Init.Period = 3000 - 1; // for one milli second
 80019e8:	4b1a      	ldr	r3, [pc, #104]	; (8001a54 <Timer3_Init+0x7c>)
 80019ea:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80019ee:	60da      	str	r2, [r3, #12]
	tim3.Init.Prescaler = 50 - 1;//49;
 80019f0:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <Timer3_Init+0x7c>)
 80019f2:	2231      	movs	r2, #49	; 0x31
 80019f4:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_Init(&tim3) != HAL_OK) Error_handler();  //Timer 2 is configured
 80019f6:	4817      	ldr	r0, [pc, #92]	; (8001a54 <Timer3_Init+0x7c>)
 80019f8:	f001 fe02 	bl	8003600 <HAL_TIM_PWM_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <Timer3_Init+0x2e>
 8001a02:	f000 f9b9 	bl	8001d78 <Error_handler>
	 /*
		 * Working with the timer2 Output channel for PWM generation, for more info @ref general purpose timer in reference manual
		 * 1. Init the timer Output to Compare the time base
		 * 2. Config  the output channel for PWM
	 */
	memset(&timerPWMconfig, 0 , sizeof(timerPWMconfig));
 8001a06:	221c      	movs	r2, #28
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4814      	ldr	r0, [pc, #80]	; (8001a5c <Timer3_Init+0x84>)
 8001a0c:	f003 fa36 	bl	8004e7c <memset>
	timerPWMconfig.OCMode = TIM_OCMODE_PWM1;
 8001a10:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <Timer3_Init+0x84>)
 8001a12:	2260      	movs	r2, #96	; 0x60
 8001a14:	601a      	str	r2, [r3, #0]
	timerPWMconfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a16:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <Timer3_Init+0x84>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	609a      	str	r2, [r3, #8]
	// PWM for 0% DutyCycl
	timerPWMconfig.Pulse = tim3.Init.Period * 0/100;
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <Timer3_Init+0x84>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 8001a22:	2200      	movs	r2, #0
 8001a24:	490d      	ldr	r1, [pc, #52]	; (8001a5c <Timer3_Init+0x84>)
 8001a26:	480b      	ldr	r0, [pc, #44]	; (8001a54 <Timer3_Init+0x7c>)
 8001a28:	f002 f9ce 	bl	8003dc8 <HAL_TIM_PWM_ConfigChannel>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <Timer3_Init+0x5e>
 8001a32:	f000 f9a1 	bl	8001d78 <Error_handler>


	timerPWMconfig.Pulse = tim3.Init.Period * 0/100;
 8001a36:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <Timer3_Init+0x84>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_2) != HAL_OK) Error_handler();
 8001a3c:	2204      	movs	r2, #4
 8001a3e:	4907      	ldr	r1, [pc, #28]	; (8001a5c <Timer3_Init+0x84>)
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <Timer3_Init+0x7c>)
 8001a42:	f002 f9c1 	bl	8003dc8 <HAL_TIM_PWM_ConfigChannel>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <Timer3_Init+0x78>
 8001a4c:	f000 f994 	bl	8001d78 <Error_handler>
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_3) != HAL_OK) Error_handler();
	// PWM for 95% DutyCycle
	timerPWMconfig.Pulse = tim3.Init.Period * 95/100;
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_4) != HAL_OK) Error_handler();
#endif
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	2000020c 	.word	0x2000020c
 8001a58:	40000400 	.word	0x40000400
 8001a5c:	2000029c 	.word	0x2000029c

08001a60 <Timer2_Init>:

void Timer2_Init()
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08c      	sub	sp, #48	; 0x30
 8001a64:	af00      	add	r7, sp, #0

	TIM_Encoder_InitTypeDef sConfig = {0};
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	2224      	movs	r2, #36	; 0x24
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 fa04 	bl	8004e7c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
//	timerPWMconfig.OCPolarity = TIM_OCNPOLARITY_HIGH;
//	timerPWMconfig.Pulse = 0;  //With 0
//
//	if(HAL_TIM_PWM_ConfigChannel(&tim2, &timerPWMconfig, TIM_CHANNEL_1) != HAL_OK) Error_handler();

	tim2.Instance = TIM2;
 8001a7c:	4b21      	ldr	r3, [pc, #132]	; (8001b04 <Timer2_Init+0xa4>)
 8001a7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a82:	601a      	str	r2, [r3, #0]
	tim2.Init.Prescaler = 0;
 8001a84:	4b1f      	ldr	r3, [pc, #124]	; (8001b04 <Timer2_Init+0xa4>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	605a      	str	r2, [r3, #4]
	tim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8a:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <Timer2_Init+0xa4>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	609a      	str	r2, [r3, #8]
	tim2.Init.Period = 65535;
 8001a90:	4b1c      	ldr	r3, [pc, #112]	; (8001b04 <Timer2_Init+0xa4>)
 8001a92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a96:	60da      	str	r2, [r3, #12]
	tim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a98:	4b1a      	ldr	r3, [pc, #104]	; (8001b04 <Timer2_Init+0xa4>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	611a      	str	r2, [r3, #16]
	tim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9e:	4b19      	ldr	r3, [pc, #100]	; (8001b04 <Timer2_Init+0xa4>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aac:	2301      	movs	r3, #1
 8001aae:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001abc:	2301      	movs	r3, #1
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&tim2, &sConfig) != HAL_OK)
 8001ac8:	f107 030c 	add.w	r3, r7, #12
 8001acc:	4619      	mov	r1, r3
 8001ace:	480d      	ldr	r0, [pc, #52]	; (8001b04 <Timer2_Init+0xa4>)
 8001ad0:	f001 ff1e 	bl	8003910 <HAL_TIM_Encoder_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <Timer2_Init+0x7e>
	{
		Error_handler();
 8001ada:	f000 f94d 	bl	8001d78 <Error_handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&tim2, &sMasterConfig) != HAL_OK)
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4806      	ldr	r0, [pc, #24]	; (8001b04 <Timer2_Init+0xa4>)
 8001aec:	f002 fcc8 	bl	8004480 <HAL_TIMEx_MasterConfigSynchronization>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <Timer2_Init+0x9a>
	{
		Error_handler();
 8001af6:	f000 f93f 	bl	8001d78 <Error_handler>
	}


}
 8001afa:	bf00      	nop
 8001afc:	3730      	adds	r7, #48	; 0x30
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000254 	.word	0x20000254

08001b08 <SystemClockConfig>:


void SystemClockConfig(uint8_t clock_freq)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b096      	sub	sp, #88	; 0x58
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
				 *  4. PLL by sourcing HSE clock
				 */
				RCC_OscInitTypeDef osc_init;
				RCC_ClkInitTypeDef clk_init;

				memset(&osc_init,0, sizeof(osc_init));
 8001b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b16:	2234      	movs	r2, #52	; 0x34
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 f9ae 	bl	8004e7c <memset>

				osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;  // For HSE or LSE since we need both
 8001b20:	2305      	movs	r3, #5
 8001b22:	627b      	str	r3, [r7, #36]	; 0x24
				osc_init.HSEState = RCC_HSE_BYPASS;  // This is for HSE
 8001b24:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
				osc_init.LSEState = RCC_LSE_ON;      // This is for LSE
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
				osc_init.PLL.PLLState = RCC_PLL_ON;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	63fb      	str	r3, [r7, #60]	; 0x3c
				osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b36:	643b      	str	r3, [r7, #64]	; 0x40

				switch(clock_freq)
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	2bb4      	cmp	r3, #180	; 0xb4
 8001b3c:	d059      	beq.n	8001bf2 <SystemClockConfig+0xea>
 8001b3e:	2bb4      	cmp	r3, #180	; 0xb4
 8001b40:	f300 80b6 	bgt.w	8001cb0 <SystemClockConfig+0x1a8>
 8001b44:	2b78      	cmp	r3, #120	; 0x78
 8001b46:	d03a      	beq.n	8001bbe <SystemClockConfig+0xb6>
 8001b48:	2b78      	cmp	r3, #120	; 0x78
 8001b4a:	f300 80b1 	bgt.w	8001cb0 <SystemClockConfig+0x1a8>
 8001b4e:	2b32      	cmp	r3, #50	; 0x32
 8001b50:	d002      	beq.n	8001b58 <SystemClockConfig+0x50>
 8001b52:	2b50      	cmp	r3, #80	; 0x50
 8001b54:	d01a      	beq.n	8001b8c <SystemClockConfig+0x84>
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;

						flash_latency = FLASH_LATENCY_5;
					}
					default: return;
 8001b56:	e0ab      	b.n	8001cb0 <SystemClockConfig+0x1a8>
						osc_init.PLL.PLLM = 8;
 8001b58:	2308      	movs	r3, #8
 8001b5a:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 100;
 8001b5c:	2364      	movs	r3, #100	; 0x64
 8001b5e:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8001b60:	2302      	movs	r3, #2
 8001b62:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8001b64:	2302      	movs	r3, #2
 8001b66:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8001b6c:	230f      	movs	r3, #15
 8001b6e:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b70:	2302      	movs	r3, #2
 8001b72:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001b78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b7c:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001b7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b82:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_1;
 8001b84:	4b4c      	ldr	r3, [pc, #304]	; (8001cb8 <SystemClockConfig+0x1b0>)
 8001b86:	2201      	movs	r2, #1
 8001b88:	601a      	str	r2, [r3, #0]
						break;
 8001b8a:	e06c      	b.n	8001c66 <SystemClockConfig+0x15e>
						osc_init.PLL.PLLM = 8;
 8001b8c:	2308      	movs	r3, #8
 8001b8e:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 160;
 8001b90:	23a0      	movs	r3, #160	; 0xa0
 8001b92:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8001b94:	2302      	movs	r3, #2
 8001b96:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8001ba0:	230f      	movs	r3, #15
 8001ba2:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001bac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb0:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV1;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_2;
 8001bb6:	4b40      	ldr	r3, [pc, #256]	; (8001cb8 <SystemClockConfig+0x1b0>)
 8001bb8:	2202      	movs	r2, #2
 8001bba:	601a      	str	r2, [r3, #0]
						break;
 8001bbc:	e053      	b.n	8001c66 <SystemClockConfig+0x15e>
						osc_init.PLL.PLLM = 8;
 8001bbe:	2308      	movs	r3, #8
 8001bc0:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 240;
 8001bc2:	23f0      	movs	r3, #240	; 0xf0
 8001bc4:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8001bd2:	230f      	movs	r3, #15
 8001bd4:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
 8001bde:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001be2:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001be4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be8:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_3;
 8001bea:	4b33      	ldr	r3, [pc, #204]	; (8001cb8 <SystemClockConfig+0x1b0>)
 8001bec:	2203      	movs	r2, #3
 8001bee:	601a      	str	r2, [r3, #0]
						break;
 8001bf0:	e039      	b.n	8001c66 <SystemClockConfig+0x15e>
						__HAL_RCC_PWR_CLK_ENABLE(); // ALways enable the clock for anything
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	4b31      	ldr	r3, [pc, #196]	; (8001cbc <SystemClockConfig+0x1b4>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	4a30      	ldr	r2, [pc, #192]	; (8001cbc <SystemClockConfig+0x1b4>)
 8001bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c00:	6413      	str	r3, [r2, #64]	; 0x40
 8001c02:	4b2e      	ldr	r3, [pc, #184]	; (8001cbc <SystemClockConfig+0x1b4>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
						__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	4b2b      	ldr	r3, [pc, #172]	; (8001cc0 <SystemClockConfig+0x1b8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a2a      	ldr	r2, [pc, #168]	; (8001cc0 <SystemClockConfig+0x1b8>)
 8001c18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c1c:	6013      	str	r3, [r2, #0]
 8001c1e:	4b28      	ldr	r3, [pc, #160]	; (8001cc0 <SystemClockConfig+0x1b8>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c26:	60bb      	str	r3, [r7, #8]
 8001c28:	68bb      	ldr	r3, [r7, #8]
						__HAL_PWR_OVERDRIVE_ENABLE();
 8001c2a:	4b26      	ldr	r3, [pc, #152]	; (8001cc4 <SystemClockConfig+0x1bc>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]
						osc_init.PLL.PLLM = 8;
 8001c30:	2308      	movs	r3, #8
 8001c32:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 360;
 8001c34:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001c38:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;   // default
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;   // default
 8001c3e:	2302      	movs	r3, #2
 8001c40:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;   // default
 8001c42:	2302      	movs	r3, #2
 8001c44:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8001c46:	230f      	movs	r3, #15
 8001c48:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
 8001c52:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c56:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001c58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c5c:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_5;
 8001c5e:	4b16      	ldr	r3, [pc, #88]	; (8001cb8 <SystemClockConfig+0x1b0>)
 8001c60:	2205      	movs	r2, #5
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	e025      	b.n	8001cb2 <SystemClockConfig+0x1aa>
				}

			if(HAL_RCC_OscConfig(&osc_init) != HAL_OK) Error_handler();
 8001c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f001 fa2a 	bl	80030c4 <HAL_RCC_OscConfig>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <SystemClockConfig+0x172>
 8001c76:	f000 f87f 	bl	8001d78 <Error_handler>

		    // after this line if everything is okay HSE is succefully turned on
			if (HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK) Error_handler();
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <SystemClockConfig+0x1b0>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	f107 0310 	add.w	r3, r7, #16
 8001c82:	4611      	mov	r1, r2
 8001c84:	4618      	mov	r0, r3
 8001c86:	f000 fe6b 	bl	8002960 <HAL_RCC_ClockConfig>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <SystemClockConfig+0x18c>
 8001c90:	f000 f872 	bl	8001d78 <Error_handler>
			 * SYSTICK CONFIG
			 * Since we have changed the clock config from default frequency to the application specific
			 * We need to change the clock config  going into the arm cortex processor. (prcoessor side clock config).
			 */

			HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ 1000);
 8001c94:	f000 ffb2 	bl	8002bfc <HAL_RCC_GetHCLKFreq>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4a0b      	ldr	r2, [pc, #44]	; (8001cc8 <SystemClockConfig+0x1c0>)
 8001c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca0:	099b      	lsrs	r3, r3, #6
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f000 fc5b 	bl	800255e <HAL_SYSTICK_Config>
			HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK); // There is a pre-scalar @Ref ClockTree
 8001ca8:	2004      	movs	r0, #4
 8001caa:	f000 fc65 	bl	8002578 <HAL_SYSTICK_CLKSourceConfig>
 8001cae:	e000      	b.n	8001cb2 <SystemClockConfig+0x1aa>
					default: return;
 8001cb0:	bf00      	nop
}
 8001cb2:	3758      	adds	r7, #88	; 0x58
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	200003cc 	.word	0x200003cc
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40007000 	.word	0x40007000
 8001cc4:	420e0040 	.word	0x420e0040
 8001cc8:	10624dd3 	.word	0x10624dd3

08001ccc <LSE_Config>:

void LSE_Config()
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
	osc_init.LSEState = RCC_LSE_ON;
	if(HAL_RCC_OscConfig(&osc_init)) Error_handler();
#endif
	// Selects the clock soure to output on any one of the pin
	// MCO1 = PA8 and MCO2 = PA9
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCOSOURCE_LSE, RCC_MCODIV_1);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	f000 ff28 	bl	8002b2c <HAL_RCC_MCOConfig>
}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <UART2_Init>:

void UART2_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart2.Instance = USART2;
 8001ce4:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <UART2_Init+0x44>)
 8001ce6:	4a10      	ldr	r2, [pc, #64]	; (8001d28 <UART2_Init+0x48>)
 8001ce8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001cea:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <UART2_Init+0x44>)
 8001cec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cf0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cf2:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <UART2_Init+0x44>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001cf8:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <UART2_Init+0x44>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	60da      	str	r2, [r3, #12]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cfe:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <UART2_Init+0x44>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	619a      	str	r2, [r3, #24]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart2.Init.Parity = UART_PARITY_NONE;
 8001d04:	4b07      	ldr	r3, [pc, #28]	; (8001d24 <UART2_Init+0x44>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <UART2_Init+0x44>)
 8001d0c:	220c      	movs	r2, #12
 8001d0e:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK) Error_handler();  // If there is a problem
 8001d10:	4804      	ldr	r0, [pc, #16]	; (8001d24 <UART2_Init+0x44>)
 8001d12:	f002 fc45 	bl	80045a0 <HAL_UART_Init>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <UART2_Init+0x40>
 8001d1c:	f000 f82c 	bl	8001d78 <Error_handler>

}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000344 	.word	0x20000344
 8001d28:	40004400 	.word	0x40004400

08001d2c <UART1_Init>:

void UART1_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart1.Instance = USART1;
 8001d30:	4b0f      	ldr	r3, [pc, #60]	; (8001d70 <UART1_Init+0x44>)
 8001d32:	4a10      	ldr	r2, [pc, #64]	; (8001d74 <UART1_Init+0x48>)
 8001d34:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001d36:	4b0e      	ldr	r3, [pc, #56]	; (8001d70 <UART1_Init+0x44>)
 8001d38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d3c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d3e:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <UART1_Init+0x44>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001d44:	4b0a      	ldr	r3, [pc, #40]	; (8001d70 <UART1_Init+0x44>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	60da      	str	r2, [r3, #12]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d4a:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <UART1_Init+0x44>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	619a      	str	r2, [r3, #24]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart1.Init.Parity = UART_PARITY_NONE;
 8001d50:	4b07      	ldr	r3, [pc, #28]	; (8001d70 <UART1_Init+0x44>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001d56:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <UART1_Init+0x44>)
 8001d58:	220c      	movs	r2, #12
 8001d5a:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart1) != HAL_OK) Error_handler();  // If there is a problem
 8001d5c:	4804      	ldr	r0, [pc, #16]	; (8001d70 <UART1_Init+0x44>)
 8001d5e:	f002 fc1f 	bl	80045a0 <HAL_UART_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <UART1_Init+0x40>
 8001d68:	f000 f806 	bl	8001d78 <Error_handler>

}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000388 	.word	0x20000388
 8001d74:	40011000 	.word	0x40011000

08001d78 <Error_handler>:

void Error_handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
	while(1);
 8001d7c:	e7fe      	b.n	8001d7c <Error_handler+0x4>
	...

08001d80 <HAL_MspInit>:

GPIO_InitTypeDef tim2ch1gpio;
GPIO_InitTypeDef tim3ch1gpio;

void HAL_MspInit(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
	 * Low level initialization
	 * 1. Set up the priority grouping of the arm cortex mx processor
	 * 2. Enable the required sustem exceptions of the arm cortex mx processors
	 * 3. Configure the Priority for the system exceptions
	 */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d84:	2003      	movs	r0, #3
 8001d86:	f000 fbb5 	bl	80024f4 <HAL_NVIC_SetPriorityGrouping>

	SCB->SHCSR |= 0x7 << 16; // usage fault, memory fault, bus fault systems
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	; (8001dc0 <HAL_MspInit+0x40>)
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8e:	4a0c      	ldr	r2, [pc, #48]	; (8001dc0 <HAL_MspInit+0x40>)
 8001d90:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001d94:	6253      	str	r3, [r2, #36]	; 0x24

	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001d96:	2200      	movs	r2, #0
 8001d98:	2100      	movs	r1, #0
 8001d9a:	f06f 000b 	mvn.w	r0, #11
 8001d9e:	f000 fbb4 	bl	800250a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001da2:	2200      	movs	r2, #0
 8001da4:	2100      	movs	r1, #0
 8001da6:	f06f 000a 	mvn.w	r0, #10
 8001daa:	f000 fbae 	bl	800250a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2100      	movs	r1, #0
 8001db2:	f06f 0009 	mvn.w	r0, #9
 8001db6:	f000 fba8 	bl	800250a <HAL_NVIC_SetPriority>
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <HAL_TIM_PWM_MspInit>:


void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
	 * 1.Enable the peripheral clocks
	 * 2.Config the gpio pins to its respective alternate functionality pins refer datasheet
	 * PA0 ->ch1, PA1->ch2, PB10->ch3, PB11->ch4
	 * 3.Enable the interrupt priority and interrupt
	 */
	__HAL_RCC_TIM2_CLK_ENABLE();
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	4b2e      	ldr	r3, [pc, #184]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd4:	4a2d      	ldr	r2, [pc, #180]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	6413      	str	r3, [r2, #64]	; 0x40
 8001ddc:	4b2b      	ldr	r3, [pc, #172]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	617b      	str	r3, [r7, #20]
 8001de6:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_TIM3_CLK_ENABLE();
 8001de8:	2300      	movs	r3, #0
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	4b27      	ldr	r3, [pc, #156]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df0:	4a26      	ldr	r2, [pc, #152]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001df2:	f043 0302 	orr.w	r3, r3, #2
 8001df6:	6413      	str	r3, [r2, #64]	; 0x40
 8001df8:	4b24      	ldr	r3, [pc, #144]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	613b      	str	r3, [r7, #16]
 8001e02:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001e04:	2300      	movs	r3, #0
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	4b20      	ldr	r3, [pc, #128]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	4a1f      	ldr	r2, [pc, #124]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001e0e:	f043 0301 	orr.w	r3, r3, #1
 8001e12:	6313      	str	r3, [r2, #48]	; 0x30
 8001e14:	4b1d      	ldr	r3, [pc, #116]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e20:	2300      	movs	r3, #0
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e28:	4a18      	ldr	r2, [pc, #96]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001e2a:	f043 0302 	orr.w	r3, r3, #2
 8001e2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e30:	4b16      	ldr	r3, [pc, #88]	; (8001e8c <HAL_TIM_PWM_MspInit+0xc8>)
 8001e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]

	tim3ch1gpio.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 ; // Added GPIO Pin to Control the LED using PWM
 8001e3c:	4b14      	ldr	r3, [pc, #80]	; (8001e90 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e3e:	22c3      	movs	r2, #195	; 0xc3
 8001e40:	601a      	str	r2, [r3, #0]
	tim3ch1gpio.Mode = GPIO_MODE_AF_PP;
 8001e42:	4b13      	ldr	r3, [pc, #76]	; (8001e90 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e44:	2202      	movs	r2, #2
 8001e46:	605a      	str	r2, [r3, #4]
	tim3ch1gpio.Alternate = GPIO_AF2_TIM3; // According to the data sheet
 8001e48:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e4a:	2202      	movs	r2, #2
 8001e4c:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 8001e4e:	4910      	ldr	r1, [pc, #64]	; (8001e90 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e50:	4810      	ldr	r0, [pc, #64]	; (8001e94 <HAL_TIM_PWM_MspInit+0xd0>)
 8001e52:	f000 fbb3 	bl	80025bc <HAL_GPIO_Init>

	tim2ch1gpio.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8001e56:	4b10      	ldr	r3, [pc, #64]	; (8001e98 <HAL_TIM_PWM_MspInit+0xd4>)
 8001e58:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8001e5c:	601a      	str	r2, [r3, #0]
	tim2ch1gpio.Mode = GPIO_MODE_AF_PP;
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	; (8001e98 <HAL_TIM_PWM_MspInit+0xd4>)
 8001e60:	2202      	movs	r2, #2
 8001e62:	605a      	str	r2, [r3, #4]
	tim2ch1gpio.Alternate = GPIO_AF1_TIM2; // According to the data sheet
 8001e64:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <HAL_TIM_PWM_MspInit+0xd4>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &tim2ch1gpio);
 8001e6a:	490b      	ldr	r1, [pc, #44]	; (8001e98 <HAL_TIM_PWM_MspInit+0xd4>)
 8001e6c:	480b      	ldr	r0, [pc, #44]	; (8001e9c <HAL_TIM_PWM_MspInit+0xd8>)
 8001e6e:	f000 fba5 	bl	80025bc <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e72:	201c      	movs	r0, #28
 8001e74:	f000 fb65 	bl	8002542 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(TIM2_IRQn, 14, 0);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	210e      	movs	r1, #14
 8001e7c:	201c      	movs	r0, #28
 8001e7e:	f000 fb44 	bl	800250a <HAL_NVIC_SetPriority>


}
 8001e82:	bf00      	nop
 8001e84:	3718      	adds	r7, #24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	20000450 	.word	0x20000450
 8001e94:	40020000 	.word	0x40020000
 8001e98:	2000043c 	.word	0x2000043c
 8001e9c:	40020400 	.word	0x40020400

08001ea0 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	; 0x28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	 * 2. Do the pin muxing config
	 * 3. Enable the IRQ and set up the priority
	 */
	GPIO_InitTypeDef gpio_uart;

	__HAL_RCC_USART2_CLK_ENABLE();
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	4b32      	ldr	r3, [pc, #200]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	4a31      	ldr	r2, [pc, #196]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001eb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eb6:	6413      	str	r3, [r2, #64]	; 0x40
 8001eb8:	4b2f      	ldr	r3, [pc, #188]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec0:	613b      	str	r3, [r7, #16]
 8001ec2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_USART1_CLK_ENABLE();
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	4b2b      	ldr	r3, [pc, #172]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ecc:	4a2a      	ldr	r2, [pc, #168]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001ece:	f043 0310 	orr.w	r3, r3, #16
 8001ed2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ed4:	4b28      	ldr	r3, [pc, #160]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed8:	f003 0310 	and.w	r3, r3, #16
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60bb      	str	r3, [r7, #8]
 8001ee4:	4b24      	ldr	r3, [pc, #144]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	4a23      	ldr	r2, [pc, #140]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef0:	4b21      	ldr	r3, [pc, #132]	; (8001f78 <HAL_UART_MspInit+0xd8>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	68bb      	ldr	r3, [r7, #8]

	 gpio_uart.Pin = GPIO_PIN_2 | GPIO_PIN_9;// UART2_TX AND UART1_TX
 8001efc:	f44f 7301 	mov.w	r3, #516	; 0x204
 8001f00:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8001f06:	2301      	movs	r3, #1
 8001f08:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; // Alternate functionality for TX_RX
 8001f0e:	2307      	movs	r3, #7
 8001f10:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8001f12:	f107 0314 	add.w	r3, r7, #20
 8001f16:	4619      	mov	r1, r3
 8001f18:	4818      	ldr	r0, [pc, #96]	; (8001f7c <HAL_UART_MspInit+0xdc>)
 8001f1a:	f000 fb4f 	bl	80025bc <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3 | GPIO_PIN_10 ;//UART1_RX
 8001f1e:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001f22:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8001f24:	f107 0314 	add.w	r3, r7, #20
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4814      	ldr	r0, [pc, #80]	; (8001f7c <HAL_UART_MspInit+0xdc>)
 8001f2c:	f000 fb46 	bl	80025bc <HAL_GPIO_Init>

	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f30:	2026      	movs	r0, #38	; 0x26
 8001f32:	f000 fb06 	bl	8002542 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn,3,0);
 8001f36:	2200      	movs	r2, #0
 8001f38:	2103      	movs	r1, #3
 8001f3a:	2026      	movs	r0, #38	; 0x26
 8001f3c:	f000 fae5 	bl	800250a <HAL_NVIC_SetPriority>

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8001f40:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <HAL_UART_MspInit+0xe0>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <HAL_UART_MspInit+0xe0>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f042 0220 	orr.w	r2, r2, #32
 8001f4e:	60da      	str	r2, [r3, #12]

	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f50:	2025      	movs	r0, #37	; 0x25
 8001f52:	f000 faf6 	bl	8002542 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART1_IRQn,6,0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2106      	movs	r1, #6
 8001f5a:	2025      	movs	r0, #37	; 0x25
 8001f5c:	f000 fad5 	bl	800250a <HAL_NVIC_SetPriority>

	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8001f60:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <HAL_UART_MspInit+0xe4>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68da      	ldr	r2, [r3, #12]
 8001f66:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <HAL_UART_MspInit+0xe4>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f042 0220 	orr.w	r2, r2, #32
 8001f6e:	60da      	str	r2, [r3, #12]


}
 8001f70:	bf00      	nop
 8001f72:	3728      	adds	r7, #40	; 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40023800 	.word	0x40023800
 8001f7c:	40020000 	.word	0x40020000
 8001f80:	20000344 	.word	0x20000344
 8001f84:	20000388 	.word	0x20000388

08001f88 <HAL_TIM_Encoder_MspInit>:



void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	; 0x28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0314 	add.w	r3, r7, #20
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
 8001f9e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fa8:	d133      	bne.n	8002012 <HAL_TIM_Encoder_MspInit+0x8a>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	4b1b      	ldr	r3, [pc, #108]	; (800201c <HAL_TIM_Encoder_MspInit+0x94>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	4a1a      	ldr	r2, [pc, #104]	; (800201c <HAL_TIM_Encoder_MspInit+0x94>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fba:	4b18      	ldr	r3, [pc, #96]	; (800201c <HAL_TIM_Encoder_MspInit+0x94>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b14      	ldr	r3, [pc, #80]	; (800201c <HAL_TIM_Encoder_MspInit+0x94>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	4a13      	ldr	r2, [pc, #76]	; (800201c <HAL_TIM_Encoder_MspInit+0x94>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd6:	4b11      	ldr	r3, [pc, #68]	; (800201c <HAL_TIM_Encoder_MspInit+0x94>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4808      	ldr	r0, [pc, #32]	; (8002020 <HAL_TIM_Encoder_MspInit+0x98>)
 8001ffe:	f000 fadd 	bl	80025bc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002002:	2200      	movs	r2, #0
 8002004:	2100      	movs	r1, #0
 8002006:	201c      	movs	r0, #28
 8002008:	f000 fa7f 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800200c:	201c      	movs	r0, #28
 800200e:	f000 fa98 	bl	8002542 <HAL_NVIC_EnableIRQ>

  }

}
 8002012:	bf00      	nop
 8002014:	3728      	adds	r7, #40	; 0x28
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800
 8002020:	40020000 	.word	0x40020000

08002024 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
	return 1;
 8002028:	2301      	movs	r3, #1
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <_kill>:

int _kill(int pid, int sig)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800203e:	f002 fef3 	bl	8004e28 <__errno>
 8002042:	4603      	mov	r3, r0
 8002044:	2216      	movs	r2, #22
 8002046:	601a      	str	r2, [r3, #0]
	return -1;
 8002048:	f04f 33ff 	mov.w	r3, #4294967295
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <_exit>:

void _exit (int status)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800205c:	f04f 31ff 	mov.w	r1, #4294967295
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7ff ffe7 	bl	8002034 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002066:	e7fe      	b.n	8002066 <_exit+0x12>

08002068 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	e00a      	b.n	8002090 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800207a:	f3af 8000 	nop.w
 800207e:	4601      	mov	r1, r0
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	60ba      	str	r2, [r7, #8]
 8002086:	b2ca      	uxtb	r2, r1
 8002088:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	3301      	adds	r3, #1
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	697a      	ldr	r2, [r7, #20]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	429a      	cmp	r2, r3
 8002096:	dbf0      	blt.n	800207a <_read+0x12>
	}

return len;
 8002098:	687b      	ldr	r3, [r7, #4]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3718      	adds	r7, #24
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b086      	sub	sp, #24
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	60f8      	str	r0, [r7, #12]
 80020aa:	60b9      	str	r1, [r7, #8]
 80020ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ae:	2300      	movs	r3, #0
 80020b0:	617b      	str	r3, [r7, #20]
 80020b2:	e009      	b.n	80020c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	1c5a      	adds	r2, r3, #1
 80020b8:	60ba      	str	r2, [r7, #8]
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	3301      	adds	r3, #1
 80020c6:	617b      	str	r3, [r7, #20]
 80020c8:	697a      	ldr	r2, [r7, #20]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	dbf1      	blt.n	80020b4 <_write+0x12>
	}
	return len;
 80020d0:	687b      	ldr	r3, [r7, #4]
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3718      	adds	r7, #24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <_close>:

int _close(int file)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
	return -1;
 80020e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002102:	605a      	str	r2, [r3, #4]
	return 0;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <_isatty>:

int _isatty(int file)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
	return 1;
 800211a:	2301      	movs	r3, #1
}
 800211c:	4618      	mov	r0, r3
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
	return 0;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3714      	adds	r7, #20
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
	...

08002144 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800214c:	4a14      	ldr	r2, [pc, #80]	; (80021a0 <_sbrk+0x5c>)
 800214e:	4b15      	ldr	r3, [pc, #84]	; (80021a4 <_sbrk+0x60>)
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002158:	4b13      	ldr	r3, [pc, #76]	; (80021a8 <_sbrk+0x64>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d102      	bne.n	8002166 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002160:	4b11      	ldr	r3, [pc, #68]	; (80021a8 <_sbrk+0x64>)
 8002162:	4a12      	ldr	r2, [pc, #72]	; (80021ac <_sbrk+0x68>)
 8002164:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002166:	4b10      	ldr	r3, [pc, #64]	; (80021a8 <_sbrk+0x64>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	429a      	cmp	r2, r3
 8002172:	d207      	bcs.n	8002184 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002174:	f002 fe58 	bl	8004e28 <__errno>
 8002178:	4603      	mov	r3, r0
 800217a:	220c      	movs	r2, #12
 800217c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800217e:	f04f 33ff 	mov.w	r3, #4294967295
 8002182:	e009      	b.n	8002198 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002184:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <_sbrk+0x64>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800218a:	4b07      	ldr	r3, [pc, #28]	; (80021a8 <_sbrk+0x64>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	4a05      	ldr	r2, [pc, #20]	; (80021a8 <_sbrk+0x64>)
 8002194:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002196:	68fb      	ldr	r3, [r7, #12]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20020000 	.word	0x20020000
 80021a4:	00000400 	.word	0x00000400
 80021a8:	20000464 	.word	0x20000464
 80021ac:	20000480 	.word	0x20000480

080021b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b4:	4b06      	ldr	r3, [pc, #24]	; (80021d0 <SystemInit+0x20>)
 80021b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ba:	4a05      	ldr	r2, [pc, #20]	; (80021d0 <SystemInit+0x20>)
 80021bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800220c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021d8:	480d      	ldr	r0, [pc, #52]	; (8002210 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021da:	490e      	ldr	r1, [pc, #56]	; (8002214 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021dc:	4a0e      	ldr	r2, [pc, #56]	; (8002218 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021e0:	e002      	b.n	80021e8 <LoopCopyDataInit>

080021e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021e6:	3304      	adds	r3, #4

080021e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021ec:	d3f9      	bcc.n	80021e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ee:	4a0b      	ldr	r2, [pc, #44]	; (800221c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021f0:	4c0b      	ldr	r4, [pc, #44]	; (8002220 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021f4:	e001      	b.n	80021fa <LoopFillZerobss>

080021f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f8:	3204      	adds	r2, #4

080021fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021fc:	d3fb      	bcc.n	80021f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021fe:	f7ff ffd7 	bl	80021b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002202:	f002 fe17 	bl	8004e34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002206:	f7ff f8bd 	bl	8001384 <main>
  bx  lr    
 800220a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800220c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002210:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002214:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002218:	0800821c 	.word	0x0800821c
  ldr r2, =_sbss
 800221c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002220:	2000047c 	.word	0x2000047c

08002224 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002224:	e7fe      	b.n	8002224 <ADC_IRQHandler>
	...

08002228 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800222c:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <HAL_Init+0x40>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0d      	ldr	r2, [pc, #52]	; (8002268 <HAL_Init+0x40>)
 8002232:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002236:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002238:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0a      	ldr	r2, [pc, #40]	; (8002268 <HAL_Init+0x40>)
 800223e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002242:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002244:	4b08      	ldr	r3, [pc, #32]	; (8002268 <HAL_Init+0x40>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a07      	ldr	r2, [pc, #28]	; (8002268 <HAL_Init+0x40>)
 800224a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800224e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002250:	2003      	movs	r0, #3
 8002252:	f000 f94f 	bl	80024f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002256:	2000      	movs	r0, #0
 8002258:	f000 f808 	bl	800226c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800225c:	f7ff fd90 	bl	8001d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40023c00 	.word	0x40023c00

0800226c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002274:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <HAL_InitTick+0x54>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b12      	ldr	r3, [pc, #72]	; (80022c4 <HAL_InitTick+0x58>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	4619      	mov	r1, r3
 800227e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002282:	fbb3 f3f1 	udiv	r3, r3, r1
 8002286:	fbb2 f3f3 	udiv	r3, r2, r3
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f967 	bl	800255e <HAL_SYSTICK_Config>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e00e      	b.n	80022b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b0f      	cmp	r3, #15
 800229e:	d80a      	bhi.n	80022b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022a0:	2200      	movs	r2, #0
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	f04f 30ff 	mov.w	r0, #4294967295
 80022a8:	f000 f92f 	bl	800250a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022ac:	4a06      	ldr	r2, [pc, #24]	; (80022c8 <HAL_InitTick+0x5c>)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
 80022b4:	e000      	b.n	80022b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000014 	.word	0x20000014
 80022c4:	2000001c 	.word	0x2000001c
 80022c8:	20000018 	.word	0x20000018

080022cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022d0:	4b06      	ldr	r3, [pc, #24]	; (80022ec <HAL_IncTick+0x20>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <HAL_IncTick+0x24>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4413      	add	r3, r2
 80022dc:	4a04      	ldr	r2, [pc, #16]	; (80022f0 <HAL_IncTick+0x24>)
 80022de:	6013      	str	r3, [r2, #0]
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	2000001c 	.word	0x2000001c
 80022f0:	20000468 	.word	0x20000468

080022f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  return uwTick;
 80022f8:	4b03      	ldr	r3, [pc, #12]	; (8002308 <HAL_GetTick+0x14>)
 80022fa:	681b      	ldr	r3, [r3, #0]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	20000468 	.word	0x20000468

0800230c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002314:	f7ff ffee 	bl	80022f4 <HAL_GetTick>
 8002318:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002324:	d005      	beq.n	8002332 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002326:	4b0a      	ldr	r3, [pc, #40]	; (8002350 <HAL_Delay+0x44>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	461a      	mov	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4413      	add	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002332:	bf00      	nop
 8002334:	f7ff ffde 	bl	80022f4 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	429a      	cmp	r2, r3
 8002342:	d8f7      	bhi.n	8002334 <HAL_Delay+0x28>
  {
  }
}
 8002344:	bf00      	nop
 8002346:	bf00      	nop
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	2000001c 	.word	0x2000001c

08002354 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002364:	4b0c      	ldr	r3, [pc, #48]	; (8002398 <__NVIC_SetPriorityGrouping+0x44>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002370:	4013      	ands	r3, r2
 8002372:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800237c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002384:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002386:	4a04      	ldr	r2, [pc, #16]	; (8002398 <__NVIC_SetPriorityGrouping+0x44>)
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	60d3      	str	r3, [r2, #12]
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000ed00 	.word	0xe000ed00

0800239c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a0:	4b04      	ldr	r3, [pc, #16]	; (80023b4 <__NVIC_GetPriorityGrouping+0x18>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	0a1b      	lsrs	r3, r3, #8
 80023a6:	f003 0307 	and.w	r3, r3, #7
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	e000ed00 	.word	0xe000ed00

080023b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	db0b      	blt.n	80023e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	f003 021f 	and.w	r2, r3, #31
 80023d0:	4907      	ldr	r1, [pc, #28]	; (80023f0 <__NVIC_EnableIRQ+0x38>)
 80023d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	2001      	movs	r0, #1
 80023da:	fa00 f202 	lsl.w	r2, r0, r2
 80023de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	e000e100 	.word	0xe000e100

080023f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	6039      	str	r1, [r7, #0]
 80023fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002404:	2b00      	cmp	r3, #0
 8002406:	db0a      	blt.n	800241e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	b2da      	uxtb	r2, r3
 800240c:	490c      	ldr	r1, [pc, #48]	; (8002440 <__NVIC_SetPriority+0x4c>)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	0112      	lsls	r2, r2, #4
 8002414:	b2d2      	uxtb	r2, r2
 8002416:	440b      	add	r3, r1
 8002418:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800241c:	e00a      	b.n	8002434 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	b2da      	uxtb	r2, r3
 8002422:	4908      	ldr	r1, [pc, #32]	; (8002444 <__NVIC_SetPriority+0x50>)
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	f003 030f 	and.w	r3, r3, #15
 800242a:	3b04      	subs	r3, #4
 800242c:	0112      	lsls	r2, r2, #4
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	440b      	add	r3, r1
 8002432:	761a      	strb	r2, [r3, #24]
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	e000e100 	.word	0xe000e100
 8002444:	e000ed00 	.word	0xe000ed00

08002448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002448:	b480      	push	{r7}
 800244a:	b089      	sub	sp, #36	; 0x24
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	f1c3 0307 	rsb	r3, r3, #7
 8002462:	2b04      	cmp	r3, #4
 8002464:	bf28      	it	cs
 8002466:	2304      	movcs	r3, #4
 8002468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	3304      	adds	r3, #4
 800246e:	2b06      	cmp	r3, #6
 8002470:	d902      	bls.n	8002478 <NVIC_EncodePriority+0x30>
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	3b03      	subs	r3, #3
 8002476:	e000      	b.n	800247a <NVIC_EncodePriority+0x32>
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800247c:	f04f 32ff 	mov.w	r2, #4294967295
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43da      	mvns	r2, r3
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	401a      	ands	r2, r3
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002490:	f04f 31ff 	mov.w	r1, #4294967295
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	fa01 f303 	lsl.w	r3, r1, r3
 800249a:	43d9      	mvns	r1, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a0:	4313      	orrs	r3, r2
         );
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3724      	adds	r7, #36	; 0x24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
	...

080024b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024c0:	d301      	bcc.n	80024c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024c2:	2301      	movs	r3, #1
 80024c4:	e00f      	b.n	80024e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024c6:	4a0a      	ldr	r2, [pc, #40]	; (80024f0 <SysTick_Config+0x40>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ce:	210f      	movs	r1, #15
 80024d0:	f04f 30ff 	mov.w	r0, #4294967295
 80024d4:	f7ff ff8e 	bl	80023f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024d8:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <SysTick_Config+0x40>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024de:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <SysTick_Config+0x40>)
 80024e0:	2207      	movs	r2, #7
 80024e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	e000e010 	.word	0xe000e010

080024f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff ff29 	bl	8002354 <__NVIC_SetPriorityGrouping>
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800250a:	b580      	push	{r7, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
 8002510:	4603      	mov	r3, r0
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
 8002516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800251c:	f7ff ff3e 	bl	800239c <__NVIC_GetPriorityGrouping>
 8002520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	68b9      	ldr	r1, [r7, #8]
 8002526:	6978      	ldr	r0, [r7, #20]
 8002528:	f7ff ff8e 	bl	8002448 <NVIC_EncodePriority>
 800252c:	4602      	mov	r2, r0
 800252e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002532:	4611      	mov	r1, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff ff5d 	bl	80023f4 <__NVIC_SetPriority>
}
 800253a:	bf00      	nop
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b082      	sub	sp, #8
 8002546:	af00      	add	r7, sp, #0
 8002548:	4603      	mov	r3, r0
 800254a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800254c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff ff31 	bl	80023b8 <__NVIC_EnableIRQ>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b082      	sub	sp, #8
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7ff ffa2 	bl	80024b0 <SysTick_Config>
 800256c:	4603      	mov	r3, r0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
	...

08002578 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b04      	cmp	r3, #4
 8002584:	d106      	bne.n	8002594 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a08      	ldr	r2, [pc, #32]	; (80025ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800258c:	f043 0304 	orr.w	r3, r3, #4
 8002590:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002592:	e005      	b.n	80025a0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002594:	4b05      	ldr	r3, [pc, #20]	; (80025ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a04      	ldr	r2, [pc, #16]	; (80025ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800259a:	f023 0304 	bic.w	r3, r3, #4
 800259e:	6013      	str	r3, [r2, #0]
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000e010 	.word	0xe000e010

080025b0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80025b4:	f7fe ff44 	bl	8001440 <HAL_SYSTICK_Callback>
}
 80025b8:	bf00      	nop
 80025ba:	bd80      	pop	{r7, pc}

080025bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025bc:	b480      	push	{r7}
 80025be:	b089      	sub	sp, #36	; 0x24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	61fb      	str	r3, [r7, #28]
 80025d6:	e165      	b.n	80028a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025d8:	2201      	movs	r2, #1
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	f040 8154 	bne.w	800289e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f003 0303 	and.w	r3, r3, #3
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d005      	beq.n	800260e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800260a:	2b02      	cmp	r3, #2
 800260c:	d130      	bne.n	8002670 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	2203      	movs	r2, #3
 800261a:	fa02 f303 	lsl.w	r3, r2, r3
 800261e:	43db      	mvns	r3, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4013      	ands	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4313      	orrs	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002644:	2201      	movs	r2, #1
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	43db      	mvns	r3, r3
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4013      	ands	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	091b      	lsrs	r3, r3, #4
 800265a:	f003 0201 	and.w	r2, r3, #1
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4313      	orrs	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 0303 	and.w	r3, r3, #3
 8002678:	2b03      	cmp	r3, #3
 800267a:	d017      	beq.n	80026ac <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	2203      	movs	r2, #3
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43db      	mvns	r3, r3
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	4013      	ands	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 0303 	and.w	r3, r3, #3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d123      	bne.n	8002700 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	08da      	lsrs	r2, r3, #3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	3208      	adds	r2, #8
 80026c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	220f      	movs	r2, #15
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4013      	ands	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	691a      	ldr	r2, [r3, #16]
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	08da      	lsrs	r2, r3, #3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	3208      	adds	r2, #8
 80026fa:	69b9      	ldr	r1, [r7, #24]
 80026fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	2203      	movs	r2, #3
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43db      	mvns	r3, r3
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4013      	ands	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f003 0203 	and.w	r2, r3, #3
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4313      	orrs	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 80ae 	beq.w	800289e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	4b5d      	ldr	r3, [pc, #372]	; (80028bc <HAL_GPIO_Init+0x300>)
 8002748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800274a:	4a5c      	ldr	r2, [pc, #368]	; (80028bc <HAL_GPIO_Init+0x300>)
 800274c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002750:	6453      	str	r3, [r2, #68]	; 0x44
 8002752:	4b5a      	ldr	r3, [pc, #360]	; (80028bc <HAL_GPIO_Init+0x300>)
 8002754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002756:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800275e:	4a58      	ldr	r2, [pc, #352]	; (80028c0 <HAL_GPIO_Init+0x304>)
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	089b      	lsrs	r3, r3, #2
 8002764:	3302      	adds	r3, #2
 8002766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800276a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	220f      	movs	r2, #15
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	43db      	mvns	r3, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4013      	ands	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a4f      	ldr	r2, [pc, #316]	; (80028c4 <HAL_GPIO_Init+0x308>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d025      	beq.n	80027d6 <HAL_GPIO_Init+0x21a>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a4e      	ldr	r2, [pc, #312]	; (80028c8 <HAL_GPIO_Init+0x30c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d01f      	beq.n	80027d2 <HAL_GPIO_Init+0x216>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a4d      	ldr	r2, [pc, #308]	; (80028cc <HAL_GPIO_Init+0x310>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d019      	beq.n	80027ce <HAL_GPIO_Init+0x212>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a4c      	ldr	r2, [pc, #304]	; (80028d0 <HAL_GPIO_Init+0x314>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d013      	beq.n	80027ca <HAL_GPIO_Init+0x20e>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a4b      	ldr	r2, [pc, #300]	; (80028d4 <HAL_GPIO_Init+0x318>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d00d      	beq.n	80027c6 <HAL_GPIO_Init+0x20a>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a4a      	ldr	r2, [pc, #296]	; (80028d8 <HAL_GPIO_Init+0x31c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d007      	beq.n	80027c2 <HAL_GPIO_Init+0x206>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a49      	ldr	r2, [pc, #292]	; (80028dc <HAL_GPIO_Init+0x320>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d101      	bne.n	80027be <HAL_GPIO_Init+0x202>
 80027ba:	2306      	movs	r3, #6
 80027bc:	e00c      	b.n	80027d8 <HAL_GPIO_Init+0x21c>
 80027be:	2307      	movs	r3, #7
 80027c0:	e00a      	b.n	80027d8 <HAL_GPIO_Init+0x21c>
 80027c2:	2305      	movs	r3, #5
 80027c4:	e008      	b.n	80027d8 <HAL_GPIO_Init+0x21c>
 80027c6:	2304      	movs	r3, #4
 80027c8:	e006      	b.n	80027d8 <HAL_GPIO_Init+0x21c>
 80027ca:	2303      	movs	r3, #3
 80027cc:	e004      	b.n	80027d8 <HAL_GPIO_Init+0x21c>
 80027ce:	2302      	movs	r3, #2
 80027d0:	e002      	b.n	80027d8 <HAL_GPIO_Init+0x21c>
 80027d2:	2301      	movs	r3, #1
 80027d4:	e000      	b.n	80027d8 <HAL_GPIO_Init+0x21c>
 80027d6:	2300      	movs	r3, #0
 80027d8:	69fa      	ldr	r2, [r7, #28]
 80027da:	f002 0203 	and.w	r2, r2, #3
 80027de:	0092      	lsls	r2, r2, #2
 80027e0:	4093      	lsls	r3, r2
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027e8:	4935      	ldr	r1, [pc, #212]	; (80028c0 <HAL_GPIO_Init+0x304>)
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	089b      	lsrs	r3, r3, #2
 80027ee:	3302      	adds	r3, #2
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027f6:	4b3a      	ldr	r3, [pc, #232]	; (80028e0 <HAL_GPIO_Init+0x324>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	43db      	mvns	r3, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4013      	ands	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800281a:	4a31      	ldr	r2, [pc, #196]	; (80028e0 <HAL_GPIO_Init+0x324>)
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002820:	4b2f      	ldr	r3, [pc, #188]	; (80028e0 <HAL_GPIO_Init+0x324>)
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	4313      	orrs	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002844:	4a26      	ldr	r2, [pc, #152]	; (80028e0 <HAL_GPIO_Init+0x324>)
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800284a:	4b25      	ldr	r3, [pc, #148]	; (80028e0 <HAL_GPIO_Init+0x324>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	43db      	mvns	r3, r3
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	4013      	ands	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	4313      	orrs	r3, r2
 800286c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800286e:	4a1c      	ldr	r2, [pc, #112]	; (80028e0 <HAL_GPIO_Init+0x324>)
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002874:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <HAL_GPIO_Init+0x324>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	43db      	mvns	r3, r3
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d003      	beq.n	8002898 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002898:	4a11      	ldr	r2, [pc, #68]	; (80028e0 <HAL_GPIO_Init+0x324>)
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	3301      	adds	r3, #1
 80028a2:	61fb      	str	r3, [r7, #28]
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	2b0f      	cmp	r3, #15
 80028a8:	f67f ae96 	bls.w	80025d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028ac:	bf00      	nop
 80028ae:	bf00      	nop
 80028b0:	3724      	adds	r7, #36	; 0x24
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40023800 	.word	0x40023800
 80028c0:	40013800 	.word	0x40013800
 80028c4:	40020000 	.word	0x40020000
 80028c8:	40020400 	.word	0x40020400
 80028cc:	40020800 	.word	0x40020800
 80028d0:	40020c00 	.word	0x40020c00
 80028d4:	40021000 	.word	0x40021000
 80028d8:	40021400 	.word	0x40021400
 80028dc:	40021800 	.word	0x40021800
 80028e0:	40013c00 	.word	0x40013c00

080028e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	460b      	mov	r3, r1
 80028ee:	807b      	strh	r3, [r7, #2]
 80028f0:	4613      	mov	r3, r2
 80028f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028f4:	787b      	ldrb	r3, [r7, #1]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028fa:	887a      	ldrh	r2, [r7, #2]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002900:	e003      	b.n	800290a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002902:	887b      	ldrh	r3, [r7, #2]
 8002904:	041a      	lsls	r2, r3, #16
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	619a      	str	r2, [r3, #24]
}
 800290a:	bf00      	nop
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
	...

08002918 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002922:	4b08      	ldr	r3, [pc, #32]	; (8002944 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002924:	695a      	ldr	r2, [r3, #20]
 8002926:	88fb      	ldrh	r3, [r7, #6]
 8002928:	4013      	ands	r3, r2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d006      	beq.n	800293c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800292e:	4a05      	ldr	r2, [pc, #20]	; (8002944 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002930:	88fb      	ldrh	r3, [r7, #6]
 8002932:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002934:	88fb      	ldrh	r3, [r7, #6]
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f806 	bl	8002948 <HAL_GPIO_EXTI_Callback>
  }
}
 800293c:	bf00      	nop
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40013c00 	.word	0x40013c00

08002948 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
	...

08002960 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e0cc      	b.n	8002b0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002974:	4b68      	ldr	r3, [pc, #416]	; (8002b18 <HAL_RCC_ClockConfig+0x1b8>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 030f 	and.w	r3, r3, #15
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	429a      	cmp	r2, r3
 8002980:	d90c      	bls.n	800299c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002982:	4b65      	ldr	r3, [pc, #404]	; (8002b18 <HAL_RCC_ClockConfig+0x1b8>)
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800298a:	4b63      	ldr	r3, [pc, #396]	; (8002b18 <HAL_RCC_ClockConfig+0x1b8>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	429a      	cmp	r2, r3
 8002996:	d001      	beq.n	800299c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e0b8      	b.n	8002b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d020      	beq.n	80029ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0304 	and.w	r3, r3, #4
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029b4:	4b59      	ldr	r3, [pc, #356]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	4a58      	ldr	r2, [pc, #352]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 80029ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d005      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029cc:	4b53      	ldr	r3, [pc, #332]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	4a52      	ldr	r2, [pc, #328]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 80029d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029d8:	4b50      	ldr	r3, [pc, #320]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	494d      	ldr	r1, [pc, #308]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d044      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d107      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fe:	4b47      	ldr	r3, [pc, #284]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d119      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e07f      	b.n	8002b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d003      	beq.n	8002a1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a1a:	2b03      	cmp	r3, #3
 8002a1c:	d107      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a1e:	4b3f      	ldr	r3, [pc, #252]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d109      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e06f      	b.n	8002b0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a2e:	4b3b      	ldr	r3, [pc, #236]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e067      	b.n	8002b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a3e:	4b37      	ldr	r3, [pc, #220]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f023 0203 	bic.w	r2, r3, #3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	4934      	ldr	r1, [pc, #208]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a50:	f7ff fc50 	bl	80022f4 <HAL_GetTick>
 8002a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a56:	e00a      	b.n	8002a6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a58:	f7ff fc4c 	bl	80022f4 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e04f      	b.n	8002b0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a6e:	4b2b      	ldr	r3, [pc, #172]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 020c 	and.w	r2, r3, #12
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d1eb      	bne.n	8002a58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a80:	4b25      	ldr	r3, [pc, #148]	; (8002b18 <HAL_RCC_ClockConfig+0x1b8>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 030f 	and.w	r3, r3, #15
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d20c      	bcs.n	8002aa8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a8e:	4b22      	ldr	r3, [pc, #136]	; (8002b18 <HAL_RCC_ClockConfig+0x1b8>)
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	b2d2      	uxtb	r2, r2
 8002a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a96:	4b20      	ldr	r3, [pc, #128]	; (8002b18 <HAL_RCC_ClockConfig+0x1b8>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 030f 	and.w	r3, r3, #15
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d001      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e032      	b.n	8002b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d008      	beq.n	8002ac6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ab4:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	4916      	ldr	r1, [pc, #88]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d009      	beq.n	8002ae6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ad2:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	490e      	ldr	r1, [pc, #56]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ae6:	f000 f8bd 	bl	8002c64 <HAL_RCC_GetSysClockFreq>
 8002aea:	4602      	mov	r2, r0
 8002aec:	4b0b      	ldr	r3, [pc, #44]	; (8002b1c <HAL_RCC_ClockConfig+0x1bc>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	091b      	lsrs	r3, r3, #4
 8002af2:	f003 030f 	and.w	r3, r3, #15
 8002af6:	490a      	ldr	r1, [pc, #40]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 8002af8:	5ccb      	ldrb	r3, [r1, r3]
 8002afa:	fa22 f303 	lsr.w	r3, r2, r3
 8002afe:	4a09      	ldr	r2, [pc, #36]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002b00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002b02:	4b09      	ldr	r3, [pc, #36]	; (8002b28 <HAL_RCC_ClockConfig+0x1c8>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff fbb0 	bl	800226c <HAL_InitTick>

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40023c00 	.word	0x40023c00
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	08007e18 	.word	0x08007e18
 8002b24:	20000014 	.word	0x20000014
 8002b28:	20000018 	.word	0x20000018

08002b2c <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b08c      	sub	sp, #48	; 0x30
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d129      	bne.n	8002b92 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
 8002b42:	4b2b      	ldr	r3, [pc, #172]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	4a2a      	ldr	r2, [pc, #168]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002b48:	f043 0301 	orr.w	r3, r3, #1
 8002b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4e:	4b28      	ldr	r3, [pc, #160]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	61bb      	str	r3, [r7, #24]
 8002b58:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8002b5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b60:	2302      	movs	r3, #2
 8002b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b64:	2303      	movs	r3, #3
 8002b66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002b70:	f107 031c 	add.w	r3, r7, #28
 8002b74:	4619      	mov	r1, r3
 8002b76:	481f      	ldr	r0, [pc, #124]	; (8002bf4 <HAL_RCC_MCOConfig+0xc8>)
 8002b78:	f7ff fd20 	bl	80025bc <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8002b7c:	4b1c      	ldr	r3, [pc, #112]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8002b84:	68b9      	ldr	r1, [r7, #8]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	430b      	orrs	r3, r1
 8002b8a:	4919      	ldr	r1, [pc, #100]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8002b90:	e029      	b.n	8002be6 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	4b16      	ldr	r3, [pc, #88]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a15      	ldr	r2, [pc, #84]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002b9c:	f043 0304 	orr.w	r3, r3, #4
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b13      	ldr	r3, [pc, #76]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	617b      	str	r3, [r7, #20]
 8002bac:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8002bae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002bc4:	f107 031c 	add.w	r3, r7, #28
 8002bc8:	4619      	mov	r1, r3
 8002bca:	480b      	ldr	r0, [pc, #44]	; (8002bf8 <HAL_RCC_MCOConfig+0xcc>)
 8002bcc:	f7ff fcf6 	bl	80025bc <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8002bd0:	4b07      	ldr	r3, [pc, #28]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	00d9      	lsls	r1, r3, #3
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	430b      	orrs	r3, r1
 8002be0:	4903      	ldr	r1, [pc, #12]	; (8002bf0 <HAL_RCC_MCOConfig+0xc4>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	608b      	str	r3, [r1, #8]
}
 8002be6:	bf00      	nop
 8002be8:	3730      	adds	r7, #48	; 0x30
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	40020000 	.word	0x40020000
 8002bf8:	40020800 	.word	0x40020800

08002bfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c00:	4b03      	ldr	r3, [pc, #12]	; (8002c10 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c02:	681b      	ldr	r3, [r3, #0]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	20000014 	.word	0x20000014

08002c14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c18:	f7ff fff0 	bl	8002bfc <HAL_RCC_GetHCLKFreq>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	0a9b      	lsrs	r3, r3, #10
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	4903      	ldr	r1, [pc, #12]	; (8002c38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c2a:	5ccb      	ldrb	r3, [r1, r3]
 8002c2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40023800 	.word	0x40023800
 8002c38:	08007e28 	.word	0x08007e28

08002c3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c40:	f7ff ffdc 	bl	8002bfc <HAL_RCC_GetHCLKFreq>
 8002c44:	4602      	mov	r2, r0
 8002c46:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	0b5b      	lsrs	r3, r3, #13
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	4903      	ldr	r1, [pc, #12]	; (8002c60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c52:	5ccb      	ldrb	r3, [r1, r3]
 8002c54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	08007e28 	.word	0x08007e28

08002c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c68:	b0ae      	sub	sp, #184	; 0xb8
 8002c6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002c72:	2300      	movs	r3, #0
 8002c74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002c84:	2300      	movs	r3, #0
 8002c86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c8a:	4bcb      	ldr	r3, [pc, #812]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 030c 	and.w	r3, r3, #12
 8002c92:	2b0c      	cmp	r3, #12
 8002c94:	f200 8206 	bhi.w	80030a4 <HAL_RCC_GetSysClockFreq+0x440>
 8002c98:	a201      	add	r2, pc, #4	; (adr r2, 8002ca0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9e:	bf00      	nop
 8002ca0:	08002cd5 	.word	0x08002cd5
 8002ca4:	080030a5 	.word	0x080030a5
 8002ca8:	080030a5 	.word	0x080030a5
 8002cac:	080030a5 	.word	0x080030a5
 8002cb0:	08002cdd 	.word	0x08002cdd
 8002cb4:	080030a5 	.word	0x080030a5
 8002cb8:	080030a5 	.word	0x080030a5
 8002cbc:	080030a5 	.word	0x080030a5
 8002cc0:	08002ce5 	.word	0x08002ce5
 8002cc4:	080030a5 	.word	0x080030a5
 8002cc8:	080030a5 	.word	0x080030a5
 8002ccc:	080030a5 	.word	0x080030a5
 8002cd0:	08002ed5 	.word	0x08002ed5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cd4:	4bb9      	ldr	r3, [pc, #740]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x358>)
 8002cd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002cda:	e1e7      	b.n	80030ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cdc:	4bb8      	ldr	r3, [pc, #736]	; (8002fc0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002cde:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002ce2:	e1e3      	b.n	80030ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ce4:	4bb4      	ldr	r3, [pc, #720]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cf0:	4bb1      	ldr	r3, [pc, #708]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d071      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfc:	4bae      	ldr	r3, [pc, #696]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	2200      	movs	r2, #0
 8002d04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002d08:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002d0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d14:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002d1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002d22:	4622      	mov	r2, r4
 8002d24:	462b      	mov	r3, r5
 8002d26:	f04f 0000 	mov.w	r0, #0
 8002d2a:	f04f 0100 	mov.w	r1, #0
 8002d2e:	0159      	lsls	r1, r3, #5
 8002d30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d34:	0150      	lsls	r0, r2, #5
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4621      	mov	r1, r4
 8002d3c:	1a51      	subs	r1, r2, r1
 8002d3e:	6439      	str	r1, [r7, #64]	; 0x40
 8002d40:	4629      	mov	r1, r5
 8002d42:	eb63 0301 	sbc.w	r3, r3, r1
 8002d46:	647b      	str	r3, [r7, #68]	; 0x44
 8002d48:	f04f 0200 	mov.w	r2, #0
 8002d4c:	f04f 0300 	mov.w	r3, #0
 8002d50:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002d54:	4649      	mov	r1, r9
 8002d56:	018b      	lsls	r3, r1, #6
 8002d58:	4641      	mov	r1, r8
 8002d5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d5e:	4641      	mov	r1, r8
 8002d60:	018a      	lsls	r2, r1, #6
 8002d62:	4641      	mov	r1, r8
 8002d64:	1a51      	subs	r1, r2, r1
 8002d66:	63b9      	str	r1, [r7, #56]	; 0x38
 8002d68:	4649      	mov	r1, r9
 8002d6a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d70:	f04f 0200 	mov.w	r2, #0
 8002d74:	f04f 0300 	mov.w	r3, #0
 8002d78:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002d7c:	4649      	mov	r1, r9
 8002d7e:	00cb      	lsls	r3, r1, #3
 8002d80:	4641      	mov	r1, r8
 8002d82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d86:	4641      	mov	r1, r8
 8002d88:	00ca      	lsls	r2, r1, #3
 8002d8a:	4610      	mov	r0, r2
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4603      	mov	r3, r0
 8002d90:	4622      	mov	r2, r4
 8002d92:	189b      	adds	r3, r3, r2
 8002d94:	633b      	str	r3, [r7, #48]	; 0x30
 8002d96:	462b      	mov	r3, r5
 8002d98:	460a      	mov	r2, r1
 8002d9a:	eb42 0303 	adc.w	r3, r2, r3
 8002d9e:	637b      	str	r3, [r7, #52]	; 0x34
 8002da0:	f04f 0200 	mov.w	r2, #0
 8002da4:	f04f 0300 	mov.w	r3, #0
 8002da8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002dac:	4629      	mov	r1, r5
 8002dae:	024b      	lsls	r3, r1, #9
 8002db0:	4621      	mov	r1, r4
 8002db2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002db6:	4621      	mov	r1, r4
 8002db8:	024a      	lsls	r2, r1, #9
 8002dba:	4610      	mov	r0, r2
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002dc8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002dcc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002dd0:	f7fd ff2a 	bl	8000c28 <__aeabi_uldivmod>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	4613      	mov	r3, r2
 8002dda:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002dde:	e067      	b.n	8002eb0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de0:	4b75      	ldr	r3, [pc, #468]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	099b      	lsrs	r3, r3, #6
 8002de6:	2200      	movs	r2, #0
 8002de8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002dec:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002df0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002df8:	67bb      	str	r3, [r7, #120]	; 0x78
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002dfe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002e02:	4622      	mov	r2, r4
 8002e04:	462b      	mov	r3, r5
 8002e06:	f04f 0000 	mov.w	r0, #0
 8002e0a:	f04f 0100 	mov.w	r1, #0
 8002e0e:	0159      	lsls	r1, r3, #5
 8002e10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e14:	0150      	lsls	r0, r2, #5
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	4621      	mov	r1, r4
 8002e1c:	1a51      	subs	r1, r2, r1
 8002e1e:	62b9      	str	r1, [r7, #40]	; 0x28
 8002e20:	4629      	mov	r1, r5
 8002e22:	eb63 0301 	sbc.w	r3, r3, r1
 8002e26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	f04f 0300 	mov.w	r3, #0
 8002e30:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002e34:	4649      	mov	r1, r9
 8002e36:	018b      	lsls	r3, r1, #6
 8002e38:	4641      	mov	r1, r8
 8002e3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e3e:	4641      	mov	r1, r8
 8002e40:	018a      	lsls	r2, r1, #6
 8002e42:	4641      	mov	r1, r8
 8002e44:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e48:	4649      	mov	r1, r9
 8002e4a:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e4e:	f04f 0200 	mov.w	r2, #0
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e5a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e5e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e62:	4692      	mov	sl, r2
 8002e64:	469b      	mov	fp, r3
 8002e66:	4623      	mov	r3, r4
 8002e68:	eb1a 0303 	adds.w	r3, sl, r3
 8002e6c:	623b      	str	r3, [r7, #32]
 8002e6e:	462b      	mov	r3, r5
 8002e70:	eb4b 0303 	adc.w	r3, fp, r3
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
 8002e76:	f04f 0200 	mov.w	r2, #0
 8002e7a:	f04f 0300 	mov.w	r3, #0
 8002e7e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002e82:	4629      	mov	r1, r5
 8002e84:	028b      	lsls	r3, r1, #10
 8002e86:	4621      	mov	r1, r4
 8002e88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e8c:	4621      	mov	r1, r4
 8002e8e:	028a      	lsls	r2, r1, #10
 8002e90:	4610      	mov	r0, r2
 8002e92:	4619      	mov	r1, r3
 8002e94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e98:	2200      	movs	r2, #0
 8002e9a:	673b      	str	r3, [r7, #112]	; 0x70
 8002e9c:	677a      	str	r2, [r7, #116]	; 0x74
 8002e9e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002ea2:	f7fd fec1 	bl	8000c28 <__aeabi_uldivmod>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4613      	mov	r3, r2
 8002eac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002eb0:	4b41      	ldr	r3, [pc, #260]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	0c1b      	lsrs	r3, r3, #16
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	3301      	adds	r3, #1
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002ec2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002ec6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ece:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002ed2:	e0eb      	b.n	80030ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ed4:	4b38      	ldr	r3, [pc, #224]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002edc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ee0:	4b35      	ldr	r3, [pc, #212]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d06b      	beq.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eec:	4b32      	ldr	r3, [pc, #200]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	099b      	lsrs	r3, r3, #6
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	66bb      	str	r3, [r7, #104]	; 0x68
 8002ef6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002ef8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002efe:	663b      	str	r3, [r7, #96]	; 0x60
 8002f00:	2300      	movs	r3, #0
 8002f02:	667b      	str	r3, [r7, #100]	; 0x64
 8002f04:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002f08:	4622      	mov	r2, r4
 8002f0a:	462b      	mov	r3, r5
 8002f0c:	f04f 0000 	mov.w	r0, #0
 8002f10:	f04f 0100 	mov.w	r1, #0
 8002f14:	0159      	lsls	r1, r3, #5
 8002f16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f1a:	0150      	lsls	r0, r2, #5
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	4621      	mov	r1, r4
 8002f22:	1a51      	subs	r1, r2, r1
 8002f24:	61b9      	str	r1, [r7, #24]
 8002f26:	4629      	mov	r1, r5
 8002f28:	eb63 0301 	sbc.w	r3, r3, r1
 8002f2c:	61fb      	str	r3, [r7, #28]
 8002f2e:	f04f 0200 	mov.w	r2, #0
 8002f32:	f04f 0300 	mov.w	r3, #0
 8002f36:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002f3a:	4659      	mov	r1, fp
 8002f3c:	018b      	lsls	r3, r1, #6
 8002f3e:	4651      	mov	r1, sl
 8002f40:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f44:	4651      	mov	r1, sl
 8002f46:	018a      	lsls	r2, r1, #6
 8002f48:	4651      	mov	r1, sl
 8002f4a:	ebb2 0801 	subs.w	r8, r2, r1
 8002f4e:	4659      	mov	r1, fp
 8002f50:	eb63 0901 	sbc.w	r9, r3, r1
 8002f54:	f04f 0200 	mov.w	r2, #0
 8002f58:	f04f 0300 	mov.w	r3, #0
 8002f5c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f60:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f64:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f68:	4690      	mov	r8, r2
 8002f6a:	4699      	mov	r9, r3
 8002f6c:	4623      	mov	r3, r4
 8002f6e:	eb18 0303 	adds.w	r3, r8, r3
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	462b      	mov	r3, r5
 8002f76:	eb49 0303 	adc.w	r3, r9, r3
 8002f7a:	617b      	str	r3, [r7, #20]
 8002f7c:	f04f 0200 	mov.w	r2, #0
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002f88:	4629      	mov	r1, r5
 8002f8a:	024b      	lsls	r3, r1, #9
 8002f8c:	4621      	mov	r1, r4
 8002f8e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f92:	4621      	mov	r1, r4
 8002f94:	024a      	lsls	r2, r1, #9
 8002f96:	4610      	mov	r0, r2
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	65bb      	str	r3, [r7, #88]	; 0x58
 8002fa2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002fa4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002fa8:	f7fd fe3e 	bl	8000c28 <__aeabi_uldivmod>
 8002fac:	4602      	mov	r2, r0
 8002fae:	460b      	mov	r3, r1
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002fb6:	e065      	b.n	8003084 <HAL_RCC_GetSysClockFreq+0x420>
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	00f42400 	.word	0x00f42400
 8002fc0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fc4:	4b3d      	ldr	r3, [pc, #244]	; (80030bc <HAL_RCC_GetSysClockFreq+0x458>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	099b      	lsrs	r3, r3, #6
 8002fca:	2200      	movs	r2, #0
 8002fcc:	4618      	mov	r0, r3
 8002fce:	4611      	mov	r1, r2
 8002fd0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fd4:	653b      	str	r3, [r7, #80]	; 0x50
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	657b      	str	r3, [r7, #84]	; 0x54
 8002fda:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002fde:	4642      	mov	r2, r8
 8002fe0:	464b      	mov	r3, r9
 8002fe2:	f04f 0000 	mov.w	r0, #0
 8002fe6:	f04f 0100 	mov.w	r1, #0
 8002fea:	0159      	lsls	r1, r3, #5
 8002fec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ff0:	0150      	lsls	r0, r2, #5
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	4641      	mov	r1, r8
 8002ff8:	1a51      	subs	r1, r2, r1
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	4649      	mov	r1, r9
 8002ffe:	eb63 0301 	sbc.w	r3, r3, r1
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003010:	4659      	mov	r1, fp
 8003012:	018b      	lsls	r3, r1, #6
 8003014:	4651      	mov	r1, sl
 8003016:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800301a:	4651      	mov	r1, sl
 800301c:	018a      	lsls	r2, r1, #6
 800301e:	4651      	mov	r1, sl
 8003020:	1a54      	subs	r4, r2, r1
 8003022:	4659      	mov	r1, fp
 8003024:	eb63 0501 	sbc.w	r5, r3, r1
 8003028:	f04f 0200 	mov.w	r2, #0
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	00eb      	lsls	r3, r5, #3
 8003032:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003036:	00e2      	lsls	r2, r4, #3
 8003038:	4614      	mov	r4, r2
 800303a:	461d      	mov	r5, r3
 800303c:	4643      	mov	r3, r8
 800303e:	18e3      	adds	r3, r4, r3
 8003040:	603b      	str	r3, [r7, #0]
 8003042:	464b      	mov	r3, r9
 8003044:	eb45 0303 	adc.w	r3, r5, r3
 8003048:	607b      	str	r3, [r7, #4]
 800304a:	f04f 0200 	mov.w	r2, #0
 800304e:	f04f 0300 	mov.w	r3, #0
 8003052:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003056:	4629      	mov	r1, r5
 8003058:	028b      	lsls	r3, r1, #10
 800305a:	4621      	mov	r1, r4
 800305c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003060:	4621      	mov	r1, r4
 8003062:	028a      	lsls	r2, r1, #10
 8003064:	4610      	mov	r0, r2
 8003066:	4619      	mov	r1, r3
 8003068:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800306c:	2200      	movs	r2, #0
 800306e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003070:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003072:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003076:	f7fd fdd7 	bl	8000c28 <__aeabi_uldivmod>
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	4613      	mov	r3, r2
 8003080:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003084:	4b0d      	ldr	r3, [pc, #52]	; (80030bc <HAL_RCC_GetSysClockFreq+0x458>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	0f1b      	lsrs	r3, r3, #28
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003092:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003096:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800309a:	fbb2 f3f3 	udiv	r3, r2, r3
 800309e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80030a2:	e003      	b.n	80030ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030a4:	4b06      	ldr	r3, [pc, #24]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80030a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80030aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	37b8      	adds	r7, #184	; 0xb8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030ba:	bf00      	nop
 80030bc:	40023800 	.word	0x40023800
 80030c0:	00f42400 	.word	0x00f42400

080030c4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e28d      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	f000 8083 	beq.w	80031ea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80030e4:	4b94      	ldr	r3, [pc, #592]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 030c 	and.w	r3, r3, #12
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d019      	beq.n	8003124 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030f0:	4b91      	ldr	r3, [pc, #580]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80030f8:	2b08      	cmp	r3, #8
 80030fa:	d106      	bne.n	800310a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030fc:	4b8e      	ldr	r3, [pc, #568]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003104:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003108:	d00c      	beq.n	8003124 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800310a:	4b8b      	ldr	r3, [pc, #556]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003112:	2b0c      	cmp	r3, #12
 8003114:	d112      	bne.n	800313c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003116:	4b88      	ldr	r3, [pc, #544]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800311e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003122:	d10b      	bne.n	800313c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003124:	4b84      	ldr	r3, [pc, #528]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d05b      	beq.n	80031e8 <HAL_RCC_OscConfig+0x124>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d157      	bne.n	80031e8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e25a      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003144:	d106      	bne.n	8003154 <HAL_RCC_OscConfig+0x90>
 8003146:	4b7c      	ldr	r3, [pc, #496]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a7b      	ldr	r2, [pc, #492]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800314c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e01d      	b.n	8003190 <HAL_RCC_OscConfig+0xcc>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0xb4>
 800315e:	4b76      	ldr	r3, [pc, #472]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a75      	ldr	r2, [pc, #468]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003164:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	4b73      	ldr	r3, [pc, #460]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a72      	ldr	r2, [pc, #456]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0xcc>
 8003178:	4b6f      	ldr	r3, [pc, #444]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a6e      	ldr	r2, [pc, #440]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800317e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	4b6c      	ldr	r3, [pc, #432]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a6b      	ldr	r2, [pc, #428]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800318a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800318e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d013      	beq.n	80031c0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003198:	f7ff f8ac 	bl	80022f4 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031a0:	f7ff f8a8 	bl	80022f4 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	; 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e21f      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b2:	4b61      	ldr	r3, [pc, #388]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0f0      	beq.n	80031a0 <HAL_RCC_OscConfig+0xdc>
 80031be:	e014      	b.n	80031ea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c0:	f7ff f898 	bl	80022f4 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031c8:	f7ff f894 	bl	80022f4 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	; 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e20b      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031da:	4b57      	ldr	r3, [pc, #348]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0x104>
 80031e6:	e000      	b.n	80031ea <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d06f      	beq.n	80032d6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80031f6:	4b50      	ldr	r3, [pc, #320]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d017      	beq.n	8003232 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003202:	4b4d      	ldr	r3, [pc, #308]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800320a:	2b08      	cmp	r3, #8
 800320c:	d105      	bne.n	800321a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800320e:	4b4a      	ldr	r3, [pc, #296]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00b      	beq.n	8003232 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800321a:	4b47      	ldr	r3, [pc, #284]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003222:	2b0c      	cmp	r3, #12
 8003224:	d11c      	bne.n	8003260 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003226:	4b44      	ldr	r3, [pc, #272]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d116      	bne.n	8003260 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003232:	4b41      	ldr	r3, [pc, #260]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d005      	beq.n	800324a <HAL_RCC_OscConfig+0x186>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d001      	beq.n	800324a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e1d3      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324a:	4b3b      	ldr	r3, [pc, #236]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	4937      	ldr	r1, [pc, #220]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800325a:	4313      	orrs	r3, r2
 800325c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800325e:	e03a      	b.n	80032d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d020      	beq.n	80032aa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003268:	4b34      	ldr	r3, [pc, #208]	; (800333c <HAL_RCC_OscConfig+0x278>)
 800326a:	2201      	movs	r2, #1
 800326c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326e:	f7ff f841 	bl	80022f4 <HAL_GetTick>
 8003272:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003274:	e008      	b.n	8003288 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003276:	f7ff f83d 	bl	80022f4 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d901      	bls.n	8003288 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e1b4      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003288:	4b2b      	ldr	r3, [pc, #172]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0f0      	beq.n	8003276 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003294:	4b28      	ldr	r3, [pc, #160]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	4925      	ldr	r1, [pc, #148]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	600b      	str	r3, [r1, #0]
 80032a8:	e015      	b.n	80032d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032aa:	4b24      	ldr	r3, [pc, #144]	; (800333c <HAL_RCC_OscConfig+0x278>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b0:	f7ff f820 	bl	80022f4 <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032b8:	f7ff f81c 	bl	80022f4 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e193      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ca:	4b1b      	ldr	r3, [pc, #108]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f0      	bne.n	80032b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d036      	beq.n	8003350 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d016      	beq.n	8003318 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ea:	4b15      	ldr	r3, [pc, #84]	; (8003340 <HAL_RCC_OscConfig+0x27c>)
 80032ec:	2201      	movs	r2, #1
 80032ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f0:	f7ff f800 	bl	80022f4 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032f8:	f7fe fffc 	bl	80022f4 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e173      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800330a:	4b0b      	ldr	r3, [pc, #44]	; (8003338 <HAL_RCC_OscConfig+0x274>)
 800330c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d0f0      	beq.n	80032f8 <HAL_RCC_OscConfig+0x234>
 8003316:	e01b      	b.n	8003350 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003318:	4b09      	ldr	r3, [pc, #36]	; (8003340 <HAL_RCC_OscConfig+0x27c>)
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331e:	f7fe ffe9 	bl	80022f4 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003324:	e00e      	b.n	8003344 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003326:	f7fe ffe5 	bl	80022f4 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d907      	bls.n	8003344 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e15c      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
 8003338:	40023800 	.word	0x40023800
 800333c:	42470000 	.word	0x42470000
 8003340:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003344:	4b8a      	ldr	r3, [pc, #552]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003346:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1ea      	bne.n	8003326 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 8097 	beq.w	800348c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800335e:	2300      	movs	r3, #0
 8003360:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003362:	4b83      	ldr	r3, [pc, #524]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10f      	bne.n	800338e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	60bb      	str	r3, [r7, #8]
 8003372:	4b7f      	ldr	r3, [pc, #508]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	4a7e      	ldr	r2, [pc, #504]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800337c:	6413      	str	r3, [r2, #64]	; 0x40
 800337e:	4b7c      	ldr	r3, [pc, #496]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003386:	60bb      	str	r3, [r7, #8]
 8003388:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800338a:	2301      	movs	r3, #1
 800338c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800338e:	4b79      	ldr	r3, [pc, #484]	; (8003574 <HAL_RCC_OscConfig+0x4b0>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003396:	2b00      	cmp	r3, #0
 8003398:	d118      	bne.n	80033cc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800339a:	4b76      	ldr	r3, [pc, #472]	; (8003574 <HAL_RCC_OscConfig+0x4b0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a75      	ldr	r2, [pc, #468]	; (8003574 <HAL_RCC_OscConfig+0x4b0>)
 80033a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033a6:	f7fe ffa5 	bl	80022f4 <HAL_GetTick>
 80033aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ac:	e008      	b.n	80033c0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ae:	f7fe ffa1 	bl	80022f4 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e118      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c0:	4b6c      	ldr	r3, [pc, #432]	; (8003574 <HAL_RCC_OscConfig+0x4b0>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d0f0      	beq.n	80033ae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d106      	bne.n	80033e2 <HAL_RCC_OscConfig+0x31e>
 80033d4:	4b66      	ldr	r3, [pc, #408]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 80033d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d8:	4a65      	ldr	r2, [pc, #404]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 80033da:	f043 0301 	orr.w	r3, r3, #1
 80033de:	6713      	str	r3, [r2, #112]	; 0x70
 80033e0:	e01c      	b.n	800341c <HAL_RCC_OscConfig+0x358>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	2b05      	cmp	r3, #5
 80033e8:	d10c      	bne.n	8003404 <HAL_RCC_OscConfig+0x340>
 80033ea:	4b61      	ldr	r3, [pc, #388]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ee:	4a60      	ldr	r2, [pc, #384]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 80033f0:	f043 0304 	orr.w	r3, r3, #4
 80033f4:	6713      	str	r3, [r2, #112]	; 0x70
 80033f6:	4b5e      	ldr	r3, [pc, #376]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 80033f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fa:	4a5d      	ldr	r2, [pc, #372]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 80033fc:	f043 0301 	orr.w	r3, r3, #1
 8003400:	6713      	str	r3, [r2, #112]	; 0x70
 8003402:	e00b      	b.n	800341c <HAL_RCC_OscConfig+0x358>
 8003404:	4b5a      	ldr	r3, [pc, #360]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003408:	4a59      	ldr	r2, [pc, #356]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 800340a:	f023 0301 	bic.w	r3, r3, #1
 800340e:	6713      	str	r3, [r2, #112]	; 0x70
 8003410:	4b57      	ldr	r3, [pc, #348]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003414:	4a56      	ldr	r2, [pc, #344]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003416:	f023 0304 	bic.w	r3, r3, #4
 800341a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d015      	beq.n	8003450 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003424:	f7fe ff66 	bl	80022f4 <HAL_GetTick>
 8003428:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342a:	e00a      	b.n	8003442 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800342c:	f7fe ff62 	bl	80022f4 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	f241 3288 	movw	r2, #5000	; 0x1388
 800343a:	4293      	cmp	r3, r2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e0d7      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003442:	4b4b      	ldr	r3, [pc, #300]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0ee      	beq.n	800342c <HAL_RCC_OscConfig+0x368>
 800344e:	e014      	b.n	800347a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003450:	f7fe ff50 	bl	80022f4 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003456:	e00a      	b.n	800346e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003458:	f7fe ff4c 	bl	80022f4 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	f241 3288 	movw	r2, #5000	; 0x1388
 8003466:	4293      	cmp	r3, r2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e0c1      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800346e:	4b40      	ldr	r3, [pc, #256]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1ee      	bne.n	8003458 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800347a:	7dfb      	ldrb	r3, [r7, #23]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d105      	bne.n	800348c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003480:	4b3b      	ldr	r3, [pc, #236]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003484:	4a3a      	ldr	r2, [pc, #232]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003486:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800348a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 80ad 	beq.w	80035f0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003496:	4b36      	ldr	r3, [pc, #216]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 030c 	and.w	r3, r3, #12
 800349e:	2b08      	cmp	r3, #8
 80034a0:	d060      	beq.n	8003564 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d145      	bne.n	8003536 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034aa:	4b33      	ldr	r3, [pc, #204]	; (8003578 <HAL_RCC_OscConfig+0x4b4>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b0:	f7fe ff20 	bl	80022f4 <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034b8:	f7fe ff1c 	bl	80022f4 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e093      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ca:	4b29      	ldr	r3, [pc, #164]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1f0      	bne.n	80034b8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69da      	ldr	r2, [r3, #28]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a1b      	ldr	r3, [r3, #32]
 80034de:	431a      	orrs	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e4:	019b      	lsls	r3, r3, #6
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ec:	085b      	lsrs	r3, r3, #1
 80034ee:	3b01      	subs	r3, #1
 80034f0:	041b      	lsls	r3, r3, #16
 80034f2:	431a      	orrs	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f8:	061b      	lsls	r3, r3, #24
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003500:	071b      	lsls	r3, r3, #28
 8003502:	491b      	ldr	r1, [pc, #108]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003504:	4313      	orrs	r3, r2
 8003506:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003508:	4b1b      	ldr	r3, [pc, #108]	; (8003578 <HAL_RCC_OscConfig+0x4b4>)
 800350a:	2201      	movs	r2, #1
 800350c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800350e:	f7fe fef1 	bl	80022f4 <HAL_GetTick>
 8003512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003514:	e008      	b.n	8003528 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003516:	f7fe feed 	bl	80022f4 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d901      	bls.n	8003528 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e064      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003528:	4b11      	ldr	r3, [pc, #68]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d0f0      	beq.n	8003516 <HAL_RCC_OscConfig+0x452>
 8003534:	e05c      	b.n	80035f0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003536:	4b10      	ldr	r3, [pc, #64]	; (8003578 <HAL_RCC_OscConfig+0x4b4>)
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353c:	f7fe feda 	bl	80022f4 <HAL_GetTick>
 8003540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003542:	e008      	b.n	8003556 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003544:	f7fe fed6 	bl	80022f4 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b02      	cmp	r3, #2
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e04d      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003556:	4b06      	ldr	r3, [pc, #24]	; (8003570 <HAL_RCC_OscConfig+0x4ac>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1f0      	bne.n	8003544 <HAL_RCC_OscConfig+0x480>
 8003562:	e045      	b.n	80035f0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d107      	bne.n	800357c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e040      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
 8003570:	40023800 	.word	0x40023800
 8003574:	40007000 	.word	0x40007000
 8003578:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800357c:	4b1f      	ldr	r3, [pc, #124]	; (80035fc <HAL_RCC_OscConfig+0x538>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d030      	beq.n	80035ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003594:	429a      	cmp	r2, r3
 8003596:	d129      	bne.n	80035ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d122      	bne.n	80035ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035ac:	4013      	ands	r3, r2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d119      	bne.n	80035ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c2:	085b      	lsrs	r3, r3, #1
 80035c4:	3b01      	subs	r3, #1
 80035c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d10f      	bne.n	80035ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035d8:	429a      	cmp	r2, r3
 80035da:	d107      	bne.n	80035ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d001      	beq.n	80035f0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e000      	b.n	80035f2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40023800 	.word	0x40023800

08003600 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e041      	b.n	8003696 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d106      	bne.n	800362c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fe fbcc 	bl	8001dc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2202      	movs	r2, #2
 8003630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	3304      	adds	r3, #4
 800363c:	4619      	mov	r1, r3
 800363e:	4610      	mov	r0, r2
 8003640:	f000 fca8 	bl	8003f94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
	...

080036a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d109      	bne.n	80036c4 <HAL_TIM_PWM_Start+0x24>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	bf14      	ite	ne
 80036bc:	2301      	movne	r3, #1
 80036be:	2300      	moveq	r3, #0
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	e022      	b.n	800370a <HAL_TIM_PWM_Start+0x6a>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	d109      	bne.n	80036de <HAL_TIM_PWM_Start+0x3e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	bf14      	ite	ne
 80036d6:	2301      	movne	r3, #1
 80036d8:	2300      	moveq	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	e015      	b.n	800370a <HAL_TIM_PWM_Start+0x6a>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	2b08      	cmp	r3, #8
 80036e2:	d109      	bne.n	80036f8 <HAL_TIM_PWM_Start+0x58>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	bf14      	ite	ne
 80036f0:	2301      	movne	r3, #1
 80036f2:	2300      	moveq	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	e008      	b.n	800370a <HAL_TIM_PWM_Start+0x6a>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	bf14      	ite	ne
 8003704:	2301      	movne	r3, #1
 8003706:	2300      	moveq	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e07c      	b.n	800380c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d104      	bne.n	8003722 <HAL_TIM_PWM_Start+0x82>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2202      	movs	r2, #2
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003720:	e013      	b.n	800374a <HAL_TIM_PWM_Start+0xaa>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	2b04      	cmp	r3, #4
 8003726:	d104      	bne.n	8003732 <HAL_TIM_PWM_Start+0x92>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003730:	e00b      	b.n	800374a <HAL_TIM_PWM_Start+0xaa>
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	2b08      	cmp	r3, #8
 8003736:	d104      	bne.n	8003742 <HAL_TIM_PWM_Start+0xa2>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003740:	e003      	b.n	800374a <HAL_TIM_PWM_Start+0xaa>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2202      	movs	r2, #2
 8003746:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2201      	movs	r2, #1
 8003750:	6839      	ldr	r1, [r7, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f000 fe6e 	bl	8004434 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a2d      	ldr	r2, [pc, #180]	; (8003814 <HAL_TIM_PWM_Start+0x174>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d004      	beq.n	800376c <HAL_TIM_PWM_Start+0xcc>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a2c      	ldr	r2, [pc, #176]	; (8003818 <HAL_TIM_PWM_Start+0x178>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d101      	bne.n	8003770 <HAL_TIM_PWM_Start+0xd0>
 800376c:	2301      	movs	r3, #1
 800376e:	e000      	b.n	8003772 <HAL_TIM_PWM_Start+0xd2>
 8003770:	2300      	movs	r3, #0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d007      	beq.n	8003786 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003784:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a22      	ldr	r2, [pc, #136]	; (8003814 <HAL_TIM_PWM_Start+0x174>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d022      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x136>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003798:	d01d      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x136>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a1f      	ldr	r2, [pc, #124]	; (800381c <HAL_TIM_PWM_Start+0x17c>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d018      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x136>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a1d      	ldr	r2, [pc, #116]	; (8003820 <HAL_TIM_PWM_Start+0x180>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d013      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x136>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a1c      	ldr	r2, [pc, #112]	; (8003824 <HAL_TIM_PWM_Start+0x184>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d00e      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x136>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a16      	ldr	r2, [pc, #88]	; (8003818 <HAL_TIM_PWM_Start+0x178>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d009      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x136>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a18      	ldr	r2, [pc, #96]	; (8003828 <HAL_TIM_PWM_Start+0x188>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d004      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x136>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a16      	ldr	r2, [pc, #88]	; (800382c <HAL_TIM_PWM_Start+0x18c>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d111      	bne.n	80037fa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2b06      	cmp	r3, #6
 80037e6:	d010      	beq.n	800380a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f042 0201 	orr.w	r2, r2, #1
 80037f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f8:	e007      	b.n	800380a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f042 0201 	orr.w	r2, r2, #1
 8003808:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	40010000 	.word	0x40010000
 8003818:	40010400 	.word	0x40010400
 800381c:	40000400 	.word	0x40000400
 8003820:	40000800 	.word	0x40000800
 8003824:	40000c00 	.word	0x40000c00
 8003828:	40014000 	.word	0x40014000
 800382c:	40001800 	.word	0x40001800

08003830 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2200      	movs	r2, #0
 8003840:	6839      	ldr	r1, [r7, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f000 fdf6 	bl	8004434 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a2e      	ldr	r2, [pc, #184]	; (8003908 <HAL_TIM_PWM_Stop+0xd8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d004      	beq.n	800385c <HAL_TIM_PWM_Stop+0x2c>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a2d      	ldr	r2, [pc, #180]	; (800390c <HAL_TIM_PWM_Stop+0xdc>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d101      	bne.n	8003860 <HAL_TIM_PWM_Stop+0x30>
 800385c:	2301      	movs	r3, #1
 800385e:	e000      	b.n	8003862 <HAL_TIM_PWM_Stop+0x32>
 8003860:	2300      	movs	r3, #0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d017      	beq.n	8003896 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6a1a      	ldr	r2, [r3, #32]
 800386c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003870:	4013      	ands	r3, r2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10f      	bne.n	8003896 <HAL_TIM_PWM_Stop+0x66>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	6a1a      	ldr	r2, [r3, #32]
 800387c:	f240 4344 	movw	r3, #1092	; 0x444
 8003880:	4013      	ands	r3, r2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d107      	bne.n	8003896 <HAL_TIM_PWM_Stop+0x66>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003894:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6a1a      	ldr	r2, [r3, #32]
 800389c:	f241 1311 	movw	r3, #4369	; 0x1111
 80038a0:	4013      	ands	r3, r2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10f      	bne.n	80038c6 <HAL_TIM_PWM_Stop+0x96>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6a1a      	ldr	r2, [r3, #32]
 80038ac:	f240 4344 	movw	r3, #1092	; 0x444
 80038b0:	4013      	ands	r3, r2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d107      	bne.n	80038c6 <HAL_TIM_PWM_Stop+0x96>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0201 	bic.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d104      	bne.n	80038d6 <HAL_TIM_PWM_Stop+0xa6>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038d4:	e013      	b.n	80038fe <HAL_TIM_PWM_Stop+0xce>
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d104      	bne.n	80038e6 <HAL_TIM_PWM_Stop+0xb6>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038e4:	e00b      	b.n	80038fe <HAL_TIM_PWM_Stop+0xce>
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d104      	bne.n	80038f6 <HAL_TIM_PWM_Stop+0xc6>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038f4:	e003      	b.n	80038fe <HAL_TIM_PWM_Stop+0xce>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40010000 	.word	0x40010000
 800390c:	40010400 	.word	0x40010400

08003910 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e097      	b.n	8003a54 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	d106      	bne.n	800393e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f7fe fb25 	bl	8001f88 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2202      	movs	r2, #2
 8003942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	6812      	ldr	r2, [r2, #0]
 8003950:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003954:	f023 0307 	bic.w	r3, r3, #7
 8003958:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	3304      	adds	r3, #4
 8003962:	4619      	mov	r1, r3
 8003964:	4610      	mov	r0, r2
 8003966:	f000 fb15 	bl	8003f94 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	4313      	orrs	r3, r2
 800398a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003992:	f023 0303 	bic.w	r3, r3, #3
 8003996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	021b      	lsls	r3, r3, #8
 80039a2:	4313      	orrs	r3, r2
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80039b0:	f023 030c 	bic.w	r3, r3, #12
 80039b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	021b      	lsls	r3, r3, #8
 80039cc:	4313      	orrs	r3, r2
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	011a      	lsls	r2, r3, #4
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	031b      	lsls	r3, r3, #12
 80039e0:	4313      	orrs	r3, r2
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80039ee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80039f6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	695b      	ldr	r3, [r3, #20]
 8003a00:	011b      	lsls	r3, r3, #4
 8003a02:	4313      	orrs	r3, r2
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2201      	movs	r2, #1
 8003a36:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3718      	adds	r7, #24
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003a84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d110      	bne.n	8003aae <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a8c:	7bfb      	ldrb	r3, [r7, #15]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d102      	bne.n	8003a98 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a92:	7b7b      	ldrb	r3, [r7, #13]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d001      	beq.n	8003a9c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e089      	b.n	8003bb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003aac:	e031      	b.n	8003b12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	2b04      	cmp	r3, #4
 8003ab2:	d110      	bne.n	8003ad6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ab4:	7bbb      	ldrb	r3, [r7, #14]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d102      	bne.n	8003ac0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003aba:	7b3b      	ldrb	r3, [r7, #12]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d001      	beq.n	8003ac4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e075      	b.n	8003bb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ad4:	e01d      	b.n	8003b12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d108      	bne.n	8003aee <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003adc:	7bbb      	ldrb	r3, [r7, #14]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d105      	bne.n	8003aee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ae2:	7b7b      	ldrb	r3, [r7, #13]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d102      	bne.n	8003aee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ae8:	7b3b      	ldrb	r3, [r7, #12]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d001      	beq.n	8003af2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e05e      	b.n	8003bb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2202      	movs	r2, #2
 8003af6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2202      	movs	r2, #2
 8003afe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2202      	movs	r2, #2
 8003b06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d003      	beq.n	8003b20 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d010      	beq.n	8003b40 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003b1e:	e01f      	b.n	8003b60 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2201      	movs	r2, #1
 8003b26:	2100      	movs	r1, #0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f000 fc83 	bl	8004434 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f042 0202 	orr.w	r2, r2, #2
 8003b3c:	60da      	str	r2, [r3, #12]
      break;
 8003b3e:	e02e      	b.n	8003b9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2201      	movs	r2, #1
 8003b46:	2104      	movs	r1, #4
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fc73 	bl	8004434 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68da      	ldr	r2, [r3, #12]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f042 0204 	orr.w	r2, r2, #4
 8003b5c:	60da      	str	r2, [r3, #12]
      break;
 8003b5e:	e01e      	b.n	8003b9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2201      	movs	r2, #1
 8003b66:	2100      	movs	r1, #0
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f000 fc63 	bl	8004434 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2201      	movs	r2, #1
 8003b74:	2104      	movs	r1, #4
 8003b76:	4618      	mov	r0, r3
 8003b78:	f000 fc5c 	bl	8004434 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68da      	ldr	r2, [r3, #12]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0202 	orr.w	r2, r2, #2
 8003b8a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68da      	ldr	r2, [r3, #12]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0204 	orr.w	r2, r2, #4
 8003b9a:	60da      	str	r2, [r3, #12]
      break;
 8003b9c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f042 0201 	orr.w	r2, r2, #1
 8003bac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3710      	adds	r7, #16
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d122      	bne.n	8003c14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d11b      	bne.n	8003c14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f06f 0202 	mvn.w	r2, #2
 8003be4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d003      	beq.n	8003c02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7fd fdfe 	bl	80017fc <HAL_TIM_IC_CaptureCallback>
 8003c00:	e005      	b.n	8003c0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f9a8 	bl	8003f58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 f9af 	bl	8003f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d122      	bne.n	8003c68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b04      	cmp	r3, #4
 8003c2e:	d11b      	bne.n	8003c68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f06f 0204 	mvn.w	r2, #4
 8003c38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7fd fdd4 	bl	80017fc <HAL_TIM_IC_CaptureCallback>
 8003c54:	e005      	b.n	8003c62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f97e 	bl	8003f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f000 f985 	bl	8003f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b08      	cmp	r3, #8
 8003c74:	d122      	bne.n	8003cbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f003 0308 	and.w	r3, r3, #8
 8003c80:	2b08      	cmp	r3, #8
 8003c82:	d11b      	bne.n	8003cbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f06f 0208 	mvn.w	r2, #8
 8003c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2204      	movs	r2, #4
 8003c92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f003 0303 	and.w	r3, r3, #3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fd fdaa 	bl	80017fc <HAL_TIM_IC_CaptureCallback>
 8003ca8:	e005      	b.n	8003cb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 f954 	bl	8003f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f000 f95b 	bl	8003f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	f003 0310 	and.w	r3, r3, #16
 8003cc6:	2b10      	cmp	r3, #16
 8003cc8:	d122      	bne.n	8003d10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	f003 0310 	and.w	r3, r3, #16
 8003cd4:	2b10      	cmp	r3, #16
 8003cd6:	d11b      	bne.n	8003d10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f06f 0210 	mvn.w	r2, #16
 8003ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2208      	movs	r2, #8
 8003ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	69db      	ldr	r3, [r3, #28]
 8003cee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d003      	beq.n	8003cfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f7fd fd80 	bl	80017fc <HAL_TIM_IC_CaptureCallback>
 8003cfc:	e005      	b.n	8003d0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f92a 	bl	8003f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f931 	bl	8003f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d10e      	bne.n	8003d3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d107      	bne.n	8003d3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f06f 0201 	mvn.w	r2, #1
 8003d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f904 	bl	8003f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d46:	2b80      	cmp	r3, #128	; 0x80
 8003d48:	d10e      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d54:	2b80      	cmp	r3, #128	; 0x80
 8003d56:	d107      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f000 fc12 	bl	800458c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d72:	2b40      	cmp	r3, #64	; 0x40
 8003d74:	d10e      	bne.n	8003d94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d80:	2b40      	cmp	r3, #64	; 0x40
 8003d82:	d107      	bne.n	8003d94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f8f6 	bl	8003f80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	f003 0320 	and.w	r3, r3, #32
 8003d9e:	2b20      	cmp	r3, #32
 8003da0:	d10e      	bne.n	8003dc0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f003 0320 	and.w	r3, r3, #32
 8003dac:	2b20      	cmp	r3, #32
 8003dae:	d107      	bne.n	8003dc0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f06f 0220 	mvn.w	r2, #32
 8003db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 fbdc 	bl	8004578 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003dc0:	bf00      	nop
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d101      	bne.n	8003de2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003dde:	2302      	movs	r3, #2
 8003de0:	e0ac      	b.n	8003f3c <HAL_TIM_PWM_ConfigChannel+0x174>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2b0c      	cmp	r3, #12
 8003dee:	f200 809f 	bhi.w	8003f30 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003df2:	a201      	add	r2, pc, #4	; (adr r2, 8003df8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df8:	08003e2d 	.word	0x08003e2d
 8003dfc:	08003f31 	.word	0x08003f31
 8003e00:	08003f31 	.word	0x08003f31
 8003e04:	08003f31 	.word	0x08003f31
 8003e08:	08003e6d 	.word	0x08003e6d
 8003e0c:	08003f31 	.word	0x08003f31
 8003e10:	08003f31 	.word	0x08003f31
 8003e14:	08003f31 	.word	0x08003f31
 8003e18:	08003eaf 	.word	0x08003eaf
 8003e1c:	08003f31 	.word	0x08003f31
 8003e20:	08003f31 	.word	0x08003f31
 8003e24:	08003f31 	.word	0x08003f31
 8003e28:	08003eef 	.word	0x08003eef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68b9      	ldr	r1, [r7, #8]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 f94e 	bl	80040d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	699a      	ldr	r2, [r3, #24]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0208 	orr.w	r2, r2, #8
 8003e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 0204 	bic.w	r2, r2, #4
 8003e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6999      	ldr	r1, [r3, #24]
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	691a      	ldr	r2, [r3, #16]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	619a      	str	r2, [r3, #24]
      break;
 8003e6a:	e062      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 f99e 	bl	80041b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	699a      	ldr	r2, [r3, #24]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	699a      	ldr	r2, [r3, #24]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6999      	ldr	r1, [r3, #24]
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	021a      	lsls	r2, r3, #8
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	619a      	str	r2, [r3, #24]
      break;
 8003eac:	e041      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68b9      	ldr	r1, [r7, #8]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 f9f3 	bl	80042a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	69da      	ldr	r2, [r3, #28]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f042 0208 	orr.w	r2, r2, #8
 8003ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69da      	ldr	r2, [r3, #28]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0204 	bic.w	r2, r2, #4
 8003ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69d9      	ldr	r1, [r3, #28]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	691a      	ldr	r2, [r3, #16]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	61da      	str	r2, [r3, #28]
      break;
 8003eec:	e021      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 fa47 	bl	8004388 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	69da      	ldr	r2, [r3, #28]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	69da      	ldr	r2, [r3, #28]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69d9      	ldr	r1, [r3, #28]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	021a      	lsls	r2, r3, #8
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	61da      	str	r2, [r3, #28]
      break;
 8003f2e:	e000      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003f30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4a40      	ldr	r2, [pc, #256]	; (80040a8 <TIM_Base_SetConfig+0x114>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d013      	beq.n	8003fd4 <TIM_Base_SetConfig+0x40>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fb2:	d00f      	beq.n	8003fd4 <TIM_Base_SetConfig+0x40>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a3d      	ldr	r2, [pc, #244]	; (80040ac <TIM_Base_SetConfig+0x118>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d00b      	beq.n	8003fd4 <TIM_Base_SetConfig+0x40>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4a3c      	ldr	r2, [pc, #240]	; (80040b0 <TIM_Base_SetConfig+0x11c>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d007      	beq.n	8003fd4 <TIM_Base_SetConfig+0x40>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a3b      	ldr	r2, [pc, #236]	; (80040b4 <TIM_Base_SetConfig+0x120>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d003      	beq.n	8003fd4 <TIM_Base_SetConfig+0x40>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	4a3a      	ldr	r2, [pc, #232]	; (80040b8 <TIM_Base_SetConfig+0x124>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d108      	bne.n	8003fe6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a2f      	ldr	r2, [pc, #188]	; (80040a8 <TIM_Base_SetConfig+0x114>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d02b      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ff4:	d027      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a2c      	ldr	r2, [pc, #176]	; (80040ac <TIM_Base_SetConfig+0x118>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d023      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a2b      	ldr	r2, [pc, #172]	; (80040b0 <TIM_Base_SetConfig+0x11c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01f      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a2a      	ldr	r2, [pc, #168]	; (80040b4 <TIM_Base_SetConfig+0x120>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d01b      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a29      	ldr	r2, [pc, #164]	; (80040b8 <TIM_Base_SetConfig+0x124>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d017      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a28      	ldr	r2, [pc, #160]	; (80040bc <TIM_Base_SetConfig+0x128>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d013      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a27      	ldr	r2, [pc, #156]	; (80040c0 <TIM_Base_SetConfig+0x12c>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d00f      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a26      	ldr	r2, [pc, #152]	; (80040c4 <TIM_Base_SetConfig+0x130>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d00b      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a25      	ldr	r2, [pc, #148]	; (80040c8 <TIM_Base_SetConfig+0x134>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d007      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a24      	ldr	r2, [pc, #144]	; (80040cc <TIM_Base_SetConfig+0x138>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d003      	beq.n	8004046 <TIM_Base_SetConfig+0xb2>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a23      	ldr	r2, [pc, #140]	; (80040d0 <TIM_Base_SetConfig+0x13c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d108      	bne.n	8004058 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800404c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	4313      	orrs	r3, r2
 8004056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	4313      	orrs	r3, r2
 8004064:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a0a      	ldr	r2, [pc, #40]	; (80040a8 <TIM_Base_SetConfig+0x114>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d003      	beq.n	800408c <TIM_Base_SetConfig+0xf8>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a0c      	ldr	r2, [pc, #48]	; (80040b8 <TIM_Base_SetConfig+0x124>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d103      	bne.n	8004094 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	691a      	ldr	r2, [r3, #16]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	615a      	str	r2, [r3, #20]
}
 800409a:	bf00      	nop
 800409c:	3714      	adds	r7, #20
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	40010000 	.word	0x40010000
 80040ac:	40000400 	.word	0x40000400
 80040b0:	40000800 	.word	0x40000800
 80040b4:	40000c00 	.word	0x40000c00
 80040b8:	40010400 	.word	0x40010400
 80040bc:	40014000 	.word	0x40014000
 80040c0:	40014400 	.word	0x40014400
 80040c4:	40014800 	.word	0x40014800
 80040c8:	40001800 	.word	0x40001800
 80040cc:	40001c00 	.word	0x40001c00
 80040d0:	40002000 	.word	0x40002000

080040d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	f023 0201 	bic.w	r2, r3, #1
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0303 	bic.w	r3, r3, #3
 800410a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68fa      	ldr	r2, [r7, #12]
 8004112:	4313      	orrs	r3, r2
 8004114:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f023 0302 	bic.w	r3, r3, #2
 800411c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	4313      	orrs	r3, r2
 8004126:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a20      	ldr	r2, [pc, #128]	; (80041ac <TIM_OC1_SetConfig+0xd8>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d003      	beq.n	8004138 <TIM_OC1_SetConfig+0x64>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a1f      	ldr	r2, [pc, #124]	; (80041b0 <TIM_OC1_SetConfig+0xdc>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d10c      	bne.n	8004152 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f023 0308 	bic.w	r3, r3, #8
 800413e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	697a      	ldr	r2, [r7, #20]
 8004146:	4313      	orrs	r3, r2
 8004148:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f023 0304 	bic.w	r3, r3, #4
 8004150:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a15      	ldr	r2, [pc, #84]	; (80041ac <TIM_OC1_SetConfig+0xd8>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d003      	beq.n	8004162 <TIM_OC1_SetConfig+0x8e>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a14      	ldr	r2, [pc, #80]	; (80041b0 <TIM_OC1_SetConfig+0xdc>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d111      	bne.n	8004186 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004168:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004170:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	4313      	orrs	r3, r2
 800417a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	4313      	orrs	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685a      	ldr	r2, [r3, #4]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	621a      	str	r2, [r3, #32]
}
 80041a0:	bf00      	nop
 80041a2:	371c      	adds	r7, #28
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	40010000 	.word	0x40010000
 80041b0:	40010400 	.word	0x40010400

080041b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b087      	sub	sp, #28
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	f023 0210 	bic.w	r2, r3, #16
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	021b      	lsls	r3, r3, #8
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	f023 0320 	bic.w	r3, r3, #32
 80041fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	011b      	lsls	r3, r3, #4
 8004206:	697a      	ldr	r2, [r7, #20]
 8004208:	4313      	orrs	r3, r2
 800420a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a22      	ldr	r2, [pc, #136]	; (8004298 <TIM_OC2_SetConfig+0xe4>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d003      	beq.n	800421c <TIM_OC2_SetConfig+0x68>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a21      	ldr	r2, [pc, #132]	; (800429c <TIM_OC2_SetConfig+0xe8>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d10d      	bne.n	8004238 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004222:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	011b      	lsls	r3, r3, #4
 800422a:	697a      	ldr	r2, [r7, #20]
 800422c:	4313      	orrs	r3, r2
 800422e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004236:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a17      	ldr	r2, [pc, #92]	; (8004298 <TIM_OC2_SetConfig+0xe4>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d003      	beq.n	8004248 <TIM_OC2_SetConfig+0x94>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4a16      	ldr	r2, [pc, #88]	; (800429c <TIM_OC2_SetConfig+0xe8>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d113      	bne.n	8004270 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800424e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004256:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	621a      	str	r2, [r3, #32]
}
 800428a:	bf00      	nop
 800428c:	371c      	adds	r7, #28
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	40010000 	.word	0x40010000
 800429c:	40010400 	.word	0x40010400

080042a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f023 0303 	bic.w	r3, r3, #3
 80042d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	4313      	orrs	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	021b      	lsls	r3, r3, #8
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a21      	ldr	r2, [pc, #132]	; (8004380 <TIM_OC3_SetConfig+0xe0>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d003      	beq.n	8004306 <TIM_OC3_SetConfig+0x66>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a20      	ldr	r2, [pc, #128]	; (8004384 <TIM_OC3_SetConfig+0xe4>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d10d      	bne.n	8004322 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800430c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	021b      	lsls	r3, r3, #8
 8004314:	697a      	ldr	r2, [r7, #20]
 8004316:	4313      	orrs	r3, r2
 8004318:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004320:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a16      	ldr	r2, [pc, #88]	; (8004380 <TIM_OC3_SetConfig+0xe0>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d003      	beq.n	8004332 <TIM_OC3_SetConfig+0x92>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a15      	ldr	r2, [pc, #84]	; (8004384 <TIM_OC3_SetConfig+0xe4>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d113      	bne.n	800435a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004338:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004340:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	4313      	orrs	r3, r2
 800434c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	697a      	ldr	r2, [r7, #20]
 8004372:	621a      	str	r2, [r3, #32]
}
 8004374:	bf00      	nop
 8004376:	371c      	adds	r7, #28
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr
 8004380:	40010000 	.word	0x40010000
 8004384:	40010400 	.word	0x40010400

08004388 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004388:	b480      	push	{r7}
 800438a:	b087      	sub	sp, #28
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	021b      	lsls	r3, r3, #8
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	031b      	lsls	r3, r3, #12
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a12      	ldr	r2, [pc, #72]	; (800442c <TIM_OC4_SetConfig+0xa4>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d003      	beq.n	80043f0 <TIM_OC4_SetConfig+0x68>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a11      	ldr	r2, [pc, #68]	; (8004430 <TIM_OC4_SetConfig+0xa8>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d109      	bne.n	8004404 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	695b      	ldr	r3, [r3, #20]
 80043fc:	019b      	lsls	r3, r3, #6
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	4313      	orrs	r3, r2
 8004402:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	621a      	str	r2, [r3, #32]
}
 800441e:	bf00      	nop
 8004420:	371c      	adds	r7, #28
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	40010000 	.word	0x40010000
 8004430:	40010400 	.word	0x40010400

08004434 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f003 031f 	and.w	r3, r3, #31
 8004446:	2201      	movs	r2, #1
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a1a      	ldr	r2, [r3, #32]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	43db      	mvns	r3, r3
 8004456:	401a      	ands	r2, r3
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a1a      	ldr	r2, [r3, #32]
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f003 031f 	and.w	r3, r3, #31
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	fa01 f303 	lsl.w	r3, r1, r3
 800446c:	431a      	orrs	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	621a      	str	r2, [r3, #32]
}
 8004472:	bf00      	nop
 8004474:	371c      	adds	r7, #28
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
	...

08004480 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004490:	2b01      	cmp	r3, #1
 8004492:	d101      	bne.n	8004498 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004494:	2302      	movs	r3, #2
 8004496:	e05a      	b.n	800454e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2202      	movs	r2, #2
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a21      	ldr	r2, [pc, #132]	; (800455c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d022      	beq.n	8004522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044e4:	d01d      	beq.n	8004522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a1d      	ldr	r2, [pc, #116]	; (8004560 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d018      	beq.n	8004522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a1b      	ldr	r2, [pc, #108]	; (8004564 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d013      	beq.n	8004522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a1a      	ldr	r2, [pc, #104]	; (8004568 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d00e      	beq.n	8004522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a18      	ldr	r2, [pc, #96]	; (800456c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d009      	beq.n	8004522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a17      	ldr	r2, [pc, #92]	; (8004570 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d004      	beq.n	8004522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a15      	ldr	r2, [pc, #84]	; (8004574 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d10c      	bne.n	800453c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004528:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	4313      	orrs	r3, r2
 8004532:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	40010000 	.word	0x40010000
 8004560:	40000400 	.word	0x40000400
 8004564:	40000800 	.word	0x40000800
 8004568:	40000c00 	.word	0x40000c00
 800456c:	40010400 	.word	0x40010400
 8004570:	40014000 	.word	0x40014000
 8004574:	40001800 	.word	0x40001800

08004578 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e03f      	b.n	8004632 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d106      	bne.n	80045cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7fd fc6a 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2224      	movs	r2, #36	; 0x24
 80045d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 f9a7 	bl	8004938 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	695a      	ldr	r2, [r3, #20]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004608:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68da      	ldr	r2, [r3, #12]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004618:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2220      	movs	r2, #32
 800462c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b08a      	sub	sp, #40	; 0x28
 800463e:	af02      	add	r7, sp, #8
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	603b      	str	r3, [r7, #0]
 8004646:	4613      	mov	r3, r2
 8004648:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800464a:	2300      	movs	r3, #0
 800464c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b20      	cmp	r3, #32
 8004658:	d17c      	bne.n	8004754 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <HAL_UART_Transmit+0x2c>
 8004660:	88fb      	ldrh	r3, [r7, #6]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e075      	b.n	8004756 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_UART_Transmit+0x3e>
 8004674:	2302      	movs	r3, #2
 8004676:	e06e      	b.n	8004756 <HAL_UART_Transmit+0x11c>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2221      	movs	r2, #33	; 0x21
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800468e:	f7fd fe31 	bl	80022f4 <HAL_GetTick>
 8004692:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	88fa      	ldrh	r2, [r7, #6]
 8004698:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	88fa      	ldrh	r2, [r7, #6]
 800469e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046a8:	d108      	bne.n	80046bc <HAL_UART_Transmit+0x82>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d104      	bne.n	80046bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	61bb      	str	r3, [r7, #24]
 80046ba:	e003      	b.n	80046c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046c0:	2300      	movs	r3, #0
 80046c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80046cc:	e02a      	b.n	8004724 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	9300      	str	r3, [sp, #0]
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	2200      	movs	r2, #0
 80046d6:	2180      	movs	r1, #128	; 0x80
 80046d8:	68f8      	ldr	r0, [r7, #12]
 80046da:	f000 f8e2 	bl	80048a2 <UART_WaitOnFlagUntilTimeout>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e036      	b.n	8004756 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10b      	bne.n	8004706 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	881b      	ldrh	r3, [r3, #0]
 80046f2:	461a      	mov	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	3302      	adds	r3, #2
 8004702:	61bb      	str	r3, [r7, #24]
 8004704:	e007      	b.n	8004716 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	781a      	ldrb	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	3301      	adds	r3, #1
 8004714:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800471a:	b29b      	uxth	r3, r3
 800471c:	3b01      	subs	r3, #1
 800471e:	b29a      	uxth	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004728:	b29b      	uxth	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1cf      	bne.n	80046ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	9300      	str	r3, [sp, #0]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	2200      	movs	r2, #0
 8004736:	2140      	movs	r1, #64	; 0x40
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f000 f8b2 	bl	80048a2 <UART_WaitOnFlagUntilTimeout>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e006      	b.n	8004756 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2220      	movs	r2, #32
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004750:	2300      	movs	r3, #0
 8004752:	e000      	b.n	8004756 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004754:	2302      	movs	r3, #2
  }
}
 8004756:	4618      	mov	r0, r3
 8004758:	3720      	adds	r7, #32
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}

0800475e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800475e:	b580      	push	{r7, lr}
 8004760:	b08a      	sub	sp, #40	; 0x28
 8004762:	af02      	add	r7, sp, #8
 8004764:	60f8      	str	r0, [r7, #12]
 8004766:	60b9      	str	r1, [r7, #8]
 8004768:	603b      	str	r3, [r7, #0]
 800476a:	4613      	mov	r3, r2
 800476c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800476e:	2300      	movs	r3, #0
 8004770:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b20      	cmp	r3, #32
 800477c:	f040 808c 	bne.w	8004898 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d002      	beq.n	800478c <HAL_UART_Receive+0x2e>
 8004786:	88fb      	ldrh	r3, [r7, #6]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e084      	b.n	800489a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004796:	2b01      	cmp	r3, #1
 8004798:	d101      	bne.n	800479e <HAL_UART_Receive+0x40>
 800479a:	2302      	movs	r3, #2
 800479c:	e07d      	b.n	800489a <HAL_UART_Receive+0x13c>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2222      	movs	r2, #34	; 0x22
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047ba:	f7fd fd9b 	bl	80022f4 <HAL_GetTick>
 80047be:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	88fa      	ldrh	r2, [r7, #6]
 80047c4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	88fa      	ldrh	r2, [r7, #6]
 80047ca:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047d4:	d108      	bne.n	80047e8 <HAL_UART_Receive+0x8a>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d104      	bne.n	80047e8 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80047de:	2300      	movs	r3, #0
 80047e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	61bb      	str	r3, [r7, #24]
 80047e6:	e003      	b.n	80047f0 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047ec:	2300      	movs	r3, #0
 80047ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80047f8:	e043      	b.n	8004882 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	9300      	str	r3, [sp, #0]
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	2200      	movs	r2, #0
 8004802:	2120      	movs	r1, #32
 8004804:	68f8      	ldr	r0, [r7, #12]
 8004806:	f000 f84c 	bl	80048a2 <UART_WaitOnFlagUntilTimeout>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e042      	b.n	800489a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d10c      	bne.n	8004834 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	b29b      	uxth	r3, r3
 8004822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004826:	b29a      	uxth	r2, r3
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	3302      	adds	r3, #2
 8004830:	61bb      	str	r3, [r7, #24]
 8004832:	e01f      	b.n	8004874 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800483c:	d007      	beq.n	800484e <HAL_UART_Receive+0xf0>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10a      	bne.n	800485c <HAL_UART_Receive+0xfe>
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d106      	bne.n	800485c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	b2da      	uxtb	r2, r3
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	701a      	strb	r2, [r3, #0]
 800485a:	e008      	b.n	800486e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	b2db      	uxtb	r3, r3
 8004864:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004868:	b2da      	uxtb	r2, r3
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	3301      	adds	r3, #1
 8004872:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004886:	b29b      	uxth	r3, r3
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1b6      	bne.n	80047fa <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004894:	2300      	movs	r3, #0
 8004896:	e000      	b.n	800489a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004898:	2302      	movs	r3, #2
  }
}
 800489a:	4618      	mov	r0, r3
 800489c:	3720      	adds	r7, #32
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b084      	sub	sp, #16
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	60f8      	str	r0, [r7, #12]
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	603b      	str	r3, [r7, #0]
 80048ae:	4613      	mov	r3, r2
 80048b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048b2:	e02c      	b.n	800490e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ba:	d028      	beq.n	800490e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d007      	beq.n	80048d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80048c2:	f7fd fd17 	bl	80022f4 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d21d      	bcs.n	800490e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68da      	ldr	r2, [r3, #12]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80048e0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695a      	ldr	r2, [r3, #20]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f022 0201 	bic.w	r2, r2, #1
 80048f0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2220      	movs	r2, #32
 80048f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2220      	movs	r2, #32
 80048fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e00f      	b.n	800492e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	4013      	ands	r3, r2
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	429a      	cmp	r2, r3
 800491c:	bf0c      	ite	eq
 800491e:	2301      	moveq	r3, #1
 8004920:	2300      	movne	r3, #0
 8004922:	b2db      	uxtb	r3, r3
 8004924:	461a      	mov	r2, r3
 8004926:	79fb      	ldrb	r3, [r7, #7]
 8004928:	429a      	cmp	r2, r3
 800492a:	d0c3      	beq.n	80048b4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
	...

08004938 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800493c:	b0c0      	sub	sp, #256	; 0x100
 800493e:	af00      	add	r7, sp, #0
 8004940:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004954:	68d9      	ldr	r1, [r3, #12]
 8004956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	ea40 0301 	orr.w	r3, r0, r1
 8004960:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004966:	689a      	ldr	r2, [r3, #8]
 8004968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	431a      	orrs	r2, r3
 8004970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	431a      	orrs	r2, r3
 8004978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004990:	f021 010c 	bic.w	r1, r1, #12
 8004994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800499e:	430b      	orrs	r3, r1
 80049a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80049ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b2:	6999      	ldr	r1, [r3, #24]
 80049b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	ea40 0301 	orr.w	r3, r0, r1
 80049be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	4b8f      	ldr	r3, [pc, #572]	; (8004c04 <UART_SetConfig+0x2cc>)
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d005      	beq.n	80049d8 <UART_SetConfig+0xa0>
 80049cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	4b8d      	ldr	r3, [pc, #564]	; (8004c08 <UART_SetConfig+0x2d0>)
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d104      	bne.n	80049e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049d8:	f7fe f930 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 80049dc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80049e0:	e003      	b.n	80049ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049e2:	f7fe f917 	bl	8002c14 <HAL_RCC_GetPCLK1Freq>
 80049e6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ee:	69db      	ldr	r3, [r3, #28]
 80049f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049f4:	f040 810c 	bne.w	8004c10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049fc:	2200      	movs	r2, #0
 80049fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004a02:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004a06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004a0a:	4622      	mov	r2, r4
 8004a0c:	462b      	mov	r3, r5
 8004a0e:	1891      	adds	r1, r2, r2
 8004a10:	65b9      	str	r1, [r7, #88]	; 0x58
 8004a12:	415b      	adcs	r3, r3
 8004a14:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004a1a:	4621      	mov	r1, r4
 8004a1c:	eb12 0801 	adds.w	r8, r2, r1
 8004a20:	4629      	mov	r1, r5
 8004a22:	eb43 0901 	adc.w	r9, r3, r1
 8004a26:	f04f 0200 	mov.w	r2, #0
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a3a:	4690      	mov	r8, r2
 8004a3c:	4699      	mov	r9, r3
 8004a3e:	4623      	mov	r3, r4
 8004a40:	eb18 0303 	adds.w	r3, r8, r3
 8004a44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004a48:	462b      	mov	r3, r5
 8004a4a:	eb49 0303 	adc.w	r3, r9, r3
 8004a4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a5e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004a62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004a66:	460b      	mov	r3, r1
 8004a68:	18db      	adds	r3, r3, r3
 8004a6a:	653b      	str	r3, [r7, #80]	; 0x50
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	eb42 0303 	adc.w	r3, r2, r3
 8004a72:	657b      	str	r3, [r7, #84]	; 0x54
 8004a74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004a78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004a7c:	f7fc f8d4 	bl	8000c28 <__aeabi_uldivmod>
 8004a80:	4602      	mov	r2, r0
 8004a82:	460b      	mov	r3, r1
 8004a84:	4b61      	ldr	r3, [pc, #388]	; (8004c0c <UART_SetConfig+0x2d4>)
 8004a86:	fba3 2302 	umull	r2, r3, r3, r2
 8004a8a:	095b      	lsrs	r3, r3, #5
 8004a8c:	011c      	lsls	r4, r3, #4
 8004a8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a92:	2200      	movs	r2, #0
 8004a94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a98:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004a9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004aa0:	4642      	mov	r2, r8
 8004aa2:	464b      	mov	r3, r9
 8004aa4:	1891      	adds	r1, r2, r2
 8004aa6:	64b9      	str	r1, [r7, #72]	; 0x48
 8004aa8:	415b      	adcs	r3, r3
 8004aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004aac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004ab0:	4641      	mov	r1, r8
 8004ab2:	eb12 0a01 	adds.w	sl, r2, r1
 8004ab6:	4649      	mov	r1, r9
 8004ab8:	eb43 0b01 	adc.w	fp, r3, r1
 8004abc:	f04f 0200 	mov.w	r2, #0
 8004ac0:	f04f 0300 	mov.w	r3, #0
 8004ac4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ac8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004acc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ad0:	4692      	mov	sl, r2
 8004ad2:	469b      	mov	fp, r3
 8004ad4:	4643      	mov	r3, r8
 8004ad6:	eb1a 0303 	adds.w	r3, sl, r3
 8004ada:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004ade:	464b      	mov	r3, r9
 8004ae0:	eb4b 0303 	adc.w	r3, fp, r3
 8004ae4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004af4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004af8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004afc:	460b      	mov	r3, r1
 8004afe:	18db      	adds	r3, r3, r3
 8004b00:	643b      	str	r3, [r7, #64]	; 0x40
 8004b02:	4613      	mov	r3, r2
 8004b04:	eb42 0303 	adc.w	r3, r2, r3
 8004b08:	647b      	str	r3, [r7, #68]	; 0x44
 8004b0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004b12:	f7fc f889 	bl	8000c28 <__aeabi_uldivmod>
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4611      	mov	r1, r2
 8004b1c:	4b3b      	ldr	r3, [pc, #236]	; (8004c0c <UART_SetConfig+0x2d4>)
 8004b1e:	fba3 2301 	umull	r2, r3, r3, r1
 8004b22:	095b      	lsrs	r3, r3, #5
 8004b24:	2264      	movs	r2, #100	; 0x64
 8004b26:	fb02 f303 	mul.w	r3, r2, r3
 8004b2a:	1acb      	subs	r3, r1, r3
 8004b2c:	00db      	lsls	r3, r3, #3
 8004b2e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004b32:	4b36      	ldr	r3, [pc, #216]	; (8004c0c <UART_SetConfig+0x2d4>)
 8004b34:	fba3 2302 	umull	r2, r3, r3, r2
 8004b38:	095b      	lsrs	r3, r3, #5
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b40:	441c      	add	r4, r3
 8004b42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b46:	2200      	movs	r2, #0
 8004b48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b4c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004b50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004b54:	4642      	mov	r2, r8
 8004b56:	464b      	mov	r3, r9
 8004b58:	1891      	adds	r1, r2, r2
 8004b5a:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b5c:	415b      	adcs	r3, r3
 8004b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b64:	4641      	mov	r1, r8
 8004b66:	1851      	adds	r1, r2, r1
 8004b68:	6339      	str	r1, [r7, #48]	; 0x30
 8004b6a:	4649      	mov	r1, r9
 8004b6c:	414b      	adcs	r3, r1
 8004b6e:	637b      	str	r3, [r7, #52]	; 0x34
 8004b70:	f04f 0200 	mov.w	r2, #0
 8004b74:	f04f 0300 	mov.w	r3, #0
 8004b78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004b7c:	4659      	mov	r1, fp
 8004b7e:	00cb      	lsls	r3, r1, #3
 8004b80:	4651      	mov	r1, sl
 8004b82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b86:	4651      	mov	r1, sl
 8004b88:	00ca      	lsls	r2, r1, #3
 8004b8a:	4610      	mov	r0, r2
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	4603      	mov	r3, r0
 8004b90:	4642      	mov	r2, r8
 8004b92:	189b      	adds	r3, r3, r2
 8004b94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b98:	464b      	mov	r3, r9
 8004b9a:	460a      	mov	r2, r1
 8004b9c:	eb42 0303 	adc.w	r3, r2, r3
 8004ba0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004bb0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004bb4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004bb8:	460b      	mov	r3, r1
 8004bba:	18db      	adds	r3, r3, r3
 8004bbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	eb42 0303 	adc.w	r3, r2, r3
 8004bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004bce:	f7fc f82b 	bl	8000c28 <__aeabi_uldivmod>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	4b0d      	ldr	r3, [pc, #52]	; (8004c0c <UART_SetConfig+0x2d4>)
 8004bd8:	fba3 1302 	umull	r1, r3, r3, r2
 8004bdc:	095b      	lsrs	r3, r3, #5
 8004bde:	2164      	movs	r1, #100	; 0x64
 8004be0:	fb01 f303 	mul.w	r3, r1, r3
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	3332      	adds	r3, #50	; 0x32
 8004bea:	4a08      	ldr	r2, [pc, #32]	; (8004c0c <UART_SetConfig+0x2d4>)
 8004bec:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf0:	095b      	lsrs	r3, r3, #5
 8004bf2:	f003 0207 	and.w	r2, r3, #7
 8004bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4422      	add	r2, r4
 8004bfe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c00:	e105      	b.n	8004e0e <UART_SetConfig+0x4d6>
 8004c02:	bf00      	nop
 8004c04:	40011000 	.word	0x40011000
 8004c08:	40011400 	.word	0x40011400
 8004c0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c14:	2200      	movs	r2, #0
 8004c16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004c1a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004c1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004c22:	4642      	mov	r2, r8
 8004c24:	464b      	mov	r3, r9
 8004c26:	1891      	adds	r1, r2, r2
 8004c28:	6239      	str	r1, [r7, #32]
 8004c2a:	415b      	adcs	r3, r3
 8004c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004c2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c32:	4641      	mov	r1, r8
 8004c34:	1854      	adds	r4, r2, r1
 8004c36:	4649      	mov	r1, r9
 8004c38:	eb43 0501 	adc.w	r5, r3, r1
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	00eb      	lsls	r3, r5, #3
 8004c46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c4a:	00e2      	lsls	r2, r4, #3
 8004c4c:	4614      	mov	r4, r2
 8004c4e:	461d      	mov	r5, r3
 8004c50:	4643      	mov	r3, r8
 8004c52:	18e3      	adds	r3, r4, r3
 8004c54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004c58:	464b      	mov	r3, r9
 8004c5a:	eb45 0303 	adc.w	r3, r5, r3
 8004c5e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004c6e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c72:	f04f 0200 	mov.w	r2, #0
 8004c76:	f04f 0300 	mov.w	r3, #0
 8004c7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004c7e:	4629      	mov	r1, r5
 8004c80:	008b      	lsls	r3, r1, #2
 8004c82:	4621      	mov	r1, r4
 8004c84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c88:	4621      	mov	r1, r4
 8004c8a:	008a      	lsls	r2, r1, #2
 8004c8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004c90:	f7fb ffca 	bl	8000c28 <__aeabi_uldivmod>
 8004c94:	4602      	mov	r2, r0
 8004c96:	460b      	mov	r3, r1
 8004c98:	4b60      	ldr	r3, [pc, #384]	; (8004e1c <UART_SetConfig+0x4e4>)
 8004c9a:	fba3 2302 	umull	r2, r3, r3, r2
 8004c9e:	095b      	lsrs	r3, r3, #5
 8004ca0:	011c      	lsls	r4, r3, #4
 8004ca2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004cac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004cb0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004cb4:	4642      	mov	r2, r8
 8004cb6:	464b      	mov	r3, r9
 8004cb8:	1891      	adds	r1, r2, r2
 8004cba:	61b9      	str	r1, [r7, #24]
 8004cbc:	415b      	adcs	r3, r3
 8004cbe:	61fb      	str	r3, [r7, #28]
 8004cc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cc4:	4641      	mov	r1, r8
 8004cc6:	1851      	adds	r1, r2, r1
 8004cc8:	6139      	str	r1, [r7, #16]
 8004cca:	4649      	mov	r1, r9
 8004ccc:	414b      	adcs	r3, r1
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	f04f 0200 	mov.w	r2, #0
 8004cd4:	f04f 0300 	mov.w	r3, #0
 8004cd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cdc:	4659      	mov	r1, fp
 8004cde:	00cb      	lsls	r3, r1, #3
 8004ce0:	4651      	mov	r1, sl
 8004ce2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ce6:	4651      	mov	r1, sl
 8004ce8:	00ca      	lsls	r2, r1, #3
 8004cea:	4610      	mov	r0, r2
 8004cec:	4619      	mov	r1, r3
 8004cee:	4603      	mov	r3, r0
 8004cf0:	4642      	mov	r2, r8
 8004cf2:	189b      	adds	r3, r3, r2
 8004cf4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004cf8:	464b      	mov	r3, r9
 8004cfa:	460a      	mov	r2, r1
 8004cfc:	eb42 0303 	adc.w	r3, r2, r3
 8004d00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8004d0e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004d10:	f04f 0200 	mov.w	r2, #0
 8004d14:	f04f 0300 	mov.w	r3, #0
 8004d18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004d1c:	4649      	mov	r1, r9
 8004d1e:	008b      	lsls	r3, r1, #2
 8004d20:	4641      	mov	r1, r8
 8004d22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d26:	4641      	mov	r1, r8
 8004d28:	008a      	lsls	r2, r1, #2
 8004d2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004d2e:	f7fb ff7b 	bl	8000c28 <__aeabi_uldivmod>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4b39      	ldr	r3, [pc, #228]	; (8004e1c <UART_SetConfig+0x4e4>)
 8004d38:	fba3 1302 	umull	r1, r3, r3, r2
 8004d3c:	095b      	lsrs	r3, r3, #5
 8004d3e:	2164      	movs	r1, #100	; 0x64
 8004d40:	fb01 f303 	mul.w	r3, r1, r3
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	011b      	lsls	r3, r3, #4
 8004d48:	3332      	adds	r3, #50	; 0x32
 8004d4a:	4a34      	ldr	r2, [pc, #208]	; (8004e1c <UART_SetConfig+0x4e4>)
 8004d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d50:	095b      	lsrs	r3, r3, #5
 8004d52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d56:	441c      	add	r4, r3
 8004d58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	673b      	str	r3, [r7, #112]	; 0x70
 8004d60:	677a      	str	r2, [r7, #116]	; 0x74
 8004d62:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004d66:	4642      	mov	r2, r8
 8004d68:	464b      	mov	r3, r9
 8004d6a:	1891      	adds	r1, r2, r2
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	415b      	adcs	r3, r3
 8004d70:	60fb      	str	r3, [r7, #12]
 8004d72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d76:	4641      	mov	r1, r8
 8004d78:	1851      	adds	r1, r2, r1
 8004d7a:	6039      	str	r1, [r7, #0]
 8004d7c:	4649      	mov	r1, r9
 8004d7e:	414b      	adcs	r3, r1
 8004d80:	607b      	str	r3, [r7, #4]
 8004d82:	f04f 0200 	mov.w	r2, #0
 8004d86:	f04f 0300 	mov.w	r3, #0
 8004d8a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d8e:	4659      	mov	r1, fp
 8004d90:	00cb      	lsls	r3, r1, #3
 8004d92:	4651      	mov	r1, sl
 8004d94:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d98:	4651      	mov	r1, sl
 8004d9a:	00ca      	lsls	r2, r1, #3
 8004d9c:	4610      	mov	r0, r2
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4603      	mov	r3, r0
 8004da2:	4642      	mov	r2, r8
 8004da4:	189b      	adds	r3, r3, r2
 8004da6:	66bb      	str	r3, [r7, #104]	; 0x68
 8004da8:	464b      	mov	r3, r9
 8004daa:	460a      	mov	r2, r1
 8004dac:	eb42 0303 	adc.w	r3, r2, r3
 8004db0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	663b      	str	r3, [r7, #96]	; 0x60
 8004dbc:	667a      	str	r2, [r7, #100]	; 0x64
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	f04f 0300 	mov.w	r3, #0
 8004dc6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004dca:	4649      	mov	r1, r9
 8004dcc:	008b      	lsls	r3, r1, #2
 8004dce:	4641      	mov	r1, r8
 8004dd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dd4:	4641      	mov	r1, r8
 8004dd6:	008a      	lsls	r2, r1, #2
 8004dd8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004ddc:	f7fb ff24 	bl	8000c28 <__aeabi_uldivmod>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4b0d      	ldr	r3, [pc, #52]	; (8004e1c <UART_SetConfig+0x4e4>)
 8004de6:	fba3 1302 	umull	r1, r3, r3, r2
 8004dea:	095b      	lsrs	r3, r3, #5
 8004dec:	2164      	movs	r1, #100	; 0x64
 8004dee:	fb01 f303 	mul.w	r3, r1, r3
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	011b      	lsls	r3, r3, #4
 8004df6:	3332      	adds	r3, #50	; 0x32
 8004df8:	4a08      	ldr	r2, [pc, #32]	; (8004e1c <UART_SetConfig+0x4e4>)
 8004dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004dfe:	095b      	lsrs	r3, r3, #5
 8004e00:	f003 020f 	and.w	r2, r3, #15
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4422      	add	r2, r4
 8004e0c:	609a      	str	r2, [r3, #8]
}
 8004e0e:	bf00      	nop
 8004e10:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004e14:	46bd      	mov	sp, r7
 8004e16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e1a:	bf00      	nop
 8004e1c:	51eb851f 	.word	0x51eb851f

08004e20 <atoi>:
 8004e20:	220a      	movs	r2, #10
 8004e22:	2100      	movs	r1, #0
 8004e24:	f000 bd3e 	b.w	80058a4 <strtol>

08004e28 <__errno>:
 8004e28:	4b01      	ldr	r3, [pc, #4]	; (8004e30 <__errno+0x8>)
 8004e2a:	6818      	ldr	r0, [r3, #0]
 8004e2c:	4770      	bx	lr
 8004e2e:	bf00      	nop
 8004e30:	20000020 	.word	0x20000020

08004e34 <__libc_init_array>:
 8004e34:	b570      	push	{r4, r5, r6, lr}
 8004e36:	4d0d      	ldr	r5, [pc, #52]	; (8004e6c <__libc_init_array+0x38>)
 8004e38:	4c0d      	ldr	r4, [pc, #52]	; (8004e70 <__libc_init_array+0x3c>)
 8004e3a:	1b64      	subs	r4, r4, r5
 8004e3c:	10a4      	asrs	r4, r4, #2
 8004e3e:	2600      	movs	r6, #0
 8004e40:	42a6      	cmp	r6, r4
 8004e42:	d109      	bne.n	8004e58 <__libc_init_array+0x24>
 8004e44:	4d0b      	ldr	r5, [pc, #44]	; (8004e74 <__libc_init_array+0x40>)
 8004e46:	4c0c      	ldr	r4, [pc, #48]	; (8004e78 <__libc_init_array+0x44>)
 8004e48:	f002 ff8e 	bl	8007d68 <_init>
 8004e4c:	1b64      	subs	r4, r4, r5
 8004e4e:	10a4      	asrs	r4, r4, #2
 8004e50:	2600      	movs	r6, #0
 8004e52:	42a6      	cmp	r6, r4
 8004e54:	d105      	bne.n	8004e62 <__libc_init_array+0x2e>
 8004e56:	bd70      	pop	{r4, r5, r6, pc}
 8004e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e5c:	4798      	blx	r3
 8004e5e:	3601      	adds	r6, #1
 8004e60:	e7ee      	b.n	8004e40 <__libc_init_array+0xc>
 8004e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e66:	4798      	blx	r3
 8004e68:	3601      	adds	r6, #1
 8004e6a:	e7f2      	b.n	8004e52 <__libc_init_array+0x1e>
 8004e6c:	08008214 	.word	0x08008214
 8004e70:	08008214 	.word	0x08008214
 8004e74:	08008214 	.word	0x08008214
 8004e78:	08008218 	.word	0x08008218

08004e7c <memset>:
 8004e7c:	4402      	add	r2, r0
 8004e7e:	4603      	mov	r3, r0
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d100      	bne.n	8004e86 <memset+0xa>
 8004e84:	4770      	bx	lr
 8004e86:	f803 1b01 	strb.w	r1, [r3], #1
 8004e8a:	e7f9      	b.n	8004e80 <memset+0x4>

08004e8c <__cvt>:
 8004e8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e90:	ec55 4b10 	vmov	r4, r5, d0
 8004e94:	2d00      	cmp	r5, #0
 8004e96:	460e      	mov	r6, r1
 8004e98:	4619      	mov	r1, r3
 8004e9a:	462b      	mov	r3, r5
 8004e9c:	bfbb      	ittet	lt
 8004e9e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004ea2:	461d      	movlt	r5, r3
 8004ea4:	2300      	movge	r3, #0
 8004ea6:	232d      	movlt	r3, #45	; 0x2d
 8004ea8:	700b      	strb	r3, [r1, #0]
 8004eaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004eac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004eb0:	4691      	mov	r9, r2
 8004eb2:	f023 0820 	bic.w	r8, r3, #32
 8004eb6:	bfbc      	itt	lt
 8004eb8:	4622      	movlt	r2, r4
 8004eba:	4614      	movlt	r4, r2
 8004ebc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ec0:	d005      	beq.n	8004ece <__cvt+0x42>
 8004ec2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ec6:	d100      	bne.n	8004eca <__cvt+0x3e>
 8004ec8:	3601      	adds	r6, #1
 8004eca:	2102      	movs	r1, #2
 8004ecc:	e000      	b.n	8004ed0 <__cvt+0x44>
 8004ece:	2103      	movs	r1, #3
 8004ed0:	ab03      	add	r3, sp, #12
 8004ed2:	9301      	str	r3, [sp, #4]
 8004ed4:	ab02      	add	r3, sp, #8
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	ec45 4b10 	vmov	d0, r4, r5
 8004edc:	4653      	mov	r3, sl
 8004ede:	4632      	mov	r2, r6
 8004ee0:	f000 fd76 	bl	80059d0 <_dtoa_r>
 8004ee4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ee8:	4607      	mov	r7, r0
 8004eea:	d102      	bne.n	8004ef2 <__cvt+0x66>
 8004eec:	f019 0f01 	tst.w	r9, #1
 8004ef0:	d022      	beq.n	8004f38 <__cvt+0xac>
 8004ef2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ef6:	eb07 0906 	add.w	r9, r7, r6
 8004efa:	d110      	bne.n	8004f1e <__cvt+0x92>
 8004efc:	783b      	ldrb	r3, [r7, #0]
 8004efe:	2b30      	cmp	r3, #48	; 0x30
 8004f00:	d10a      	bne.n	8004f18 <__cvt+0x8c>
 8004f02:	2200      	movs	r2, #0
 8004f04:	2300      	movs	r3, #0
 8004f06:	4620      	mov	r0, r4
 8004f08:	4629      	mov	r1, r5
 8004f0a:	f7fb fdfd 	bl	8000b08 <__aeabi_dcmpeq>
 8004f0e:	b918      	cbnz	r0, 8004f18 <__cvt+0x8c>
 8004f10:	f1c6 0601 	rsb	r6, r6, #1
 8004f14:	f8ca 6000 	str.w	r6, [sl]
 8004f18:	f8da 3000 	ldr.w	r3, [sl]
 8004f1c:	4499      	add	r9, r3
 8004f1e:	2200      	movs	r2, #0
 8004f20:	2300      	movs	r3, #0
 8004f22:	4620      	mov	r0, r4
 8004f24:	4629      	mov	r1, r5
 8004f26:	f7fb fdef 	bl	8000b08 <__aeabi_dcmpeq>
 8004f2a:	b108      	cbz	r0, 8004f30 <__cvt+0xa4>
 8004f2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f30:	2230      	movs	r2, #48	; 0x30
 8004f32:	9b03      	ldr	r3, [sp, #12]
 8004f34:	454b      	cmp	r3, r9
 8004f36:	d307      	bcc.n	8004f48 <__cvt+0xbc>
 8004f38:	9b03      	ldr	r3, [sp, #12]
 8004f3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f3c:	1bdb      	subs	r3, r3, r7
 8004f3e:	4638      	mov	r0, r7
 8004f40:	6013      	str	r3, [r2, #0]
 8004f42:	b004      	add	sp, #16
 8004f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f48:	1c59      	adds	r1, r3, #1
 8004f4a:	9103      	str	r1, [sp, #12]
 8004f4c:	701a      	strb	r2, [r3, #0]
 8004f4e:	e7f0      	b.n	8004f32 <__cvt+0xa6>

08004f50 <__exponent>:
 8004f50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f52:	4603      	mov	r3, r0
 8004f54:	2900      	cmp	r1, #0
 8004f56:	bfb8      	it	lt
 8004f58:	4249      	neglt	r1, r1
 8004f5a:	f803 2b02 	strb.w	r2, [r3], #2
 8004f5e:	bfb4      	ite	lt
 8004f60:	222d      	movlt	r2, #45	; 0x2d
 8004f62:	222b      	movge	r2, #43	; 0x2b
 8004f64:	2909      	cmp	r1, #9
 8004f66:	7042      	strb	r2, [r0, #1]
 8004f68:	dd2a      	ble.n	8004fc0 <__exponent+0x70>
 8004f6a:	f10d 0407 	add.w	r4, sp, #7
 8004f6e:	46a4      	mov	ip, r4
 8004f70:	270a      	movs	r7, #10
 8004f72:	46a6      	mov	lr, r4
 8004f74:	460a      	mov	r2, r1
 8004f76:	fb91 f6f7 	sdiv	r6, r1, r7
 8004f7a:	fb07 1516 	mls	r5, r7, r6, r1
 8004f7e:	3530      	adds	r5, #48	; 0x30
 8004f80:	2a63      	cmp	r2, #99	; 0x63
 8004f82:	f104 34ff 	add.w	r4, r4, #4294967295
 8004f86:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004f8a:	4631      	mov	r1, r6
 8004f8c:	dcf1      	bgt.n	8004f72 <__exponent+0x22>
 8004f8e:	3130      	adds	r1, #48	; 0x30
 8004f90:	f1ae 0502 	sub.w	r5, lr, #2
 8004f94:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004f98:	1c44      	adds	r4, r0, #1
 8004f9a:	4629      	mov	r1, r5
 8004f9c:	4561      	cmp	r1, ip
 8004f9e:	d30a      	bcc.n	8004fb6 <__exponent+0x66>
 8004fa0:	f10d 0209 	add.w	r2, sp, #9
 8004fa4:	eba2 020e 	sub.w	r2, r2, lr
 8004fa8:	4565      	cmp	r5, ip
 8004faa:	bf88      	it	hi
 8004fac:	2200      	movhi	r2, #0
 8004fae:	4413      	add	r3, r2
 8004fb0:	1a18      	subs	r0, r3, r0
 8004fb2:	b003      	add	sp, #12
 8004fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fba:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004fbe:	e7ed      	b.n	8004f9c <__exponent+0x4c>
 8004fc0:	2330      	movs	r3, #48	; 0x30
 8004fc2:	3130      	adds	r1, #48	; 0x30
 8004fc4:	7083      	strb	r3, [r0, #2]
 8004fc6:	70c1      	strb	r1, [r0, #3]
 8004fc8:	1d03      	adds	r3, r0, #4
 8004fca:	e7f1      	b.n	8004fb0 <__exponent+0x60>

08004fcc <_printf_float>:
 8004fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd0:	ed2d 8b02 	vpush	{d8}
 8004fd4:	b08d      	sub	sp, #52	; 0x34
 8004fd6:	460c      	mov	r4, r1
 8004fd8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004fdc:	4616      	mov	r6, r2
 8004fde:	461f      	mov	r7, r3
 8004fe0:	4605      	mov	r5, r0
 8004fe2:	f001 fae3 	bl	80065ac <_localeconv_r>
 8004fe6:	f8d0 a000 	ldr.w	sl, [r0]
 8004fea:	4650      	mov	r0, sl
 8004fec:	f7fb f910 	bl	8000210 <strlen>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ff4:	6823      	ldr	r3, [r4, #0]
 8004ff6:	9305      	str	r3, [sp, #20]
 8004ff8:	f8d8 3000 	ldr.w	r3, [r8]
 8004ffc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005000:	3307      	adds	r3, #7
 8005002:	f023 0307 	bic.w	r3, r3, #7
 8005006:	f103 0208 	add.w	r2, r3, #8
 800500a:	f8c8 2000 	str.w	r2, [r8]
 800500e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005012:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005016:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800501a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800501e:	9307      	str	r3, [sp, #28]
 8005020:	f8cd 8018 	str.w	r8, [sp, #24]
 8005024:	ee08 0a10 	vmov	s16, r0
 8005028:	4b9f      	ldr	r3, [pc, #636]	; (80052a8 <_printf_float+0x2dc>)
 800502a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800502e:	f04f 32ff 	mov.w	r2, #4294967295
 8005032:	f7fb fd9b 	bl	8000b6c <__aeabi_dcmpun>
 8005036:	bb88      	cbnz	r0, 800509c <_printf_float+0xd0>
 8005038:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800503c:	4b9a      	ldr	r3, [pc, #616]	; (80052a8 <_printf_float+0x2dc>)
 800503e:	f04f 32ff 	mov.w	r2, #4294967295
 8005042:	f7fb fd75 	bl	8000b30 <__aeabi_dcmple>
 8005046:	bb48      	cbnz	r0, 800509c <_printf_float+0xd0>
 8005048:	2200      	movs	r2, #0
 800504a:	2300      	movs	r3, #0
 800504c:	4640      	mov	r0, r8
 800504e:	4649      	mov	r1, r9
 8005050:	f7fb fd64 	bl	8000b1c <__aeabi_dcmplt>
 8005054:	b110      	cbz	r0, 800505c <_printf_float+0x90>
 8005056:	232d      	movs	r3, #45	; 0x2d
 8005058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800505c:	4b93      	ldr	r3, [pc, #588]	; (80052ac <_printf_float+0x2e0>)
 800505e:	4894      	ldr	r0, [pc, #592]	; (80052b0 <_printf_float+0x2e4>)
 8005060:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005064:	bf94      	ite	ls
 8005066:	4698      	movls	r8, r3
 8005068:	4680      	movhi	r8, r0
 800506a:	2303      	movs	r3, #3
 800506c:	6123      	str	r3, [r4, #16]
 800506e:	9b05      	ldr	r3, [sp, #20]
 8005070:	f023 0204 	bic.w	r2, r3, #4
 8005074:	6022      	str	r2, [r4, #0]
 8005076:	f04f 0900 	mov.w	r9, #0
 800507a:	9700      	str	r7, [sp, #0]
 800507c:	4633      	mov	r3, r6
 800507e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005080:	4621      	mov	r1, r4
 8005082:	4628      	mov	r0, r5
 8005084:	f000 f9d8 	bl	8005438 <_printf_common>
 8005088:	3001      	adds	r0, #1
 800508a:	f040 8090 	bne.w	80051ae <_printf_float+0x1e2>
 800508e:	f04f 30ff 	mov.w	r0, #4294967295
 8005092:	b00d      	add	sp, #52	; 0x34
 8005094:	ecbd 8b02 	vpop	{d8}
 8005098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800509c:	4642      	mov	r2, r8
 800509e:	464b      	mov	r3, r9
 80050a0:	4640      	mov	r0, r8
 80050a2:	4649      	mov	r1, r9
 80050a4:	f7fb fd62 	bl	8000b6c <__aeabi_dcmpun>
 80050a8:	b140      	cbz	r0, 80050bc <_printf_float+0xf0>
 80050aa:	464b      	mov	r3, r9
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	bfbc      	itt	lt
 80050b0:	232d      	movlt	r3, #45	; 0x2d
 80050b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80050b6:	487f      	ldr	r0, [pc, #508]	; (80052b4 <_printf_float+0x2e8>)
 80050b8:	4b7f      	ldr	r3, [pc, #508]	; (80052b8 <_printf_float+0x2ec>)
 80050ba:	e7d1      	b.n	8005060 <_printf_float+0x94>
 80050bc:	6863      	ldr	r3, [r4, #4]
 80050be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80050c2:	9206      	str	r2, [sp, #24]
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	d13f      	bne.n	8005148 <_printf_float+0x17c>
 80050c8:	2306      	movs	r3, #6
 80050ca:	6063      	str	r3, [r4, #4]
 80050cc:	9b05      	ldr	r3, [sp, #20]
 80050ce:	6861      	ldr	r1, [r4, #4]
 80050d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80050d4:	2300      	movs	r3, #0
 80050d6:	9303      	str	r3, [sp, #12]
 80050d8:	ab0a      	add	r3, sp, #40	; 0x28
 80050da:	e9cd b301 	strd	fp, r3, [sp, #4]
 80050de:	ab09      	add	r3, sp, #36	; 0x24
 80050e0:	ec49 8b10 	vmov	d0, r8, r9
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	6022      	str	r2, [r4, #0]
 80050e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80050ec:	4628      	mov	r0, r5
 80050ee:	f7ff fecd 	bl	8004e8c <__cvt>
 80050f2:	9b06      	ldr	r3, [sp, #24]
 80050f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050f6:	2b47      	cmp	r3, #71	; 0x47
 80050f8:	4680      	mov	r8, r0
 80050fa:	d108      	bne.n	800510e <_printf_float+0x142>
 80050fc:	1cc8      	adds	r0, r1, #3
 80050fe:	db02      	blt.n	8005106 <_printf_float+0x13a>
 8005100:	6863      	ldr	r3, [r4, #4]
 8005102:	4299      	cmp	r1, r3
 8005104:	dd41      	ble.n	800518a <_printf_float+0x1be>
 8005106:	f1ab 0b02 	sub.w	fp, fp, #2
 800510a:	fa5f fb8b 	uxtb.w	fp, fp
 800510e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005112:	d820      	bhi.n	8005156 <_printf_float+0x18a>
 8005114:	3901      	subs	r1, #1
 8005116:	465a      	mov	r2, fp
 8005118:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800511c:	9109      	str	r1, [sp, #36]	; 0x24
 800511e:	f7ff ff17 	bl	8004f50 <__exponent>
 8005122:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005124:	1813      	adds	r3, r2, r0
 8005126:	2a01      	cmp	r2, #1
 8005128:	4681      	mov	r9, r0
 800512a:	6123      	str	r3, [r4, #16]
 800512c:	dc02      	bgt.n	8005134 <_printf_float+0x168>
 800512e:	6822      	ldr	r2, [r4, #0]
 8005130:	07d2      	lsls	r2, r2, #31
 8005132:	d501      	bpl.n	8005138 <_printf_float+0x16c>
 8005134:	3301      	adds	r3, #1
 8005136:	6123      	str	r3, [r4, #16]
 8005138:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800513c:	2b00      	cmp	r3, #0
 800513e:	d09c      	beq.n	800507a <_printf_float+0xae>
 8005140:	232d      	movs	r3, #45	; 0x2d
 8005142:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005146:	e798      	b.n	800507a <_printf_float+0xae>
 8005148:	9a06      	ldr	r2, [sp, #24]
 800514a:	2a47      	cmp	r2, #71	; 0x47
 800514c:	d1be      	bne.n	80050cc <_printf_float+0x100>
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1bc      	bne.n	80050cc <_printf_float+0x100>
 8005152:	2301      	movs	r3, #1
 8005154:	e7b9      	b.n	80050ca <_printf_float+0xfe>
 8005156:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800515a:	d118      	bne.n	800518e <_printf_float+0x1c2>
 800515c:	2900      	cmp	r1, #0
 800515e:	6863      	ldr	r3, [r4, #4]
 8005160:	dd0b      	ble.n	800517a <_printf_float+0x1ae>
 8005162:	6121      	str	r1, [r4, #16]
 8005164:	b913      	cbnz	r3, 800516c <_printf_float+0x1a0>
 8005166:	6822      	ldr	r2, [r4, #0]
 8005168:	07d0      	lsls	r0, r2, #31
 800516a:	d502      	bpl.n	8005172 <_printf_float+0x1a6>
 800516c:	3301      	adds	r3, #1
 800516e:	440b      	add	r3, r1
 8005170:	6123      	str	r3, [r4, #16]
 8005172:	65a1      	str	r1, [r4, #88]	; 0x58
 8005174:	f04f 0900 	mov.w	r9, #0
 8005178:	e7de      	b.n	8005138 <_printf_float+0x16c>
 800517a:	b913      	cbnz	r3, 8005182 <_printf_float+0x1b6>
 800517c:	6822      	ldr	r2, [r4, #0]
 800517e:	07d2      	lsls	r2, r2, #31
 8005180:	d501      	bpl.n	8005186 <_printf_float+0x1ba>
 8005182:	3302      	adds	r3, #2
 8005184:	e7f4      	b.n	8005170 <_printf_float+0x1a4>
 8005186:	2301      	movs	r3, #1
 8005188:	e7f2      	b.n	8005170 <_printf_float+0x1a4>
 800518a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800518e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005190:	4299      	cmp	r1, r3
 8005192:	db05      	blt.n	80051a0 <_printf_float+0x1d4>
 8005194:	6823      	ldr	r3, [r4, #0]
 8005196:	6121      	str	r1, [r4, #16]
 8005198:	07d8      	lsls	r0, r3, #31
 800519a:	d5ea      	bpl.n	8005172 <_printf_float+0x1a6>
 800519c:	1c4b      	adds	r3, r1, #1
 800519e:	e7e7      	b.n	8005170 <_printf_float+0x1a4>
 80051a0:	2900      	cmp	r1, #0
 80051a2:	bfd4      	ite	le
 80051a4:	f1c1 0202 	rsble	r2, r1, #2
 80051a8:	2201      	movgt	r2, #1
 80051aa:	4413      	add	r3, r2
 80051ac:	e7e0      	b.n	8005170 <_printf_float+0x1a4>
 80051ae:	6823      	ldr	r3, [r4, #0]
 80051b0:	055a      	lsls	r2, r3, #21
 80051b2:	d407      	bmi.n	80051c4 <_printf_float+0x1f8>
 80051b4:	6923      	ldr	r3, [r4, #16]
 80051b6:	4642      	mov	r2, r8
 80051b8:	4631      	mov	r1, r6
 80051ba:	4628      	mov	r0, r5
 80051bc:	47b8      	blx	r7
 80051be:	3001      	adds	r0, #1
 80051c0:	d12c      	bne.n	800521c <_printf_float+0x250>
 80051c2:	e764      	b.n	800508e <_printf_float+0xc2>
 80051c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80051c8:	f240 80e0 	bls.w	800538c <_printf_float+0x3c0>
 80051cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051d0:	2200      	movs	r2, #0
 80051d2:	2300      	movs	r3, #0
 80051d4:	f7fb fc98 	bl	8000b08 <__aeabi_dcmpeq>
 80051d8:	2800      	cmp	r0, #0
 80051da:	d034      	beq.n	8005246 <_printf_float+0x27a>
 80051dc:	4a37      	ldr	r2, [pc, #220]	; (80052bc <_printf_float+0x2f0>)
 80051de:	2301      	movs	r3, #1
 80051e0:	4631      	mov	r1, r6
 80051e2:	4628      	mov	r0, r5
 80051e4:	47b8      	blx	r7
 80051e6:	3001      	adds	r0, #1
 80051e8:	f43f af51 	beq.w	800508e <_printf_float+0xc2>
 80051ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051f0:	429a      	cmp	r2, r3
 80051f2:	db02      	blt.n	80051fa <_printf_float+0x22e>
 80051f4:	6823      	ldr	r3, [r4, #0]
 80051f6:	07d8      	lsls	r0, r3, #31
 80051f8:	d510      	bpl.n	800521c <_printf_float+0x250>
 80051fa:	ee18 3a10 	vmov	r3, s16
 80051fe:	4652      	mov	r2, sl
 8005200:	4631      	mov	r1, r6
 8005202:	4628      	mov	r0, r5
 8005204:	47b8      	blx	r7
 8005206:	3001      	adds	r0, #1
 8005208:	f43f af41 	beq.w	800508e <_printf_float+0xc2>
 800520c:	f04f 0800 	mov.w	r8, #0
 8005210:	f104 091a 	add.w	r9, r4, #26
 8005214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005216:	3b01      	subs	r3, #1
 8005218:	4543      	cmp	r3, r8
 800521a:	dc09      	bgt.n	8005230 <_printf_float+0x264>
 800521c:	6823      	ldr	r3, [r4, #0]
 800521e:	079b      	lsls	r3, r3, #30
 8005220:	f100 8105 	bmi.w	800542e <_printf_float+0x462>
 8005224:	68e0      	ldr	r0, [r4, #12]
 8005226:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005228:	4298      	cmp	r0, r3
 800522a:	bfb8      	it	lt
 800522c:	4618      	movlt	r0, r3
 800522e:	e730      	b.n	8005092 <_printf_float+0xc6>
 8005230:	2301      	movs	r3, #1
 8005232:	464a      	mov	r2, r9
 8005234:	4631      	mov	r1, r6
 8005236:	4628      	mov	r0, r5
 8005238:	47b8      	blx	r7
 800523a:	3001      	adds	r0, #1
 800523c:	f43f af27 	beq.w	800508e <_printf_float+0xc2>
 8005240:	f108 0801 	add.w	r8, r8, #1
 8005244:	e7e6      	b.n	8005214 <_printf_float+0x248>
 8005246:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005248:	2b00      	cmp	r3, #0
 800524a:	dc39      	bgt.n	80052c0 <_printf_float+0x2f4>
 800524c:	4a1b      	ldr	r2, [pc, #108]	; (80052bc <_printf_float+0x2f0>)
 800524e:	2301      	movs	r3, #1
 8005250:	4631      	mov	r1, r6
 8005252:	4628      	mov	r0, r5
 8005254:	47b8      	blx	r7
 8005256:	3001      	adds	r0, #1
 8005258:	f43f af19 	beq.w	800508e <_printf_float+0xc2>
 800525c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005260:	4313      	orrs	r3, r2
 8005262:	d102      	bne.n	800526a <_printf_float+0x29e>
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	07d9      	lsls	r1, r3, #31
 8005268:	d5d8      	bpl.n	800521c <_printf_float+0x250>
 800526a:	ee18 3a10 	vmov	r3, s16
 800526e:	4652      	mov	r2, sl
 8005270:	4631      	mov	r1, r6
 8005272:	4628      	mov	r0, r5
 8005274:	47b8      	blx	r7
 8005276:	3001      	adds	r0, #1
 8005278:	f43f af09 	beq.w	800508e <_printf_float+0xc2>
 800527c:	f04f 0900 	mov.w	r9, #0
 8005280:	f104 0a1a 	add.w	sl, r4, #26
 8005284:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005286:	425b      	negs	r3, r3
 8005288:	454b      	cmp	r3, r9
 800528a:	dc01      	bgt.n	8005290 <_printf_float+0x2c4>
 800528c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800528e:	e792      	b.n	80051b6 <_printf_float+0x1ea>
 8005290:	2301      	movs	r3, #1
 8005292:	4652      	mov	r2, sl
 8005294:	4631      	mov	r1, r6
 8005296:	4628      	mov	r0, r5
 8005298:	47b8      	blx	r7
 800529a:	3001      	adds	r0, #1
 800529c:	f43f aef7 	beq.w	800508e <_printf_float+0xc2>
 80052a0:	f109 0901 	add.w	r9, r9, #1
 80052a4:	e7ee      	b.n	8005284 <_printf_float+0x2b8>
 80052a6:	bf00      	nop
 80052a8:	7fefffff 	.word	0x7fefffff
 80052ac:	08007e34 	.word	0x08007e34
 80052b0:	08007e38 	.word	0x08007e38
 80052b4:	08007e40 	.word	0x08007e40
 80052b8:	08007e3c 	.word	0x08007e3c
 80052bc:	08007e44 	.word	0x08007e44
 80052c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052c4:	429a      	cmp	r2, r3
 80052c6:	bfa8      	it	ge
 80052c8:	461a      	movge	r2, r3
 80052ca:	2a00      	cmp	r2, #0
 80052cc:	4691      	mov	r9, r2
 80052ce:	dc37      	bgt.n	8005340 <_printf_float+0x374>
 80052d0:	f04f 0b00 	mov.w	fp, #0
 80052d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052d8:	f104 021a 	add.w	r2, r4, #26
 80052dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052de:	9305      	str	r3, [sp, #20]
 80052e0:	eba3 0309 	sub.w	r3, r3, r9
 80052e4:	455b      	cmp	r3, fp
 80052e6:	dc33      	bgt.n	8005350 <_printf_float+0x384>
 80052e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052ec:	429a      	cmp	r2, r3
 80052ee:	db3b      	blt.n	8005368 <_printf_float+0x39c>
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	07da      	lsls	r2, r3, #31
 80052f4:	d438      	bmi.n	8005368 <_printf_float+0x39c>
 80052f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052f8:	9a05      	ldr	r2, [sp, #20]
 80052fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052fc:	1a9a      	subs	r2, r3, r2
 80052fe:	eba3 0901 	sub.w	r9, r3, r1
 8005302:	4591      	cmp	r9, r2
 8005304:	bfa8      	it	ge
 8005306:	4691      	movge	r9, r2
 8005308:	f1b9 0f00 	cmp.w	r9, #0
 800530c:	dc35      	bgt.n	800537a <_printf_float+0x3ae>
 800530e:	f04f 0800 	mov.w	r8, #0
 8005312:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005316:	f104 0a1a 	add.w	sl, r4, #26
 800531a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800531e:	1a9b      	subs	r3, r3, r2
 8005320:	eba3 0309 	sub.w	r3, r3, r9
 8005324:	4543      	cmp	r3, r8
 8005326:	f77f af79 	ble.w	800521c <_printf_float+0x250>
 800532a:	2301      	movs	r3, #1
 800532c:	4652      	mov	r2, sl
 800532e:	4631      	mov	r1, r6
 8005330:	4628      	mov	r0, r5
 8005332:	47b8      	blx	r7
 8005334:	3001      	adds	r0, #1
 8005336:	f43f aeaa 	beq.w	800508e <_printf_float+0xc2>
 800533a:	f108 0801 	add.w	r8, r8, #1
 800533e:	e7ec      	b.n	800531a <_printf_float+0x34e>
 8005340:	4613      	mov	r3, r2
 8005342:	4631      	mov	r1, r6
 8005344:	4642      	mov	r2, r8
 8005346:	4628      	mov	r0, r5
 8005348:	47b8      	blx	r7
 800534a:	3001      	adds	r0, #1
 800534c:	d1c0      	bne.n	80052d0 <_printf_float+0x304>
 800534e:	e69e      	b.n	800508e <_printf_float+0xc2>
 8005350:	2301      	movs	r3, #1
 8005352:	4631      	mov	r1, r6
 8005354:	4628      	mov	r0, r5
 8005356:	9205      	str	r2, [sp, #20]
 8005358:	47b8      	blx	r7
 800535a:	3001      	adds	r0, #1
 800535c:	f43f ae97 	beq.w	800508e <_printf_float+0xc2>
 8005360:	9a05      	ldr	r2, [sp, #20]
 8005362:	f10b 0b01 	add.w	fp, fp, #1
 8005366:	e7b9      	b.n	80052dc <_printf_float+0x310>
 8005368:	ee18 3a10 	vmov	r3, s16
 800536c:	4652      	mov	r2, sl
 800536e:	4631      	mov	r1, r6
 8005370:	4628      	mov	r0, r5
 8005372:	47b8      	blx	r7
 8005374:	3001      	adds	r0, #1
 8005376:	d1be      	bne.n	80052f6 <_printf_float+0x32a>
 8005378:	e689      	b.n	800508e <_printf_float+0xc2>
 800537a:	9a05      	ldr	r2, [sp, #20]
 800537c:	464b      	mov	r3, r9
 800537e:	4442      	add	r2, r8
 8005380:	4631      	mov	r1, r6
 8005382:	4628      	mov	r0, r5
 8005384:	47b8      	blx	r7
 8005386:	3001      	adds	r0, #1
 8005388:	d1c1      	bne.n	800530e <_printf_float+0x342>
 800538a:	e680      	b.n	800508e <_printf_float+0xc2>
 800538c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800538e:	2a01      	cmp	r2, #1
 8005390:	dc01      	bgt.n	8005396 <_printf_float+0x3ca>
 8005392:	07db      	lsls	r3, r3, #31
 8005394:	d538      	bpl.n	8005408 <_printf_float+0x43c>
 8005396:	2301      	movs	r3, #1
 8005398:	4642      	mov	r2, r8
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	f43f ae74 	beq.w	800508e <_printf_float+0xc2>
 80053a6:	ee18 3a10 	vmov	r3, s16
 80053aa:	4652      	mov	r2, sl
 80053ac:	4631      	mov	r1, r6
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b8      	blx	r7
 80053b2:	3001      	adds	r0, #1
 80053b4:	f43f ae6b 	beq.w	800508e <_printf_float+0xc2>
 80053b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053bc:	2200      	movs	r2, #0
 80053be:	2300      	movs	r3, #0
 80053c0:	f7fb fba2 	bl	8000b08 <__aeabi_dcmpeq>
 80053c4:	b9d8      	cbnz	r0, 80053fe <_printf_float+0x432>
 80053c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053c8:	f108 0201 	add.w	r2, r8, #1
 80053cc:	3b01      	subs	r3, #1
 80053ce:	4631      	mov	r1, r6
 80053d0:	4628      	mov	r0, r5
 80053d2:	47b8      	blx	r7
 80053d4:	3001      	adds	r0, #1
 80053d6:	d10e      	bne.n	80053f6 <_printf_float+0x42a>
 80053d8:	e659      	b.n	800508e <_printf_float+0xc2>
 80053da:	2301      	movs	r3, #1
 80053dc:	4652      	mov	r2, sl
 80053de:	4631      	mov	r1, r6
 80053e0:	4628      	mov	r0, r5
 80053e2:	47b8      	blx	r7
 80053e4:	3001      	adds	r0, #1
 80053e6:	f43f ae52 	beq.w	800508e <_printf_float+0xc2>
 80053ea:	f108 0801 	add.w	r8, r8, #1
 80053ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053f0:	3b01      	subs	r3, #1
 80053f2:	4543      	cmp	r3, r8
 80053f4:	dcf1      	bgt.n	80053da <_printf_float+0x40e>
 80053f6:	464b      	mov	r3, r9
 80053f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80053fc:	e6dc      	b.n	80051b8 <_printf_float+0x1ec>
 80053fe:	f04f 0800 	mov.w	r8, #0
 8005402:	f104 0a1a 	add.w	sl, r4, #26
 8005406:	e7f2      	b.n	80053ee <_printf_float+0x422>
 8005408:	2301      	movs	r3, #1
 800540a:	4642      	mov	r2, r8
 800540c:	e7df      	b.n	80053ce <_printf_float+0x402>
 800540e:	2301      	movs	r3, #1
 8005410:	464a      	mov	r2, r9
 8005412:	4631      	mov	r1, r6
 8005414:	4628      	mov	r0, r5
 8005416:	47b8      	blx	r7
 8005418:	3001      	adds	r0, #1
 800541a:	f43f ae38 	beq.w	800508e <_printf_float+0xc2>
 800541e:	f108 0801 	add.w	r8, r8, #1
 8005422:	68e3      	ldr	r3, [r4, #12]
 8005424:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005426:	1a5b      	subs	r3, r3, r1
 8005428:	4543      	cmp	r3, r8
 800542a:	dcf0      	bgt.n	800540e <_printf_float+0x442>
 800542c:	e6fa      	b.n	8005224 <_printf_float+0x258>
 800542e:	f04f 0800 	mov.w	r8, #0
 8005432:	f104 0919 	add.w	r9, r4, #25
 8005436:	e7f4      	b.n	8005422 <_printf_float+0x456>

08005438 <_printf_common>:
 8005438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800543c:	4616      	mov	r6, r2
 800543e:	4699      	mov	r9, r3
 8005440:	688a      	ldr	r2, [r1, #8]
 8005442:	690b      	ldr	r3, [r1, #16]
 8005444:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005448:	4293      	cmp	r3, r2
 800544a:	bfb8      	it	lt
 800544c:	4613      	movlt	r3, r2
 800544e:	6033      	str	r3, [r6, #0]
 8005450:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005454:	4607      	mov	r7, r0
 8005456:	460c      	mov	r4, r1
 8005458:	b10a      	cbz	r2, 800545e <_printf_common+0x26>
 800545a:	3301      	adds	r3, #1
 800545c:	6033      	str	r3, [r6, #0]
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	0699      	lsls	r1, r3, #26
 8005462:	bf42      	ittt	mi
 8005464:	6833      	ldrmi	r3, [r6, #0]
 8005466:	3302      	addmi	r3, #2
 8005468:	6033      	strmi	r3, [r6, #0]
 800546a:	6825      	ldr	r5, [r4, #0]
 800546c:	f015 0506 	ands.w	r5, r5, #6
 8005470:	d106      	bne.n	8005480 <_printf_common+0x48>
 8005472:	f104 0a19 	add.w	sl, r4, #25
 8005476:	68e3      	ldr	r3, [r4, #12]
 8005478:	6832      	ldr	r2, [r6, #0]
 800547a:	1a9b      	subs	r3, r3, r2
 800547c:	42ab      	cmp	r3, r5
 800547e:	dc26      	bgt.n	80054ce <_printf_common+0x96>
 8005480:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005484:	1e13      	subs	r3, r2, #0
 8005486:	6822      	ldr	r2, [r4, #0]
 8005488:	bf18      	it	ne
 800548a:	2301      	movne	r3, #1
 800548c:	0692      	lsls	r2, r2, #26
 800548e:	d42b      	bmi.n	80054e8 <_printf_common+0xb0>
 8005490:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005494:	4649      	mov	r1, r9
 8005496:	4638      	mov	r0, r7
 8005498:	47c0      	blx	r8
 800549a:	3001      	adds	r0, #1
 800549c:	d01e      	beq.n	80054dc <_printf_common+0xa4>
 800549e:	6823      	ldr	r3, [r4, #0]
 80054a0:	68e5      	ldr	r5, [r4, #12]
 80054a2:	6832      	ldr	r2, [r6, #0]
 80054a4:	f003 0306 	and.w	r3, r3, #6
 80054a8:	2b04      	cmp	r3, #4
 80054aa:	bf08      	it	eq
 80054ac:	1aad      	subeq	r5, r5, r2
 80054ae:	68a3      	ldr	r3, [r4, #8]
 80054b0:	6922      	ldr	r2, [r4, #16]
 80054b2:	bf0c      	ite	eq
 80054b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054b8:	2500      	movne	r5, #0
 80054ba:	4293      	cmp	r3, r2
 80054bc:	bfc4      	itt	gt
 80054be:	1a9b      	subgt	r3, r3, r2
 80054c0:	18ed      	addgt	r5, r5, r3
 80054c2:	2600      	movs	r6, #0
 80054c4:	341a      	adds	r4, #26
 80054c6:	42b5      	cmp	r5, r6
 80054c8:	d11a      	bne.n	8005500 <_printf_common+0xc8>
 80054ca:	2000      	movs	r0, #0
 80054cc:	e008      	b.n	80054e0 <_printf_common+0xa8>
 80054ce:	2301      	movs	r3, #1
 80054d0:	4652      	mov	r2, sl
 80054d2:	4649      	mov	r1, r9
 80054d4:	4638      	mov	r0, r7
 80054d6:	47c0      	blx	r8
 80054d8:	3001      	adds	r0, #1
 80054da:	d103      	bne.n	80054e4 <_printf_common+0xac>
 80054dc:	f04f 30ff 	mov.w	r0, #4294967295
 80054e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054e4:	3501      	adds	r5, #1
 80054e6:	e7c6      	b.n	8005476 <_printf_common+0x3e>
 80054e8:	18e1      	adds	r1, r4, r3
 80054ea:	1c5a      	adds	r2, r3, #1
 80054ec:	2030      	movs	r0, #48	; 0x30
 80054ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054f2:	4422      	add	r2, r4
 80054f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054fc:	3302      	adds	r3, #2
 80054fe:	e7c7      	b.n	8005490 <_printf_common+0x58>
 8005500:	2301      	movs	r3, #1
 8005502:	4622      	mov	r2, r4
 8005504:	4649      	mov	r1, r9
 8005506:	4638      	mov	r0, r7
 8005508:	47c0      	blx	r8
 800550a:	3001      	adds	r0, #1
 800550c:	d0e6      	beq.n	80054dc <_printf_common+0xa4>
 800550e:	3601      	adds	r6, #1
 8005510:	e7d9      	b.n	80054c6 <_printf_common+0x8e>
	...

08005514 <_printf_i>:
 8005514:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005518:	7e0f      	ldrb	r7, [r1, #24]
 800551a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800551c:	2f78      	cmp	r7, #120	; 0x78
 800551e:	4691      	mov	r9, r2
 8005520:	4680      	mov	r8, r0
 8005522:	460c      	mov	r4, r1
 8005524:	469a      	mov	sl, r3
 8005526:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800552a:	d807      	bhi.n	800553c <_printf_i+0x28>
 800552c:	2f62      	cmp	r7, #98	; 0x62
 800552e:	d80a      	bhi.n	8005546 <_printf_i+0x32>
 8005530:	2f00      	cmp	r7, #0
 8005532:	f000 80d8 	beq.w	80056e6 <_printf_i+0x1d2>
 8005536:	2f58      	cmp	r7, #88	; 0x58
 8005538:	f000 80a3 	beq.w	8005682 <_printf_i+0x16e>
 800553c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005540:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005544:	e03a      	b.n	80055bc <_printf_i+0xa8>
 8005546:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800554a:	2b15      	cmp	r3, #21
 800554c:	d8f6      	bhi.n	800553c <_printf_i+0x28>
 800554e:	a101      	add	r1, pc, #4	; (adr r1, 8005554 <_printf_i+0x40>)
 8005550:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005554:	080055ad 	.word	0x080055ad
 8005558:	080055c1 	.word	0x080055c1
 800555c:	0800553d 	.word	0x0800553d
 8005560:	0800553d 	.word	0x0800553d
 8005564:	0800553d 	.word	0x0800553d
 8005568:	0800553d 	.word	0x0800553d
 800556c:	080055c1 	.word	0x080055c1
 8005570:	0800553d 	.word	0x0800553d
 8005574:	0800553d 	.word	0x0800553d
 8005578:	0800553d 	.word	0x0800553d
 800557c:	0800553d 	.word	0x0800553d
 8005580:	080056cd 	.word	0x080056cd
 8005584:	080055f1 	.word	0x080055f1
 8005588:	080056af 	.word	0x080056af
 800558c:	0800553d 	.word	0x0800553d
 8005590:	0800553d 	.word	0x0800553d
 8005594:	080056ef 	.word	0x080056ef
 8005598:	0800553d 	.word	0x0800553d
 800559c:	080055f1 	.word	0x080055f1
 80055a0:	0800553d 	.word	0x0800553d
 80055a4:	0800553d 	.word	0x0800553d
 80055a8:	080056b7 	.word	0x080056b7
 80055ac:	682b      	ldr	r3, [r5, #0]
 80055ae:	1d1a      	adds	r2, r3, #4
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	602a      	str	r2, [r5, #0]
 80055b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055bc:	2301      	movs	r3, #1
 80055be:	e0a3      	b.n	8005708 <_printf_i+0x1f4>
 80055c0:	6820      	ldr	r0, [r4, #0]
 80055c2:	6829      	ldr	r1, [r5, #0]
 80055c4:	0606      	lsls	r6, r0, #24
 80055c6:	f101 0304 	add.w	r3, r1, #4
 80055ca:	d50a      	bpl.n	80055e2 <_printf_i+0xce>
 80055cc:	680e      	ldr	r6, [r1, #0]
 80055ce:	602b      	str	r3, [r5, #0]
 80055d0:	2e00      	cmp	r6, #0
 80055d2:	da03      	bge.n	80055dc <_printf_i+0xc8>
 80055d4:	232d      	movs	r3, #45	; 0x2d
 80055d6:	4276      	negs	r6, r6
 80055d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055dc:	485e      	ldr	r0, [pc, #376]	; (8005758 <_printf_i+0x244>)
 80055de:	230a      	movs	r3, #10
 80055e0:	e019      	b.n	8005616 <_printf_i+0x102>
 80055e2:	680e      	ldr	r6, [r1, #0]
 80055e4:	602b      	str	r3, [r5, #0]
 80055e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055ea:	bf18      	it	ne
 80055ec:	b236      	sxthne	r6, r6
 80055ee:	e7ef      	b.n	80055d0 <_printf_i+0xbc>
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	6820      	ldr	r0, [r4, #0]
 80055f4:	1d19      	adds	r1, r3, #4
 80055f6:	6029      	str	r1, [r5, #0]
 80055f8:	0601      	lsls	r1, r0, #24
 80055fa:	d501      	bpl.n	8005600 <_printf_i+0xec>
 80055fc:	681e      	ldr	r6, [r3, #0]
 80055fe:	e002      	b.n	8005606 <_printf_i+0xf2>
 8005600:	0646      	lsls	r6, r0, #25
 8005602:	d5fb      	bpl.n	80055fc <_printf_i+0xe8>
 8005604:	881e      	ldrh	r6, [r3, #0]
 8005606:	4854      	ldr	r0, [pc, #336]	; (8005758 <_printf_i+0x244>)
 8005608:	2f6f      	cmp	r7, #111	; 0x6f
 800560a:	bf0c      	ite	eq
 800560c:	2308      	moveq	r3, #8
 800560e:	230a      	movne	r3, #10
 8005610:	2100      	movs	r1, #0
 8005612:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005616:	6865      	ldr	r5, [r4, #4]
 8005618:	60a5      	str	r5, [r4, #8]
 800561a:	2d00      	cmp	r5, #0
 800561c:	bfa2      	ittt	ge
 800561e:	6821      	ldrge	r1, [r4, #0]
 8005620:	f021 0104 	bicge.w	r1, r1, #4
 8005624:	6021      	strge	r1, [r4, #0]
 8005626:	b90e      	cbnz	r6, 800562c <_printf_i+0x118>
 8005628:	2d00      	cmp	r5, #0
 800562a:	d04d      	beq.n	80056c8 <_printf_i+0x1b4>
 800562c:	4615      	mov	r5, r2
 800562e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005632:	fb03 6711 	mls	r7, r3, r1, r6
 8005636:	5dc7      	ldrb	r7, [r0, r7]
 8005638:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800563c:	4637      	mov	r7, r6
 800563e:	42bb      	cmp	r3, r7
 8005640:	460e      	mov	r6, r1
 8005642:	d9f4      	bls.n	800562e <_printf_i+0x11a>
 8005644:	2b08      	cmp	r3, #8
 8005646:	d10b      	bne.n	8005660 <_printf_i+0x14c>
 8005648:	6823      	ldr	r3, [r4, #0]
 800564a:	07de      	lsls	r6, r3, #31
 800564c:	d508      	bpl.n	8005660 <_printf_i+0x14c>
 800564e:	6923      	ldr	r3, [r4, #16]
 8005650:	6861      	ldr	r1, [r4, #4]
 8005652:	4299      	cmp	r1, r3
 8005654:	bfde      	ittt	le
 8005656:	2330      	movle	r3, #48	; 0x30
 8005658:	f805 3c01 	strble.w	r3, [r5, #-1]
 800565c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005660:	1b52      	subs	r2, r2, r5
 8005662:	6122      	str	r2, [r4, #16]
 8005664:	f8cd a000 	str.w	sl, [sp]
 8005668:	464b      	mov	r3, r9
 800566a:	aa03      	add	r2, sp, #12
 800566c:	4621      	mov	r1, r4
 800566e:	4640      	mov	r0, r8
 8005670:	f7ff fee2 	bl	8005438 <_printf_common>
 8005674:	3001      	adds	r0, #1
 8005676:	d14c      	bne.n	8005712 <_printf_i+0x1fe>
 8005678:	f04f 30ff 	mov.w	r0, #4294967295
 800567c:	b004      	add	sp, #16
 800567e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005682:	4835      	ldr	r0, [pc, #212]	; (8005758 <_printf_i+0x244>)
 8005684:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005688:	6829      	ldr	r1, [r5, #0]
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005690:	6029      	str	r1, [r5, #0]
 8005692:	061d      	lsls	r5, r3, #24
 8005694:	d514      	bpl.n	80056c0 <_printf_i+0x1ac>
 8005696:	07df      	lsls	r7, r3, #31
 8005698:	bf44      	itt	mi
 800569a:	f043 0320 	orrmi.w	r3, r3, #32
 800569e:	6023      	strmi	r3, [r4, #0]
 80056a0:	b91e      	cbnz	r6, 80056aa <_printf_i+0x196>
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	f023 0320 	bic.w	r3, r3, #32
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	2310      	movs	r3, #16
 80056ac:	e7b0      	b.n	8005610 <_printf_i+0xfc>
 80056ae:	6823      	ldr	r3, [r4, #0]
 80056b0:	f043 0320 	orr.w	r3, r3, #32
 80056b4:	6023      	str	r3, [r4, #0]
 80056b6:	2378      	movs	r3, #120	; 0x78
 80056b8:	4828      	ldr	r0, [pc, #160]	; (800575c <_printf_i+0x248>)
 80056ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056be:	e7e3      	b.n	8005688 <_printf_i+0x174>
 80056c0:	0659      	lsls	r1, r3, #25
 80056c2:	bf48      	it	mi
 80056c4:	b2b6      	uxthmi	r6, r6
 80056c6:	e7e6      	b.n	8005696 <_printf_i+0x182>
 80056c8:	4615      	mov	r5, r2
 80056ca:	e7bb      	b.n	8005644 <_printf_i+0x130>
 80056cc:	682b      	ldr	r3, [r5, #0]
 80056ce:	6826      	ldr	r6, [r4, #0]
 80056d0:	6961      	ldr	r1, [r4, #20]
 80056d2:	1d18      	adds	r0, r3, #4
 80056d4:	6028      	str	r0, [r5, #0]
 80056d6:	0635      	lsls	r5, r6, #24
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	d501      	bpl.n	80056e0 <_printf_i+0x1cc>
 80056dc:	6019      	str	r1, [r3, #0]
 80056de:	e002      	b.n	80056e6 <_printf_i+0x1d2>
 80056e0:	0670      	lsls	r0, r6, #25
 80056e2:	d5fb      	bpl.n	80056dc <_printf_i+0x1c8>
 80056e4:	8019      	strh	r1, [r3, #0]
 80056e6:	2300      	movs	r3, #0
 80056e8:	6123      	str	r3, [r4, #16]
 80056ea:	4615      	mov	r5, r2
 80056ec:	e7ba      	b.n	8005664 <_printf_i+0x150>
 80056ee:	682b      	ldr	r3, [r5, #0]
 80056f0:	1d1a      	adds	r2, r3, #4
 80056f2:	602a      	str	r2, [r5, #0]
 80056f4:	681d      	ldr	r5, [r3, #0]
 80056f6:	6862      	ldr	r2, [r4, #4]
 80056f8:	2100      	movs	r1, #0
 80056fa:	4628      	mov	r0, r5
 80056fc:	f7fa fd90 	bl	8000220 <memchr>
 8005700:	b108      	cbz	r0, 8005706 <_printf_i+0x1f2>
 8005702:	1b40      	subs	r0, r0, r5
 8005704:	6060      	str	r0, [r4, #4]
 8005706:	6863      	ldr	r3, [r4, #4]
 8005708:	6123      	str	r3, [r4, #16]
 800570a:	2300      	movs	r3, #0
 800570c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005710:	e7a8      	b.n	8005664 <_printf_i+0x150>
 8005712:	6923      	ldr	r3, [r4, #16]
 8005714:	462a      	mov	r2, r5
 8005716:	4649      	mov	r1, r9
 8005718:	4640      	mov	r0, r8
 800571a:	47d0      	blx	sl
 800571c:	3001      	adds	r0, #1
 800571e:	d0ab      	beq.n	8005678 <_printf_i+0x164>
 8005720:	6823      	ldr	r3, [r4, #0]
 8005722:	079b      	lsls	r3, r3, #30
 8005724:	d413      	bmi.n	800574e <_printf_i+0x23a>
 8005726:	68e0      	ldr	r0, [r4, #12]
 8005728:	9b03      	ldr	r3, [sp, #12]
 800572a:	4298      	cmp	r0, r3
 800572c:	bfb8      	it	lt
 800572e:	4618      	movlt	r0, r3
 8005730:	e7a4      	b.n	800567c <_printf_i+0x168>
 8005732:	2301      	movs	r3, #1
 8005734:	4632      	mov	r2, r6
 8005736:	4649      	mov	r1, r9
 8005738:	4640      	mov	r0, r8
 800573a:	47d0      	blx	sl
 800573c:	3001      	adds	r0, #1
 800573e:	d09b      	beq.n	8005678 <_printf_i+0x164>
 8005740:	3501      	adds	r5, #1
 8005742:	68e3      	ldr	r3, [r4, #12]
 8005744:	9903      	ldr	r1, [sp, #12]
 8005746:	1a5b      	subs	r3, r3, r1
 8005748:	42ab      	cmp	r3, r5
 800574a:	dcf2      	bgt.n	8005732 <_printf_i+0x21e>
 800574c:	e7eb      	b.n	8005726 <_printf_i+0x212>
 800574e:	2500      	movs	r5, #0
 8005750:	f104 0619 	add.w	r6, r4, #25
 8005754:	e7f5      	b.n	8005742 <_printf_i+0x22e>
 8005756:	bf00      	nop
 8005758:	08007e46 	.word	0x08007e46
 800575c:	08007e57 	.word	0x08007e57

08005760 <siprintf>:
 8005760:	b40e      	push	{r1, r2, r3}
 8005762:	b500      	push	{lr}
 8005764:	b09c      	sub	sp, #112	; 0x70
 8005766:	ab1d      	add	r3, sp, #116	; 0x74
 8005768:	9002      	str	r0, [sp, #8]
 800576a:	9006      	str	r0, [sp, #24]
 800576c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005770:	4809      	ldr	r0, [pc, #36]	; (8005798 <siprintf+0x38>)
 8005772:	9107      	str	r1, [sp, #28]
 8005774:	9104      	str	r1, [sp, #16]
 8005776:	4909      	ldr	r1, [pc, #36]	; (800579c <siprintf+0x3c>)
 8005778:	f853 2b04 	ldr.w	r2, [r3], #4
 800577c:	9105      	str	r1, [sp, #20]
 800577e:	6800      	ldr	r0, [r0, #0]
 8005780:	9301      	str	r3, [sp, #4]
 8005782:	a902      	add	r1, sp, #8
 8005784:	f001 fc02 	bl	8006f8c <_svfiprintf_r>
 8005788:	9b02      	ldr	r3, [sp, #8]
 800578a:	2200      	movs	r2, #0
 800578c:	701a      	strb	r2, [r3, #0]
 800578e:	b01c      	add	sp, #112	; 0x70
 8005790:	f85d eb04 	ldr.w	lr, [sp], #4
 8005794:	b003      	add	sp, #12
 8005796:	4770      	bx	lr
 8005798:	20000020 	.word	0x20000020
 800579c:	ffff0208 	.word	0xffff0208

080057a0 <_strtol_l.constprop.0>:
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057a6:	d001      	beq.n	80057ac <_strtol_l.constprop.0+0xc>
 80057a8:	2b24      	cmp	r3, #36	; 0x24
 80057aa:	d906      	bls.n	80057ba <_strtol_l.constprop.0+0x1a>
 80057ac:	f7ff fb3c 	bl	8004e28 <__errno>
 80057b0:	2316      	movs	r3, #22
 80057b2:	6003      	str	r3, [r0, #0]
 80057b4:	2000      	movs	r0, #0
 80057b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80058a0 <_strtol_l.constprop.0+0x100>
 80057be:	460d      	mov	r5, r1
 80057c0:	462e      	mov	r6, r5
 80057c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80057c6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80057ca:	f017 0708 	ands.w	r7, r7, #8
 80057ce:	d1f7      	bne.n	80057c0 <_strtol_l.constprop.0+0x20>
 80057d0:	2c2d      	cmp	r4, #45	; 0x2d
 80057d2:	d132      	bne.n	800583a <_strtol_l.constprop.0+0x9a>
 80057d4:	782c      	ldrb	r4, [r5, #0]
 80057d6:	2701      	movs	r7, #1
 80057d8:	1cb5      	adds	r5, r6, #2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d05b      	beq.n	8005896 <_strtol_l.constprop.0+0xf6>
 80057de:	2b10      	cmp	r3, #16
 80057e0:	d109      	bne.n	80057f6 <_strtol_l.constprop.0+0x56>
 80057e2:	2c30      	cmp	r4, #48	; 0x30
 80057e4:	d107      	bne.n	80057f6 <_strtol_l.constprop.0+0x56>
 80057e6:	782c      	ldrb	r4, [r5, #0]
 80057e8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80057ec:	2c58      	cmp	r4, #88	; 0x58
 80057ee:	d14d      	bne.n	800588c <_strtol_l.constprop.0+0xec>
 80057f0:	786c      	ldrb	r4, [r5, #1]
 80057f2:	2310      	movs	r3, #16
 80057f4:	3502      	adds	r5, #2
 80057f6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80057fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80057fe:	f04f 0c00 	mov.w	ip, #0
 8005802:	fbb8 f9f3 	udiv	r9, r8, r3
 8005806:	4666      	mov	r6, ip
 8005808:	fb03 8a19 	mls	sl, r3, r9, r8
 800580c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005810:	f1be 0f09 	cmp.w	lr, #9
 8005814:	d816      	bhi.n	8005844 <_strtol_l.constprop.0+0xa4>
 8005816:	4674      	mov	r4, lr
 8005818:	42a3      	cmp	r3, r4
 800581a:	dd24      	ble.n	8005866 <_strtol_l.constprop.0+0xc6>
 800581c:	f1bc 0f00 	cmp.w	ip, #0
 8005820:	db1e      	blt.n	8005860 <_strtol_l.constprop.0+0xc0>
 8005822:	45b1      	cmp	r9, r6
 8005824:	d31c      	bcc.n	8005860 <_strtol_l.constprop.0+0xc0>
 8005826:	d101      	bne.n	800582c <_strtol_l.constprop.0+0x8c>
 8005828:	45a2      	cmp	sl, r4
 800582a:	db19      	blt.n	8005860 <_strtol_l.constprop.0+0xc0>
 800582c:	fb06 4603 	mla	r6, r6, r3, r4
 8005830:	f04f 0c01 	mov.w	ip, #1
 8005834:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005838:	e7e8      	b.n	800580c <_strtol_l.constprop.0+0x6c>
 800583a:	2c2b      	cmp	r4, #43	; 0x2b
 800583c:	bf04      	itt	eq
 800583e:	782c      	ldrbeq	r4, [r5, #0]
 8005840:	1cb5      	addeq	r5, r6, #2
 8005842:	e7ca      	b.n	80057da <_strtol_l.constprop.0+0x3a>
 8005844:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005848:	f1be 0f19 	cmp.w	lr, #25
 800584c:	d801      	bhi.n	8005852 <_strtol_l.constprop.0+0xb2>
 800584e:	3c37      	subs	r4, #55	; 0x37
 8005850:	e7e2      	b.n	8005818 <_strtol_l.constprop.0+0x78>
 8005852:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005856:	f1be 0f19 	cmp.w	lr, #25
 800585a:	d804      	bhi.n	8005866 <_strtol_l.constprop.0+0xc6>
 800585c:	3c57      	subs	r4, #87	; 0x57
 800585e:	e7db      	b.n	8005818 <_strtol_l.constprop.0+0x78>
 8005860:	f04f 3cff 	mov.w	ip, #4294967295
 8005864:	e7e6      	b.n	8005834 <_strtol_l.constprop.0+0x94>
 8005866:	f1bc 0f00 	cmp.w	ip, #0
 800586a:	da05      	bge.n	8005878 <_strtol_l.constprop.0+0xd8>
 800586c:	2322      	movs	r3, #34	; 0x22
 800586e:	6003      	str	r3, [r0, #0]
 8005870:	4646      	mov	r6, r8
 8005872:	b942      	cbnz	r2, 8005886 <_strtol_l.constprop.0+0xe6>
 8005874:	4630      	mov	r0, r6
 8005876:	e79e      	b.n	80057b6 <_strtol_l.constprop.0+0x16>
 8005878:	b107      	cbz	r7, 800587c <_strtol_l.constprop.0+0xdc>
 800587a:	4276      	negs	r6, r6
 800587c:	2a00      	cmp	r2, #0
 800587e:	d0f9      	beq.n	8005874 <_strtol_l.constprop.0+0xd4>
 8005880:	f1bc 0f00 	cmp.w	ip, #0
 8005884:	d000      	beq.n	8005888 <_strtol_l.constprop.0+0xe8>
 8005886:	1e69      	subs	r1, r5, #1
 8005888:	6011      	str	r1, [r2, #0]
 800588a:	e7f3      	b.n	8005874 <_strtol_l.constprop.0+0xd4>
 800588c:	2430      	movs	r4, #48	; 0x30
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1b1      	bne.n	80057f6 <_strtol_l.constprop.0+0x56>
 8005892:	2308      	movs	r3, #8
 8005894:	e7af      	b.n	80057f6 <_strtol_l.constprop.0+0x56>
 8005896:	2c30      	cmp	r4, #48	; 0x30
 8005898:	d0a5      	beq.n	80057e6 <_strtol_l.constprop.0+0x46>
 800589a:	230a      	movs	r3, #10
 800589c:	e7ab      	b.n	80057f6 <_strtol_l.constprop.0+0x56>
 800589e:	bf00      	nop
 80058a0:	08007e69 	.word	0x08007e69

080058a4 <strtol>:
 80058a4:	4613      	mov	r3, r2
 80058a6:	460a      	mov	r2, r1
 80058a8:	4601      	mov	r1, r0
 80058aa:	4802      	ldr	r0, [pc, #8]	; (80058b4 <strtol+0x10>)
 80058ac:	6800      	ldr	r0, [r0, #0]
 80058ae:	f7ff bf77 	b.w	80057a0 <_strtol_l.constprop.0>
 80058b2:	bf00      	nop
 80058b4:	20000020 	.word	0x20000020

080058b8 <quorem>:
 80058b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058bc:	6903      	ldr	r3, [r0, #16]
 80058be:	690c      	ldr	r4, [r1, #16]
 80058c0:	42a3      	cmp	r3, r4
 80058c2:	4607      	mov	r7, r0
 80058c4:	f2c0 8081 	blt.w	80059ca <quorem+0x112>
 80058c8:	3c01      	subs	r4, #1
 80058ca:	f101 0814 	add.w	r8, r1, #20
 80058ce:	f100 0514 	add.w	r5, r0, #20
 80058d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058d6:	9301      	str	r3, [sp, #4]
 80058d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80058dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058e0:	3301      	adds	r3, #1
 80058e2:	429a      	cmp	r2, r3
 80058e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80058e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80058ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80058f0:	d331      	bcc.n	8005956 <quorem+0x9e>
 80058f2:	f04f 0e00 	mov.w	lr, #0
 80058f6:	4640      	mov	r0, r8
 80058f8:	46ac      	mov	ip, r5
 80058fa:	46f2      	mov	sl, lr
 80058fc:	f850 2b04 	ldr.w	r2, [r0], #4
 8005900:	b293      	uxth	r3, r2
 8005902:	fb06 e303 	mla	r3, r6, r3, lr
 8005906:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800590a:	b29b      	uxth	r3, r3
 800590c:	ebaa 0303 	sub.w	r3, sl, r3
 8005910:	f8dc a000 	ldr.w	sl, [ip]
 8005914:	0c12      	lsrs	r2, r2, #16
 8005916:	fa13 f38a 	uxtah	r3, r3, sl
 800591a:	fb06 e202 	mla	r2, r6, r2, lr
 800591e:	9300      	str	r3, [sp, #0]
 8005920:	9b00      	ldr	r3, [sp, #0]
 8005922:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005926:	b292      	uxth	r2, r2
 8005928:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800592c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005930:	f8bd 3000 	ldrh.w	r3, [sp]
 8005934:	4581      	cmp	r9, r0
 8005936:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800593a:	f84c 3b04 	str.w	r3, [ip], #4
 800593e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005942:	d2db      	bcs.n	80058fc <quorem+0x44>
 8005944:	f855 300b 	ldr.w	r3, [r5, fp]
 8005948:	b92b      	cbnz	r3, 8005956 <quorem+0x9e>
 800594a:	9b01      	ldr	r3, [sp, #4]
 800594c:	3b04      	subs	r3, #4
 800594e:	429d      	cmp	r5, r3
 8005950:	461a      	mov	r2, r3
 8005952:	d32e      	bcc.n	80059b2 <quorem+0xfa>
 8005954:	613c      	str	r4, [r7, #16]
 8005956:	4638      	mov	r0, r7
 8005958:	f001 f8c4 	bl	8006ae4 <__mcmp>
 800595c:	2800      	cmp	r0, #0
 800595e:	db24      	blt.n	80059aa <quorem+0xf2>
 8005960:	3601      	adds	r6, #1
 8005962:	4628      	mov	r0, r5
 8005964:	f04f 0c00 	mov.w	ip, #0
 8005968:	f858 2b04 	ldr.w	r2, [r8], #4
 800596c:	f8d0 e000 	ldr.w	lr, [r0]
 8005970:	b293      	uxth	r3, r2
 8005972:	ebac 0303 	sub.w	r3, ip, r3
 8005976:	0c12      	lsrs	r2, r2, #16
 8005978:	fa13 f38e 	uxtah	r3, r3, lr
 800597c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005980:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005984:	b29b      	uxth	r3, r3
 8005986:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800598a:	45c1      	cmp	r9, r8
 800598c:	f840 3b04 	str.w	r3, [r0], #4
 8005990:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005994:	d2e8      	bcs.n	8005968 <quorem+0xb0>
 8005996:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800599a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800599e:	b922      	cbnz	r2, 80059aa <quorem+0xf2>
 80059a0:	3b04      	subs	r3, #4
 80059a2:	429d      	cmp	r5, r3
 80059a4:	461a      	mov	r2, r3
 80059a6:	d30a      	bcc.n	80059be <quorem+0x106>
 80059a8:	613c      	str	r4, [r7, #16]
 80059aa:	4630      	mov	r0, r6
 80059ac:	b003      	add	sp, #12
 80059ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059b2:	6812      	ldr	r2, [r2, #0]
 80059b4:	3b04      	subs	r3, #4
 80059b6:	2a00      	cmp	r2, #0
 80059b8:	d1cc      	bne.n	8005954 <quorem+0x9c>
 80059ba:	3c01      	subs	r4, #1
 80059bc:	e7c7      	b.n	800594e <quorem+0x96>
 80059be:	6812      	ldr	r2, [r2, #0]
 80059c0:	3b04      	subs	r3, #4
 80059c2:	2a00      	cmp	r2, #0
 80059c4:	d1f0      	bne.n	80059a8 <quorem+0xf0>
 80059c6:	3c01      	subs	r4, #1
 80059c8:	e7eb      	b.n	80059a2 <quorem+0xea>
 80059ca:	2000      	movs	r0, #0
 80059cc:	e7ee      	b.n	80059ac <quorem+0xf4>
	...

080059d0 <_dtoa_r>:
 80059d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d4:	ed2d 8b04 	vpush	{d8-d9}
 80059d8:	ec57 6b10 	vmov	r6, r7, d0
 80059dc:	b093      	sub	sp, #76	; 0x4c
 80059de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80059e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80059e4:	9106      	str	r1, [sp, #24]
 80059e6:	ee10 aa10 	vmov	sl, s0
 80059ea:	4604      	mov	r4, r0
 80059ec:	9209      	str	r2, [sp, #36]	; 0x24
 80059ee:	930c      	str	r3, [sp, #48]	; 0x30
 80059f0:	46bb      	mov	fp, r7
 80059f2:	b975      	cbnz	r5, 8005a12 <_dtoa_r+0x42>
 80059f4:	2010      	movs	r0, #16
 80059f6:	f000 fddd 	bl	80065b4 <malloc>
 80059fa:	4602      	mov	r2, r0
 80059fc:	6260      	str	r0, [r4, #36]	; 0x24
 80059fe:	b920      	cbnz	r0, 8005a0a <_dtoa_r+0x3a>
 8005a00:	4ba7      	ldr	r3, [pc, #668]	; (8005ca0 <_dtoa_r+0x2d0>)
 8005a02:	21ea      	movs	r1, #234	; 0xea
 8005a04:	48a7      	ldr	r0, [pc, #668]	; (8005ca4 <_dtoa_r+0x2d4>)
 8005a06:	f001 fbd1 	bl	80071ac <__assert_func>
 8005a0a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a0e:	6005      	str	r5, [r0, #0]
 8005a10:	60c5      	str	r5, [r0, #12]
 8005a12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a14:	6819      	ldr	r1, [r3, #0]
 8005a16:	b151      	cbz	r1, 8005a2e <_dtoa_r+0x5e>
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	604a      	str	r2, [r1, #4]
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	4093      	lsls	r3, r2
 8005a20:	608b      	str	r3, [r1, #8]
 8005a22:	4620      	mov	r0, r4
 8005a24:	f000 fe1c 	bl	8006660 <_Bfree>
 8005a28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	601a      	str	r2, [r3, #0]
 8005a2e:	1e3b      	subs	r3, r7, #0
 8005a30:	bfaa      	itet	ge
 8005a32:	2300      	movge	r3, #0
 8005a34:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005a38:	f8c8 3000 	strge.w	r3, [r8]
 8005a3c:	4b9a      	ldr	r3, [pc, #616]	; (8005ca8 <_dtoa_r+0x2d8>)
 8005a3e:	bfbc      	itt	lt
 8005a40:	2201      	movlt	r2, #1
 8005a42:	f8c8 2000 	strlt.w	r2, [r8]
 8005a46:	ea33 030b 	bics.w	r3, r3, fp
 8005a4a:	d11b      	bne.n	8005a84 <_dtoa_r+0xb4>
 8005a4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a4e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a52:	6013      	str	r3, [r2, #0]
 8005a54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005a58:	4333      	orrs	r3, r6
 8005a5a:	f000 8592 	beq.w	8006582 <_dtoa_r+0xbb2>
 8005a5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a60:	b963      	cbnz	r3, 8005a7c <_dtoa_r+0xac>
 8005a62:	4b92      	ldr	r3, [pc, #584]	; (8005cac <_dtoa_r+0x2dc>)
 8005a64:	e022      	b.n	8005aac <_dtoa_r+0xdc>
 8005a66:	4b92      	ldr	r3, [pc, #584]	; (8005cb0 <_dtoa_r+0x2e0>)
 8005a68:	9301      	str	r3, [sp, #4]
 8005a6a:	3308      	adds	r3, #8
 8005a6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a6e:	6013      	str	r3, [r2, #0]
 8005a70:	9801      	ldr	r0, [sp, #4]
 8005a72:	b013      	add	sp, #76	; 0x4c
 8005a74:	ecbd 8b04 	vpop	{d8-d9}
 8005a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a7c:	4b8b      	ldr	r3, [pc, #556]	; (8005cac <_dtoa_r+0x2dc>)
 8005a7e:	9301      	str	r3, [sp, #4]
 8005a80:	3303      	adds	r3, #3
 8005a82:	e7f3      	b.n	8005a6c <_dtoa_r+0x9c>
 8005a84:	2200      	movs	r2, #0
 8005a86:	2300      	movs	r3, #0
 8005a88:	4650      	mov	r0, sl
 8005a8a:	4659      	mov	r1, fp
 8005a8c:	f7fb f83c 	bl	8000b08 <__aeabi_dcmpeq>
 8005a90:	ec4b ab19 	vmov	d9, sl, fp
 8005a94:	4680      	mov	r8, r0
 8005a96:	b158      	cbz	r0, 8005ab0 <_dtoa_r+0xe0>
 8005a98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	6013      	str	r3, [r2, #0]
 8005a9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f000 856b 	beq.w	800657c <_dtoa_r+0xbac>
 8005aa6:	4883      	ldr	r0, [pc, #524]	; (8005cb4 <_dtoa_r+0x2e4>)
 8005aa8:	6018      	str	r0, [r3, #0]
 8005aaa:	1e43      	subs	r3, r0, #1
 8005aac:	9301      	str	r3, [sp, #4]
 8005aae:	e7df      	b.n	8005a70 <_dtoa_r+0xa0>
 8005ab0:	ec4b ab10 	vmov	d0, sl, fp
 8005ab4:	aa10      	add	r2, sp, #64	; 0x40
 8005ab6:	a911      	add	r1, sp, #68	; 0x44
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f001 f8b9 	bl	8006c30 <__d2b>
 8005abe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005ac2:	ee08 0a10 	vmov	s16, r0
 8005ac6:	2d00      	cmp	r5, #0
 8005ac8:	f000 8084 	beq.w	8005bd4 <_dtoa_r+0x204>
 8005acc:	ee19 3a90 	vmov	r3, s19
 8005ad0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ad4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005ad8:	4656      	mov	r6, sl
 8005ada:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005ade:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005ae2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005ae6:	4b74      	ldr	r3, [pc, #464]	; (8005cb8 <_dtoa_r+0x2e8>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	4630      	mov	r0, r6
 8005aec:	4639      	mov	r1, r7
 8005aee:	f7fa fbeb 	bl	80002c8 <__aeabi_dsub>
 8005af2:	a365      	add	r3, pc, #404	; (adr r3, 8005c88 <_dtoa_r+0x2b8>)
 8005af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af8:	f7fa fd9e 	bl	8000638 <__aeabi_dmul>
 8005afc:	a364      	add	r3, pc, #400	; (adr r3, 8005c90 <_dtoa_r+0x2c0>)
 8005afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b02:	f7fa fbe3 	bl	80002cc <__adddf3>
 8005b06:	4606      	mov	r6, r0
 8005b08:	4628      	mov	r0, r5
 8005b0a:	460f      	mov	r7, r1
 8005b0c:	f7fa fd2a 	bl	8000564 <__aeabi_i2d>
 8005b10:	a361      	add	r3, pc, #388	; (adr r3, 8005c98 <_dtoa_r+0x2c8>)
 8005b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b16:	f7fa fd8f 	bl	8000638 <__aeabi_dmul>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	4630      	mov	r0, r6
 8005b20:	4639      	mov	r1, r7
 8005b22:	f7fa fbd3 	bl	80002cc <__adddf3>
 8005b26:	4606      	mov	r6, r0
 8005b28:	460f      	mov	r7, r1
 8005b2a:	f7fb f835 	bl	8000b98 <__aeabi_d2iz>
 8005b2e:	2200      	movs	r2, #0
 8005b30:	9000      	str	r0, [sp, #0]
 8005b32:	2300      	movs	r3, #0
 8005b34:	4630      	mov	r0, r6
 8005b36:	4639      	mov	r1, r7
 8005b38:	f7fa fff0 	bl	8000b1c <__aeabi_dcmplt>
 8005b3c:	b150      	cbz	r0, 8005b54 <_dtoa_r+0x184>
 8005b3e:	9800      	ldr	r0, [sp, #0]
 8005b40:	f7fa fd10 	bl	8000564 <__aeabi_i2d>
 8005b44:	4632      	mov	r2, r6
 8005b46:	463b      	mov	r3, r7
 8005b48:	f7fa ffde 	bl	8000b08 <__aeabi_dcmpeq>
 8005b4c:	b910      	cbnz	r0, 8005b54 <_dtoa_r+0x184>
 8005b4e:	9b00      	ldr	r3, [sp, #0]
 8005b50:	3b01      	subs	r3, #1
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	9b00      	ldr	r3, [sp, #0]
 8005b56:	2b16      	cmp	r3, #22
 8005b58:	d85a      	bhi.n	8005c10 <_dtoa_r+0x240>
 8005b5a:	9a00      	ldr	r2, [sp, #0]
 8005b5c:	4b57      	ldr	r3, [pc, #348]	; (8005cbc <_dtoa_r+0x2ec>)
 8005b5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b66:	ec51 0b19 	vmov	r0, r1, d9
 8005b6a:	f7fa ffd7 	bl	8000b1c <__aeabi_dcmplt>
 8005b6e:	2800      	cmp	r0, #0
 8005b70:	d050      	beq.n	8005c14 <_dtoa_r+0x244>
 8005b72:	9b00      	ldr	r3, [sp, #0]
 8005b74:	3b01      	subs	r3, #1
 8005b76:	9300      	str	r3, [sp, #0]
 8005b78:	2300      	movs	r3, #0
 8005b7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005b7e:	1b5d      	subs	r5, r3, r5
 8005b80:	1e6b      	subs	r3, r5, #1
 8005b82:	9305      	str	r3, [sp, #20]
 8005b84:	bf45      	ittet	mi
 8005b86:	f1c5 0301 	rsbmi	r3, r5, #1
 8005b8a:	9304      	strmi	r3, [sp, #16]
 8005b8c:	2300      	movpl	r3, #0
 8005b8e:	2300      	movmi	r3, #0
 8005b90:	bf4c      	ite	mi
 8005b92:	9305      	strmi	r3, [sp, #20]
 8005b94:	9304      	strpl	r3, [sp, #16]
 8005b96:	9b00      	ldr	r3, [sp, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	db3d      	blt.n	8005c18 <_dtoa_r+0x248>
 8005b9c:	9b05      	ldr	r3, [sp, #20]
 8005b9e:	9a00      	ldr	r2, [sp, #0]
 8005ba0:	920a      	str	r2, [sp, #40]	; 0x28
 8005ba2:	4413      	add	r3, r2
 8005ba4:	9305      	str	r3, [sp, #20]
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	9307      	str	r3, [sp, #28]
 8005baa:	9b06      	ldr	r3, [sp, #24]
 8005bac:	2b09      	cmp	r3, #9
 8005bae:	f200 8089 	bhi.w	8005cc4 <_dtoa_r+0x2f4>
 8005bb2:	2b05      	cmp	r3, #5
 8005bb4:	bfc4      	itt	gt
 8005bb6:	3b04      	subgt	r3, #4
 8005bb8:	9306      	strgt	r3, [sp, #24]
 8005bba:	9b06      	ldr	r3, [sp, #24]
 8005bbc:	f1a3 0302 	sub.w	r3, r3, #2
 8005bc0:	bfcc      	ite	gt
 8005bc2:	2500      	movgt	r5, #0
 8005bc4:	2501      	movle	r5, #1
 8005bc6:	2b03      	cmp	r3, #3
 8005bc8:	f200 8087 	bhi.w	8005cda <_dtoa_r+0x30a>
 8005bcc:	e8df f003 	tbb	[pc, r3]
 8005bd0:	59383a2d 	.word	0x59383a2d
 8005bd4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005bd8:	441d      	add	r5, r3
 8005bda:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005bde:	2b20      	cmp	r3, #32
 8005be0:	bfc1      	itttt	gt
 8005be2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005be6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005bea:	fa0b f303 	lslgt.w	r3, fp, r3
 8005bee:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005bf2:	bfda      	itte	le
 8005bf4:	f1c3 0320 	rsble	r3, r3, #32
 8005bf8:	fa06 f003 	lslle.w	r0, r6, r3
 8005bfc:	4318      	orrgt	r0, r3
 8005bfe:	f7fa fca1 	bl	8000544 <__aeabi_ui2d>
 8005c02:	2301      	movs	r3, #1
 8005c04:	4606      	mov	r6, r0
 8005c06:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005c0a:	3d01      	subs	r5, #1
 8005c0c:	930e      	str	r3, [sp, #56]	; 0x38
 8005c0e:	e76a      	b.n	8005ae6 <_dtoa_r+0x116>
 8005c10:	2301      	movs	r3, #1
 8005c12:	e7b2      	b.n	8005b7a <_dtoa_r+0x1aa>
 8005c14:	900b      	str	r0, [sp, #44]	; 0x2c
 8005c16:	e7b1      	b.n	8005b7c <_dtoa_r+0x1ac>
 8005c18:	9b04      	ldr	r3, [sp, #16]
 8005c1a:	9a00      	ldr	r2, [sp, #0]
 8005c1c:	1a9b      	subs	r3, r3, r2
 8005c1e:	9304      	str	r3, [sp, #16]
 8005c20:	4253      	negs	r3, r2
 8005c22:	9307      	str	r3, [sp, #28]
 8005c24:	2300      	movs	r3, #0
 8005c26:	930a      	str	r3, [sp, #40]	; 0x28
 8005c28:	e7bf      	b.n	8005baa <_dtoa_r+0x1da>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	9308      	str	r3, [sp, #32]
 8005c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	dc55      	bgt.n	8005ce0 <_dtoa_r+0x310>
 8005c34:	2301      	movs	r3, #1
 8005c36:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	9209      	str	r2, [sp, #36]	; 0x24
 8005c3e:	e00c      	b.n	8005c5a <_dtoa_r+0x28a>
 8005c40:	2301      	movs	r3, #1
 8005c42:	e7f3      	b.n	8005c2c <_dtoa_r+0x25c>
 8005c44:	2300      	movs	r3, #0
 8005c46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c48:	9308      	str	r3, [sp, #32]
 8005c4a:	9b00      	ldr	r3, [sp, #0]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	9302      	str	r3, [sp, #8]
 8005c50:	3301      	adds	r3, #1
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	9303      	str	r3, [sp, #12]
 8005c56:	bfb8      	it	lt
 8005c58:	2301      	movlt	r3, #1
 8005c5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	6042      	str	r2, [r0, #4]
 8005c60:	2204      	movs	r2, #4
 8005c62:	f102 0614 	add.w	r6, r2, #20
 8005c66:	429e      	cmp	r6, r3
 8005c68:	6841      	ldr	r1, [r0, #4]
 8005c6a:	d93d      	bls.n	8005ce8 <_dtoa_r+0x318>
 8005c6c:	4620      	mov	r0, r4
 8005c6e:	f000 fcb7 	bl	80065e0 <_Balloc>
 8005c72:	9001      	str	r0, [sp, #4]
 8005c74:	2800      	cmp	r0, #0
 8005c76:	d13b      	bne.n	8005cf0 <_dtoa_r+0x320>
 8005c78:	4b11      	ldr	r3, [pc, #68]	; (8005cc0 <_dtoa_r+0x2f0>)
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005c80:	e6c0      	b.n	8005a04 <_dtoa_r+0x34>
 8005c82:	2301      	movs	r3, #1
 8005c84:	e7df      	b.n	8005c46 <_dtoa_r+0x276>
 8005c86:	bf00      	nop
 8005c88:	636f4361 	.word	0x636f4361
 8005c8c:	3fd287a7 	.word	0x3fd287a7
 8005c90:	8b60c8b3 	.word	0x8b60c8b3
 8005c94:	3fc68a28 	.word	0x3fc68a28
 8005c98:	509f79fb 	.word	0x509f79fb
 8005c9c:	3fd34413 	.word	0x3fd34413
 8005ca0:	08007f76 	.word	0x08007f76
 8005ca4:	08007f8d 	.word	0x08007f8d
 8005ca8:	7ff00000 	.word	0x7ff00000
 8005cac:	08007f72 	.word	0x08007f72
 8005cb0:	08007f69 	.word	0x08007f69
 8005cb4:	08007e45 	.word	0x08007e45
 8005cb8:	3ff80000 	.word	0x3ff80000
 8005cbc:	08008080 	.word	0x08008080
 8005cc0:	08007fe8 	.word	0x08007fe8
 8005cc4:	2501      	movs	r5, #1
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	9306      	str	r3, [sp, #24]
 8005cca:	9508      	str	r5, [sp, #32]
 8005ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8005cd0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	2312      	movs	r3, #18
 8005cd8:	e7b0      	b.n	8005c3c <_dtoa_r+0x26c>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	9308      	str	r3, [sp, #32]
 8005cde:	e7f5      	b.n	8005ccc <_dtoa_r+0x2fc>
 8005ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005ce6:	e7b8      	b.n	8005c5a <_dtoa_r+0x28a>
 8005ce8:	3101      	adds	r1, #1
 8005cea:	6041      	str	r1, [r0, #4]
 8005cec:	0052      	lsls	r2, r2, #1
 8005cee:	e7b8      	b.n	8005c62 <_dtoa_r+0x292>
 8005cf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cf2:	9a01      	ldr	r2, [sp, #4]
 8005cf4:	601a      	str	r2, [r3, #0]
 8005cf6:	9b03      	ldr	r3, [sp, #12]
 8005cf8:	2b0e      	cmp	r3, #14
 8005cfa:	f200 809d 	bhi.w	8005e38 <_dtoa_r+0x468>
 8005cfe:	2d00      	cmp	r5, #0
 8005d00:	f000 809a 	beq.w	8005e38 <_dtoa_r+0x468>
 8005d04:	9b00      	ldr	r3, [sp, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	dd32      	ble.n	8005d70 <_dtoa_r+0x3a0>
 8005d0a:	4ab7      	ldr	r2, [pc, #732]	; (8005fe8 <_dtoa_r+0x618>)
 8005d0c:	f003 030f 	and.w	r3, r3, #15
 8005d10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d18:	9b00      	ldr	r3, [sp, #0]
 8005d1a:	05d8      	lsls	r0, r3, #23
 8005d1c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005d20:	d516      	bpl.n	8005d50 <_dtoa_r+0x380>
 8005d22:	4bb2      	ldr	r3, [pc, #712]	; (8005fec <_dtoa_r+0x61c>)
 8005d24:	ec51 0b19 	vmov	r0, r1, d9
 8005d28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d2c:	f7fa fdae 	bl	800088c <__aeabi_ddiv>
 8005d30:	f007 070f 	and.w	r7, r7, #15
 8005d34:	4682      	mov	sl, r0
 8005d36:	468b      	mov	fp, r1
 8005d38:	2503      	movs	r5, #3
 8005d3a:	4eac      	ldr	r6, [pc, #688]	; (8005fec <_dtoa_r+0x61c>)
 8005d3c:	b957      	cbnz	r7, 8005d54 <_dtoa_r+0x384>
 8005d3e:	4642      	mov	r2, r8
 8005d40:	464b      	mov	r3, r9
 8005d42:	4650      	mov	r0, sl
 8005d44:	4659      	mov	r1, fp
 8005d46:	f7fa fda1 	bl	800088c <__aeabi_ddiv>
 8005d4a:	4682      	mov	sl, r0
 8005d4c:	468b      	mov	fp, r1
 8005d4e:	e028      	b.n	8005da2 <_dtoa_r+0x3d2>
 8005d50:	2502      	movs	r5, #2
 8005d52:	e7f2      	b.n	8005d3a <_dtoa_r+0x36a>
 8005d54:	07f9      	lsls	r1, r7, #31
 8005d56:	d508      	bpl.n	8005d6a <_dtoa_r+0x39a>
 8005d58:	4640      	mov	r0, r8
 8005d5a:	4649      	mov	r1, r9
 8005d5c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d60:	f7fa fc6a 	bl	8000638 <__aeabi_dmul>
 8005d64:	3501      	adds	r5, #1
 8005d66:	4680      	mov	r8, r0
 8005d68:	4689      	mov	r9, r1
 8005d6a:	107f      	asrs	r7, r7, #1
 8005d6c:	3608      	adds	r6, #8
 8005d6e:	e7e5      	b.n	8005d3c <_dtoa_r+0x36c>
 8005d70:	f000 809b 	beq.w	8005eaa <_dtoa_r+0x4da>
 8005d74:	9b00      	ldr	r3, [sp, #0]
 8005d76:	4f9d      	ldr	r7, [pc, #628]	; (8005fec <_dtoa_r+0x61c>)
 8005d78:	425e      	negs	r6, r3
 8005d7a:	4b9b      	ldr	r3, [pc, #620]	; (8005fe8 <_dtoa_r+0x618>)
 8005d7c:	f006 020f 	and.w	r2, r6, #15
 8005d80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d88:	ec51 0b19 	vmov	r0, r1, d9
 8005d8c:	f7fa fc54 	bl	8000638 <__aeabi_dmul>
 8005d90:	1136      	asrs	r6, r6, #4
 8005d92:	4682      	mov	sl, r0
 8005d94:	468b      	mov	fp, r1
 8005d96:	2300      	movs	r3, #0
 8005d98:	2502      	movs	r5, #2
 8005d9a:	2e00      	cmp	r6, #0
 8005d9c:	d17a      	bne.n	8005e94 <_dtoa_r+0x4c4>
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1d3      	bne.n	8005d4a <_dtoa_r+0x37a>
 8005da2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f000 8082 	beq.w	8005eae <_dtoa_r+0x4de>
 8005daa:	4b91      	ldr	r3, [pc, #580]	; (8005ff0 <_dtoa_r+0x620>)
 8005dac:	2200      	movs	r2, #0
 8005dae:	4650      	mov	r0, sl
 8005db0:	4659      	mov	r1, fp
 8005db2:	f7fa feb3 	bl	8000b1c <__aeabi_dcmplt>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	d079      	beq.n	8005eae <_dtoa_r+0x4de>
 8005dba:	9b03      	ldr	r3, [sp, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d076      	beq.n	8005eae <_dtoa_r+0x4de>
 8005dc0:	9b02      	ldr	r3, [sp, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	dd36      	ble.n	8005e34 <_dtoa_r+0x464>
 8005dc6:	9b00      	ldr	r3, [sp, #0]
 8005dc8:	4650      	mov	r0, sl
 8005dca:	4659      	mov	r1, fp
 8005dcc:	1e5f      	subs	r7, r3, #1
 8005dce:	2200      	movs	r2, #0
 8005dd0:	4b88      	ldr	r3, [pc, #544]	; (8005ff4 <_dtoa_r+0x624>)
 8005dd2:	f7fa fc31 	bl	8000638 <__aeabi_dmul>
 8005dd6:	9e02      	ldr	r6, [sp, #8]
 8005dd8:	4682      	mov	sl, r0
 8005dda:	468b      	mov	fp, r1
 8005ddc:	3501      	adds	r5, #1
 8005dde:	4628      	mov	r0, r5
 8005de0:	f7fa fbc0 	bl	8000564 <__aeabi_i2d>
 8005de4:	4652      	mov	r2, sl
 8005de6:	465b      	mov	r3, fp
 8005de8:	f7fa fc26 	bl	8000638 <__aeabi_dmul>
 8005dec:	4b82      	ldr	r3, [pc, #520]	; (8005ff8 <_dtoa_r+0x628>)
 8005dee:	2200      	movs	r2, #0
 8005df0:	f7fa fa6c 	bl	80002cc <__adddf3>
 8005df4:	46d0      	mov	r8, sl
 8005df6:	46d9      	mov	r9, fp
 8005df8:	4682      	mov	sl, r0
 8005dfa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005dfe:	2e00      	cmp	r6, #0
 8005e00:	d158      	bne.n	8005eb4 <_dtoa_r+0x4e4>
 8005e02:	4b7e      	ldr	r3, [pc, #504]	; (8005ffc <_dtoa_r+0x62c>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	4640      	mov	r0, r8
 8005e08:	4649      	mov	r1, r9
 8005e0a:	f7fa fa5d 	bl	80002c8 <__aeabi_dsub>
 8005e0e:	4652      	mov	r2, sl
 8005e10:	465b      	mov	r3, fp
 8005e12:	4680      	mov	r8, r0
 8005e14:	4689      	mov	r9, r1
 8005e16:	f7fa fe9f 	bl	8000b58 <__aeabi_dcmpgt>
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	f040 8295 	bne.w	800634a <_dtoa_r+0x97a>
 8005e20:	4652      	mov	r2, sl
 8005e22:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005e26:	4640      	mov	r0, r8
 8005e28:	4649      	mov	r1, r9
 8005e2a:	f7fa fe77 	bl	8000b1c <__aeabi_dcmplt>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	f040 8289 	bne.w	8006346 <_dtoa_r+0x976>
 8005e34:	ec5b ab19 	vmov	sl, fp, d9
 8005e38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f2c0 8148 	blt.w	80060d0 <_dtoa_r+0x700>
 8005e40:	9a00      	ldr	r2, [sp, #0]
 8005e42:	2a0e      	cmp	r2, #14
 8005e44:	f300 8144 	bgt.w	80060d0 <_dtoa_r+0x700>
 8005e48:	4b67      	ldr	r3, [pc, #412]	; (8005fe8 <_dtoa_r+0x618>)
 8005e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	f280 80d5 	bge.w	8006004 <_dtoa_r+0x634>
 8005e5a:	9b03      	ldr	r3, [sp, #12]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f300 80d1 	bgt.w	8006004 <_dtoa_r+0x634>
 8005e62:	f040 826f 	bne.w	8006344 <_dtoa_r+0x974>
 8005e66:	4b65      	ldr	r3, [pc, #404]	; (8005ffc <_dtoa_r+0x62c>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	4640      	mov	r0, r8
 8005e6c:	4649      	mov	r1, r9
 8005e6e:	f7fa fbe3 	bl	8000638 <__aeabi_dmul>
 8005e72:	4652      	mov	r2, sl
 8005e74:	465b      	mov	r3, fp
 8005e76:	f7fa fe65 	bl	8000b44 <__aeabi_dcmpge>
 8005e7a:	9e03      	ldr	r6, [sp, #12]
 8005e7c:	4637      	mov	r7, r6
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	f040 8245 	bne.w	800630e <_dtoa_r+0x93e>
 8005e84:	9d01      	ldr	r5, [sp, #4]
 8005e86:	2331      	movs	r3, #49	; 0x31
 8005e88:	f805 3b01 	strb.w	r3, [r5], #1
 8005e8c:	9b00      	ldr	r3, [sp, #0]
 8005e8e:	3301      	adds	r3, #1
 8005e90:	9300      	str	r3, [sp, #0]
 8005e92:	e240      	b.n	8006316 <_dtoa_r+0x946>
 8005e94:	07f2      	lsls	r2, r6, #31
 8005e96:	d505      	bpl.n	8005ea4 <_dtoa_r+0x4d4>
 8005e98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e9c:	f7fa fbcc 	bl	8000638 <__aeabi_dmul>
 8005ea0:	3501      	adds	r5, #1
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	1076      	asrs	r6, r6, #1
 8005ea6:	3708      	adds	r7, #8
 8005ea8:	e777      	b.n	8005d9a <_dtoa_r+0x3ca>
 8005eaa:	2502      	movs	r5, #2
 8005eac:	e779      	b.n	8005da2 <_dtoa_r+0x3d2>
 8005eae:	9f00      	ldr	r7, [sp, #0]
 8005eb0:	9e03      	ldr	r6, [sp, #12]
 8005eb2:	e794      	b.n	8005dde <_dtoa_r+0x40e>
 8005eb4:	9901      	ldr	r1, [sp, #4]
 8005eb6:	4b4c      	ldr	r3, [pc, #304]	; (8005fe8 <_dtoa_r+0x618>)
 8005eb8:	4431      	add	r1, r6
 8005eba:	910d      	str	r1, [sp, #52]	; 0x34
 8005ebc:	9908      	ldr	r1, [sp, #32]
 8005ebe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ec2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ec6:	2900      	cmp	r1, #0
 8005ec8:	d043      	beq.n	8005f52 <_dtoa_r+0x582>
 8005eca:	494d      	ldr	r1, [pc, #308]	; (8006000 <_dtoa_r+0x630>)
 8005ecc:	2000      	movs	r0, #0
 8005ece:	f7fa fcdd 	bl	800088c <__aeabi_ddiv>
 8005ed2:	4652      	mov	r2, sl
 8005ed4:	465b      	mov	r3, fp
 8005ed6:	f7fa f9f7 	bl	80002c8 <__aeabi_dsub>
 8005eda:	9d01      	ldr	r5, [sp, #4]
 8005edc:	4682      	mov	sl, r0
 8005ede:	468b      	mov	fp, r1
 8005ee0:	4649      	mov	r1, r9
 8005ee2:	4640      	mov	r0, r8
 8005ee4:	f7fa fe58 	bl	8000b98 <__aeabi_d2iz>
 8005ee8:	4606      	mov	r6, r0
 8005eea:	f7fa fb3b 	bl	8000564 <__aeabi_i2d>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	4640      	mov	r0, r8
 8005ef4:	4649      	mov	r1, r9
 8005ef6:	f7fa f9e7 	bl	80002c8 <__aeabi_dsub>
 8005efa:	3630      	adds	r6, #48	; 0x30
 8005efc:	f805 6b01 	strb.w	r6, [r5], #1
 8005f00:	4652      	mov	r2, sl
 8005f02:	465b      	mov	r3, fp
 8005f04:	4680      	mov	r8, r0
 8005f06:	4689      	mov	r9, r1
 8005f08:	f7fa fe08 	bl	8000b1c <__aeabi_dcmplt>
 8005f0c:	2800      	cmp	r0, #0
 8005f0e:	d163      	bne.n	8005fd8 <_dtoa_r+0x608>
 8005f10:	4642      	mov	r2, r8
 8005f12:	464b      	mov	r3, r9
 8005f14:	4936      	ldr	r1, [pc, #216]	; (8005ff0 <_dtoa_r+0x620>)
 8005f16:	2000      	movs	r0, #0
 8005f18:	f7fa f9d6 	bl	80002c8 <__aeabi_dsub>
 8005f1c:	4652      	mov	r2, sl
 8005f1e:	465b      	mov	r3, fp
 8005f20:	f7fa fdfc 	bl	8000b1c <__aeabi_dcmplt>
 8005f24:	2800      	cmp	r0, #0
 8005f26:	f040 80b5 	bne.w	8006094 <_dtoa_r+0x6c4>
 8005f2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f2c:	429d      	cmp	r5, r3
 8005f2e:	d081      	beq.n	8005e34 <_dtoa_r+0x464>
 8005f30:	4b30      	ldr	r3, [pc, #192]	; (8005ff4 <_dtoa_r+0x624>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	4650      	mov	r0, sl
 8005f36:	4659      	mov	r1, fp
 8005f38:	f7fa fb7e 	bl	8000638 <__aeabi_dmul>
 8005f3c:	4b2d      	ldr	r3, [pc, #180]	; (8005ff4 <_dtoa_r+0x624>)
 8005f3e:	4682      	mov	sl, r0
 8005f40:	468b      	mov	fp, r1
 8005f42:	4640      	mov	r0, r8
 8005f44:	4649      	mov	r1, r9
 8005f46:	2200      	movs	r2, #0
 8005f48:	f7fa fb76 	bl	8000638 <__aeabi_dmul>
 8005f4c:	4680      	mov	r8, r0
 8005f4e:	4689      	mov	r9, r1
 8005f50:	e7c6      	b.n	8005ee0 <_dtoa_r+0x510>
 8005f52:	4650      	mov	r0, sl
 8005f54:	4659      	mov	r1, fp
 8005f56:	f7fa fb6f 	bl	8000638 <__aeabi_dmul>
 8005f5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f5c:	9d01      	ldr	r5, [sp, #4]
 8005f5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f60:	4682      	mov	sl, r0
 8005f62:	468b      	mov	fp, r1
 8005f64:	4649      	mov	r1, r9
 8005f66:	4640      	mov	r0, r8
 8005f68:	f7fa fe16 	bl	8000b98 <__aeabi_d2iz>
 8005f6c:	4606      	mov	r6, r0
 8005f6e:	f7fa faf9 	bl	8000564 <__aeabi_i2d>
 8005f72:	3630      	adds	r6, #48	; 0x30
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4640      	mov	r0, r8
 8005f7a:	4649      	mov	r1, r9
 8005f7c:	f7fa f9a4 	bl	80002c8 <__aeabi_dsub>
 8005f80:	f805 6b01 	strb.w	r6, [r5], #1
 8005f84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f86:	429d      	cmp	r5, r3
 8005f88:	4680      	mov	r8, r0
 8005f8a:	4689      	mov	r9, r1
 8005f8c:	f04f 0200 	mov.w	r2, #0
 8005f90:	d124      	bne.n	8005fdc <_dtoa_r+0x60c>
 8005f92:	4b1b      	ldr	r3, [pc, #108]	; (8006000 <_dtoa_r+0x630>)
 8005f94:	4650      	mov	r0, sl
 8005f96:	4659      	mov	r1, fp
 8005f98:	f7fa f998 	bl	80002cc <__adddf3>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	4640      	mov	r0, r8
 8005fa2:	4649      	mov	r1, r9
 8005fa4:	f7fa fdd8 	bl	8000b58 <__aeabi_dcmpgt>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d173      	bne.n	8006094 <_dtoa_r+0x6c4>
 8005fac:	4652      	mov	r2, sl
 8005fae:	465b      	mov	r3, fp
 8005fb0:	4913      	ldr	r1, [pc, #76]	; (8006000 <_dtoa_r+0x630>)
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	f7fa f988 	bl	80002c8 <__aeabi_dsub>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	460b      	mov	r3, r1
 8005fbc:	4640      	mov	r0, r8
 8005fbe:	4649      	mov	r1, r9
 8005fc0:	f7fa fdac 	bl	8000b1c <__aeabi_dcmplt>
 8005fc4:	2800      	cmp	r0, #0
 8005fc6:	f43f af35 	beq.w	8005e34 <_dtoa_r+0x464>
 8005fca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005fcc:	1e6b      	subs	r3, r5, #1
 8005fce:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fd0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005fd4:	2b30      	cmp	r3, #48	; 0x30
 8005fd6:	d0f8      	beq.n	8005fca <_dtoa_r+0x5fa>
 8005fd8:	9700      	str	r7, [sp, #0]
 8005fda:	e049      	b.n	8006070 <_dtoa_r+0x6a0>
 8005fdc:	4b05      	ldr	r3, [pc, #20]	; (8005ff4 <_dtoa_r+0x624>)
 8005fde:	f7fa fb2b 	bl	8000638 <__aeabi_dmul>
 8005fe2:	4680      	mov	r8, r0
 8005fe4:	4689      	mov	r9, r1
 8005fe6:	e7bd      	b.n	8005f64 <_dtoa_r+0x594>
 8005fe8:	08008080 	.word	0x08008080
 8005fec:	08008058 	.word	0x08008058
 8005ff0:	3ff00000 	.word	0x3ff00000
 8005ff4:	40240000 	.word	0x40240000
 8005ff8:	401c0000 	.word	0x401c0000
 8005ffc:	40140000 	.word	0x40140000
 8006000:	3fe00000 	.word	0x3fe00000
 8006004:	9d01      	ldr	r5, [sp, #4]
 8006006:	4656      	mov	r6, sl
 8006008:	465f      	mov	r7, fp
 800600a:	4642      	mov	r2, r8
 800600c:	464b      	mov	r3, r9
 800600e:	4630      	mov	r0, r6
 8006010:	4639      	mov	r1, r7
 8006012:	f7fa fc3b 	bl	800088c <__aeabi_ddiv>
 8006016:	f7fa fdbf 	bl	8000b98 <__aeabi_d2iz>
 800601a:	4682      	mov	sl, r0
 800601c:	f7fa faa2 	bl	8000564 <__aeabi_i2d>
 8006020:	4642      	mov	r2, r8
 8006022:	464b      	mov	r3, r9
 8006024:	f7fa fb08 	bl	8000638 <__aeabi_dmul>
 8006028:	4602      	mov	r2, r0
 800602a:	460b      	mov	r3, r1
 800602c:	4630      	mov	r0, r6
 800602e:	4639      	mov	r1, r7
 8006030:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006034:	f7fa f948 	bl	80002c8 <__aeabi_dsub>
 8006038:	f805 6b01 	strb.w	r6, [r5], #1
 800603c:	9e01      	ldr	r6, [sp, #4]
 800603e:	9f03      	ldr	r7, [sp, #12]
 8006040:	1bae      	subs	r6, r5, r6
 8006042:	42b7      	cmp	r7, r6
 8006044:	4602      	mov	r2, r0
 8006046:	460b      	mov	r3, r1
 8006048:	d135      	bne.n	80060b6 <_dtoa_r+0x6e6>
 800604a:	f7fa f93f 	bl	80002cc <__adddf3>
 800604e:	4642      	mov	r2, r8
 8006050:	464b      	mov	r3, r9
 8006052:	4606      	mov	r6, r0
 8006054:	460f      	mov	r7, r1
 8006056:	f7fa fd7f 	bl	8000b58 <__aeabi_dcmpgt>
 800605a:	b9d0      	cbnz	r0, 8006092 <_dtoa_r+0x6c2>
 800605c:	4642      	mov	r2, r8
 800605e:	464b      	mov	r3, r9
 8006060:	4630      	mov	r0, r6
 8006062:	4639      	mov	r1, r7
 8006064:	f7fa fd50 	bl	8000b08 <__aeabi_dcmpeq>
 8006068:	b110      	cbz	r0, 8006070 <_dtoa_r+0x6a0>
 800606a:	f01a 0f01 	tst.w	sl, #1
 800606e:	d110      	bne.n	8006092 <_dtoa_r+0x6c2>
 8006070:	4620      	mov	r0, r4
 8006072:	ee18 1a10 	vmov	r1, s16
 8006076:	f000 faf3 	bl	8006660 <_Bfree>
 800607a:	2300      	movs	r3, #0
 800607c:	9800      	ldr	r0, [sp, #0]
 800607e:	702b      	strb	r3, [r5, #0]
 8006080:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006082:	3001      	adds	r0, #1
 8006084:	6018      	str	r0, [r3, #0]
 8006086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006088:	2b00      	cmp	r3, #0
 800608a:	f43f acf1 	beq.w	8005a70 <_dtoa_r+0xa0>
 800608e:	601d      	str	r5, [r3, #0]
 8006090:	e4ee      	b.n	8005a70 <_dtoa_r+0xa0>
 8006092:	9f00      	ldr	r7, [sp, #0]
 8006094:	462b      	mov	r3, r5
 8006096:	461d      	mov	r5, r3
 8006098:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800609c:	2a39      	cmp	r2, #57	; 0x39
 800609e:	d106      	bne.n	80060ae <_dtoa_r+0x6de>
 80060a0:	9a01      	ldr	r2, [sp, #4]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d1f7      	bne.n	8006096 <_dtoa_r+0x6c6>
 80060a6:	9901      	ldr	r1, [sp, #4]
 80060a8:	2230      	movs	r2, #48	; 0x30
 80060aa:	3701      	adds	r7, #1
 80060ac:	700a      	strb	r2, [r1, #0]
 80060ae:	781a      	ldrb	r2, [r3, #0]
 80060b0:	3201      	adds	r2, #1
 80060b2:	701a      	strb	r2, [r3, #0]
 80060b4:	e790      	b.n	8005fd8 <_dtoa_r+0x608>
 80060b6:	4ba6      	ldr	r3, [pc, #664]	; (8006350 <_dtoa_r+0x980>)
 80060b8:	2200      	movs	r2, #0
 80060ba:	f7fa fabd 	bl	8000638 <__aeabi_dmul>
 80060be:	2200      	movs	r2, #0
 80060c0:	2300      	movs	r3, #0
 80060c2:	4606      	mov	r6, r0
 80060c4:	460f      	mov	r7, r1
 80060c6:	f7fa fd1f 	bl	8000b08 <__aeabi_dcmpeq>
 80060ca:	2800      	cmp	r0, #0
 80060cc:	d09d      	beq.n	800600a <_dtoa_r+0x63a>
 80060ce:	e7cf      	b.n	8006070 <_dtoa_r+0x6a0>
 80060d0:	9a08      	ldr	r2, [sp, #32]
 80060d2:	2a00      	cmp	r2, #0
 80060d4:	f000 80d7 	beq.w	8006286 <_dtoa_r+0x8b6>
 80060d8:	9a06      	ldr	r2, [sp, #24]
 80060da:	2a01      	cmp	r2, #1
 80060dc:	f300 80ba 	bgt.w	8006254 <_dtoa_r+0x884>
 80060e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060e2:	2a00      	cmp	r2, #0
 80060e4:	f000 80b2 	beq.w	800624c <_dtoa_r+0x87c>
 80060e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80060ec:	9e07      	ldr	r6, [sp, #28]
 80060ee:	9d04      	ldr	r5, [sp, #16]
 80060f0:	9a04      	ldr	r2, [sp, #16]
 80060f2:	441a      	add	r2, r3
 80060f4:	9204      	str	r2, [sp, #16]
 80060f6:	9a05      	ldr	r2, [sp, #20]
 80060f8:	2101      	movs	r1, #1
 80060fa:	441a      	add	r2, r3
 80060fc:	4620      	mov	r0, r4
 80060fe:	9205      	str	r2, [sp, #20]
 8006100:	f000 fb66 	bl	80067d0 <__i2b>
 8006104:	4607      	mov	r7, r0
 8006106:	2d00      	cmp	r5, #0
 8006108:	dd0c      	ble.n	8006124 <_dtoa_r+0x754>
 800610a:	9b05      	ldr	r3, [sp, #20]
 800610c:	2b00      	cmp	r3, #0
 800610e:	dd09      	ble.n	8006124 <_dtoa_r+0x754>
 8006110:	42ab      	cmp	r3, r5
 8006112:	9a04      	ldr	r2, [sp, #16]
 8006114:	bfa8      	it	ge
 8006116:	462b      	movge	r3, r5
 8006118:	1ad2      	subs	r2, r2, r3
 800611a:	9204      	str	r2, [sp, #16]
 800611c:	9a05      	ldr	r2, [sp, #20]
 800611e:	1aed      	subs	r5, r5, r3
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	9305      	str	r3, [sp, #20]
 8006124:	9b07      	ldr	r3, [sp, #28]
 8006126:	b31b      	cbz	r3, 8006170 <_dtoa_r+0x7a0>
 8006128:	9b08      	ldr	r3, [sp, #32]
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 80af 	beq.w	800628e <_dtoa_r+0x8be>
 8006130:	2e00      	cmp	r6, #0
 8006132:	dd13      	ble.n	800615c <_dtoa_r+0x78c>
 8006134:	4639      	mov	r1, r7
 8006136:	4632      	mov	r2, r6
 8006138:	4620      	mov	r0, r4
 800613a:	f000 fc09 	bl	8006950 <__pow5mult>
 800613e:	ee18 2a10 	vmov	r2, s16
 8006142:	4601      	mov	r1, r0
 8006144:	4607      	mov	r7, r0
 8006146:	4620      	mov	r0, r4
 8006148:	f000 fb58 	bl	80067fc <__multiply>
 800614c:	ee18 1a10 	vmov	r1, s16
 8006150:	4680      	mov	r8, r0
 8006152:	4620      	mov	r0, r4
 8006154:	f000 fa84 	bl	8006660 <_Bfree>
 8006158:	ee08 8a10 	vmov	s16, r8
 800615c:	9b07      	ldr	r3, [sp, #28]
 800615e:	1b9a      	subs	r2, r3, r6
 8006160:	d006      	beq.n	8006170 <_dtoa_r+0x7a0>
 8006162:	ee18 1a10 	vmov	r1, s16
 8006166:	4620      	mov	r0, r4
 8006168:	f000 fbf2 	bl	8006950 <__pow5mult>
 800616c:	ee08 0a10 	vmov	s16, r0
 8006170:	2101      	movs	r1, #1
 8006172:	4620      	mov	r0, r4
 8006174:	f000 fb2c 	bl	80067d0 <__i2b>
 8006178:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800617a:	2b00      	cmp	r3, #0
 800617c:	4606      	mov	r6, r0
 800617e:	f340 8088 	ble.w	8006292 <_dtoa_r+0x8c2>
 8006182:	461a      	mov	r2, r3
 8006184:	4601      	mov	r1, r0
 8006186:	4620      	mov	r0, r4
 8006188:	f000 fbe2 	bl	8006950 <__pow5mult>
 800618c:	9b06      	ldr	r3, [sp, #24]
 800618e:	2b01      	cmp	r3, #1
 8006190:	4606      	mov	r6, r0
 8006192:	f340 8081 	ble.w	8006298 <_dtoa_r+0x8c8>
 8006196:	f04f 0800 	mov.w	r8, #0
 800619a:	6933      	ldr	r3, [r6, #16]
 800619c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80061a0:	6918      	ldr	r0, [r3, #16]
 80061a2:	f000 fac5 	bl	8006730 <__hi0bits>
 80061a6:	f1c0 0020 	rsb	r0, r0, #32
 80061aa:	9b05      	ldr	r3, [sp, #20]
 80061ac:	4418      	add	r0, r3
 80061ae:	f010 001f 	ands.w	r0, r0, #31
 80061b2:	f000 8092 	beq.w	80062da <_dtoa_r+0x90a>
 80061b6:	f1c0 0320 	rsb	r3, r0, #32
 80061ba:	2b04      	cmp	r3, #4
 80061bc:	f340 808a 	ble.w	80062d4 <_dtoa_r+0x904>
 80061c0:	f1c0 001c 	rsb	r0, r0, #28
 80061c4:	9b04      	ldr	r3, [sp, #16]
 80061c6:	4403      	add	r3, r0
 80061c8:	9304      	str	r3, [sp, #16]
 80061ca:	9b05      	ldr	r3, [sp, #20]
 80061cc:	4403      	add	r3, r0
 80061ce:	4405      	add	r5, r0
 80061d0:	9305      	str	r3, [sp, #20]
 80061d2:	9b04      	ldr	r3, [sp, #16]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	dd07      	ble.n	80061e8 <_dtoa_r+0x818>
 80061d8:	ee18 1a10 	vmov	r1, s16
 80061dc:	461a      	mov	r2, r3
 80061de:	4620      	mov	r0, r4
 80061e0:	f000 fc10 	bl	8006a04 <__lshift>
 80061e4:	ee08 0a10 	vmov	s16, r0
 80061e8:	9b05      	ldr	r3, [sp, #20]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	dd05      	ble.n	80061fa <_dtoa_r+0x82a>
 80061ee:	4631      	mov	r1, r6
 80061f0:	461a      	mov	r2, r3
 80061f2:	4620      	mov	r0, r4
 80061f4:	f000 fc06 	bl	8006a04 <__lshift>
 80061f8:	4606      	mov	r6, r0
 80061fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d06e      	beq.n	80062de <_dtoa_r+0x90e>
 8006200:	ee18 0a10 	vmov	r0, s16
 8006204:	4631      	mov	r1, r6
 8006206:	f000 fc6d 	bl	8006ae4 <__mcmp>
 800620a:	2800      	cmp	r0, #0
 800620c:	da67      	bge.n	80062de <_dtoa_r+0x90e>
 800620e:	9b00      	ldr	r3, [sp, #0]
 8006210:	3b01      	subs	r3, #1
 8006212:	ee18 1a10 	vmov	r1, s16
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	220a      	movs	r2, #10
 800621a:	2300      	movs	r3, #0
 800621c:	4620      	mov	r0, r4
 800621e:	f000 fa41 	bl	80066a4 <__multadd>
 8006222:	9b08      	ldr	r3, [sp, #32]
 8006224:	ee08 0a10 	vmov	s16, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 81b1 	beq.w	8006590 <_dtoa_r+0xbc0>
 800622e:	2300      	movs	r3, #0
 8006230:	4639      	mov	r1, r7
 8006232:	220a      	movs	r2, #10
 8006234:	4620      	mov	r0, r4
 8006236:	f000 fa35 	bl	80066a4 <__multadd>
 800623a:	9b02      	ldr	r3, [sp, #8]
 800623c:	2b00      	cmp	r3, #0
 800623e:	4607      	mov	r7, r0
 8006240:	f300 808e 	bgt.w	8006360 <_dtoa_r+0x990>
 8006244:	9b06      	ldr	r3, [sp, #24]
 8006246:	2b02      	cmp	r3, #2
 8006248:	dc51      	bgt.n	80062ee <_dtoa_r+0x91e>
 800624a:	e089      	b.n	8006360 <_dtoa_r+0x990>
 800624c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800624e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006252:	e74b      	b.n	80060ec <_dtoa_r+0x71c>
 8006254:	9b03      	ldr	r3, [sp, #12]
 8006256:	1e5e      	subs	r6, r3, #1
 8006258:	9b07      	ldr	r3, [sp, #28]
 800625a:	42b3      	cmp	r3, r6
 800625c:	bfbf      	itttt	lt
 800625e:	9b07      	ldrlt	r3, [sp, #28]
 8006260:	9607      	strlt	r6, [sp, #28]
 8006262:	1af2      	sublt	r2, r6, r3
 8006264:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006266:	bfb6      	itet	lt
 8006268:	189b      	addlt	r3, r3, r2
 800626a:	1b9e      	subge	r6, r3, r6
 800626c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800626e:	9b03      	ldr	r3, [sp, #12]
 8006270:	bfb8      	it	lt
 8006272:	2600      	movlt	r6, #0
 8006274:	2b00      	cmp	r3, #0
 8006276:	bfb7      	itett	lt
 8006278:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800627c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006280:	1a9d      	sublt	r5, r3, r2
 8006282:	2300      	movlt	r3, #0
 8006284:	e734      	b.n	80060f0 <_dtoa_r+0x720>
 8006286:	9e07      	ldr	r6, [sp, #28]
 8006288:	9d04      	ldr	r5, [sp, #16]
 800628a:	9f08      	ldr	r7, [sp, #32]
 800628c:	e73b      	b.n	8006106 <_dtoa_r+0x736>
 800628e:	9a07      	ldr	r2, [sp, #28]
 8006290:	e767      	b.n	8006162 <_dtoa_r+0x792>
 8006292:	9b06      	ldr	r3, [sp, #24]
 8006294:	2b01      	cmp	r3, #1
 8006296:	dc18      	bgt.n	80062ca <_dtoa_r+0x8fa>
 8006298:	f1ba 0f00 	cmp.w	sl, #0
 800629c:	d115      	bne.n	80062ca <_dtoa_r+0x8fa>
 800629e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062a2:	b993      	cbnz	r3, 80062ca <_dtoa_r+0x8fa>
 80062a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80062a8:	0d1b      	lsrs	r3, r3, #20
 80062aa:	051b      	lsls	r3, r3, #20
 80062ac:	b183      	cbz	r3, 80062d0 <_dtoa_r+0x900>
 80062ae:	9b04      	ldr	r3, [sp, #16]
 80062b0:	3301      	adds	r3, #1
 80062b2:	9304      	str	r3, [sp, #16]
 80062b4:	9b05      	ldr	r3, [sp, #20]
 80062b6:	3301      	adds	r3, #1
 80062b8:	9305      	str	r3, [sp, #20]
 80062ba:	f04f 0801 	mov.w	r8, #1
 80062be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f47f af6a 	bne.w	800619a <_dtoa_r+0x7ca>
 80062c6:	2001      	movs	r0, #1
 80062c8:	e76f      	b.n	80061aa <_dtoa_r+0x7da>
 80062ca:	f04f 0800 	mov.w	r8, #0
 80062ce:	e7f6      	b.n	80062be <_dtoa_r+0x8ee>
 80062d0:	4698      	mov	r8, r3
 80062d2:	e7f4      	b.n	80062be <_dtoa_r+0x8ee>
 80062d4:	f43f af7d 	beq.w	80061d2 <_dtoa_r+0x802>
 80062d8:	4618      	mov	r0, r3
 80062da:	301c      	adds	r0, #28
 80062dc:	e772      	b.n	80061c4 <_dtoa_r+0x7f4>
 80062de:	9b03      	ldr	r3, [sp, #12]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	dc37      	bgt.n	8006354 <_dtoa_r+0x984>
 80062e4:	9b06      	ldr	r3, [sp, #24]
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	dd34      	ble.n	8006354 <_dtoa_r+0x984>
 80062ea:	9b03      	ldr	r3, [sp, #12]
 80062ec:	9302      	str	r3, [sp, #8]
 80062ee:	9b02      	ldr	r3, [sp, #8]
 80062f0:	b96b      	cbnz	r3, 800630e <_dtoa_r+0x93e>
 80062f2:	4631      	mov	r1, r6
 80062f4:	2205      	movs	r2, #5
 80062f6:	4620      	mov	r0, r4
 80062f8:	f000 f9d4 	bl	80066a4 <__multadd>
 80062fc:	4601      	mov	r1, r0
 80062fe:	4606      	mov	r6, r0
 8006300:	ee18 0a10 	vmov	r0, s16
 8006304:	f000 fbee 	bl	8006ae4 <__mcmp>
 8006308:	2800      	cmp	r0, #0
 800630a:	f73f adbb 	bgt.w	8005e84 <_dtoa_r+0x4b4>
 800630e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006310:	9d01      	ldr	r5, [sp, #4]
 8006312:	43db      	mvns	r3, r3
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	f04f 0800 	mov.w	r8, #0
 800631a:	4631      	mov	r1, r6
 800631c:	4620      	mov	r0, r4
 800631e:	f000 f99f 	bl	8006660 <_Bfree>
 8006322:	2f00      	cmp	r7, #0
 8006324:	f43f aea4 	beq.w	8006070 <_dtoa_r+0x6a0>
 8006328:	f1b8 0f00 	cmp.w	r8, #0
 800632c:	d005      	beq.n	800633a <_dtoa_r+0x96a>
 800632e:	45b8      	cmp	r8, r7
 8006330:	d003      	beq.n	800633a <_dtoa_r+0x96a>
 8006332:	4641      	mov	r1, r8
 8006334:	4620      	mov	r0, r4
 8006336:	f000 f993 	bl	8006660 <_Bfree>
 800633a:	4639      	mov	r1, r7
 800633c:	4620      	mov	r0, r4
 800633e:	f000 f98f 	bl	8006660 <_Bfree>
 8006342:	e695      	b.n	8006070 <_dtoa_r+0x6a0>
 8006344:	2600      	movs	r6, #0
 8006346:	4637      	mov	r7, r6
 8006348:	e7e1      	b.n	800630e <_dtoa_r+0x93e>
 800634a:	9700      	str	r7, [sp, #0]
 800634c:	4637      	mov	r7, r6
 800634e:	e599      	b.n	8005e84 <_dtoa_r+0x4b4>
 8006350:	40240000 	.word	0x40240000
 8006354:	9b08      	ldr	r3, [sp, #32]
 8006356:	2b00      	cmp	r3, #0
 8006358:	f000 80ca 	beq.w	80064f0 <_dtoa_r+0xb20>
 800635c:	9b03      	ldr	r3, [sp, #12]
 800635e:	9302      	str	r3, [sp, #8]
 8006360:	2d00      	cmp	r5, #0
 8006362:	dd05      	ble.n	8006370 <_dtoa_r+0x9a0>
 8006364:	4639      	mov	r1, r7
 8006366:	462a      	mov	r2, r5
 8006368:	4620      	mov	r0, r4
 800636a:	f000 fb4b 	bl	8006a04 <__lshift>
 800636e:	4607      	mov	r7, r0
 8006370:	f1b8 0f00 	cmp.w	r8, #0
 8006374:	d05b      	beq.n	800642e <_dtoa_r+0xa5e>
 8006376:	6879      	ldr	r1, [r7, #4]
 8006378:	4620      	mov	r0, r4
 800637a:	f000 f931 	bl	80065e0 <_Balloc>
 800637e:	4605      	mov	r5, r0
 8006380:	b928      	cbnz	r0, 800638e <_dtoa_r+0x9be>
 8006382:	4b87      	ldr	r3, [pc, #540]	; (80065a0 <_dtoa_r+0xbd0>)
 8006384:	4602      	mov	r2, r0
 8006386:	f240 21ea 	movw	r1, #746	; 0x2ea
 800638a:	f7ff bb3b 	b.w	8005a04 <_dtoa_r+0x34>
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	3202      	adds	r2, #2
 8006392:	0092      	lsls	r2, r2, #2
 8006394:	f107 010c 	add.w	r1, r7, #12
 8006398:	300c      	adds	r0, #12
 800639a:	f000 f913 	bl	80065c4 <memcpy>
 800639e:	2201      	movs	r2, #1
 80063a0:	4629      	mov	r1, r5
 80063a2:	4620      	mov	r0, r4
 80063a4:	f000 fb2e 	bl	8006a04 <__lshift>
 80063a8:	9b01      	ldr	r3, [sp, #4]
 80063aa:	f103 0901 	add.w	r9, r3, #1
 80063ae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80063b2:	4413      	add	r3, r2
 80063b4:	9305      	str	r3, [sp, #20]
 80063b6:	f00a 0301 	and.w	r3, sl, #1
 80063ba:	46b8      	mov	r8, r7
 80063bc:	9304      	str	r3, [sp, #16]
 80063be:	4607      	mov	r7, r0
 80063c0:	4631      	mov	r1, r6
 80063c2:	ee18 0a10 	vmov	r0, s16
 80063c6:	f7ff fa77 	bl	80058b8 <quorem>
 80063ca:	4641      	mov	r1, r8
 80063cc:	9002      	str	r0, [sp, #8]
 80063ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80063d2:	ee18 0a10 	vmov	r0, s16
 80063d6:	f000 fb85 	bl	8006ae4 <__mcmp>
 80063da:	463a      	mov	r2, r7
 80063dc:	9003      	str	r0, [sp, #12]
 80063de:	4631      	mov	r1, r6
 80063e0:	4620      	mov	r0, r4
 80063e2:	f000 fb9b 	bl	8006b1c <__mdiff>
 80063e6:	68c2      	ldr	r2, [r0, #12]
 80063e8:	f109 3bff 	add.w	fp, r9, #4294967295
 80063ec:	4605      	mov	r5, r0
 80063ee:	bb02      	cbnz	r2, 8006432 <_dtoa_r+0xa62>
 80063f0:	4601      	mov	r1, r0
 80063f2:	ee18 0a10 	vmov	r0, s16
 80063f6:	f000 fb75 	bl	8006ae4 <__mcmp>
 80063fa:	4602      	mov	r2, r0
 80063fc:	4629      	mov	r1, r5
 80063fe:	4620      	mov	r0, r4
 8006400:	9207      	str	r2, [sp, #28]
 8006402:	f000 f92d 	bl	8006660 <_Bfree>
 8006406:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800640a:	ea43 0102 	orr.w	r1, r3, r2
 800640e:	9b04      	ldr	r3, [sp, #16]
 8006410:	430b      	orrs	r3, r1
 8006412:	464d      	mov	r5, r9
 8006414:	d10f      	bne.n	8006436 <_dtoa_r+0xa66>
 8006416:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800641a:	d02a      	beq.n	8006472 <_dtoa_r+0xaa2>
 800641c:	9b03      	ldr	r3, [sp, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	dd02      	ble.n	8006428 <_dtoa_r+0xa58>
 8006422:	9b02      	ldr	r3, [sp, #8]
 8006424:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006428:	f88b a000 	strb.w	sl, [fp]
 800642c:	e775      	b.n	800631a <_dtoa_r+0x94a>
 800642e:	4638      	mov	r0, r7
 8006430:	e7ba      	b.n	80063a8 <_dtoa_r+0x9d8>
 8006432:	2201      	movs	r2, #1
 8006434:	e7e2      	b.n	80063fc <_dtoa_r+0xa2c>
 8006436:	9b03      	ldr	r3, [sp, #12]
 8006438:	2b00      	cmp	r3, #0
 800643a:	db04      	blt.n	8006446 <_dtoa_r+0xa76>
 800643c:	9906      	ldr	r1, [sp, #24]
 800643e:	430b      	orrs	r3, r1
 8006440:	9904      	ldr	r1, [sp, #16]
 8006442:	430b      	orrs	r3, r1
 8006444:	d122      	bne.n	800648c <_dtoa_r+0xabc>
 8006446:	2a00      	cmp	r2, #0
 8006448:	ddee      	ble.n	8006428 <_dtoa_r+0xa58>
 800644a:	ee18 1a10 	vmov	r1, s16
 800644e:	2201      	movs	r2, #1
 8006450:	4620      	mov	r0, r4
 8006452:	f000 fad7 	bl	8006a04 <__lshift>
 8006456:	4631      	mov	r1, r6
 8006458:	ee08 0a10 	vmov	s16, r0
 800645c:	f000 fb42 	bl	8006ae4 <__mcmp>
 8006460:	2800      	cmp	r0, #0
 8006462:	dc03      	bgt.n	800646c <_dtoa_r+0xa9c>
 8006464:	d1e0      	bne.n	8006428 <_dtoa_r+0xa58>
 8006466:	f01a 0f01 	tst.w	sl, #1
 800646a:	d0dd      	beq.n	8006428 <_dtoa_r+0xa58>
 800646c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006470:	d1d7      	bne.n	8006422 <_dtoa_r+0xa52>
 8006472:	2339      	movs	r3, #57	; 0x39
 8006474:	f88b 3000 	strb.w	r3, [fp]
 8006478:	462b      	mov	r3, r5
 800647a:	461d      	mov	r5, r3
 800647c:	3b01      	subs	r3, #1
 800647e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006482:	2a39      	cmp	r2, #57	; 0x39
 8006484:	d071      	beq.n	800656a <_dtoa_r+0xb9a>
 8006486:	3201      	adds	r2, #1
 8006488:	701a      	strb	r2, [r3, #0]
 800648a:	e746      	b.n	800631a <_dtoa_r+0x94a>
 800648c:	2a00      	cmp	r2, #0
 800648e:	dd07      	ble.n	80064a0 <_dtoa_r+0xad0>
 8006490:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006494:	d0ed      	beq.n	8006472 <_dtoa_r+0xaa2>
 8006496:	f10a 0301 	add.w	r3, sl, #1
 800649a:	f88b 3000 	strb.w	r3, [fp]
 800649e:	e73c      	b.n	800631a <_dtoa_r+0x94a>
 80064a0:	9b05      	ldr	r3, [sp, #20]
 80064a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80064a6:	4599      	cmp	r9, r3
 80064a8:	d047      	beq.n	800653a <_dtoa_r+0xb6a>
 80064aa:	ee18 1a10 	vmov	r1, s16
 80064ae:	2300      	movs	r3, #0
 80064b0:	220a      	movs	r2, #10
 80064b2:	4620      	mov	r0, r4
 80064b4:	f000 f8f6 	bl	80066a4 <__multadd>
 80064b8:	45b8      	cmp	r8, r7
 80064ba:	ee08 0a10 	vmov	s16, r0
 80064be:	f04f 0300 	mov.w	r3, #0
 80064c2:	f04f 020a 	mov.w	r2, #10
 80064c6:	4641      	mov	r1, r8
 80064c8:	4620      	mov	r0, r4
 80064ca:	d106      	bne.n	80064da <_dtoa_r+0xb0a>
 80064cc:	f000 f8ea 	bl	80066a4 <__multadd>
 80064d0:	4680      	mov	r8, r0
 80064d2:	4607      	mov	r7, r0
 80064d4:	f109 0901 	add.w	r9, r9, #1
 80064d8:	e772      	b.n	80063c0 <_dtoa_r+0x9f0>
 80064da:	f000 f8e3 	bl	80066a4 <__multadd>
 80064de:	4639      	mov	r1, r7
 80064e0:	4680      	mov	r8, r0
 80064e2:	2300      	movs	r3, #0
 80064e4:	220a      	movs	r2, #10
 80064e6:	4620      	mov	r0, r4
 80064e8:	f000 f8dc 	bl	80066a4 <__multadd>
 80064ec:	4607      	mov	r7, r0
 80064ee:	e7f1      	b.n	80064d4 <_dtoa_r+0xb04>
 80064f0:	9b03      	ldr	r3, [sp, #12]
 80064f2:	9302      	str	r3, [sp, #8]
 80064f4:	9d01      	ldr	r5, [sp, #4]
 80064f6:	ee18 0a10 	vmov	r0, s16
 80064fa:	4631      	mov	r1, r6
 80064fc:	f7ff f9dc 	bl	80058b8 <quorem>
 8006500:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006504:	9b01      	ldr	r3, [sp, #4]
 8006506:	f805 ab01 	strb.w	sl, [r5], #1
 800650a:	1aea      	subs	r2, r5, r3
 800650c:	9b02      	ldr	r3, [sp, #8]
 800650e:	4293      	cmp	r3, r2
 8006510:	dd09      	ble.n	8006526 <_dtoa_r+0xb56>
 8006512:	ee18 1a10 	vmov	r1, s16
 8006516:	2300      	movs	r3, #0
 8006518:	220a      	movs	r2, #10
 800651a:	4620      	mov	r0, r4
 800651c:	f000 f8c2 	bl	80066a4 <__multadd>
 8006520:	ee08 0a10 	vmov	s16, r0
 8006524:	e7e7      	b.n	80064f6 <_dtoa_r+0xb26>
 8006526:	9b02      	ldr	r3, [sp, #8]
 8006528:	2b00      	cmp	r3, #0
 800652a:	bfc8      	it	gt
 800652c:	461d      	movgt	r5, r3
 800652e:	9b01      	ldr	r3, [sp, #4]
 8006530:	bfd8      	it	le
 8006532:	2501      	movle	r5, #1
 8006534:	441d      	add	r5, r3
 8006536:	f04f 0800 	mov.w	r8, #0
 800653a:	ee18 1a10 	vmov	r1, s16
 800653e:	2201      	movs	r2, #1
 8006540:	4620      	mov	r0, r4
 8006542:	f000 fa5f 	bl	8006a04 <__lshift>
 8006546:	4631      	mov	r1, r6
 8006548:	ee08 0a10 	vmov	s16, r0
 800654c:	f000 faca 	bl	8006ae4 <__mcmp>
 8006550:	2800      	cmp	r0, #0
 8006552:	dc91      	bgt.n	8006478 <_dtoa_r+0xaa8>
 8006554:	d102      	bne.n	800655c <_dtoa_r+0xb8c>
 8006556:	f01a 0f01 	tst.w	sl, #1
 800655a:	d18d      	bne.n	8006478 <_dtoa_r+0xaa8>
 800655c:	462b      	mov	r3, r5
 800655e:	461d      	mov	r5, r3
 8006560:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006564:	2a30      	cmp	r2, #48	; 0x30
 8006566:	d0fa      	beq.n	800655e <_dtoa_r+0xb8e>
 8006568:	e6d7      	b.n	800631a <_dtoa_r+0x94a>
 800656a:	9a01      	ldr	r2, [sp, #4]
 800656c:	429a      	cmp	r2, r3
 800656e:	d184      	bne.n	800647a <_dtoa_r+0xaaa>
 8006570:	9b00      	ldr	r3, [sp, #0]
 8006572:	3301      	adds	r3, #1
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	2331      	movs	r3, #49	; 0x31
 8006578:	7013      	strb	r3, [r2, #0]
 800657a:	e6ce      	b.n	800631a <_dtoa_r+0x94a>
 800657c:	4b09      	ldr	r3, [pc, #36]	; (80065a4 <_dtoa_r+0xbd4>)
 800657e:	f7ff ba95 	b.w	8005aac <_dtoa_r+0xdc>
 8006582:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006584:	2b00      	cmp	r3, #0
 8006586:	f47f aa6e 	bne.w	8005a66 <_dtoa_r+0x96>
 800658a:	4b07      	ldr	r3, [pc, #28]	; (80065a8 <_dtoa_r+0xbd8>)
 800658c:	f7ff ba8e 	b.w	8005aac <_dtoa_r+0xdc>
 8006590:	9b02      	ldr	r3, [sp, #8]
 8006592:	2b00      	cmp	r3, #0
 8006594:	dcae      	bgt.n	80064f4 <_dtoa_r+0xb24>
 8006596:	9b06      	ldr	r3, [sp, #24]
 8006598:	2b02      	cmp	r3, #2
 800659a:	f73f aea8 	bgt.w	80062ee <_dtoa_r+0x91e>
 800659e:	e7a9      	b.n	80064f4 <_dtoa_r+0xb24>
 80065a0:	08007fe8 	.word	0x08007fe8
 80065a4:	08007e44 	.word	0x08007e44
 80065a8:	08007f69 	.word	0x08007f69

080065ac <_localeconv_r>:
 80065ac:	4800      	ldr	r0, [pc, #0]	; (80065b0 <_localeconv_r+0x4>)
 80065ae:	4770      	bx	lr
 80065b0:	20000174 	.word	0x20000174

080065b4 <malloc>:
 80065b4:	4b02      	ldr	r3, [pc, #8]	; (80065c0 <malloc+0xc>)
 80065b6:	4601      	mov	r1, r0
 80065b8:	6818      	ldr	r0, [r3, #0]
 80065ba:	f000 bc17 	b.w	8006dec <_malloc_r>
 80065be:	bf00      	nop
 80065c0:	20000020 	.word	0x20000020

080065c4 <memcpy>:
 80065c4:	440a      	add	r2, r1
 80065c6:	4291      	cmp	r1, r2
 80065c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80065cc:	d100      	bne.n	80065d0 <memcpy+0xc>
 80065ce:	4770      	bx	lr
 80065d0:	b510      	push	{r4, lr}
 80065d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065da:	4291      	cmp	r1, r2
 80065dc:	d1f9      	bne.n	80065d2 <memcpy+0xe>
 80065de:	bd10      	pop	{r4, pc}

080065e0 <_Balloc>:
 80065e0:	b570      	push	{r4, r5, r6, lr}
 80065e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80065e4:	4604      	mov	r4, r0
 80065e6:	460d      	mov	r5, r1
 80065e8:	b976      	cbnz	r6, 8006608 <_Balloc+0x28>
 80065ea:	2010      	movs	r0, #16
 80065ec:	f7ff ffe2 	bl	80065b4 <malloc>
 80065f0:	4602      	mov	r2, r0
 80065f2:	6260      	str	r0, [r4, #36]	; 0x24
 80065f4:	b920      	cbnz	r0, 8006600 <_Balloc+0x20>
 80065f6:	4b18      	ldr	r3, [pc, #96]	; (8006658 <_Balloc+0x78>)
 80065f8:	4818      	ldr	r0, [pc, #96]	; (800665c <_Balloc+0x7c>)
 80065fa:	2166      	movs	r1, #102	; 0x66
 80065fc:	f000 fdd6 	bl	80071ac <__assert_func>
 8006600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006604:	6006      	str	r6, [r0, #0]
 8006606:	60c6      	str	r6, [r0, #12]
 8006608:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800660a:	68f3      	ldr	r3, [r6, #12]
 800660c:	b183      	cbz	r3, 8006630 <_Balloc+0x50>
 800660e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006616:	b9b8      	cbnz	r0, 8006648 <_Balloc+0x68>
 8006618:	2101      	movs	r1, #1
 800661a:	fa01 f605 	lsl.w	r6, r1, r5
 800661e:	1d72      	adds	r2, r6, #5
 8006620:	0092      	lsls	r2, r2, #2
 8006622:	4620      	mov	r0, r4
 8006624:	f000 fb60 	bl	8006ce8 <_calloc_r>
 8006628:	b160      	cbz	r0, 8006644 <_Balloc+0x64>
 800662a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800662e:	e00e      	b.n	800664e <_Balloc+0x6e>
 8006630:	2221      	movs	r2, #33	; 0x21
 8006632:	2104      	movs	r1, #4
 8006634:	4620      	mov	r0, r4
 8006636:	f000 fb57 	bl	8006ce8 <_calloc_r>
 800663a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800663c:	60f0      	str	r0, [r6, #12]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1e4      	bne.n	800660e <_Balloc+0x2e>
 8006644:	2000      	movs	r0, #0
 8006646:	bd70      	pop	{r4, r5, r6, pc}
 8006648:	6802      	ldr	r2, [r0, #0]
 800664a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800664e:	2300      	movs	r3, #0
 8006650:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006654:	e7f7      	b.n	8006646 <_Balloc+0x66>
 8006656:	bf00      	nop
 8006658:	08007f76 	.word	0x08007f76
 800665c:	08007ff9 	.word	0x08007ff9

08006660 <_Bfree>:
 8006660:	b570      	push	{r4, r5, r6, lr}
 8006662:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006664:	4605      	mov	r5, r0
 8006666:	460c      	mov	r4, r1
 8006668:	b976      	cbnz	r6, 8006688 <_Bfree+0x28>
 800666a:	2010      	movs	r0, #16
 800666c:	f7ff ffa2 	bl	80065b4 <malloc>
 8006670:	4602      	mov	r2, r0
 8006672:	6268      	str	r0, [r5, #36]	; 0x24
 8006674:	b920      	cbnz	r0, 8006680 <_Bfree+0x20>
 8006676:	4b09      	ldr	r3, [pc, #36]	; (800669c <_Bfree+0x3c>)
 8006678:	4809      	ldr	r0, [pc, #36]	; (80066a0 <_Bfree+0x40>)
 800667a:	218a      	movs	r1, #138	; 0x8a
 800667c:	f000 fd96 	bl	80071ac <__assert_func>
 8006680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006684:	6006      	str	r6, [r0, #0]
 8006686:	60c6      	str	r6, [r0, #12]
 8006688:	b13c      	cbz	r4, 800669a <_Bfree+0x3a>
 800668a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800668c:	6862      	ldr	r2, [r4, #4]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006694:	6021      	str	r1, [r4, #0]
 8006696:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800669a:	bd70      	pop	{r4, r5, r6, pc}
 800669c:	08007f76 	.word	0x08007f76
 80066a0:	08007ff9 	.word	0x08007ff9

080066a4 <__multadd>:
 80066a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066a8:	690d      	ldr	r5, [r1, #16]
 80066aa:	4607      	mov	r7, r0
 80066ac:	460c      	mov	r4, r1
 80066ae:	461e      	mov	r6, r3
 80066b0:	f101 0c14 	add.w	ip, r1, #20
 80066b4:	2000      	movs	r0, #0
 80066b6:	f8dc 3000 	ldr.w	r3, [ip]
 80066ba:	b299      	uxth	r1, r3
 80066bc:	fb02 6101 	mla	r1, r2, r1, r6
 80066c0:	0c1e      	lsrs	r6, r3, #16
 80066c2:	0c0b      	lsrs	r3, r1, #16
 80066c4:	fb02 3306 	mla	r3, r2, r6, r3
 80066c8:	b289      	uxth	r1, r1
 80066ca:	3001      	adds	r0, #1
 80066cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066d0:	4285      	cmp	r5, r0
 80066d2:	f84c 1b04 	str.w	r1, [ip], #4
 80066d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066da:	dcec      	bgt.n	80066b6 <__multadd+0x12>
 80066dc:	b30e      	cbz	r6, 8006722 <__multadd+0x7e>
 80066de:	68a3      	ldr	r3, [r4, #8]
 80066e0:	42ab      	cmp	r3, r5
 80066e2:	dc19      	bgt.n	8006718 <__multadd+0x74>
 80066e4:	6861      	ldr	r1, [r4, #4]
 80066e6:	4638      	mov	r0, r7
 80066e8:	3101      	adds	r1, #1
 80066ea:	f7ff ff79 	bl	80065e0 <_Balloc>
 80066ee:	4680      	mov	r8, r0
 80066f0:	b928      	cbnz	r0, 80066fe <__multadd+0x5a>
 80066f2:	4602      	mov	r2, r0
 80066f4:	4b0c      	ldr	r3, [pc, #48]	; (8006728 <__multadd+0x84>)
 80066f6:	480d      	ldr	r0, [pc, #52]	; (800672c <__multadd+0x88>)
 80066f8:	21b5      	movs	r1, #181	; 0xb5
 80066fa:	f000 fd57 	bl	80071ac <__assert_func>
 80066fe:	6922      	ldr	r2, [r4, #16]
 8006700:	3202      	adds	r2, #2
 8006702:	f104 010c 	add.w	r1, r4, #12
 8006706:	0092      	lsls	r2, r2, #2
 8006708:	300c      	adds	r0, #12
 800670a:	f7ff ff5b 	bl	80065c4 <memcpy>
 800670e:	4621      	mov	r1, r4
 8006710:	4638      	mov	r0, r7
 8006712:	f7ff ffa5 	bl	8006660 <_Bfree>
 8006716:	4644      	mov	r4, r8
 8006718:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800671c:	3501      	adds	r5, #1
 800671e:	615e      	str	r6, [r3, #20]
 8006720:	6125      	str	r5, [r4, #16]
 8006722:	4620      	mov	r0, r4
 8006724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006728:	08007fe8 	.word	0x08007fe8
 800672c:	08007ff9 	.word	0x08007ff9

08006730 <__hi0bits>:
 8006730:	0c03      	lsrs	r3, r0, #16
 8006732:	041b      	lsls	r3, r3, #16
 8006734:	b9d3      	cbnz	r3, 800676c <__hi0bits+0x3c>
 8006736:	0400      	lsls	r0, r0, #16
 8006738:	2310      	movs	r3, #16
 800673a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800673e:	bf04      	itt	eq
 8006740:	0200      	lsleq	r0, r0, #8
 8006742:	3308      	addeq	r3, #8
 8006744:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006748:	bf04      	itt	eq
 800674a:	0100      	lsleq	r0, r0, #4
 800674c:	3304      	addeq	r3, #4
 800674e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006752:	bf04      	itt	eq
 8006754:	0080      	lsleq	r0, r0, #2
 8006756:	3302      	addeq	r3, #2
 8006758:	2800      	cmp	r0, #0
 800675a:	db05      	blt.n	8006768 <__hi0bits+0x38>
 800675c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006760:	f103 0301 	add.w	r3, r3, #1
 8006764:	bf08      	it	eq
 8006766:	2320      	moveq	r3, #32
 8006768:	4618      	mov	r0, r3
 800676a:	4770      	bx	lr
 800676c:	2300      	movs	r3, #0
 800676e:	e7e4      	b.n	800673a <__hi0bits+0xa>

08006770 <__lo0bits>:
 8006770:	6803      	ldr	r3, [r0, #0]
 8006772:	f013 0207 	ands.w	r2, r3, #7
 8006776:	4601      	mov	r1, r0
 8006778:	d00b      	beq.n	8006792 <__lo0bits+0x22>
 800677a:	07da      	lsls	r2, r3, #31
 800677c:	d423      	bmi.n	80067c6 <__lo0bits+0x56>
 800677e:	0798      	lsls	r0, r3, #30
 8006780:	bf49      	itett	mi
 8006782:	085b      	lsrmi	r3, r3, #1
 8006784:	089b      	lsrpl	r3, r3, #2
 8006786:	2001      	movmi	r0, #1
 8006788:	600b      	strmi	r3, [r1, #0]
 800678a:	bf5c      	itt	pl
 800678c:	600b      	strpl	r3, [r1, #0]
 800678e:	2002      	movpl	r0, #2
 8006790:	4770      	bx	lr
 8006792:	b298      	uxth	r0, r3
 8006794:	b9a8      	cbnz	r0, 80067c2 <__lo0bits+0x52>
 8006796:	0c1b      	lsrs	r3, r3, #16
 8006798:	2010      	movs	r0, #16
 800679a:	b2da      	uxtb	r2, r3
 800679c:	b90a      	cbnz	r2, 80067a2 <__lo0bits+0x32>
 800679e:	3008      	adds	r0, #8
 80067a0:	0a1b      	lsrs	r3, r3, #8
 80067a2:	071a      	lsls	r2, r3, #28
 80067a4:	bf04      	itt	eq
 80067a6:	091b      	lsreq	r3, r3, #4
 80067a8:	3004      	addeq	r0, #4
 80067aa:	079a      	lsls	r2, r3, #30
 80067ac:	bf04      	itt	eq
 80067ae:	089b      	lsreq	r3, r3, #2
 80067b0:	3002      	addeq	r0, #2
 80067b2:	07da      	lsls	r2, r3, #31
 80067b4:	d403      	bmi.n	80067be <__lo0bits+0x4e>
 80067b6:	085b      	lsrs	r3, r3, #1
 80067b8:	f100 0001 	add.w	r0, r0, #1
 80067bc:	d005      	beq.n	80067ca <__lo0bits+0x5a>
 80067be:	600b      	str	r3, [r1, #0]
 80067c0:	4770      	bx	lr
 80067c2:	4610      	mov	r0, r2
 80067c4:	e7e9      	b.n	800679a <__lo0bits+0x2a>
 80067c6:	2000      	movs	r0, #0
 80067c8:	4770      	bx	lr
 80067ca:	2020      	movs	r0, #32
 80067cc:	4770      	bx	lr
	...

080067d0 <__i2b>:
 80067d0:	b510      	push	{r4, lr}
 80067d2:	460c      	mov	r4, r1
 80067d4:	2101      	movs	r1, #1
 80067d6:	f7ff ff03 	bl	80065e0 <_Balloc>
 80067da:	4602      	mov	r2, r0
 80067dc:	b928      	cbnz	r0, 80067ea <__i2b+0x1a>
 80067de:	4b05      	ldr	r3, [pc, #20]	; (80067f4 <__i2b+0x24>)
 80067e0:	4805      	ldr	r0, [pc, #20]	; (80067f8 <__i2b+0x28>)
 80067e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80067e6:	f000 fce1 	bl	80071ac <__assert_func>
 80067ea:	2301      	movs	r3, #1
 80067ec:	6144      	str	r4, [r0, #20]
 80067ee:	6103      	str	r3, [r0, #16]
 80067f0:	bd10      	pop	{r4, pc}
 80067f2:	bf00      	nop
 80067f4:	08007fe8 	.word	0x08007fe8
 80067f8:	08007ff9 	.word	0x08007ff9

080067fc <__multiply>:
 80067fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006800:	4691      	mov	r9, r2
 8006802:	690a      	ldr	r2, [r1, #16]
 8006804:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006808:	429a      	cmp	r2, r3
 800680a:	bfb8      	it	lt
 800680c:	460b      	movlt	r3, r1
 800680e:	460c      	mov	r4, r1
 8006810:	bfbc      	itt	lt
 8006812:	464c      	movlt	r4, r9
 8006814:	4699      	movlt	r9, r3
 8006816:	6927      	ldr	r7, [r4, #16]
 8006818:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800681c:	68a3      	ldr	r3, [r4, #8]
 800681e:	6861      	ldr	r1, [r4, #4]
 8006820:	eb07 060a 	add.w	r6, r7, sl
 8006824:	42b3      	cmp	r3, r6
 8006826:	b085      	sub	sp, #20
 8006828:	bfb8      	it	lt
 800682a:	3101      	addlt	r1, #1
 800682c:	f7ff fed8 	bl	80065e0 <_Balloc>
 8006830:	b930      	cbnz	r0, 8006840 <__multiply+0x44>
 8006832:	4602      	mov	r2, r0
 8006834:	4b44      	ldr	r3, [pc, #272]	; (8006948 <__multiply+0x14c>)
 8006836:	4845      	ldr	r0, [pc, #276]	; (800694c <__multiply+0x150>)
 8006838:	f240 115d 	movw	r1, #349	; 0x15d
 800683c:	f000 fcb6 	bl	80071ac <__assert_func>
 8006840:	f100 0514 	add.w	r5, r0, #20
 8006844:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006848:	462b      	mov	r3, r5
 800684a:	2200      	movs	r2, #0
 800684c:	4543      	cmp	r3, r8
 800684e:	d321      	bcc.n	8006894 <__multiply+0x98>
 8006850:	f104 0314 	add.w	r3, r4, #20
 8006854:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006858:	f109 0314 	add.w	r3, r9, #20
 800685c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006860:	9202      	str	r2, [sp, #8]
 8006862:	1b3a      	subs	r2, r7, r4
 8006864:	3a15      	subs	r2, #21
 8006866:	f022 0203 	bic.w	r2, r2, #3
 800686a:	3204      	adds	r2, #4
 800686c:	f104 0115 	add.w	r1, r4, #21
 8006870:	428f      	cmp	r7, r1
 8006872:	bf38      	it	cc
 8006874:	2204      	movcc	r2, #4
 8006876:	9201      	str	r2, [sp, #4]
 8006878:	9a02      	ldr	r2, [sp, #8]
 800687a:	9303      	str	r3, [sp, #12]
 800687c:	429a      	cmp	r2, r3
 800687e:	d80c      	bhi.n	800689a <__multiply+0x9e>
 8006880:	2e00      	cmp	r6, #0
 8006882:	dd03      	ble.n	800688c <__multiply+0x90>
 8006884:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006888:	2b00      	cmp	r3, #0
 800688a:	d05a      	beq.n	8006942 <__multiply+0x146>
 800688c:	6106      	str	r6, [r0, #16]
 800688e:	b005      	add	sp, #20
 8006890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006894:	f843 2b04 	str.w	r2, [r3], #4
 8006898:	e7d8      	b.n	800684c <__multiply+0x50>
 800689a:	f8b3 a000 	ldrh.w	sl, [r3]
 800689e:	f1ba 0f00 	cmp.w	sl, #0
 80068a2:	d024      	beq.n	80068ee <__multiply+0xf2>
 80068a4:	f104 0e14 	add.w	lr, r4, #20
 80068a8:	46a9      	mov	r9, r5
 80068aa:	f04f 0c00 	mov.w	ip, #0
 80068ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 80068b2:	f8d9 1000 	ldr.w	r1, [r9]
 80068b6:	fa1f fb82 	uxth.w	fp, r2
 80068ba:	b289      	uxth	r1, r1
 80068bc:	fb0a 110b 	mla	r1, sl, fp, r1
 80068c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80068c4:	f8d9 2000 	ldr.w	r2, [r9]
 80068c8:	4461      	add	r1, ip
 80068ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068ce:	fb0a c20b 	mla	r2, sl, fp, ip
 80068d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80068d6:	b289      	uxth	r1, r1
 80068d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80068dc:	4577      	cmp	r7, lr
 80068de:	f849 1b04 	str.w	r1, [r9], #4
 80068e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068e6:	d8e2      	bhi.n	80068ae <__multiply+0xb2>
 80068e8:	9a01      	ldr	r2, [sp, #4]
 80068ea:	f845 c002 	str.w	ip, [r5, r2]
 80068ee:	9a03      	ldr	r2, [sp, #12]
 80068f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80068f4:	3304      	adds	r3, #4
 80068f6:	f1b9 0f00 	cmp.w	r9, #0
 80068fa:	d020      	beq.n	800693e <__multiply+0x142>
 80068fc:	6829      	ldr	r1, [r5, #0]
 80068fe:	f104 0c14 	add.w	ip, r4, #20
 8006902:	46ae      	mov	lr, r5
 8006904:	f04f 0a00 	mov.w	sl, #0
 8006908:	f8bc b000 	ldrh.w	fp, [ip]
 800690c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006910:	fb09 220b 	mla	r2, r9, fp, r2
 8006914:	4492      	add	sl, r2
 8006916:	b289      	uxth	r1, r1
 8006918:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800691c:	f84e 1b04 	str.w	r1, [lr], #4
 8006920:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006924:	f8be 1000 	ldrh.w	r1, [lr]
 8006928:	0c12      	lsrs	r2, r2, #16
 800692a:	fb09 1102 	mla	r1, r9, r2, r1
 800692e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006932:	4567      	cmp	r7, ip
 8006934:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006938:	d8e6      	bhi.n	8006908 <__multiply+0x10c>
 800693a:	9a01      	ldr	r2, [sp, #4]
 800693c:	50a9      	str	r1, [r5, r2]
 800693e:	3504      	adds	r5, #4
 8006940:	e79a      	b.n	8006878 <__multiply+0x7c>
 8006942:	3e01      	subs	r6, #1
 8006944:	e79c      	b.n	8006880 <__multiply+0x84>
 8006946:	bf00      	nop
 8006948:	08007fe8 	.word	0x08007fe8
 800694c:	08007ff9 	.word	0x08007ff9

08006950 <__pow5mult>:
 8006950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006954:	4615      	mov	r5, r2
 8006956:	f012 0203 	ands.w	r2, r2, #3
 800695a:	4606      	mov	r6, r0
 800695c:	460f      	mov	r7, r1
 800695e:	d007      	beq.n	8006970 <__pow5mult+0x20>
 8006960:	4c25      	ldr	r4, [pc, #148]	; (80069f8 <__pow5mult+0xa8>)
 8006962:	3a01      	subs	r2, #1
 8006964:	2300      	movs	r3, #0
 8006966:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800696a:	f7ff fe9b 	bl	80066a4 <__multadd>
 800696e:	4607      	mov	r7, r0
 8006970:	10ad      	asrs	r5, r5, #2
 8006972:	d03d      	beq.n	80069f0 <__pow5mult+0xa0>
 8006974:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006976:	b97c      	cbnz	r4, 8006998 <__pow5mult+0x48>
 8006978:	2010      	movs	r0, #16
 800697a:	f7ff fe1b 	bl	80065b4 <malloc>
 800697e:	4602      	mov	r2, r0
 8006980:	6270      	str	r0, [r6, #36]	; 0x24
 8006982:	b928      	cbnz	r0, 8006990 <__pow5mult+0x40>
 8006984:	4b1d      	ldr	r3, [pc, #116]	; (80069fc <__pow5mult+0xac>)
 8006986:	481e      	ldr	r0, [pc, #120]	; (8006a00 <__pow5mult+0xb0>)
 8006988:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800698c:	f000 fc0e 	bl	80071ac <__assert_func>
 8006990:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006994:	6004      	str	r4, [r0, #0]
 8006996:	60c4      	str	r4, [r0, #12]
 8006998:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800699c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069a0:	b94c      	cbnz	r4, 80069b6 <__pow5mult+0x66>
 80069a2:	f240 2171 	movw	r1, #625	; 0x271
 80069a6:	4630      	mov	r0, r6
 80069a8:	f7ff ff12 	bl	80067d0 <__i2b>
 80069ac:	2300      	movs	r3, #0
 80069ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80069b2:	4604      	mov	r4, r0
 80069b4:	6003      	str	r3, [r0, #0]
 80069b6:	f04f 0900 	mov.w	r9, #0
 80069ba:	07eb      	lsls	r3, r5, #31
 80069bc:	d50a      	bpl.n	80069d4 <__pow5mult+0x84>
 80069be:	4639      	mov	r1, r7
 80069c0:	4622      	mov	r2, r4
 80069c2:	4630      	mov	r0, r6
 80069c4:	f7ff ff1a 	bl	80067fc <__multiply>
 80069c8:	4639      	mov	r1, r7
 80069ca:	4680      	mov	r8, r0
 80069cc:	4630      	mov	r0, r6
 80069ce:	f7ff fe47 	bl	8006660 <_Bfree>
 80069d2:	4647      	mov	r7, r8
 80069d4:	106d      	asrs	r5, r5, #1
 80069d6:	d00b      	beq.n	80069f0 <__pow5mult+0xa0>
 80069d8:	6820      	ldr	r0, [r4, #0]
 80069da:	b938      	cbnz	r0, 80069ec <__pow5mult+0x9c>
 80069dc:	4622      	mov	r2, r4
 80069de:	4621      	mov	r1, r4
 80069e0:	4630      	mov	r0, r6
 80069e2:	f7ff ff0b 	bl	80067fc <__multiply>
 80069e6:	6020      	str	r0, [r4, #0]
 80069e8:	f8c0 9000 	str.w	r9, [r0]
 80069ec:	4604      	mov	r4, r0
 80069ee:	e7e4      	b.n	80069ba <__pow5mult+0x6a>
 80069f0:	4638      	mov	r0, r7
 80069f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069f6:	bf00      	nop
 80069f8:	08008148 	.word	0x08008148
 80069fc:	08007f76 	.word	0x08007f76
 8006a00:	08007ff9 	.word	0x08007ff9

08006a04 <__lshift>:
 8006a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a08:	460c      	mov	r4, r1
 8006a0a:	6849      	ldr	r1, [r1, #4]
 8006a0c:	6923      	ldr	r3, [r4, #16]
 8006a0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a12:	68a3      	ldr	r3, [r4, #8]
 8006a14:	4607      	mov	r7, r0
 8006a16:	4691      	mov	r9, r2
 8006a18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a1c:	f108 0601 	add.w	r6, r8, #1
 8006a20:	42b3      	cmp	r3, r6
 8006a22:	db0b      	blt.n	8006a3c <__lshift+0x38>
 8006a24:	4638      	mov	r0, r7
 8006a26:	f7ff fddb 	bl	80065e0 <_Balloc>
 8006a2a:	4605      	mov	r5, r0
 8006a2c:	b948      	cbnz	r0, 8006a42 <__lshift+0x3e>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	4b2a      	ldr	r3, [pc, #168]	; (8006adc <__lshift+0xd8>)
 8006a32:	482b      	ldr	r0, [pc, #172]	; (8006ae0 <__lshift+0xdc>)
 8006a34:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006a38:	f000 fbb8 	bl	80071ac <__assert_func>
 8006a3c:	3101      	adds	r1, #1
 8006a3e:	005b      	lsls	r3, r3, #1
 8006a40:	e7ee      	b.n	8006a20 <__lshift+0x1c>
 8006a42:	2300      	movs	r3, #0
 8006a44:	f100 0114 	add.w	r1, r0, #20
 8006a48:	f100 0210 	add.w	r2, r0, #16
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	4553      	cmp	r3, sl
 8006a50:	db37      	blt.n	8006ac2 <__lshift+0xbe>
 8006a52:	6920      	ldr	r0, [r4, #16]
 8006a54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a58:	f104 0314 	add.w	r3, r4, #20
 8006a5c:	f019 091f 	ands.w	r9, r9, #31
 8006a60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a68:	d02f      	beq.n	8006aca <__lshift+0xc6>
 8006a6a:	f1c9 0e20 	rsb	lr, r9, #32
 8006a6e:	468a      	mov	sl, r1
 8006a70:	f04f 0c00 	mov.w	ip, #0
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	fa02 f209 	lsl.w	r2, r2, r9
 8006a7a:	ea42 020c 	orr.w	r2, r2, ip
 8006a7e:	f84a 2b04 	str.w	r2, [sl], #4
 8006a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a86:	4298      	cmp	r0, r3
 8006a88:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006a8c:	d8f2      	bhi.n	8006a74 <__lshift+0x70>
 8006a8e:	1b03      	subs	r3, r0, r4
 8006a90:	3b15      	subs	r3, #21
 8006a92:	f023 0303 	bic.w	r3, r3, #3
 8006a96:	3304      	adds	r3, #4
 8006a98:	f104 0215 	add.w	r2, r4, #21
 8006a9c:	4290      	cmp	r0, r2
 8006a9e:	bf38      	it	cc
 8006aa0:	2304      	movcc	r3, #4
 8006aa2:	f841 c003 	str.w	ip, [r1, r3]
 8006aa6:	f1bc 0f00 	cmp.w	ip, #0
 8006aaa:	d001      	beq.n	8006ab0 <__lshift+0xac>
 8006aac:	f108 0602 	add.w	r6, r8, #2
 8006ab0:	3e01      	subs	r6, #1
 8006ab2:	4638      	mov	r0, r7
 8006ab4:	612e      	str	r6, [r5, #16]
 8006ab6:	4621      	mov	r1, r4
 8006ab8:	f7ff fdd2 	bl	8006660 <_Bfree>
 8006abc:	4628      	mov	r0, r5
 8006abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	e7c1      	b.n	8006a4e <__lshift+0x4a>
 8006aca:	3904      	subs	r1, #4
 8006acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ad0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ad4:	4298      	cmp	r0, r3
 8006ad6:	d8f9      	bhi.n	8006acc <__lshift+0xc8>
 8006ad8:	e7ea      	b.n	8006ab0 <__lshift+0xac>
 8006ada:	bf00      	nop
 8006adc:	08007fe8 	.word	0x08007fe8
 8006ae0:	08007ff9 	.word	0x08007ff9

08006ae4 <__mcmp>:
 8006ae4:	b530      	push	{r4, r5, lr}
 8006ae6:	6902      	ldr	r2, [r0, #16]
 8006ae8:	690c      	ldr	r4, [r1, #16]
 8006aea:	1b12      	subs	r2, r2, r4
 8006aec:	d10e      	bne.n	8006b0c <__mcmp+0x28>
 8006aee:	f100 0314 	add.w	r3, r0, #20
 8006af2:	3114      	adds	r1, #20
 8006af4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006af8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006afc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006b00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006b04:	42a5      	cmp	r5, r4
 8006b06:	d003      	beq.n	8006b10 <__mcmp+0x2c>
 8006b08:	d305      	bcc.n	8006b16 <__mcmp+0x32>
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	4610      	mov	r0, r2
 8006b0e:	bd30      	pop	{r4, r5, pc}
 8006b10:	4283      	cmp	r3, r0
 8006b12:	d3f3      	bcc.n	8006afc <__mcmp+0x18>
 8006b14:	e7fa      	b.n	8006b0c <__mcmp+0x28>
 8006b16:	f04f 32ff 	mov.w	r2, #4294967295
 8006b1a:	e7f7      	b.n	8006b0c <__mcmp+0x28>

08006b1c <__mdiff>:
 8006b1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b20:	460c      	mov	r4, r1
 8006b22:	4606      	mov	r6, r0
 8006b24:	4611      	mov	r1, r2
 8006b26:	4620      	mov	r0, r4
 8006b28:	4690      	mov	r8, r2
 8006b2a:	f7ff ffdb 	bl	8006ae4 <__mcmp>
 8006b2e:	1e05      	subs	r5, r0, #0
 8006b30:	d110      	bne.n	8006b54 <__mdiff+0x38>
 8006b32:	4629      	mov	r1, r5
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7ff fd53 	bl	80065e0 <_Balloc>
 8006b3a:	b930      	cbnz	r0, 8006b4a <__mdiff+0x2e>
 8006b3c:	4b3a      	ldr	r3, [pc, #232]	; (8006c28 <__mdiff+0x10c>)
 8006b3e:	4602      	mov	r2, r0
 8006b40:	f240 2132 	movw	r1, #562	; 0x232
 8006b44:	4839      	ldr	r0, [pc, #228]	; (8006c2c <__mdiff+0x110>)
 8006b46:	f000 fb31 	bl	80071ac <__assert_func>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b54:	bfa4      	itt	ge
 8006b56:	4643      	movge	r3, r8
 8006b58:	46a0      	movge	r8, r4
 8006b5a:	4630      	mov	r0, r6
 8006b5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006b60:	bfa6      	itte	ge
 8006b62:	461c      	movge	r4, r3
 8006b64:	2500      	movge	r5, #0
 8006b66:	2501      	movlt	r5, #1
 8006b68:	f7ff fd3a 	bl	80065e0 <_Balloc>
 8006b6c:	b920      	cbnz	r0, 8006b78 <__mdiff+0x5c>
 8006b6e:	4b2e      	ldr	r3, [pc, #184]	; (8006c28 <__mdiff+0x10c>)
 8006b70:	4602      	mov	r2, r0
 8006b72:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006b76:	e7e5      	b.n	8006b44 <__mdiff+0x28>
 8006b78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006b7c:	6926      	ldr	r6, [r4, #16]
 8006b7e:	60c5      	str	r5, [r0, #12]
 8006b80:	f104 0914 	add.w	r9, r4, #20
 8006b84:	f108 0514 	add.w	r5, r8, #20
 8006b88:	f100 0e14 	add.w	lr, r0, #20
 8006b8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006b90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006b94:	f108 0210 	add.w	r2, r8, #16
 8006b98:	46f2      	mov	sl, lr
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ba0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006ba4:	fa1f f883 	uxth.w	r8, r3
 8006ba8:	fa11 f18b 	uxtah	r1, r1, fp
 8006bac:	0c1b      	lsrs	r3, r3, #16
 8006bae:	eba1 0808 	sub.w	r8, r1, r8
 8006bb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006bb6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006bba:	fa1f f888 	uxth.w	r8, r8
 8006bbe:	1419      	asrs	r1, r3, #16
 8006bc0:	454e      	cmp	r6, r9
 8006bc2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006bc6:	f84a 3b04 	str.w	r3, [sl], #4
 8006bca:	d8e7      	bhi.n	8006b9c <__mdiff+0x80>
 8006bcc:	1b33      	subs	r3, r6, r4
 8006bce:	3b15      	subs	r3, #21
 8006bd0:	f023 0303 	bic.w	r3, r3, #3
 8006bd4:	3304      	adds	r3, #4
 8006bd6:	3415      	adds	r4, #21
 8006bd8:	42a6      	cmp	r6, r4
 8006bda:	bf38      	it	cc
 8006bdc:	2304      	movcc	r3, #4
 8006bde:	441d      	add	r5, r3
 8006be0:	4473      	add	r3, lr
 8006be2:	469e      	mov	lr, r3
 8006be4:	462e      	mov	r6, r5
 8006be6:	4566      	cmp	r6, ip
 8006be8:	d30e      	bcc.n	8006c08 <__mdiff+0xec>
 8006bea:	f10c 0203 	add.w	r2, ip, #3
 8006bee:	1b52      	subs	r2, r2, r5
 8006bf0:	f022 0203 	bic.w	r2, r2, #3
 8006bf4:	3d03      	subs	r5, #3
 8006bf6:	45ac      	cmp	ip, r5
 8006bf8:	bf38      	it	cc
 8006bfa:	2200      	movcc	r2, #0
 8006bfc:	441a      	add	r2, r3
 8006bfe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006c02:	b17b      	cbz	r3, 8006c24 <__mdiff+0x108>
 8006c04:	6107      	str	r7, [r0, #16]
 8006c06:	e7a3      	b.n	8006b50 <__mdiff+0x34>
 8006c08:	f856 8b04 	ldr.w	r8, [r6], #4
 8006c0c:	fa11 f288 	uxtah	r2, r1, r8
 8006c10:	1414      	asrs	r4, r2, #16
 8006c12:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006c16:	b292      	uxth	r2, r2
 8006c18:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006c1c:	f84e 2b04 	str.w	r2, [lr], #4
 8006c20:	1421      	asrs	r1, r4, #16
 8006c22:	e7e0      	b.n	8006be6 <__mdiff+0xca>
 8006c24:	3f01      	subs	r7, #1
 8006c26:	e7ea      	b.n	8006bfe <__mdiff+0xe2>
 8006c28:	08007fe8 	.word	0x08007fe8
 8006c2c:	08007ff9 	.word	0x08007ff9

08006c30 <__d2b>:
 8006c30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c34:	4689      	mov	r9, r1
 8006c36:	2101      	movs	r1, #1
 8006c38:	ec57 6b10 	vmov	r6, r7, d0
 8006c3c:	4690      	mov	r8, r2
 8006c3e:	f7ff fccf 	bl	80065e0 <_Balloc>
 8006c42:	4604      	mov	r4, r0
 8006c44:	b930      	cbnz	r0, 8006c54 <__d2b+0x24>
 8006c46:	4602      	mov	r2, r0
 8006c48:	4b25      	ldr	r3, [pc, #148]	; (8006ce0 <__d2b+0xb0>)
 8006c4a:	4826      	ldr	r0, [pc, #152]	; (8006ce4 <__d2b+0xb4>)
 8006c4c:	f240 310a 	movw	r1, #778	; 0x30a
 8006c50:	f000 faac 	bl	80071ac <__assert_func>
 8006c54:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006c58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c5c:	bb35      	cbnz	r5, 8006cac <__d2b+0x7c>
 8006c5e:	2e00      	cmp	r6, #0
 8006c60:	9301      	str	r3, [sp, #4]
 8006c62:	d028      	beq.n	8006cb6 <__d2b+0x86>
 8006c64:	4668      	mov	r0, sp
 8006c66:	9600      	str	r6, [sp, #0]
 8006c68:	f7ff fd82 	bl	8006770 <__lo0bits>
 8006c6c:	9900      	ldr	r1, [sp, #0]
 8006c6e:	b300      	cbz	r0, 8006cb2 <__d2b+0x82>
 8006c70:	9a01      	ldr	r2, [sp, #4]
 8006c72:	f1c0 0320 	rsb	r3, r0, #32
 8006c76:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7a:	430b      	orrs	r3, r1
 8006c7c:	40c2      	lsrs	r2, r0
 8006c7e:	6163      	str	r3, [r4, #20]
 8006c80:	9201      	str	r2, [sp, #4]
 8006c82:	9b01      	ldr	r3, [sp, #4]
 8006c84:	61a3      	str	r3, [r4, #24]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	bf14      	ite	ne
 8006c8a:	2202      	movne	r2, #2
 8006c8c:	2201      	moveq	r2, #1
 8006c8e:	6122      	str	r2, [r4, #16]
 8006c90:	b1d5      	cbz	r5, 8006cc8 <__d2b+0x98>
 8006c92:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006c96:	4405      	add	r5, r0
 8006c98:	f8c9 5000 	str.w	r5, [r9]
 8006c9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006ca0:	f8c8 0000 	str.w	r0, [r8]
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	b003      	add	sp, #12
 8006ca8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cb0:	e7d5      	b.n	8006c5e <__d2b+0x2e>
 8006cb2:	6161      	str	r1, [r4, #20]
 8006cb4:	e7e5      	b.n	8006c82 <__d2b+0x52>
 8006cb6:	a801      	add	r0, sp, #4
 8006cb8:	f7ff fd5a 	bl	8006770 <__lo0bits>
 8006cbc:	9b01      	ldr	r3, [sp, #4]
 8006cbe:	6163      	str	r3, [r4, #20]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	6122      	str	r2, [r4, #16]
 8006cc4:	3020      	adds	r0, #32
 8006cc6:	e7e3      	b.n	8006c90 <__d2b+0x60>
 8006cc8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006ccc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006cd0:	f8c9 0000 	str.w	r0, [r9]
 8006cd4:	6918      	ldr	r0, [r3, #16]
 8006cd6:	f7ff fd2b 	bl	8006730 <__hi0bits>
 8006cda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006cde:	e7df      	b.n	8006ca0 <__d2b+0x70>
 8006ce0:	08007fe8 	.word	0x08007fe8
 8006ce4:	08007ff9 	.word	0x08007ff9

08006ce8 <_calloc_r>:
 8006ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006cea:	fba1 2402 	umull	r2, r4, r1, r2
 8006cee:	b94c      	cbnz	r4, 8006d04 <_calloc_r+0x1c>
 8006cf0:	4611      	mov	r1, r2
 8006cf2:	9201      	str	r2, [sp, #4]
 8006cf4:	f000 f87a 	bl	8006dec <_malloc_r>
 8006cf8:	9a01      	ldr	r2, [sp, #4]
 8006cfa:	4605      	mov	r5, r0
 8006cfc:	b930      	cbnz	r0, 8006d0c <_calloc_r+0x24>
 8006cfe:	4628      	mov	r0, r5
 8006d00:	b003      	add	sp, #12
 8006d02:	bd30      	pop	{r4, r5, pc}
 8006d04:	220c      	movs	r2, #12
 8006d06:	6002      	str	r2, [r0, #0]
 8006d08:	2500      	movs	r5, #0
 8006d0a:	e7f8      	b.n	8006cfe <_calloc_r+0x16>
 8006d0c:	4621      	mov	r1, r4
 8006d0e:	f7fe f8b5 	bl	8004e7c <memset>
 8006d12:	e7f4      	b.n	8006cfe <_calloc_r+0x16>

08006d14 <_free_r>:
 8006d14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d16:	2900      	cmp	r1, #0
 8006d18:	d044      	beq.n	8006da4 <_free_r+0x90>
 8006d1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d1e:	9001      	str	r0, [sp, #4]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f1a1 0404 	sub.w	r4, r1, #4
 8006d26:	bfb8      	it	lt
 8006d28:	18e4      	addlt	r4, r4, r3
 8006d2a:	f000 fa9b 	bl	8007264 <__malloc_lock>
 8006d2e:	4a1e      	ldr	r2, [pc, #120]	; (8006da8 <_free_r+0x94>)
 8006d30:	9801      	ldr	r0, [sp, #4]
 8006d32:	6813      	ldr	r3, [r2, #0]
 8006d34:	b933      	cbnz	r3, 8006d44 <_free_r+0x30>
 8006d36:	6063      	str	r3, [r4, #4]
 8006d38:	6014      	str	r4, [r2, #0]
 8006d3a:	b003      	add	sp, #12
 8006d3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d40:	f000 ba96 	b.w	8007270 <__malloc_unlock>
 8006d44:	42a3      	cmp	r3, r4
 8006d46:	d908      	bls.n	8006d5a <_free_r+0x46>
 8006d48:	6825      	ldr	r5, [r4, #0]
 8006d4a:	1961      	adds	r1, r4, r5
 8006d4c:	428b      	cmp	r3, r1
 8006d4e:	bf01      	itttt	eq
 8006d50:	6819      	ldreq	r1, [r3, #0]
 8006d52:	685b      	ldreq	r3, [r3, #4]
 8006d54:	1949      	addeq	r1, r1, r5
 8006d56:	6021      	streq	r1, [r4, #0]
 8006d58:	e7ed      	b.n	8006d36 <_free_r+0x22>
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	b10b      	cbz	r3, 8006d64 <_free_r+0x50>
 8006d60:	42a3      	cmp	r3, r4
 8006d62:	d9fa      	bls.n	8006d5a <_free_r+0x46>
 8006d64:	6811      	ldr	r1, [r2, #0]
 8006d66:	1855      	adds	r5, r2, r1
 8006d68:	42a5      	cmp	r5, r4
 8006d6a:	d10b      	bne.n	8006d84 <_free_r+0x70>
 8006d6c:	6824      	ldr	r4, [r4, #0]
 8006d6e:	4421      	add	r1, r4
 8006d70:	1854      	adds	r4, r2, r1
 8006d72:	42a3      	cmp	r3, r4
 8006d74:	6011      	str	r1, [r2, #0]
 8006d76:	d1e0      	bne.n	8006d3a <_free_r+0x26>
 8006d78:	681c      	ldr	r4, [r3, #0]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	6053      	str	r3, [r2, #4]
 8006d7e:	4421      	add	r1, r4
 8006d80:	6011      	str	r1, [r2, #0]
 8006d82:	e7da      	b.n	8006d3a <_free_r+0x26>
 8006d84:	d902      	bls.n	8006d8c <_free_r+0x78>
 8006d86:	230c      	movs	r3, #12
 8006d88:	6003      	str	r3, [r0, #0]
 8006d8a:	e7d6      	b.n	8006d3a <_free_r+0x26>
 8006d8c:	6825      	ldr	r5, [r4, #0]
 8006d8e:	1961      	adds	r1, r4, r5
 8006d90:	428b      	cmp	r3, r1
 8006d92:	bf04      	itt	eq
 8006d94:	6819      	ldreq	r1, [r3, #0]
 8006d96:	685b      	ldreq	r3, [r3, #4]
 8006d98:	6063      	str	r3, [r4, #4]
 8006d9a:	bf04      	itt	eq
 8006d9c:	1949      	addeq	r1, r1, r5
 8006d9e:	6021      	streq	r1, [r4, #0]
 8006da0:	6054      	str	r4, [r2, #4]
 8006da2:	e7ca      	b.n	8006d3a <_free_r+0x26>
 8006da4:	b003      	add	sp, #12
 8006da6:	bd30      	pop	{r4, r5, pc}
 8006da8:	2000046c 	.word	0x2000046c

08006dac <sbrk_aligned>:
 8006dac:	b570      	push	{r4, r5, r6, lr}
 8006dae:	4e0e      	ldr	r6, [pc, #56]	; (8006de8 <sbrk_aligned+0x3c>)
 8006db0:	460c      	mov	r4, r1
 8006db2:	6831      	ldr	r1, [r6, #0]
 8006db4:	4605      	mov	r5, r0
 8006db6:	b911      	cbnz	r1, 8006dbe <sbrk_aligned+0x12>
 8006db8:	f000 f9e8 	bl	800718c <_sbrk_r>
 8006dbc:	6030      	str	r0, [r6, #0]
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	f000 f9e3 	bl	800718c <_sbrk_r>
 8006dc6:	1c43      	adds	r3, r0, #1
 8006dc8:	d00a      	beq.n	8006de0 <sbrk_aligned+0x34>
 8006dca:	1cc4      	adds	r4, r0, #3
 8006dcc:	f024 0403 	bic.w	r4, r4, #3
 8006dd0:	42a0      	cmp	r0, r4
 8006dd2:	d007      	beq.n	8006de4 <sbrk_aligned+0x38>
 8006dd4:	1a21      	subs	r1, r4, r0
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f000 f9d8 	bl	800718c <_sbrk_r>
 8006ddc:	3001      	adds	r0, #1
 8006dde:	d101      	bne.n	8006de4 <sbrk_aligned+0x38>
 8006de0:	f04f 34ff 	mov.w	r4, #4294967295
 8006de4:	4620      	mov	r0, r4
 8006de6:	bd70      	pop	{r4, r5, r6, pc}
 8006de8:	20000470 	.word	0x20000470

08006dec <_malloc_r>:
 8006dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006df0:	1ccd      	adds	r5, r1, #3
 8006df2:	f025 0503 	bic.w	r5, r5, #3
 8006df6:	3508      	adds	r5, #8
 8006df8:	2d0c      	cmp	r5, #12
 8006dfa:	bf38      	it	cc
 8006dfc:	250c      	movcc	r5, #12
 8006dfe:	2d00      	cmp	r5, #0
 8006e00:	4607      	mov	r7, r0
 8006e02:	db01      	blt.n	8006e08 <_malloc_r+0x1c>
 8006e04:	42a9      	cmp	r1, r5
 8006e06:	d905      	bls.n	8006e14 <_malloc_r+0x28>
 8006e08:	230c      	movs	r3, #12
 8006e0a:	603b      	str	r3, [r7, #0]
 8006e0c:	2600      	movs	r6, #0
 8006e0e:	4630      	mov	r0, r6
 8006e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e14:	4e2e      	ldr	r6, [pc, #184]	; (8006ed0 <_malloc_r+0xe4>)
 8006e16:	f000 fa25 	bl	8007264 <__malloc_lock>
 8006e1a:	6833      	ldr	r3, [r6, #0]
 8006e1c:	461c      	mov	r4, r3
 8006e1e:	bb34      	cbnz	r4, 8006e6e <_malloc_r+0x82>
 8006e20:	4629      	mov	r1, r5
 8006e22:	4638      	mov	r0, r7
 8006e24:	f7ff ffc2 	bl	8006dac <sbrk_aligned>
 8006e28:	1c43      	adds	r3, r0, #1
 8006e2a:	4604      	mov	r4, r0
 8006e2c:	d14d      	bne.n	8006eca <_malloc_r+0xde>
 8006e2e:	6834      	ldr	r4, [r6, #0]
 8006e30:	4626      	mov	r6, r4
 8006e32:	2e00      	cmp	r6, #0
 8006e34:	d140      	bne.n	8006eb8 <_malloc_r+0xcc>
 8006e36:	6823      	ldr	r3, [r4, #0]
 8006e38:	4631      	mov	r1, r6
 8006e3a:	4638      	mov	r0, r7
 8006e3c:	eb04 0803 	add.w	r8, r4, r3
 8006e40:	f000 f9a4 	bl	800718c <_sbrk_r>
 8006e44:	4580      	cmp	r8, r0
 8006e46:	d13a      	bne.n	8006ebe <_malloc_r+0xd2>
 8006e48:	6821      	ldr	r1, [r4, #0]
 8006e4a:	3503      	adds	r5, #3
 8006e4c:	1a6d      	subs	r5, r5, r1
 8006e4e:	f025 0503 	bic.w	r5, r5, #3
 8006e52:	3508      	adds	r5, #8
 8006e54:	2d0c      	cmp	r5, #12
 8006e56:	bf38      	it	cc
 8006e58:	250c      	movcc	r5, #12
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	4638      	mov	r0, r7
 8006e5e:	f7ff ffa5 	bl	8006dac <sbrk_aligned>
 8006e62:	3001      	adds	r0, #1
 8006e64:	d02b      	beq.n	8006ebe <_malloc_r+0xd2>
 8006e66:	6823      	ldr	r3, [r4, #0]
 8006e68:	442b      	add	r3, r5
 8006e6a:	6023      	str	r3, [r4, #0]
 8006e6c:	e00e      	b.n	8006e8c <_malloc_r+0xa0>
 8006e6e:	6822      	ldr	r2, [r4, #0]
 8006e70:	1b52      	subs	r2, r2, r5
 8006e72:	d41e      	bmi.n	8006eb2 <_malloc_r+0xc6>
 8006e74:	2a0b      	cmp	r2, #11
 8006e76:	d916      	bls.n	8006ea6 <_malloc_r+0xba>
 8006e78:	1961      	adds	r1, r4, r5
 8006e7a:	42a3      	cmp	r3, r4
 8006e7c:	6025      	str	r5, [r4, #0]
 8006e7e:	bf18      	it	ne
 8006e80:	6059      	strne	r1, [r3, #4]
 8006e82:	6863      	ldr	r3, [r4, #4]
 8006e84:	bf08      	it	eq
 8006e86:	6031      	streq	r1, [r6, #0]
 8006e88:	5162      	str	r2, [r4, r5]
 8006e8a:	604b      	str	r3, [r1, #4]
 8006e8c:	4638      	mov	r0, r7
 8006e8e:	f104 060b 	add.w	r6, r4, #11
 8006e92:	f000 f9ed 	bl	8007270 <__malloc_unlock>
 8006e96:	f026 0607 	bic.w	r6, r6, #7
 8006e9a:	1d23      	adds	r3, r4, #4
 8006e9c:	1af2      	subs	r2, r6, r3
 8006e9e:	d0b6      	beq.n	8006e0e <_malloc_r+0x22>
 8006ea0:	1b9b      	subs	r3, r3, r6
 8006ea2:	50a3      	str	r3, [r4, r2]
 8006ea4:	e7b3      	b.n	8006e0e <_malloc_r+0x22>
 8006ea6:	6862      	ldr	r2, [r4, #4]
 8006ea8:	42a3      	cmp	r3, r4
 8006eaa:	bf0c      	ite	eq
 8006eac:	6032      	streq	r2, [r6, #0]
 8006eae:	605a      	strne	r2, [r3, #4]
 8006eb0:	e7ec      	b.n	8006e8c <_malloc_r+0xa0>
 8006eb2:	4623      	mov	r3, r4
 8006eb4:	6864      	ldr	r4, [r4, #4]
 8006eb6:	e7b2      	b.n	8006e1e <_malloc_r+0x32>
 8006eb8:	4634      	mov	r4, r6
 8006eba:	6876      	ldr	r6, [r6, #4]
 8006ebc:	e7b9      	b.n	8006e32 <_malloc_r+0x46>
 8006ebe:	230c      	movs	r3, #12
 8006ec0:	603b      	str	r3, [r7, #0]
 8006ec2:	4638      	mov	r0, r7
 8006ec4:	f000 f9d4 	bl	8007270 <__malloc_unlock>
 8006ec8:	e7a1      	b.n	8006e0e <_malloc_r+0x22>
 8006eca:	6025      	str	r5, [r4, #0]
 8006ecc:	e7de      	b.n	8006e8c <_malloc_r+0xa0>
 8006ece:	bf00      	nop
 8006ed0:	2000046c 	.word	0x2000046c

08006ed4 <__ssputs_r>:
 8006ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed8:	688e      	ldr	r6, [r1, #8]
 8006eda:	429e      	cmp	r6, r3
 8006edc:	4682      	mov	sl, r0
 8006ede:	460c      	mov	r4, r1
 8006ee0:	4690      	mov	r8, r2
 8006ee2:	461f      	mov	r7, r3
 8006ee4:	d838      	bhi.n	8006f58 <__ssputs_r+0x84>
 8006ee6:	898a      	ldrh	r2, [r1, #12]
 8006ee8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006eec:	d032      	beq.n	8006f54 <__ssputs_r+0x80>
 8006eee:	6825      	ldr	r5, [r4, #0]
 8006ef0:	6909      	ldr	r1, [r1, #16]
 8006ef2:	eba5 0901 	sub.w	r9, r5, r1
 8006ef6:	6965      	ldr	r5, [r4, #20]
 8006ef8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006efc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f00:	3301      	adds	r3, #1
 8006f02:	444b      	add	r3, r9
 8006f04:	106d      	asrs	r5, r5, #1
 8006f06:	429d      	cmp	r5, r3
 8006f08:	bf38      	it	cc
 8006f0a:	461d      	movcc	r5, r3
 8006f0c:	0553      	lsls	r3, r2, #21
 8006f0e:	d531      	bpl.n	8006f74 <__ssputs_r+0xa0>
 8006f10:	4629      	mov	r1, r5
 8006f12:	f7ff ff6b 	bl	8006dec <_malloc_r>
 8006f16:	4606      	mov	r6, r0
 8006f18:	b950      	cbnz	r0, 8006f30 <__ssputs_r+0x5c>
 8006f1a:	230c      	movs	r3, #12
 8006f1c:	f8ca 3000 	str.w	r3, [sl]
 8006f20:	89a3      	ldrh	r3, [r4, #12]
 8006f22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f26:	81a3      	strh	r3, [r4, #12]
 8006f28:	f04f 30ff 	mov.w	r0, #4294967295
 8006f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f30:	6921      	ldr	r1, [r4, #16]
 8006f32:	464a      	mov	r2, r9
 8006f34:	f7ff fb46 	bl	80065c4 <memcpy>
 8006f38:	89a3      	ldrh	r3, [r4, #12]
 8006f3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f42:	81a3      	strh	r3, [r4, #12]
 8006f44:	6126      	str	r6, [r4, #16]
 8006f46:	6165      	str	r5, [r4, #20]
 8006f48:	444e      	add	r6, r9
 8006f4a:	eba5 0509 	sub.w	r5, r5, r9
 8006f4e:	6026      	str	r6, [r4, #0]
 8006f50:	60a5      	str	r5, [r4, #8]
 8006f52:	463e      	mov	r6, r7
 8006f54:	42be      	cmp	r6, r7
 8006f56:	d900      	bls.n	8006f5a <__ssputs_r+0x86>
 8006f58:	463e      	mov	r6, r7
 8006f5a:	6820      	ldr	r0, [r4, #0]
 8006f5c:	4632      	mov	r2, r6
 8006f5e:	4641      	mov	r1, r8
 8006f60:	f000 f966 	bl	8007230 <memmove>
 8006f64:	68a3      	ldr	r3, [r4, #8]
 8006f66:	1b9b      	subs	r3, r3, r6
 8006f68:	60a3      	str	r3, [r4, #8]
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	4433      	add	r3, r6
 8006f6e:	6023      	str	r3, [r4, #0]
 8006f70:	2000      	movs	r0, #0
 8006f72:	e7db      	b.n	8006f2c <__ssputs_r+0x58>
 8006f74:	462a      	mov	r2, r5
 8006f76:	f000 f981 	bl	800727c <_realloc_r>
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	d1e1      	bne.n	8006f44 <__ssputs_r+0x70>
 8006f80:	6921      	ldr	r1, [r4, #16]
 8006f82:	4650      	mov	r0, sl
 8006f84:	f7ff fec6 	bl	8006d14 <_free_r>
 8006f88:	e7c7      	b.n	8006f1a <__ssputs_r+0x46>
	...

08006f8c <_svfiprintf_r>:
 8006f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f90:	4698      	mov	r8, r3
 8006f92:	898b      	ldrh	r3, [r1, #12]
 8006f94:	061b      	lsls	r3, r3, #24
 8006f96:	b09d      	sub	sp, #116	; 0x74
 8006f98:	4607      	mov	r7, r0
 8006f9a:	460d      	mov	r5, r1
 8006f9c:	4614      	mov	r4, r2
 8006f9e:	d50e      	bpl.n	8006fbe <_svfiprintf_r+0x32>
 8006fa0:	690b      	ldr	r3, [r1, #16]
 8006fa2:	b963      	cbnz	r3, 8006fbe <_svfiprintf_r+0x32>
 8006fa4:	2140      	movs	r1, #64	; 0x40
 8006fa6:	f7ff ff21 	bl	8006dec <_malloc_r>
 8006faa:	6028      	str	r0, [r5, #0]
 8006fac:	6128      	str	r0, [r5, #16]
 8006fae:	b920      	cbnz	r0, 8006fba <_svfiprintf_r+0x2e>
 8006fb0:	230c      	movs	r3, #12
 8006fb2:	603b      	str	r3, [r7, #0]
 8006fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb8:	e0d1      	b.n	800715e <_svfiprintf_r+0x1d2>
 8006fba:	2340      	movs	r3, #64	; 0x40
 8006fbc:	616b      	str	r3, [r5, #20]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8006fc2:	2320      	movs	r3, #32
 8006fc4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fcc:	2330      	movs	r3, #48	; 0x30
 8006fce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007178 <_svfiprintf_r+0x1ec>
 8006fd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fd6:	f04f 0901 	mov.w	r9, #1
 8006fda:	4623      	mov	r3, r4
 8006fdc:	469a      	mov	sl, r3
 8006fde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fe2:	b10a      	cbz	r2, 8006fe8 <_svfiprintf_r+0x5c>
 8006fe4:	2a25      	cmp	r2, #37	; 0x25
 8006fe6:	d1f9      	bne.n	8006fdc <_svfiprintf_r+0x50>
 8006fe8:	ebba 0b04 	subs.w	fp, sl, r4
 8006fec:	d00b      	beq.n	8007006 <_svfiprintf_r+0x7a>
 8006fee:	465b      	mov	r3, fp
 8006ff0:	4622      	mov	r2, r4
 8006ff2:	4629      	mov	r1, r5
 8006ff4:	4638      	mov	r0, r7
 8006ff6:	f7ff ff6d 	bl	8006ed4 <__ssputs_r>
 8006ffa:	3001      	adds	r0, #1
 8006ffc:	f000 80aa 	beq.w	8007154 <_svfiprintf_r+0x1c8>
 8007000:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007002:	445a      	add	r2, fp
 8007004:	9209      	str	r2, [sp, #36]	; 0x24
 8007006:	f89a 3000 	ldrb.w	r3, [sl]
 800700a:	2b00      	cmp	r3, #0
 800700c:	f000 80a2 	beq.w	8007154 <_svfiprintf_r+0x1c8>
 8007010:	2300      	movs	r3, #0
 8007012:	f04f 32ff 	mov.w	r2, #4294967295
 8007016:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800701a:	f10a 0a01 	add.w	sl, sl, #1
 800701e:	9304      	str	r3, [sp, #16]
 8007020:	9307      	str	r3, [sp, #28]
 8007022:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007026:	931a      	str	r3, [sp, #104]	; 0x68
 8007028:	4654      	mov	r4, sl
 800702a:	2205      	movs	r2, #5
 800702c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007030:	4851      	ldr	r0, [pc, #324]	; (8007178 <_svfiprintf_r+0x1ec>)
 8007032:	f7f9 f8f5 	bl	8000220 <memchr>
 8007036:	9a04      	ldr	r2, [sp, #16]
 8007038:	b9d8      	cbnz	r0, 8007072 <_svfiprintf_r+0xe6>
 800703a:	06d0      	lsls	r0, r2, #27
 800703c:	bf44      	itt	mi
 800703e:	2320      	movmi	r3, #32
 8007040:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007044:	0711      	lsls	r1, r2, #28
 8007046:	bf44      	itt	mi
 8007048:	232b      	movmi	r3, #43	; 0x2b
 800704a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800704e:	f89a 3000 	ldrb.w	r3, [sl]
 8007052:	2b2a      	cmp	r3, #42	; 0x2a
 8007054:	d015      	beq.n	8007082 <_svfiprintf_r+0xf6>
 8007056:	9a07      	ldr	r2, [sp, #28]
 8007058:	4654      	mov	r4, sl
 800705a:	2000      	movs	r0, #0
 800705c:	f04f 0c0a 	mov.w	ip, #10
 8007060:	4621      	mov	r1, r4
 8007062:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007066:	3b30      	subs	r3, #48	; 0x30
 8007068:	2b09      	cmp	r3, #9
 800706a:	d94e      	bls.n	800710a <_svfiprintf_r+0x17e>
 800706c:	b1b0      	cbz	r0, 800709c <_svfiprintf_r+0x110>
 800706e:	9207      	str	r2, [sp, #28]
 8007070:	e014      	b.n	800709c <_svfiprintf_r+0x110>
 8007072:	eba0 0308 	sub.w	r3, r0, r8
 8007076:	fa09 f303 	lsl.w	r3, r9, r3
 800707a:	4313      	orrs	r3, r2
 800707c:	9304      	str	r3, [sp, #16]
 800707e:	46a2      	mov	sl, r4
 8007080:	e7d2      	b.n	8007028 <_svfiprintf_r+0x9c>
 8007082:	9b03      	ldr	r3, [sp, #12]
 8007084:	1d19      	adds	r1, r3, #4
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	9103      	str	r1, [sp, #12]
 800708a:	2b00      	cmp	r3, #0
 800708c:	bfbb      	ittet	lt
 800708e:	425b      	neglt	r3, r3
 8007090:	f042 0202 	orrlt.w	r2, r2, #2
 8007094:	9307      	strge	r3, [sp, #28]
 8007096:	9307      	strlt	r3, [sp, #28]
 8007098:	bfb8      	it	lt
 800709a:	9204      	strlt	r2, [sp, #16]
 800709c:	7823      	ldrb	r3, [r4, #0]
 800709e:	2b2e      	cmp	r3, #46	; 0x2e
 80070a0:	d10c      	bne.n	80070bc <_svfiprintf_r+0x130>
 80070a2:	7863      	ldrb	r3, [r4, #1]
 80070a4:	2b2a      	cmp	r3, #42	; 0x2a
 80070a6:	d135      	bne.n	8007114 <_svfiprintf_r+0x188>
 80070a8:	9b03      	ldr	r3, [sp, #12]
 80070aa:	1d1a      	adds	r2, r3, #4
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	9203      	str	r2, [sp, #12]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	bfb8      	it	lt
 80070b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80070b8:	3402      	adds	r4, #2
 80070ba:	9305      	str	r3, [sp, #20]
 80070bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007188 <_svfiprintf_r+0x1fc>
 80070c0:	7821      	ldrb	r1, [r4, #0]
 80070c2:	2203      	movs	r2, #3
 80070c4:	4650      	mov	r0, sl
 80070c6:	f7f9 f8ab 	bl	8000220 <memchr>
 80070ca:	b140      	cbz	r0, 80070de <_svfiprintf_r+0x152>
 80070cc:	2340      	movs	r3, #64	; 0x40
 80070ce:	eba0 000a 	sub.w	r0, r0, sl
 80070d2:	fa03 f000 	lsl.w	r0, r3, r0
 80070d6:	9b04      	ldr	r3, [sp, #16]
 80070d8:	4303      	orrs	r3, r0
 80070da:	3401      	adds	r4, #1
 80070dc:	9304      	str	r3, [sp, #16]
 80070de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e2:	4826      	ldr	r0, [pc, #152]	; (800717c <_svfiprintf_r+0x1f0>)
 80070e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070e8:	2206      	movs	r2, #6
 80070ea:	f7f9 f899 	bl	8000220 <memchr>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	d038      	beq.n	8007164 <_svfiprintf_r+0x1d8>
 80070f2:	4b23      	ldr	r3, [pc, #140]	; (8007180 <_svfiprintf_r+0x1f4>)
 80070f4:	bb1b      	cbnz	r3, 800713e <_svfiprintf_r+0x1b2>
 80070f6:	9b03      	ldr	r3, [sp, #12]
 80070f8:	3307      	adds	r3, #7
 80070fa:	f023 0307 	bic.w	r3, r3, #7
 80070fe:	3308      	adds	r3, #8
 8007100:	9303      	str	r3, [sp, #12]
 8007102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007104:	4433      	add	r3, r6
 8007106:	9309      	str	r3, [sp, #36]	; 0x24
 8007108:	e767      	b.n	8006fda <_svfiprintf_r+0x4e>
 800710a:	fb0c 3202 	mla	r2, ip, r2, r3
 800710e:	460c      	mov	r4, r1
 8007110:	2001      	movs	r0, #1
 8007112:	e7a5      	b.n	8007060 <_svfiprintf_r+0xd4>
 8007114:	2300      	movs	r3, #0
 8007116:	3401      	adds	r4, #1
 8007118:	9305      	str	r3, [sp, #20]
 800711a:	4619      	mov	r1, r3
 800711c:	f04f 0c0a 	mov.w	ip, #10
 8007120:	4620      	mov	r0, r4
 8007122:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007126:	3a30      	subs	r2, #48	; 0x30
 8007128:	2a09      	cmp	r2, #9
 800712a:	d903      	bls.n	8007134 <_svfiprintf_r+0x1a8>
 800712c:	2b00      	cmp	r3, #0
 800712e:	d0c5      	beq.n	80070bc <_svfiprintf_r+0x130>
 8007130:	9105      	str	r1, [sp, #20]
 8007132:	e7c3      	b.n	80070bc <_svfiprintf_r+0x130>
 8007134:	fb0c 2101 	mla	r1, ip, r1, r2
 8007138:	4604      	mov	r4, r0
 800713a:	2301      	movs	r3, #1
 800713c:	e7f0      	b.n	8007120 <_svfiprintf_r+0x194>
 800713e:	ab03      	add	r3, sp, #12
 8007140:	9300      	str	r3, [sp, #0]
 8007142:	462a      	mov	r2, r5
 8007144:	4b0f      	ldr	r3, [pc, #60]	; (8007184 <_svfiprintf_r+0x1f8>)
 8007146:	a904      	add	r1, sp, #16
 8007148:	4638      	mov	r0, r7
 800714a:	f7fd ff3f 	bl	8004fcc <_printf_float>
 800714e:	1c42      	adds	r2, r0, #1
 8007150:	4606      	mov	r6, r0
 8007152:	d1d6      	bne.n	8007102 <_svfiprintf_r+0x176>
 8007154:	89ab      	ldrh	r3, [r5, #12]
 8007156:	065b      	lsls	r3, r3, #25
 8007158:	f53f af2c 	bmi.w	8006fb4 <_svfiprintf_r+0x28>
 800715c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800715e:	b01d      	add	sp, #116	; 0x74
 8007160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007164:	ab03      	add	r3, sp, #12
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	462a      	mov	r2, r5
 800716a:	4b06      	ldr	r3, [pc, #24]	; (8007184 <_svfiprintf_r+0x1f8>)
 800716c:	a904      	add	r1, sp, #16
 800716e:	4638      	mov	r0, r7
 8007170:	f7fe f9d0 	bl	8005514 <_printf_i>
 8007174:	e7eb      	b.n	800714e <_svfiprintf_r+0x1c2>
 8007176:	bf00      	nop
 8007178:	08008154 	.word	0x08008154
 800717c:	0800815e 	.word	0x0800815e
 8007180:	08004fcd 	.word	0x08004fcd
 8007184:	08006ed5 	.word	0x08006ed5
 8007188:	0800815a 	.word	0x0800815a

0800718c <_sbrk_r>:
 800718c:	b538      	push	{r3, r4, r5, lr}
 800718e:	4d06      	ldr	r5, [pc, #24]	; (80071a8 <_sbrk_r+0x1c>)
 8007190:	2300      	movs	r3, #0
 8007192:	4604      	mov	r4, r0
 8007194:	4608      	mov	r0, r1
 8007196:	602b      	str	r3, [r5, #0]
 8007198:	f7fa ffd4 	bl	8002144 <_sbrk>
 800719c:	1c43      	adds	r3, r0, #1
 800719e:	d102      	bne.n	80071a6 <_sbrk_r+0x1a>
 80071a0:	682b      	ldr	r3, [r5, #0]
 80071a2:	b103      	cbz	r3, 80071a6 <_sbrk_r+0x1a>
 80071a4:	6023      	str	r3, [r4, #0]
 80071a6:	bd38      	pop	{r3, r4, r5, pc}
 80071a8:	20000474 	.word	0x20000474

080071ac <__assert_func>:
 80071ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071ae:	4614      	mov	r4, r2
 80071b0:	461a      	mov	r2, r3
 80071b2:	4b09      	ldr	r3, [pc, #36]	; (80071d8 <__assert_func+0x2c>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4605      	mov	r5, r0
 80071b8:	68d8      	ldr	r0, [r3, #12]
 80071ba:	b14c      	cbz	r4, 80071d0 <__assert_func+0x24>
 80071bc:	4b07      	ldr	r3, [pc, #28]	; (80071dc <__assert_func+0x30>)
 80071be:	9100      	str	r1, [sp, #0]
 80071c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071c4:	4906      	ldr	r1, [pc, #24]	; (80071e0 <__assert_func+0x34>)
 80071c6:	462b      	mov	r3, r5
 80071c8:	f000 f80e 	bl	80071e8 <fiprintf>
 80071cc:	f000 faac 	bl	8007728 <abort>
 80071d0:	4b04      	ldr	r3, [pc, #16]	; (80071e4 <__assert_func+0x38>)
 80071d2:	461c      	mov	r4, r3
 80071d4:	e7f3      	b.n	80071be <__assert_func+0x12>
 80071d6:	bf00      	nop
 80071d8:	20000020 	.word	0x20000020
 80071dc:	08008165 	.word	0x08008165
 80071e0:	08008172 	.word	0x08008172
 80071e4:	080081a0 	.word	0x080081a0

080071e8 <fiprintf>:
 80071e8:	b40e      	push	{r1, r2, r3}
 80071ea:	b503      	push	{r0, r1, lr}
 80071ec:	4601      	mov	r1, r0
 80071ee:	ab03      	add	r3, sp, #12
 80071f0:	4805      	ldr	r0, [pc, #20]	; (8007208 <fiprintf+0x20>)
 80071f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80071f6:	6800      	ldr	r0, [r0, #0]
 80071f8:	9301      	str	r3, [sp, #4]
 80071fa:	f000 f897 	bl	800732c <_vfiprintf_r>
 80071fe:	b002      	add	sp, #8
 8007200:	f85d eb04 	ldr.w	lr, [sp], #4
 8007204:	b003      	add	sp, #12
 8007206:	4770      	bx	lr
 8007208:	20000020 	.word	0x20000020

0800720c <__ascii_mbtowc>:
 800720c:	b082      	sub	sp, #8
 800720e:	b901      	cbnz	r1, 8007212 <__ascii_mbtowc+0x6>
 8007210:	a901      	add	r1, sp, #4
 8007212:	b142      	cbz	r2, 8007226 <__ascii_mbtowc+0x1a>
 8007214:	b14b      	cbz	r3, 800722a <__ascii_mbtowc+0x1e>
 8007216:	7813      	ldrb	r3, [r2, #0]
 8007218:	600b      	str	r3, [r1, #0]
 800721a:	7812      	ldrb	r2, [r2, #0]
 800721c:	1e10      	subs	r0, r2, #0
 800721e:	bf18      	it	ne
 8007220:	2001      	movne	r0, #1
 8007222:	b002      	add	sp, #8
 8007224:	4770      	bx	lr
 8007226:	4610      	mov	r0, r2
 8007228:	e7fb      	b.n	8007222 <__ascii_mbtowc+0x16>
 800722a:	f06f 0001 	mvn.w	r0, #1
 800722e:	e7f8      	b.n	8007222 <__ascii_mbtowc+0x16>

08007230 <memmove>:
 8007230:	4288      	cmp	r0, r1
 8007232:	b510      	push	{r4, lr}
 8007234:	eb01 0402 	add.w	r4, r1, r2
 8007238:	d902      	bls.n	8007240 <memmove+0x10>
 800723a:	4284      	cmp	r4, r0
 800723c:	4623      	mov	r3, r4
 800723e:	d807      	bhi.n	8007250 <memmove+0x20>
 8007240:	1e43      	subs	r3, r0, #1
 8007242:	42a1      	cmp	r1, r4
 8007244:	d008      	beq.n	8007258 <memmove+0x28>
 8007246:	f811 2b01 	ldrb.w	r2, [r1], #1
 800724a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800724e:	e7f8      	b.n	8007242 <memmove+0x12>
 8007250:	4402      	add	r2, r0
 8007252:	4601      	mov	r1, r0
 8007254:	428a      	cmp	r2, r1
 8007256:	d100      	bne.n	800725a <memmove+0x2a>
 8007258:	bd10      	pop	{r4, pc}
 800725a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800725e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007262:	e7f7      	b.n	8007254 <memmove+0x24>

08007264 <__malloc_lock>:
 8007264:	4801      	ldr	r0, [pc, #4]	; (800726c <__malloc_lock+0x8>)
 8007266:	f000 bc1f 	b.w	8007aa8 <__retarget_lock_acquire_recursive>
 800726a:	bf00      	nop
 800726c:	20000478 	.word	0x20000478

08007270 <__malloc_unlock>:
 8007270:	4801      	ldr	r0, [pc, #4]	; (8007278 <__malloc_unlock+0x8>)
 8007272:	f000 bc1a 	b.w	8007aaa <__retarget_lock_release_recursive>
 8007276:	bf00      	nop
 8007278:	20000478 	.word	0x20000478

0800727c <_realloc_r>:
 800727c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007280:	4680      	mov	r8, r0
 8007282:	4614      	mov	r4, r2
 8007284:	460e      	mov	r6, r1
 8007286:	b921      	cbnz	r1, 8007292 <_realloc_r+0x16>
 8007288:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800728c:	4611      	mov	r1, r2
 800728e:	f7ff bdad 	b.w	8006dec <_malloc_r>
 8007292:	b92a      	cbnz	r2, 80072a0 <_realloc_r+0x24>
 8007294:	f7ff fd3e 	bl	8006d14 <_free_r>
 8007298:	4625      	mov	r5, r4
 800729a:	4628      	mov	r0, r5
 800729c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072a0:	f000 fc6a 	bl	8007b78 <_malloc_usable_size_r>
 80072a4:	4284      	cmp	r4, r0
 80072a6:	4607      	mov	r7, r0
 80072a8:	d802      	bhi.n	80072b0 <_realloc_r+0x34>
 80072aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80072ae:	d812      	bhi.n	80072d6 <_realloc_r+0x5a>
 80072b0:	4621      	mov	r1, r4
 80072b2:	4640      	mov	r0, r8
 80072b4:	f7ff fd9a 	bl	8006dec <_malloc_r>
 80072b8:	4605      	mov	r5, r0
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d0ed      	beq.n	800729a <_realloc_r+0x1e>
 80072be:	42bc      	cmp	r4, r7
 80072c0:	4622      	mov	r2, r4
 80072c2:	4631      	mov	r1, r6
 80072c4:	bf28      	it	cs
 80072c6:	463a      	movcs	r2, r7
 80072c8:	f7ff f97c 	bl	80065c4 <memcpy>
 80072cc:	4631      	mov	r1, r6
 80072ce:	4640      	mov	r0, r8
 80072d0:	f7ff fd20 	bl	8006d14 <_free_r>
 80072d4:	e7e1      	b.n	800729a <_realloc_r+0x1e>
 80072d6:	4635      	mov	r5, r6
 80072d8:	e7df      	b.n	800729a <_realloc_r+0x1e>

080072da <__sfputc_r>:
 80072da:	6893      	ldr	r3, [r2, #8]
 80072dc:	3b01      	subs	r3, #1
 80072de:	2b00      	cmp	r3, #0
 80072e0:	b410      	push	{r4}
 80072e2:	6093      	str	r3, [r2, #8]
 80072e4:	da08      	bge.n	80072f8 <__sfputc_r+0x1e>
 80072e6:	6994      	ldr	r4, [r2, #24]
 80072e8:	42a3      	cmp	r3, r4
 80072ea:	db01      	blt.n	80072f0 <__sfputc_r+0x16>
 80072ec:	290a      	cmp	r1, #10
 80072ee:	d103      	bne.n	80072f8 <__sfputc_r+0x1e>
 80072f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072f4:	f000 b94a 	b.w	800758c <__swbuf_r>
 80072f8:	6813      	ldr	r3, [r2, #0]
 80072fa:	1c58      	adds	r0, r3, #1
 80072fc:	6010      	str	r0, [r2, #0]
 80072fe:	7019      	strb	r1, [r3, #0]
 8007300:	4608      	mov	r0, r1
 8007302:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007306:	4770      	bx	lr

08007308 <__sfputs_r>:
 8007308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730a:	4606      	mov	r6, r0
 800730c:	460f      	mov	r7, r1
 800730e:	4614      	mov	r4, r2
 8007310:	18d5      	adds	r5, r2, r3
 8007312:	42ac      	cmp	r4, r5
 8007314:	d101      	bne.n	800731a <__sfputs_r+0x12>
 8007316:	2000      	movs	r0, #0
 8007318:	e007      	b.n	800732a <__sfputs_r+0x22>
 800731a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800731e:	463a      	mov	r2, r7
 8007320:	4630      	mov	r0, r6
 8007322:	f7ff ffda 	bl	80072da <__sfputc_r>
 8007326:	1c43      	adds	r3, r0, #1
 8007328:	d1f3      	bne.n	8007312 <__sfputs_r+0xa>
 800732a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800732c <_vfiprintf_r>:
 800732c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007330:	460d      	mov	r5, r1
 8007332:	b09d      	sub	sp, #116	; 0x74
 8007334:	4614      	mov	r4, r2
 8007336:	4698      	mov	r8, r3
 8007338:	4606      	mov	r6, r0
 800733a:	b118      	cbz	r0, 8007344 <_vfiprintf_r+0x18>
 800733c:	6983      	ldr	r3, [r0, #24]
 800733e:	b90b      	cbnz	r3, 8007344 <_vfiprintf_r+0x18>
 8007340:	f000 fb14 	bl	800796c <__sinit>
 8007344:	4b89      	ldr	r3, [pc, #548]	; (800756c <_vfiprintf_r+0x240>)
 8007346:	429d      	cmp	r5, r3
 8007348:	d11b      	bne.n	8007382 <_vfiprintf_r+0x56>
 800734a:	6875      	ldr	r5, [r6, #4]
 800734c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800734e:	07d9      	lsls	r1, r3, #31
 8007350:	d405      	bmi.n	800735e <_vfiprintf_r+0x32>
 8007352:	89ab      	ldrh	r3, [r5, #12]
 8007354:	059a      	lsls	r2, r3, #22
 8007356:	d402      	bmi.n	800735e <_vfiprintf_r+0x32>
 8007358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800735a:	f000 fba5 	bl	8007aa8 <__retarget_lock_acquire_recursive>
 800735e:	89ab      	ldrh	r3, [r5, #12]
 8007360:	071b      	lsls	r3, r3, #28
 8007362:	d501      	bpl.n	8007368 <_vfiprintf_r+0x3c>
 8007364:	692b      	ldr	r3, [r5, #16]
 8007366:	b9eb      	cbnz	r3, 80073a4 <_vfiprintf_r+0x78>
 8007368:	4629      	mov	r1, r5
 800736a:	4630      	mov	r0, r6
 800736c:	f000 f96e 	bl	800764c <__swsetup_r>
 8007370:	b1c0      	cbz	r0, 80073a4 <_vfiprintf_r+0x78>
 8007372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007374:	07dc      	lsls	r4, r3, #31
 8007376:	d50e      	bpl.n	8007396 <_vfiprintf_r+0x6a>
 8007378:	f04f 30ff 	mov.w	r0, #4294967295
 800737c:	b01d      	add	sp, #116	; 0x74
 800737e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007382:	4b7b      	ldr	r3, [pc, #492]	; (8007570 <_vfiprintf_r+0x244>)
 8007384:	429d      	cmp	r5, r3
 8007386:	d101      	bne.n	800738c <_vfiprintf_r+0x60>
 8007388:	68b5      	ldr	r5, [r6, #8]
 800738a:	e7df      	b.n	800734c <_vfiprintf_r+0x20>
 800738c:	4b79      	ldr	r3, [pc, #484]	; (8007574 <_vfiprintf_r+0x248>)
 800738e:	429d      	cmp	r5, r3
 8007390:	bf08      	it	eq
 8007392:	68f5      	ldreq	r5, [r6, #12]
 8007394:	e7da      	b.n	800734c <_vfiprintf_r+0x20>
 8007396:	89ab      	ldrh	r3, [r5, #12]
 8007398:	0598      	lsls	r0, r3, #22
 800739a:	d4ed      	bmi.n	8007378 <_vfiprintf_r+0x4c>
 800739c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800739e:	f000 fb84 	bl	8007aaa <__retarget_lock_release_recursive>
 80073a2:	e7e9      	b.n	8007378 <_vfiprintf_r+0x4c>
 80073a4:	2300      	movs	r3, #0
 80073a6:	9309      	str	r3, [sp, #36]	; 0x24
 80073a8:	2320      	movs	r3, #32
 80073aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b2:	2330      	movs	r3, #48	; 0x30
 80073b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007578 <_vfiprintf_r+0x24c>
 80073b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073bc:	f04f 0901 	mov.w	r9, #1
 80073c0:	4623      	mov	r3, r4
 80073c2:	469a      	mov	sl, r3
 80073c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073c8:	b10a      	cbz	r2, 80073ce <_vfiprintf_r+0xa2>
 80073ca:	2a25      	cmp	r2, #37	; 0x25
 80073cc:	d1f9      	bne.n	80073c2 <_vfiprintf_r+0x96>
 80073ce:	ebba 0b04 	subs.w	fp, sl, r4
 80073d2:	d00b      	beq.n	80073ec <_vfiprintf_r+0xc0>
 80073d4:	465b      	mov	r3, fp
 80073d6:	4622      	mov	r2, r4
 80073d8:	4629      	mov	r1, r5
 80073da:	4630      	mov	r0, r6
 80073dc:	f7ff ff94 	bl	8007308 <__sfputs_r>
 80073e0:	3001      	adds	r0, #1
 80073e2:	f000 80aa 	beq.w	800753a <_vfiprintf_r+0x20e>
 80073e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073e8:	445a      	add	r2, fp
 80073ea:	9209      	str	r2, [sp, #36]	; 0x24
 80073ec:	f89a 3000 	ldrb.w	r3, [sl]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 80a2 	beq.w	800753a <_vfiprintf_r+0x20e>
 80073f6:	2300      	movs	r3, #0
 80073f8:	f04f 32ff 	mov.w	r2, #4294967295
 80073fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007400:	f10a 0a01 	add.w	sl, sl, #1
 8007404:	9304      	str	r3, [sp, #16]
 8007406:	9307      	str	r3, [sp, #28]
 8007408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800740c:	931a      	str	r3, [sp, #104]	; 0x68
 800740e:	4654      	mov	r4, sl
 8007410:	2205      	movs	r2, #5
 8007412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007416:	4858      	ldr	r0, [pc, #352]	; (8007578 <_vfiprintf_r+0x24c>)
 8007418:	f7f8 ff02 	bl	8000220 <memchr>
 800741c:	9a04      	ldr	r2, [sp, #16]
 800741e:	b9d8      	cbnz	r0, 8007458 <_vfiprintf_r+0x12c>
 8007420:	06d1      	lsls	r1, r2, #27
 8007422:	bf44      	itt	mi
 8007424:	2320      	movmi	r3, #32
 8007426:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800742a:	0713      	lsls	r3, r2, #28
 800742c:	bf44      	itt	mi
 800742e:	232b      	movmi	r3, #43	; 0x2b
 8007430:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007434:	f89a 3000 	ldrb.w	r3, [sl]
 8007438:	2b2a      	cmp	r3, #42	; 0x2a
 800743a:	d015      	beq.n	8007468 <_vfiprintf_r+0x13c>
 800743c:	9a07      	ldr	r2, [sp, #28]
 800743e:	4654      	mov	r4, sl
 8007440:	2000      	movs	r0, #0
 8007442:	f04f 0c0a 	mov.w	ip, #10
 8007446:	4621      	mov	r1, r4
 8007448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800744c:	3b30      	subs	r3, #48	; 0x30
 800744e:	2b09      	cmp	r3, #9
 8007450:	d94e      	bls.n	80074f0 <_vfiprintf_r+0x1c4>
 8007452:	b1b0      	cbz	r0, 8007482 <_vfiprintf_r+0x156>
 8007454:	9207      	str	r2, [sp, #28]
 8007456:	e014      	b.n	8007482 <_vfiprintf_r+0x156>
 8007458:	eba0 0308 	sub.w	r3, r0, r8
 800745c:	fa09 f303 	lsl.w	r3, r9, r3
 8007460:	4313      	orrs	r3, r2
 8007462:	9304      	str	r3, [sp, #16]
 8007464:	46a2      	mov	sl, r4
 8007466:	e7d2      	b.n	800740e <_vfiprintf_r+0xe2>
 8007468:	9b03      	ldr	r3, [sp, #12]
 800746a:	1d19      	adds	r1, r3, #4
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	9103      	str	r1, [sp, #12]
 8007470:	2b00      	cmp	r3, #0
 8007472:	bfbb      	ittet	lt
 8007474:	425b      	neglt	r3, r3
 8007476:	f042 0202 	orrlt.w	r2, r2, #2
 800747a:	9307      	strge	r3, [sp, #28]
 800747c:	9307      	strlt	r3, [sp, #28]
 800747e:	bfb8      	it	lt
 8007480:	9204      	strlt	r2, [sp, #16]
 8007482:	7823      	ldrb	r3, [r4, #0]
 8007484:	2b2e      	cmp	r3, #46	; 0x2e
 8007486:	d10c      	bne.n	80074a2 <_vfiprintf_r+0x176>
 8007488:	7863      	ldrb	r3, [r4, #1]
 800748a:	2b2a      	cmp	r3, #42	; 0x2a
 800748c:	d135      	bne.n	80074fa <_vfiprintf_r+0x1ce>
 800748e:	9b03      	ldr	r3, [sp, #12]
 8007490:	1d1a      	adds	r2, r3, #4
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	9203      	str	r2, [sp, #12]
 8007496:	2b00      	cmp	r3, #0
 8007498:	bfb8      	it	lt
 800749a:	f04f 33ff 	movlt.w	r3, #4294967295
 800749e:	3402      	adds	r4, #2
 80074a0:	9305      	str	r3, [sp, #20]
 80074a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007588 <_vfiprintf_r+0x25c>
 80074a6:	7821      	ldrb	r1, [r4, #0]
 80074a8:	2203      	movs	r2, #3
 80074aa:	4650      	mov	r0, sl
 80074ac:	f7f8 feb8 	bl	8000220 <memchr>
 80074b0:	b140      	cbz	r0, 80074c4 <_vfiprintf_r+0x198>
 80074b2:	2340      	movs	r3, #64	; 0x40
 80074b4:	eba0 000a 	sub.w	r0, r0, sl
 80074b8:	fa03 f000 	lsl.w	r0, r3, r0
 80074bc:	9b04      	ldr	r3, [sp, #16]
 80074be:	4303      	orrs	r3, r0
 80074c0:	3401      	adds	r4, #1
 80074c2:	9304      	str	r3, [sp, #16]
 80074c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c8:	482c      	ldr	r0, [pc, #176]	; (800757c <_vfiprintf_r+0x250>)
 80074ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074ce:	2206      	movs	r2, #6
 80074d0:	f7f8 fea6 	bl	8000220 <memchr>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	d03f      	beq.n	8007558 <_vfiprintf_r+0x22c>
 80074d8:	4b29      	ldr	r3, [pc, #164]	; (8007580 <_vfiprintf_r+0x254>)
 80074da:	bb1b      	cbnz	r3, 8007524 <_vfiprintf_r+0x1f8>
 80074dc:	9b03      	ldr	r3, [sp, #12]
 80074de:	3307      	adds	r3, #7
 80074e0:	f023 0307 	bic.w	r3, r3, #7
 80074e4:	3308      	adds	r3, #8
 80074e6:	9303      	str	r3, [sp, #12]
 80074e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ea:	443b      	add	r3, r7
 80074ec:	9309      	str	r3, [sp, #36]	; 0x24
 80074ee:	e767      	b.n	80073c0 <_vfiprintf_r+0x94>
 80074f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80074f4:	460c      	mov	r4, r1
 80074f6:	2001      	movs	r0, #1
 80074f8:	e7a5      	b.n	8007446 <_vfiprintf_r+0x11a>
 80074fa:	2300      	movs	r3, #0
 80074fc:	3401      	adds	r4, #1
 80074fe:	9305      	str	r3, [sp, #20]
 8007500:	4619      	mov	r1, r3
 8007502:	f04f 0c0a 	mov.w	ip, #10
 8007506:	4620      	mov	r0, r4
 8007508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800750c:	3a30      	subs	r2, #48	; 0x30
 800750e:	2a09      	cmp	r2, #9
 8007510:	d903      	bls.n	800751a <_vfiprintf_r+0x1ee>
 8007512:	2b00      	cmp	r3, #0
 8007514:	d0c5      	beq.n	80074a2 <_vfiprintf_r+0x176>
 8007516:	9105      	str	r1, [sp, #20]
 8007518:	e7c3      	b.n	80074a2 <_vfiprintf_r+0x176>
 800751a:	fb0c 2101 	mla	r1, ip, r1, r2
 800751e:	4604      	mov	r4, r0
 8007520:	2301      	movs	r3, #1
 8007522:	e7f0      	b.n	8007506 <_vfiprintf_r+0x1da>
 8007524:	ab03      	add	r3, sp, #12
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	462a      	mov	r2, r5
 800752a:	4b16      	ldr	r3, [pc, #88]	; (8007584 <_vfiprintf_r+0x258>)
 800752c:	a904      	add	r1, sp, #16
 800752e:	4630      	mov	r0, r6
 8007530:	f7fd fd4c 	bl	8004fcc <_printf_float>
 8007534:	4607      	mov	r7, r0
 8007536:	1c78      	adds	r0, r7, #1
 8007538:	d1d6      	bne.n	80074e8 <_vfiprintf_r+0x1bc>
 800753a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800753c:	07d9      	lsls	r1, r3, #31
 800753e:	d405      	bmi.n	800754c <_vfiprintf_r+0x220>
 8007540:	89ab      	ldrh	r3, [r5, #12]
 8007542:	059a      	lsls	r2, r3, #22
 8007544:	d402      	bmi.n	800754c <_vfiprintf_r+0x220>
 8007546:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007548:	f000 faaf 	bl	8007aaa <__retarget_lock_release_recursive>
 800754c:	89ab      	ldrh	r3, [r5, #12]
 800754e:	065b      	lsls	r3, r3, #25
 8007550:	f53f af12 	bmi.w	8007378 <_vfiprintf_r+0x4c>
 8007554:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007556:	e711      	b.n	800737c <_vfiprintf_r+0x50>
 8007558:	ab03      	add	r3, sp, #12
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	462a      	mov	r2, r5
 800755e:	4b09      	ldr	r3, [pc, #36]	; (8007584 <_vfiprintf_r+0x258>)
 8007560:	a904      	add	r1, sp, #16
 8007562:	4630      	mov	r0, r6
 8007564:	f7fd ffd6 	bl	8005514 <_printf_i>
 8007568:	e7e4      	b.n	8007534 <_vfiprintf_r+0x208>
 800756a:	bf00      	nop
 800756c:	080081cc 	.word	0x080081cc
 8007570:	080081ec 	.word	0x080081ec
 8007574:	080081ac 	.word	0x080081ac
 8007578:	08008154 	.word	0x08008154
 800757c:	0800815e 	.word	0x0800815e
 8007580:	08004fcd 	.word	0x08004fcd
 8007584:	08007309 	.word	0x08007309
 8007588:	0800815a 	.word	0x0800815a

0800758c <__swbuf_r>:
 800758c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800758e:	460e      	mov	r6, r1
 8007590:	4614      	mov	r4, r2
 8007592:	4605      	mov	r5, r0
 8007594:	b118      	cbz	r0, 800759e <__swbuf_r+0x12>
 8007596:	6983      	ldr	r3, [r0, #24]
 8007598:	b90b      	cbnz	r3, 800759e <__swbuf_r+0x12>
 800759a:	f000 f9e7 	bl	800796c <__sinit>
 800759e:	4b21      	ldr	r3, [pc, #132]	; (8007624 <__swbuf_r+0x98>)
 80075a0:	429c      	cmp	r4, r3
 80075a2:	d12b      	bne.n	80075fc <__swbuf_r+0x70>
 80075a4:	686c      	ldr	r4, [r5, #4]
 80075a6:	69a3      	ldr	r3, [r4, #24]
 80075a8:	60a3      	str	r3, [r4, #8]
 80075aa:	89a3      	ldrh	r3, [r4, #12]
 80075ac:	071a      	lsls	r2, r3, #28
 80075ae:	d52f      	bpl.n	8007610 <__swbuf_r+0x84>
 80075b0:	6923      	ldr	r3, [r4, #16]
 80075b2:	b36b      	cbz	r3, 8007610 <__swbuf_r+0x84>
 80075b4:	6923      	ldr	r3, [r4, #16]
 80075b6:	6820      	ldr	r0, [r4, #0]
 80075b8:	1ac0      	subs	r0, r0, r3
 80075ba:	6963      	ldr	r3, [r4, #20]
 80075bc:	b2f6      	uxtb	r6, r6
 80075be:	4283      	cmp	r3, r0
 80075c0:	4637      	mov	r7, r6
 80075c2:	dc04      	bgt.n	80075ce <__swbuf_r+0x42>
 80075c4:	4621      	mov	r1, r4
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 f93c 	bl	8007844 <_fflush_r>
 80075cc:	bb30      	cbnz	r0, 800761c <__swbuf_r+0x90>
 80075ce:	68a3      	ldr	r3, [r4, #8]
 80075d0:	3b01      	subs	r3, #1
 80075d2:	60a3      	str	r3, [r4, #8]
 80075d4:	6823      	ldr	r3, [r4, #0]
 80075d6:	1c5a      	adds	r2, r3, #1
 80075d8:	6022      	str	r2, [r4, #0]
 80075da:	701e      	strb	r6, [r3, #0]
 80075dc:	6963      	ldr	r3, [r4, #20]
 80075de:	3001      	adds	r0, #1
 80075e0:	4283      	cmp	r3, r0
 80075e2:	d004      	beq.n	80075ee <__swbuf_r+0x62>
 80075e4:	89a3      	ldrh	r3, [r4, #12]
 80075e6:	07db      	lsls	r3, r3, #31
 80075e8:	d506      	bpl.n	80075f8 <__swbuf_r+0x6c>
 80075ea:	2e0a      	cmp	r6, #10
 80075ec:	d104      	bne.n	80075f8 <__swbuf_r+0x6c>
 80075ee:	4621      	mov	r1, r4
 80075f0:	4628      	mov	r0, r5
 80075f2:	f000 f927 	bl	8007844 <_fflush_r>
 80075f6:	b988      	cbnz	r0, 800761c <__swbuf_r+0x90>
 80075f8:	4638      	mov	r0, r7
 80075fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075fc:	4b0a      	ldr	r3, [pc, #40]	; (8007628 <__swbuf_r+0x9c>)
 80075fe:	429c      	cmp	r4, r3
 8007600:	d101      	bne.n	8007606 <__swbuf_r+0x7a>
 8007602:	68ac      	ldr	r4, [r5, #8]
 8007604:	e7cf      	b.n	80075a6 <__swbuf_r+0x1a>
 8007606:	4b09      	ldr	r3, [pc, #36]	; (800762c <__swbuf_r+0xa0>)
 8007608:	429c      	cmp	r4, r3
 800760a:	bf08      	it	eq
 800760c:	68ec      	ldreq	r4, [r5, #12]
 800760e:	e7ca      	b.n	80075a6 <__swbuf_r+0x1a>
 8007610:	4621      	mov	r1, r4
 8007612:	4628      	mov	r0, r5
 8007614:	f000 f81a 	bl	800764c <__swsetup_r>
 8007618:	2800      	cmp	r0, #0
 800761a:	d0cb      	beq.n	80075b4 <__swbuf_r+0x28>
 800761c:	f04f 37ff 	mov.w	r7, #4294967295
 8007620:	e7ea      	b.n	80075f8 <__swbuf_r+0x6c>
 8007622:	bf00      	nop
 8007624:	080081cc 	.word	0x080081cc
 8007628:	080081ec 	.word	0x080081ec
 800762c:	080081ac 	.word	0x080081ac

08007630 <__ascii_wctomb>:
 8007630:	b149      	cbz	r1, 8007646 <__ascii_wctomb+0x16>
 8007632:	2aff      	cmp	r2, #255	; 0xff
 8007634:	bf85      	ittet	hi
 8007636:	238a      	movhi	r3, #138	; 0x8a
 8007638:	6003      	strhi	r3, [r0, #0]
 800763a:	700a      	strbls	r2, [r1, #0]
 800763c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007640:	bf98      	it	ls
 8007642:	2001      	movls	r0, #1
 8007644:	4770      	bx	lr
 8007646:	4608      	mov	r0, r1
 8007648:	4770      	bx	lr
	...

0800764c <__swsetup_r>:
 800764c:	4b32      	ldr	r3, [pc, #200]	; (8007718 <__swsetup_r+0xcc>)
 800764e:	b570      	push	{r4, r5, r6, lr}
 8007650:	681d      	ldr	r5, [r3, #0]
 8007652:	4606      	mov	r6, r0
 8007654:	460c      	mov	r4, r1
 8007656:	b125      	cbz	r5, 8007662 <__swsetup_r+0x16>
 8007658:	69ab      	ldr	r3, [r5, #24]
 800765a:	b913      	cbnz	r3, 8007662 <__swsetup_r+0x16>
 800765c:	4628      	mov	r0, r5
 800765e:	f000 f985 	bl	800796c <__sinit>
 8007662:	4b2e      	ldr	r3, [pc, #184]	; (800771c <__swsetup_r+0xd0>)
 8007664:	429c      	cmp	r4, r3
 8007666:	d10f      	bne.n	8007688 <__swsetup_r+0x3c>
 8007668:	686c      	ldr	r4, [r5, #4]
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007670:	0719      	lsls	r1, r3, #28
 8007672:	d42c      	bmi.n	80076ce <__swsetup_r+0x82>
 8007674:	06dd      	lsls	r5, r3, #27
 8007676:	d411      	bmi.n	800769c <__swsetup_r+0x50>
 8007678:	2309      	movs	r3, #9
 800767a:	6033      	str	r3, [r6, #0]
 800767c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007680:	81a3      	strh	r3, [r4, #12]
 8007682:	f04f 30ff 	mov.w	r0, #4294967295
 8007686:	e03e      	b.n	8007706 <__swsetup_r+0xba>
 8007688:	4b25      	ldr	r3, [pc, #148]	; (8007720 <__swsetup_r+0xd4>)
 800768a:	429c      	cmp	r4, r3
 800768c:	d101      	bne.n	8007692 <__swsetup_r+0x46>
 800768e:	68ac      	ldr	r4, [r5, #8]
 8007690:	e7eb      	b.n	800766a <__swsetup_r+0x1e>
 8007692:	4b24      	ldr	r3, [pc, #144]	; (8007724 <__swsetup_r+0xd8>)
 8007694:	429c      	cmp	r4, r3
 8007696:	bf08      	it	eq
 8007698:	68ec      	ldreq	r4, [r5, #12]
 800769a:	e7e6      	b.n	800766a <__swsetup_r+0x1e>
 800769c:	0758      	lsls	r0, r3, #29
 800769e:	d512      	bpl.n	80076c6 <__swsetup_r+0x7a>
 80076a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076a2:	b141      	cbz	r1, 80076b6 <__swsetup_r+0x6a>
 80076a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076a8:	4299      	cmp	r1, r3
 80076aa:	d002      	beq.n	80076b2 <__swsetup_r+0x66>
 80076ac:	4630      	mov	r0, r6
 80076ae:	f7ff fb31 	bl	8006d14 <_free_r>
 80076b2:	2300      	movs	r3, #0
 80076b4:	6363      	str	r3, [r4, #52]	; 0x34
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80076bc:	81a3      	strh	r3, [r4, #12]
 80076be:	2300      	movs	r3, #0
 80076c0:	6063      	str	r3, [r4, #4]
 80076c2:	6923      	ldr	r3, [r4, #16]
 80076c4:	6023      	str	r3, [r4, #0]
 80076c6:	89a3      	ldrh	r3, [r4, #12]
 80076c8:	f043 0308 	orr.w	r3, r3, #8
 80076cc:	81a3      	strh	r3, [r4, #12]
 80076ce:	6923      	ldr	r3, [r4, #16]
 80076d0:	b94b      	cbnz	r3, 80076e6 <__swsetup_r+0x9a>
 80076d2:	89a3      	ldrh	r3, [r4, #12]
 80076d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076dc:	d003      	beq.n	80076e6 <__swsetup_r+0x9a>
 80076de:	4621      	mov	r1, r4
 80076e0:	4630      	mov	r0, r6
 80076e2:	f000 fa09 	bl	8007af8 <__smakebuf_r>
 80076e6:	89a0      	ldrh	r0, [r4, #12]
 80076e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076ec:	f010 0301 	ands.w	r3, r0, #1
 80076f0:	d00a      	beq.n	8007708 <__swsetup_r+0xbc>
 80076f2:	2300      	movs	r3, #0
 80076f4:	60a3      	str	r3, [r4, #8]
 80076f6:	6963      	ldr	r3, [r4, #20]
 80076f8:	425b      	negs	r3, r3
 80076fa:	61a3      	str	r3, [r4, #24]
 80076fc:	6923      	ldr	r3, [r4, #16]
 80076fe:	b943      	cbnz	r3, 8007712 <__swsetup_r+0xc6>
 8007700:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007704:	d1ba      	bne.n	800767c <__swsetup_r+0x30>
 8007706:	bd70      	pop	{r4, r5, r6, pc}
 8007708:	0781      	lsls	r1, r0, #30
 800770a:	bf58      	it	pl
 800770c:	6963      	ldrpl	r3, [r4, #20]
 800770e:	60a3      	str	r3, [r4, #8]
 8007710:	e7f4      	b.n	80076fc <__swsetup_r+0xb0>
 8007712:	2000      	movs	r0, #0
 8007714:	e7f7      	b.n	8007706 <__swsetup_r+0xba>
 8007716:	bf00      	nop
 8007718:	20000020 	.word	0x20000020
 800771c:	080081cc 	.word	0x080081cc
 8007720:	080081ec 	.word	0x080081ec
 8007724:	080081ac 	.word	0x080081ac

08007728 <abort>:
 8007728:	b508      	push	{r3, lr}
 800772a:	2006      	movs	r0, #6
 800772c:	f000 fa54 	bl	8007bd8 <raise>
 8007730:	2001      	movs	r0, #1
 8007732:	f7fa fc8f 	bl	8002054 <_exit>
	...

08007738 <__sflush_r>:
 8007738:	898a      	ldrh	r2, [r1, #12]
 800773a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800773e:	4605      	mov	r5, r0
 8007740:	0710      	lsls	r0, r2, #28
 8007742:	460c      	mov	r4, r1
 8007744:	d458      	bmi.n	80077f8 <__sflush_r+0xc0>
 8007746:	684b      	ldr	r3, [r1, #4]
 8007748:	2b00      	cmp	r3, #0
 800774a:	dc05      	bgt.n	8007758 <__sflush_r+0x20>
 800774c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800774e:	2b00      	cmp	r3, #0
 8007750:	dc02      	bgt.n	8007758 <__sflush_r+0x20>
 8007752:	2000      	movs	r0, #0
 8007754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007758:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800775a:	2e00      	cmp	r6, #0
 800775c:	d0f9      	beq.n	8007752 <__sflush_r+0x1a>
 800775e:	2300      	movs	r3, #0
 8007760:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007764:	682f      	ldr	r7, [r5, #0]
 8007766:	602b      	str	r3, [r5, #0]
 8007768:	d032      	beq.n	80077d0 <__sflush_r+0x98>
 800776a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800776c:	89a3      	ldrh	r3, [r4, #12]
 800776e:	075a      	lsls	r2, r3, #29
 8007770:	d505      	bpl.n	800777e <__sflush_r+0x46>
 8007772:	6863      	ldr	r3, [r4, #4]
 8007774:	1ac0      	subs	r0, r0, r3
 8007776:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007778:	b10b      	cbz	r3, 800777e <__sflush_r+0x46>
 800777a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800777c:	1ac0      	subs	r0, r0, r3
 800777e:	2300      	movs	r3, #0
 8007780:	4602      	mov	r2, r0
 8007782:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007784:	6a21      	ldr	r1, [r4, #32]
 8007786:	4628      	mov	r0, r5
 8007788:	47b0      	blx	r6
 800778a:	1c43      	adds	r3, r0, #1
 800778c:	89a3      	ldrh	r3, [r4, #12]
 800778e:	d106      	bne.n	800779e <__sflush_r+0x66>
 8007790:	6829      	ldr	r1, [r5, #0]
 8007792:	291d      	cmp	r1, #29
 8007794:	d82c      	bhi.n	80077f0 <__sflush_r+0xb8>
 8007796:	4a2a      	ldr	r2, [pc, #168]	; (8007840 <__sflush_r+0x108>)
 8007798:	40ca      	lsrs	r2, r1
 800779a:	07d6      	lsls	r6, r2, #31
 800779c:	d528      	bpl.n	80077f0 <__sflush_r+0xb8>
 800779e:	2200      	movs	r2, #0
 80077a0:	6062      	str	r2, [r4, #4]
 80077a2:	04d9      	lsls	r1, r3, #19
 80077a4:	6922      	ldr	r2, [r4, #16]
 80077a6:	6022      	str	r2, [r4, #0]
 80077a8:	d504      	bpl.n	80077b4 <__sflush_r+0x7c>
 80077aa:	1c42      	adds	r2, r0, #1
 80077ac:	d101      	bne.n	80077b2 <__sflush_r+0x7a>
 80077ae:	682b      	ldr	r3, [r5, #0]
 80077b0:	b903      	cbnz	r3, 80077b4 <__sflush_r+0x7c>
 80077b2:	6560      	str	r0, [r4, #84]	; 0x54
 80077b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077b6:	602f      	str	r7, [r5, #0]
 80077b8:	2900      	cmp	r1, #0
 80077ba:	d0ca      	beq.n	8007752 <__sflush_r+0x1a>
 80077bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077c0:	4299      	cmp	r1, r3
 80077c2:	d002      	beq.n	80077ca <__sflush_r+0x92>
 80077c4:	4628      	mov	r0, r5
 80077c6:	f7ff faa5 	bl	8006d14 <_free_r>
 80077ca:	2000      	movs	r0, #0
 80077cc:	6360      	str	r0, [r4, #52]	; 0x34
 80077ce:	e7c1      	b.n	8007754 <__sflush_r+0x1c>
 80077d0:	6a21      	ldr	r1, [r4, #32]
 80077d2:	2301      	movs	r3, #1
 80077d4:	4628      	mov	r0, r5
 80077d6:	47b0      	blx	r6
 80077d8:	1c41      	adds	r1, r0, #1
 80077da:	d1c7      	bne.n	800776c <__sflush_r+0x34>
 80077dc:	682b      	ldr	r3, [r5, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d0c4      	beq.n	800776c <__sflush_r+0x34>
 80077e2:	2b1d      	cmp	r3, #29
 80077e4:	d001      	beq.n	80077ea <__sflush_r+0xb2>
 80077e6:	2b16      	cmp	r3, #22
 80077e8:	d101      	bne.n	80077ee <__sflush_r+0xb6>
 80077ea:	602f      	str	r7, [r5, #0]
 80077ec:	e7b1      	b.n	8007752 <__sflush_r+0x1a>
 80077ee:	89a3      	ldrh	r3, [r4, #12]
 80077f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077f4:	81a3      	strh	r3, [r4, #12]
 80077f6:	e7ad      	b.n	8007754 <__sflush_r+0x1c>
 80077f8:	690f      	ldr	r7, [r1, #16]
 80077fa:	2f00      	cmp	r7, #0
 80077fc:	d0a9      	beq.n	8007752 <__sflush_r+0x1a>
 80077fe:	0793      	lsls	r3, r2, #30
 8007800:	680e      	ldr	r6, [r1, #0]
 8007802:	bf08      	it	eq
 8007804:	694b      	ldreq	r3, [r1, #20]
 8007806:	600f      	str	r7, [r1, #0]
 8007808:	bf18      	it	ne
 800780a:	2300      	movne	r3, #0
 800780c:	eba6 0807 	sub.w	r8, r6, r7
 8007810:	608b      	str	r3, [r1, #8]
 8007812:	f1b8 0f00 	cmp.w	r8, #0
 8007816:	dd9c      	ble.n	8007752 <__sflush_r+0x1a>
 8007818:	6a21      	ldr	r1, [r4, #32]
 800781a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800781c:	4643      	mov	r3, r8
 800781e:	463a      	mov	r2, r7
 8007820:	4628      	mov	r0, r5
 8007822:	47b0      	blx	r6
 8007824:	2800      	cmp	r0, #0
 8007826:	dc06      	bgt.n	8007836 <__sflush_r+0xfe>
 8007828:	89a3      	ldrh	r3, [r4, #12]
 800782a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800782e:	81a3      	strh	r3, [r4, #12]
 8007830:	f04f 30ff 	mov.w	r0, #4294967295
 8007834:	e78e      	b.n	8007754 <__sflush_r+0x1c>
 8007836:	4407      	add	r7, r0
 8007838:	eba8 0800 	sub.w	r8, r8, r0
 800783c:	e7e9      	b.n	8007812 <__sflush_r+0xda>
 800783e:	bf00      	nop
 8007840:	20400001 	.word	0x20400001

08007844 <_fflush_r>:
 8007844:	b538      	push	{r3, r4, r5, lr}
 8007846:	690b      	ldr	r3, [r1, #16]
 8007848:	4605      	mov	r5, r0
 800784a:	460c      	mov	r4, r1
 800784c:	b913      	cbnz	r3, 8007854 <_fflush_r+0x10>
 800784e:	2500      	movs	r5, #0
 8007850:	4628      	mov	r0, r5
 8007852:	bd38      	pop	{r3, r4, r5, pc}
 8007854:	b118      	cbz	r0, 800785e <_fflush_r+0x1a>
 8007856:	6983      	ldr	r3, [r0, #24]
 8007858:	b90b      	cbnz	r3, 800785e <_fflush_r+0x1a>
 800785a:	f000 f887 	bl	800796c <__sinit>
 800785e:	4b14      	ldr	r3, [pc, #80]	; (80078b0 <_fflush_r+0x6c>)
 8007860:	429c      	cmp	r4, r3
 8007862:	d11b      	bne.n	800789c <_fflush_r+0x58>
 8007864:	686c      	ldr	r4, [r5, #4]
 8007866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d0ef      	beq.n	800784e <_fflush_r+0xa>
 800786e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007870:	07d0      	lsls	r0, r2, #31
 8007872:	d404      	bmi.n	800787e <_fflush_r+0x3a>
 8007874:	0599      	lsls	r1, r3, #22
 8007876:	d402      	bmi.n	800787e <_fflush_r+0x3a>
 8007878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800787a:	f000 f915 	bl	8007aa8 <__retarget_lock_acquire_recursive>
 800787e:	4628      	mov	r0, r5
 8007880:	4621      	mov	r1, r4
 8007882:	f7ff ff59 	bl	8007738 <__sflush_r>
 8007886:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007888:	07da      	lsls	r2, r3, #31
 800788a:	4605      	mov	r5, r0
 800788c:	d4e0      	bmi.n	8007850 <_fflush_r+0xc>
 800788e:	89a3      	ldrh	r3, [r4, #12]
 8007890:	059b      	lsls	r3, r3, #22
 8007892:	d4dd      	bmi.n	8007850 <_fflush_r+0xc>
 8007894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007896:	f000 f908 	bl	8007aaa <__retarget_lock_release_recursive>
 800789a:	e7d9      	b.n	8007850 <_fflush_r+0xc>
 800789c:	4b05      	ldr	r3, [pc, #20]	; (80078b4 <_fflush_r+0x70>)
 800789e:	429c      	cmp	r4, r3
 80078a0:	d101      	bne.n	80078a6 <_fflush_r+0x62>
 80078a2:	68ac      	ldr	r4, [r5, #8]
 80078a4:	e7df      	b.n	8007866 <_fflush_r+0x22>
 80078a6:	4b04      	ldr	r3, [pc, #16]	; (80078b8 <_fflush_r+0x74>)
 80078a8:	429c      	cmp	r4, r3
 80078aa:	bf08      	it	eq
 80078ac:	68ec      	ldreq	r4, [r5, #12]
 80078ae:	e7da      	b.n	8007866 <_fflush_r+0x22>
 80078b0:	080081cc 	.word	0x080081cc
 80078b4:	080081ec 	.word	0x080081ec
 80078b8:	080081ac 	.word	0x080081ac

080078bc <std>:
 80078bc:	2300      	movs	r3, #0
 80078be:	b510      	push	{r4, lr}
 80078c0:	4604      	mov	r4, r0
 80078c2:	e9c0 3300 	strd	r3, r3, [r0]
 80078c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078ca:	6083      	str	r3, [r0, #8]
 80078cc:	8181      	strh	r1, [r0, #12]
 80078ce:	6643      	str	r3, [r0, #100]	; 0x64
 80078d0:	81c2      	strh	r2, [r0, #14]
 80078d2:	6183      	str	r3, [r0, #24]
 80078d4:	4619      	mov	r1, r3
 80078d6:	2208      	movs	r2, #8
 80078d8:	305c      	adds	r0, #92	; 0x5c
 80078da:	f7fd facf 	bl	8004e7c <memset>
 80078de:	4b05      	ldr	r3, [pc, #20]	; (80078f4 <std+0x38>)
 80078e0:	6263      	str	r3, [r4, #36]	; 0x24
 80078e2:	4b05      	ldr	r3, [pc, #20]	; (80078f8 <std+0x3c>)
 80078e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80078e6:	4b05      	ldr	r3, [pc, #20]	; (80078fc <std+0x40>)
 80078e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80078ea:	4b05      	ldr	r3, [pc, #20]	; (8007900 <std+0x44>)
 80078ec:	6224      	str	r4, [r4, #32]
 80078ee:	6323      	str	r3, [r4, #48]	; 0x30
 80078f0:	bd10      	pop	{r4, pc}
 80078f2:	bf00      	nop
 80078f4:	08007c11 	.word	0x08007c11
 80078f8:	08007c33 	.word	0x08007c33
 80078fc:	08007c6b 	.word	0x08007c6b
 8007900:	08007c8f 	.word	0x08007c8f

08007904 <_cleanup_r>:
 8007904:	4901      	ldr	r1, [pc, #4]	; (800790c <_cleanup_r+0x8>)
 8007906:	f000 b8af 	b.w	8007a68 <_fwalk_reent>
 800790a:	bf00      	nop
 800790c:	08007845 	.word	0x08007845

08007910 <__sfmoreglue>:
 8007910:	b570      	push	{r4, r5, r6, lr}
 8007912:	2268      	movs	r2, #104	; 0x68
 8007914:	1e4d      	subs	r5, r1, #1
 8007916:	4355      	muls	r5, r2
 8007918:	460e      	mov	r6, r1
 800791a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800791e:	f7ff fa65 	bl	8006dec <_malloc_r>
 8007922:	4604      	mov	r4, r0
 8007924:	b140      	cbz	r0, 8007938 <__sfmoreglue+0x28>
 8007926:	2100      	movs	r1, #0
 8007928:	e9c0 1600 	strd	r1, r6, [r0]
 800792c:	300c      	adds	r0, #12
 800792e:	60a0      	str	r0, [r4, #8]
 8007930:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007934:	f7fd faa2 	bl	8004e7c <memset>
 8007938:	4620      	mov	r0, r4
 800793a:	bd70      	pop	{r4, r5, r6, pc}

0800793c <__sfp_lock_acquire>:
 800793c:	4801      	ldr	r0, [pc, #4]	; (8007944 <__sfp_lock_acquire+0x8>)
 800793e:	f000 b8b3 	b.w	8007aa8 <__retarget_lock_acquire_recursive>
 8007942:	bf00      	nop
 8007944:	20000479 	.word	0x20000479

08007948 <__sfp_lock_release>:
 8007948:	4801      	ldr	r0, [pc, #4]	; (8007950 <__sfp_lock_release+0x8>)
 800794a:	f000 b8ae 	b.w	8007aaa <__retarget_lock_release_recursive>
 800794e:	bf00      	nop
 8007950:	20000479 	.word	0x20000479

08007954 <__sinit_lock_acquire>:
 8007954:	4801      	ldr	r0, [pc, #4]	; (800795c <__sinit_lock_acquire+0x8>)
 8007956:	f000 b8a7 	b.w	8007aa8 <__retarget_lock_acquire_recursive>
 800795a:	bf00      	nop
 800795c:	2000047a 	.word	0x2000047a

08007960 <__sinit_lock_release>:
 8007960:	4801      	ldr	r0, [pc, #4]	; (8007968 <__sinit_lock_release+0x8>)
 8007962:	f000 b8a2 	b.w	8007aaa <__retarget_lock_release_recursive>
 8007966:	bf00      	nop
 8007968:	2000047a 	.word	0x2000047a

0800796c <__sinit>:
 800796c:	b510      	push	{r4, lr}
 800796e:	4604      	mov	r4, r0
 8007970:	f7ff fff0 	bl	8007954 <__sinit_lock_acquire>
 8007974:	69a3      	ldr	r3, [r4, #24]
 8007976:	b11b      	cbz	r3, 8007980 <__sinit+0x14>
 8007978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800797c:	f7ff bff0 	b.w	8007960 <__sinit_lock_release>
 8007980:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007984:	6523      	str	r3, [r4, #80]	; 0x50
 8007986:	4b13      	ldr	r3, [pc, #76]	; (80079d4 <__sinit+0x68>)
 8007988:	4a13      	ldr	r2, [pc, #76]	; (80079d8 <__sinit+0x6c>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	62a2      	str	r2, [r4, #40]	; 0x28
 800798e:	42a3      	cmp	r3, r4
 8007990:	bf04      	itt	eq
 8007992:	2301      	moveq	r3, #1
 8007994:	61a3      	streq	r3, [r4, #24]
 8007996:	4620      	mov	r0, r4
 8007998:	f000 f820 	bl	80079dc <__sfp>
 800799c:	6060      	str	r0, [r4, #4]
 800799e:	4620      	mov	r0, r4
 80079a0:	f000 f81c 	bl	80079dc <__sfp>
 80079a4:	60a0      	str	r0, [r4, #8]
 80079a6:	4620      	mov	r0, r4
 80079a8:	f000 f818 	bl	80079dc <__sfp>
 80079ac:	2200      	movs	r2, #0
 80079ae:	60e0      	str	r0, [r4, #12]
 80079b0:	2104      	movs	r1, #4
 80079b2:	6860      	ldr	r0, [r4, #4]
 80079b4:	f7ff ff82 	bl	80078bc <std>
 80079b8:	68a0      	ldr	r0, [r4, #8]
 80079ba:	2201      	movs	r2, #1
 80079bc:	2109      	movs	r1, #9
 80079be:	f7ff ff7d 	bl	80078bc <std>
 80079c2:	68e0      	ldr	r0, [r4, #12]
 80079c4:	2202      	movs	r2, #2
 80079c6:	2112      	movs	r1, #18
 80079c8:	f7ff ff78 	bl	80078bc <std>
 80079cc:	2301      	movs	r3, #1
 80079ce:	61a3      	str	r3, [r4, #24]
 80079d0:	e7d2      	b.n	8007978 <__sinit+0xc>
 80079d2:	bf00      	nop
 80079d4:	08007e30 	.word	0x08007e30
 80079d8:	08007905 	.word	0x08007905

080079dc <__sfp>:
 80079dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079de:	4607      	mov	r7, r0
 80079e0:	f7ff ffac 	bl	800793c <__sfp_lock_acquire>
 80079e4:	4b1e      	ldr	r3, [pc, #120]	; (8007a60 <__sfp+0x84>)
 80079e6:	681e      	ldr	r6, [r3, #0]
 80079e8:	69b3      	ldr	r3, [r6, #24]
 80079ea:	b913      	cbnz	r3, 80079f2 <__sfp+0x16>
 80079ec:	4630      	mov	r0, r6
 80079ee:	f7ff ffbd 	bl	800796c <__sinit>
 80079f2:	3648      	adds	r6, #72	; 0x48
 80079f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80079f8:	3b01      	subs	r3, #1
 80079fa:	d503      	bpl.n	8007a04 <__sfp+0x28>
 80079fc:	6833      	ldr	r3, [r6, #0]
 80079fe:	b30b      	cbz	r3, 8007a44 <__sfp+0x68>
 8007a00:	6836      	ldr	r6, [r6, #0]
 8007a02:	e7f7      	b.n	80079f4 <__sfp+0x18>
 8007a04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007a08:	b9d5      	cbnz	r5, 8007a40 <__sfp+0x64>
 8007a0a:	4b16      	ldr	r3, [pc, #88]	; (8007a64 <__sfp+0x88>)
 8007a0c:	60e3      	str	r3, [r4, #12]
 8007a0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007a12:	6665      	str	r5, [r4, #100]	; 0x64
 8007a14:	f000 f847 	bl	8007aa6 <__retarget_lock_init_recursive>
 8007a18:	f7ff ff96 	bl	8007948 <__sfp_lock_release>
 8007a1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007a20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007a24:	6025      	str	r5, [r4, #0]
 8007a26:	61a5      	str	r5, [r4, #24]
 8007a28:	2208      	movs	r2, #8
 8007a2a:	4629      	mov	r1, r5
 8007a2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007a30:	f7fd fa24 	bl	8004e7c <memset>
 8007a34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007a38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007a3c:	4620      	mov	r0, r4
 8007a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a40:	3468      	adds	r4, #104	; 0x68
 8007a42:	e7d9      	b.n	80079f8 <__sfp+0x1c>
 8007a44:	2104      	movs	r1, #4
 8007a46:	4638      	mov	r0, r7
 8007a48:	f7ff ff62 	bl	8007910 <__sfmoreglue>
 8007a4c:	4604      	mov	r4, r0
 8007a4e:	6030      	str	r0, [r6, #0]
 8007a50:	2800      	cmp	r0, #0
 8007a52:	d1d5      	bne.n	8007a00 <__sfp+0x24>
 8007a54:	f7ff ff78 	bl	8007948 <__sfp_lock_release>
 8007a58:	230c      	movs	r3, #12
 8007a5a:	603b      	str	r3, [r7, #0]
 8007a5c:	e7ee      	b.n	8007a3c <__sfp+0x60>
 8007a5e:	bf00      	nop
 8007a60:	08007e30 	.word	0x08007e30
 8007a64:	ffff0001 	.word	0xffff0001

08007a68 <_fwalk_reent>:
 8007a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a6c:	4606      	mov	r6, r0
 8007a6e:	4688      	mov	r8, r1
 8007a70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007a74:	2700      	movs	r7, #0
 8007a76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a7a:	f1b9 0901 	subs.w	r9, r9, #1
 8007a7e:	d505      	bpl.n	8007a8c <_fwalk_reent+0x24>
 8007a80:	6824      	ldr	r4, [r4, #0]
 8007a82:	2c00      	cmp	r4, #0
 8007a84:	d1f7      	bne.n	8007a76 <_fwalk_reent+0xe>
 8007a86:	4638      	mov	r0, r7
 8007a88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a8c:	89ab      	ldrh	r3, [r5, #12]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d907      	bls.n	8007aa2 <_fwalk_reent+0x3a>
 8007a92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a96:	3301      	adds	r3, #1
 8007a98:	d003      	beq.n	8007aa2 <_fwalk_reent+0x3a>
 8007a9a:	4629      	mov	r1, r5
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	47c0      	blx	r8
 8007aa0:	4307      	orrs	r7, r0
 8007aa2:	3568      	adds	r5, #104	; 0x68
 8007aa4:	e7e9      	b.n	8007a7a <_fwalk_reent+0x12>

08007aa6 <__retarget_lock_init_recursive>:
 8007aa6:	4770      	bx	lr

08007aa8 <__retarget_lock_acquire_recursive>:
 8007aa8:	4770      	bx	lr

08007aaa <__retarget_lock_release_recursive>:
 8007aaa:	4770      	bx	lr

08007aac <__swhatbuf_r>:
 8007aac:	b570      	push	{r4, r5, r6, lr}
 8007aae:	460e      	mov	r6, r1
 8007ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ab4:	2900      	cmp	r1, #0
 8007ab6:	b096      	sub	sp, #88	; 0x58
 8007ab8:	4614      	mov	r4, r2
 8007aba:	461d      	mov	r5, r3
 8007abc:	da08      	bge.n	8007ad0 <__swhatbuf_r+0x24>
 8007abe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	602a      	str	r2, [r5, #0]
 8007ac6:	061a      	lsls	r2, r3, #24
 8007ac8:	d410      	bmi.n	8007aec <__swhatbuf_r+0x40>
 8007aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ace:	e00e      	b.n	8007aee <__swhatbuf_r+0x42>
 8007ad0:	466a      	mov	r2, sp
 8007ad2:	f000 f903 	bl	8007cdc <_fstat_r>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	dbf1      	blt.n	8007abe <__swhatbuf_r+0x12>
 8007ada:	9a01      	ldr	r2, [sp, #4]
 8007adc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007ae0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007ae4:	425a      	negs	r2, r3
 8007ae6:	415a      	adcs	r2, r3
 8007ae8:	602a      	str	r2, [r5, #0]
 8007aea:	e7ee      	b.n	8007aca <__swhatbuf_r+0x1e>
 8007aec:	2340      	movs	r3, #64	; 0x40
 8007aee:	2000      	movs	r0, #0
 8007af0:	6023      	str	r3, [r4, #0]
 8007af2:	b016      	add	sp, #88	; 0x58
 8007af4:	bd70      	pop	{r4, r5, r6, pc}
	...

08007af8 <__smakebuf_r>:
 8007af8:	898b      	ldrh	r3, [r1, #12]
 8007afa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007afc:	079d      	lsls	r5, r3, #30
 8007afe:	4606      	mov	r6, r0
 8007b00:	460c      	mov	r4, r1
 8007b02:	d507      	bpl.n	8007b14 <__smakebuf_r+0x1c>
 8007b04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	6123      	str	r3, [r4, #16]
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	6163      	str	r3, [r4, #20]
 8007b10:	b002      	add	sp, #8
 8007b12:	bd70      	pop	{r4, r5, r6, pc}
 8007b14:	ab01      	add	r3, sp, #4
 8007b16:	466a      	mov	r2, sp
 8007b18:	f7ff ffc8 	bl	8007aac <__swhatbuf_r>
 8007b1c:	9900      	ldr	r1, [sp, #0]
 8007b1e:	4605      	mov	r5, r0
 8007b20:	4630      	mov	r0, r6
 8007b22:	f7ff f963 	bl	8006dec <_malloc_r>
 8007b26:	b948      	cbnz	r0, 8007b3c <__smakebuf_r+0x44>
 8007b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b2c:	059a      	lsls	r2, r3, #22
 8007b2e:	d4ef      	bmi.n	8007b10 <__smakebuf_r+0x18>
 8007b30:	f023 0303 	bic.w	r3, r3, #3
 8007b34:	f043 0302 	orr.w	r3, r3, #2
 8007b38:	81a3      	strh	r3, [r4, #12]
 8007b3a:	e7e3      	b.n	8007b04 <__smakebuf_r+0xc>
 8007b3c:	4b0d      	ldr	r3, [pc, #52]	; (8007b74 <__smakebuf_r+0x7c>)
 8007b3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	6020      	str	r0, [r4, #0]
 8007b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b48:	81a3      	strh	r3, [r4, #12]
 8007b4a:	9b00      	ldr	r3, [sp, #0]
 8007b4c:	6163      	str	r3, [r4, #20]
 8007b4e:	9b01      	ldr	r3, [sp, #4]
 8007b50:	6120      	str	r0, [r4, #16]
 8007b52:	b15b      	cbz	r3, 8007b6c <__smakebuf_r+0x74>
 8007b54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b58:	4630      	mov	r0, r6
 8007b5a:	f000 f8d1 	bl	8007d00 <_isatty_r>
 8007b5e:	b128      	cbz	r0, 8007b6c <__smakebuf_r+0x74>
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	f023 0303 	bic.w	r3, r3, #3
 8007b66:	f043 0301 	orr.w	r3, r3, #1
 8007b6a:	81a3      	strh	r3, [r4, #12]
 8007b6c:	89a0      	ldrh	r0, [r4, #12]
 8007b6e:	4305      	orrs	r5, r0
 8007b70:	81a5      	strh	r5, [r4, #12]
 8007b72:	e7cd      	b.n	8007b10 <__smakebuf_r+0x18>
 8007b74:	08007905 	.word	0x08007905

08007b78 <_malloc_usable_size_r>:
 8007b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b7c:	1f18      	subs	r0, r3, #4
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	bfbc      	itt	lt
 8007b82:	580b      	ldrlt	r3, [r1, r0]
 8007b84:	18c0      	addlt	r0, r0, r3
 8007b86:	4770      	bx	lr

08007b88 <_raise_r>:
 8007b88:	291f      	cmp	r1, #31
 8007b8a:	b538      	push	{r3, r4, r5, lr}
 8007b8c:	4604      	mov	r4, r0
 8007b8e:	460d      	mov	r5, r1
 8007b90:	d904      	bls.n	8007b9c <_raise_r+0x14>
 8007b92:	2316      	movs	r3, #22
 8007b94:	6003      	str	r3, [r0, #0]
 8007b96:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9a:	bd38      	pop	{r3, r4, r5, pc}
 8007b9c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b9e:	b112      	cbz	r2, 8007ba6 <_raise_r+0x1e>
 8007ba0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ba4:	b94b      	cbnz	r3, 8007bba <_raise_r+0x32>
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	f000 f830 	bl	8007c0c <_getpid_r>
 8007bac:	462a      	mov	r2, r5
 8007bae:	4601      	mov	r1, r0
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bb6:	f000 b817 	b.w	8007be8 <_kill_r>
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d00a      	beq.n	8007bd4 <_raise_r+0x4c>
 8007bbe:	1c59      	adds	r1, r3, #1
 8007bc0:	d103      	bne.n	8007bca <_raise_r+0x42>
 8007bc2:	2316      	movs	r3, #22
 8007bc4:	6003      	str	r3, [r0, #0]
 8007bc6:	2001      	movs	r0, #1
 8007bc8:	e7e7      	b.n	8007b9a <_raise_r+0x12>
 8007bca:	2400      	movs	r4, #0
 8007bcc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	4798      	blx	r3
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	e7e0      	b.n	8007b9a <_raise_r+0x12>

08007bd8 <raise>:
 8007bd8:	4b02      	ldr	r3, [pc, #8]	; (8007be4 <raise+0xc>)
 8007bda:	4601      	mov	r1, r0
 8007bdc:	6818      	ldr	r0, [r3, #0]
 8007bde:	f7ff bfd3 	b.w	8007b88 <_raise_r>
 8007be2:	bf00      	nop
 8007be4:	20000020 	.word	0x20000020

08007be8 <_kill_r>:
 8007be8:	b538      	push	{r3, r4, r5, lr}
 8007bea:	4d07      	ldr	r5, [pc, #28]	; (8007c08 <_kill_r+0x20>)
 8007bec:	2300      	movs	r3, #0
 8007bee:	4604      	mov	r4, r0
 8007bf0:	4608      	mov	r0, r1
 8007bf2:	4611      	mov	r1, r2
 8007bf4:	602b      	str	r3, [r5, #0]
 8007bf6:	f7fa fa1d 	bl	8002034 <_kill>
 8007bfa:	1c43      	adds	r3, r0, #1
 8007bfc:	d102      	bne.n	8007c04 <_kill_r+0x1c>
 8007bfe:	682b      	ldr	r3, [r5, #0]
 8007c00:	b103      	cbz	r3, 8007c04 <_kill_r+0x1c>
 8007c02:	6023      	str	r3, [r4, #0]
 8007c04:	bd38      	pop	{r3, r4, r5, pc}
 8007c06:	bf00      	nop
 8007c08:	20000474 	.word	0x20000474

08007c0c <_getpid_r>:
 8007c0c:	f7fa ba0a 	b.w	8002024 <_getpid>

08007c10 <__sread>:
 8007c10:	b510      	push	{r4, lr}
 8007c12:	460c      	mov	r4, r1
 8007c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c18:	f000 f894 	bl	8007d44 <_read_r>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	bfab      	itete	ge
 8007c20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c22:	89a3      	ldrhlt	r3, [r4, #12]
 8007c24:	181b      	addge	r3, r3, r0
 8007c26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c2a:	bfac      	ite	ge
 8007c2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c2e:	81a3      	strhlt	r3, [r4, #12]
 8007c30:	bd10      	pop	{r4, pc}

08007c32 <__swrite>:
 8007c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c36:	461f      	mov	r7, r3
 8007c38:	898b      	ldrh	r3, [r1, #12]
 8007c3a:	05db      	lsls	r3, r3, #23
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	460c      	mov	r4, r1
 8007c40:	4616      	mov	r6, r2
 8007c42:	d505      	bpl.n	8007c50 <__swrite+0x1e>
 8007c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c48:	2302      	movs	r3, #2
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f000 f868 	bl	8007d20 <_lseek_r>
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c5a:	81a3      	strh	r3, [r4, #12]
 8007c5c:	4632      	mov	r2, r6
 8007c5e:	463b      	mov	r3, r7
 8007c60:	4628      	mov	r0, r5
 8007c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c66:	f000 b817 	b.w	8007c98 <_write_r>

08007c6a <__sseek>:
 8007c6a:	b510      	push	{r4, lr}
 8007c6c:	460c      	mov	r4, r1
 8007c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c72:	f000 f855 	bl	8007d20 <_lseek_r>
 8007c76:	1c43      	adds	r3, r0, #1
 8007c78:	89a3      	ldrh	r3, [r4, #12]
 8007c7a:	bf15      	itete	ne
 8007c7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c86:	81a3      	strheq	r3, [r4, #12]
 8007c88:	bf18      	it	ne
 8007c8a:	81a3      	strhne	r3, [r4, #12]
 8007c8c:	bd10      	pop	{r4, pc}

08007c8e <__sclose>:
 8007c8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c92:	f000 b813 	b.w	8007cbc <_close_r>
	...

08007c98 <_write_r>:
 8007c98:	b538      	push	{r3, r4, r5, lr}
 8007c9a:	4d07      	ldr	r5, [pc, #28]	; (8007cb8 <_write_r+0x20>)
 8007c9c:	4604      	mov	r4, r0
 8007c9e:	4608      	mov	r0, r1
 8007ca0:	4611      	mov	r1, r2
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	602a      	str	r2, [r5, #0]
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	f7fa f9fb 	bl	80020a2 <_write>
 8007cac:	1c43      	adds	r3, r0, #1
 8007cae:	d102      	bne.n	8007cb6 <_write_r+0x1e>
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	b103      	cbz	r3, 8007cb6 <_write_r+0x1e>
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	bd38      	pop	{r3, r4, r5, pc}
 8007cb8:	20000474 	.word	0x20000474

08007cbc <_close_r>:
 8007cbc:	b538      	push	{r3, r4, r5, lr}
 8007cbe:	4d06      	ldr	r5, [pc, #24]	; (8007cd8 <_close_r+0x1c>)
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	4608      	mov	r0, r1
 8007cc6:	602b      	str	r3, [r5, #0]
 8007cc8:	f7fa fa07 	bl	80020da <_close>
 8007ccc:	1c43      	adds	r3, r0, #1
 8007cce:	d102      	bne.n	8007cd6 <_close_r+0x1a>
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	b103      	cbz	r3, 8007cd6 <_close_r+0x1a>
 8007cd4:	6023      	str	r3, [r4, #0]
 8007cd6:	bd38      	pop	{r3, r4, r5, pc}
 8007cd8:	20000474 	.word	0x20000474

08007cdc <_fstat_r>:
 8007cdc:	b538      	push	{r3, r4, r5, lr}
 8007cde:	4d07      	ldr	r5, [pc, #28]	; (8007cfc <_fstat_r+0x20>)
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	4604      	mov	r4, r0
 8007ce4:	4608      	mov	r0, r1
 8007ce6:	4611      	mov	r1, r2
 8007ce8:	602b      	str	r3, [r5, #0]
 8007cea:	f7fa fa02 	bl	80020f2 <_fstat>
 8007cee:	1c43      	adds	r3, r0, #1
 8007cf0:	d102      	bne.n	8007cf8 <_fstat_r+0x1c>
 8007cf2:	682b      	ldr	r3, [r5, #0]
 8007cf4:	b103      	cbz	r3, 8007cf8 <_fstat_r+0x1c>
 8007cf6:	6023      	str	r3, [r4, #0]
 8007cf8:	bd38      	pop	{r3, r4, r5, pc}
 8007cfa:	bf00      	nop
 8007cfc:	20000474 	.word	0x20000474

08007d00 <_isatty_r>:
 8007d00:	b538      	push	{r3, r4, r5, lr}
 8007d02:	4d06      	ldr	r5, [pc, #24]	; (8007d1c <_isatty_r+0x1c>)
 8007d04:	2300      	movs	r3, #0
 8007d06:	4604      	mov	r4, r0
 8007d08:	4608      	mov	r0, r1
 8007d0a:	602b      	str	r3, [r5, #0]
 8007d0c:	f7fa fa01 	bl	8002112 <_isatty>
 8007d10:	1c43      	adds	r3, r0, #1
 8007d12:	d102      	bne.n	8007d1a <_isatty_r+0x1a>
 8007d14:	682b      	ldr	r3, [r5, #0]
 8007d16:	b103      	cbz	r3, 8007d1a <_isatty_r+0x1a>
 8007d18:	6023      	str	r3, [r4, #0]
 8007d1a:	bd38      	pop	{r3, r4, r5, pc}
 8007d1c:	20000474 	.word	0x20000474

08007d20 <_lseek_r>:
 8007d20:	b538      	push	{r3, r4, r5, lr}
 8007d22:	4d07      	ldr	r5, [pc, #28]	; (8007d40 <_lseek_r+0x20>)
 8007d24:	4604      	mov	r4, r0
 8007d26:	4608      	mov	r0, r1
 8007d28:	4611      	mov	r1, r2
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	602a      	str	r2, [r5, #0]
 8007d2e:	461a      	mov	r2, r3
 8007d30:	f7fa f9fa 	bl	8002128 <_lseek>
 8007d34:	1c43      	adds	r3, r0, #1
 8007d36:	d102      	bne.n	8007d3e <_lseek_r+0x1e>
 8007d38:	682b      	ldr	r3, [r5, #0]
 8007d3a:	b103      	cbz	r3, 8007d3e <_lseek_r+0x1e>
 8007d3c:	6023      	str	r3, [r4, #0]
 8007d3e:	bd38      	pop	{r3, r4, r5, pc}
 8007d40:	20000474 	.word	0x20000474

08007d44 <_read_r>:
 8007d44:	b538      	push	{r3, r4, r5, lr}
 8007d46:	4d07      	ldr	r5, [pc, #28]	; (8007d64 <_read_r+0x20>)
 8007d48:	4604      	mov	r4, r0
 8007d4a:	4608      	mov	r0, r1
 8007d4c:	4611      	mov	r1, r2
 8007d4e:	2200      	movs	r2, #0
 8007d50:	602a      	str	r2, [r5, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	f7fa f988 	bl	8002068 <_read>
 8007d58:	1c43      	adds	r3, r0, #1
 8007d5a:	d102      	bne.n	8007d62 <_read_r+0x1e>
 8007d5c:	682b      	ldr	r3, [r5, #0]
 8007d5e:	b103      	cbz	r3, 8007d62 <_read_r+0x1e>
 8007d60:	6023      	str	r3, [r4, #0]
 8007d62:	bd38      	pop	{r3, r4, r5, pc}
 8007d64:	20000474 	.word	0x20000474

08007d68 <_init>:
 8007d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d6a:	bf00      	nop
 8007d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d6e:	bc08      	pop	{r3}
 8007d70:	469e      	mov	lr, r3
 8007d72:	4770      	bx	lr

08007d74 <_fini>:
 8007d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d76:	bf00      	nop
 8007d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d7a:	bc08      	pop	{r3}
 8007d7c:	469e      	mov	lr, r3
 8007d7e:	4770      	bx	lr
