// Seed: 1012448477
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_12 & id_10;
  wire id_16;
  wire id_17, id_18;
  wire id_19;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output wire  id_2,
    input  wand  id_3,
    id_6,
    id_7,
    input  tri1  id_4
);
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_7,
      id_11,
      id_12,
      id_7,
      id_12,
      id_10,
      id_8,
      id_13,
      id_10,
      id_6,
      id_8,
      id_8
  );
  wire id_14;
  always id_8 = id_8;
endmodule
