\hypertarget{struct_n_v_i_c___type}{\section{N\-V\-I\-C\-\_\-\-Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}}
}


Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C).  




{\ttfamily \#include $<$core\-\_\-cm0.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}{I\-S\-E\-R} \mbox{[}1\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a148e6e212dc15628998e8f4239290665}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}31\mbox{]}}\label{struct_n_v_i_c___type_a148e6e212dc15628998e8f4239290665}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}{I\-C\-E\-R} \mbox{[}1\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a62ae13b33cd85ec43b6f84d85b7ea9c6}{uint32\-\_\-t {\bfseries R\-S\-E\-R\-V\-E\-D1} \mbox{[}31\mbox{]}}\label{struct_n_v_i_c___type_a62ae13b33cd85ec43b6f84d85b7ea9c6}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}{I\-S\-P\-R} \mbox{[}1\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a6e578ce633e8b80c70bc612a1bf8a965}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}31\mbox{]}}\label{struct_n_v_i_c___type_a6e578ce633e8b80c70bc612a1bf8a965}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}{I\-C\-P\-R} \mbox{[}1\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_afbefcd166e59396eadde34d46bfc4539}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}31\mbox{]}}\label{struct_n_v_i_c___type_afbefcd166e59396eadde34d46bfc4539}

\item 
\hypertarget{struct_n_v_i_c___type_aaed8c9afc755176cd51954c3056cc446}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}64\mbox{]}}\label{struct_n_v_i_c___type_aaed8c9afc755176cd51954c3056cc446}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}{I\-P} \mbox{[}8\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}{I\-A\-B\-R} \mbox{[}8\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint8\-\_\-t \hyperlink{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}{I\-P} \mbox{[}240\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a46aeb40348124934bf802f01806b4f7f}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}644\mbox{]}}\label{struct_n_v_i_c___type_a46aeb40348124934bf802f01806b4f7f}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}{S\-T\-I\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C). 

\subsection{Field Documentation}
\hypertarget{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-A\-B\-R@{I\-A\-B\-R}}
\index{I\-A\-B\-R@{I\-A\-B\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-A\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-A\-B\-R}}\label{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}
Offset\-: 0x200 (R/\-W) Interrupt Active bit Register \hypertarget{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-C\-E\-R@{I\-C\-E\-R}}
\index{I\-C\-E\-R@{I\-C\-E\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-C\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-C\-E\-R}}\label{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}
Offset\-: 0x080 (R/\-W) Interrupt Clear Enable Register \hypertarget{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-C\-P\-R@{I\-C\-P\-R}}
\index{I\-C\-P\-R@{I\-C\-P\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-C\-P\-R}}\label{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}
Offset\-: 0x180 (R/\-W) Interrupt Clear Pending Register \hypertarget{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-P@{I\-P}}
\index{I\-P@{I\-P}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint8\-\_\-t I\-P}}\label{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}
Offset\-: 0x300 (R/\-W) Interrupt Priority Register

Offset\-: 0x300 (R/\-W) Interrupt Priority Register (8\-Bit wide) \hypertarget{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-P@{I\-P}}
\index{I\-P@{I\-P}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint8\-\_\-t I\-P\mbox{[}240\mbox{]}}}\label{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}
Offset\-: 0x300 (R/\-W) Interrupt Priority Register (8\-Bit wide) \hypertarget{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-S\-E\-R@{I\-S\-E\-R}}
\index{I\-S\-E\-R@{I\-S\-E\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-S\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-S\-E\-R}}\label{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}
Offset\-: 0x000 (R/\-W) Interrupt Set Enable Register \hypertarget{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-S\-P\-R@{I\-S\-P\-R}}
\index{I\-S\-P\-R@{I\-S\-P\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-S\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-S\-P\-R}}\label{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}
Offset\-: 0x100 (R/\-W) Interrupt Set Pending Register \hypertarget{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!S\-T\-I\-R@{S\-T\-I\-R}}
\index{S\-T\-I\-R@{S\-T\-I\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{S\-T\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t S\-T\-I\-R}}\label{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}
Offset\-: 0x\-E00 ( /\-W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm0_8h}{core\-\_\-cm0.\-h}\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
