# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vsrc/Next_State.v" \
"../../../../vsrc/output_logic.v" \
"../../../../vsrc/top.v" \
"../../../../sim/lab6_ex_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
