// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module mem_2048x64(	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  input  [10:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [10:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [63:0] R1_data,
  input  [10:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask,
  input  [10:0] W1_addr,
  input         W1_en,
                W1_clk,
  input  [63:0] W1_data,
  input  [7:0]  W1_mask
);

  reg [63:0] Memory[0:2047];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg        _R0_en_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg [10:0] _R0_addr_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  always @(posedge R0_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R0_en_d0 <= R0_en;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R0_addr_d0 <= R0_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  reg        _R1_en_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg [10:0] _R1_addr_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  always @(posedge R1_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R1_en_d0 <= R1_en;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R1_addr_d0 <= R1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[0])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[1])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[2])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[3])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[4])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[5])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[6])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[7])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W1_en & W1_mask[0])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W1_addr][32'h0 +: 8] <= W1_data[7:0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W1_en & W1_mask[1])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W1_addr][32'h8 +: 8] <= W1_data[15:8];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W1_en & W1_mask[2])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W1_addr][32'h10 +: 8] <= W1_data[23:16];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W1_en & W1_mask[3])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W1_addr][32'h18 +: 8] <= W1_data[31:24];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W1_en & W1_mask[4])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W1_addr][32'h20 +: 8] <= W1_data[39:32];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W1_en & W1_mask[5])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W1_addr][32'h28 +: 8] <= W1_data[47:40];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W1_en & W1_mask[6])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W1_addr][32'h30 +: 8] <= W1_data[55:48];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W1_en & W1_mask[7])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W1_addr][32'h38 +: 8] <= W1_data[63:56];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      reg [31:0] _RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    `endif // RANDOMIZE_REG_INIT
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    initial begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        for (logic [11:0] i = 12'h0; i < 12'h800; i += 12'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
          end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
          Memory[i[10:0]] = _RANDOM_MEM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _RANDOM = {`RANDOM};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R0_addr_d0 = _RANDOM[11:1];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R1_en_d0 = _RANDOM[12];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R1_addr_d0 = _RANDOM[23:13];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 64'bx;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 64'bx;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
endmodule

module ChiselSimpleDualPortMem(	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
  input         clock,	// <stdin>:260:11
  input  [10:0] raw1_addr,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  input  [63:0] raw1_dIn,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  output [63:0] raw1_dOut,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  input  [7:0]  raw1_wstrb,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  input  [10:0] raw2_addr,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
  input  [63:0] raw2_dIn,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
  output [63:0] raw2_dOut,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
  input  [7:0]  raw2_wstrb	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
);

  wire [63:0] _mem_ext_R0_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  wire [63:0] _mem_ext_R1_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg  [10:0] wrReqDelayed__r_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [10:0] wrReqDelayed__r_1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_1_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_1_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [10:0] wrReqDelayed__addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] raw1_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw1_dOut_r_1;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw1_dOut_r_2;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [10:0] wrReqDelayed__r_2_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_2_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_2_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [10:0] wrReqDelayed__r_3_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_3_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_3_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [10:0] wrReqDelayed__1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__1_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__1_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] raw2_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw2_dOut_r_1;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw2_dOut_r_2;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  always @(posedge clock) begin	// <stdin>:260:11
    wrReqDelayed__r_addr <= raw1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_dIn <= raw1_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_wstrb <= raw1_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_1_addr <= wrReqDelayed__r_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_1_dIn <= wrReqDelayed__r_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_1_wstrb <= wrReqDelayed__r_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__addr <= wrReqDelayed__r_1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__dIn <= wrReqDelayed__r_1_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__wstrb <= wrReqDelayed__r_1_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    raw1_dOut_r <= _mem_ext_R1_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16, :184:45
    raw1_dOut_r_1 <= raw1_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    raw1_dOut_r_2 <= raw1_dOut_r_1;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    wrReqDelayed__r_2_addr <= raw2_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_2_dIn <= raw2_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_2_wstrb <= raw2_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_3_addr <= wrReqDelayed__r_2_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_3_dIn <= wrReqDelayed__r_2_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_3_wstrb <= wrReqDelayed__r_2_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__1_addr <= wrReqDelayed__r_3_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__1_dIn <= wrReqDelayed__r_3_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__1_wstrb <= wrReqDelayed__r_3_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    raw2_dOut_r <= _mem_ext_R0_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16, :184:45
    raw2_dOut_r_1 <= raw2_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    raw2_dOut_r_2 <= raw2_dOut_r_1;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      automatic logic [31:0] _RANDOM[0:27];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        for (logic [4:0] i = 5'h0; i < 5'h1C; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        wrReqDelayed__r_addr = _RANDOM[5'h0][10:0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_dIn = {_RANDOM[5'h0][31:11], _RANDOM[5'h1], _RANDOM[5'h2][10:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_wstrb = _RANDOM[5'h2][18:11];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_1_addr = _RANDOM[5'h2][29:19];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_1_dIn =
          {_RANDOM[5'h2][31:30], _RANDOM[5'h3], _RANDOM[5'h4][29:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_1_wstrb = {_RANDOM[5'h4][31:30], _RANDOM[5'h5][5:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__addr = _RANDOM[5'h5][16:6];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__dIn = {_RANDOM[5'h5][31:17], _RANDOM[5'h6], _RANDOM[5'h7][16:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__wstrb = _RANDOM[5'h7][24:17];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        raw1_dOut_r = {_RANDOM[5'h7][31:25], _RANDOM[5'h8], _RANDOM[5'h9][24:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45, :184:45
        raw1_dOut_r_1 = {_RANDOM[5'h9][31:25], _RANDOM[5'hA], _RANDOM[5'hB][24:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw1_dOut_r_2 = {_RANDOM[5'hB][31:25], _RANDOM[5'hC], _RANDOM[5'hD][24:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        wrReqDelayed__r_2_addr = {_RANDOM[5'hD][31:25], _RANDOM[5'hE][3:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45, :184:45
        wrReqDelayed__r_2_dIn = {_RANDOM[5'hE][31:4], _RANDOM[5'hF], _RANDOM[5'h10][3:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_2_wstrb = _RANDOM[5'h10][11:4];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_3_addr = _RANDOM[5'h10][22:12];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_3_dIn =
          {_RANDOM[5'h10][31:23], _RANDOM[5'h11], _RANDOM[5'h12][22:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_3_wstrb = _RANDOM[5'h12][30:23];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__1_addr = {_RANDOM[5'h12][31], _RANDOM[5'h13][9:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__1_dIn =
          {_RANDOM[5'h13][31:10], _RANDOM[5'h14], _RANDOM[5'h15][9:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__1_wstrb = _RANDOM[5'h15][17:10];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        raw2_dOut_r = {_RANDOM[5'h15][31:18], _RANDOM[5'h16], _RANDOM[5'h17][17:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45, :184:45
        raw2_dOut_r_1 = {_RANDOM[5'h17][31:18], _RANDOM[5'h18], _RANDOM[5'h19][17:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw2_dOut_r_2 = {_RANDOM[5'h19][31:18], _RANDOM[5'h1A], _RANDOM[5'h1B][17:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2048x64 mem_ext (	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    .R0_addr (raw2_addr),
    .R0_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (raw1_addr),
    .R1_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (wrReqDelayed__1_addr),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    .W0_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .W0_clk  (clock),
    .W0_data (wrReqDelayed__1_dIn),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    .W0_mask (wrReqDelayed__1_wstrb),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    .W1_addr (wrReqDelayed__addr),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    .W1_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .W1_clk  (clock),
    .W1_data (wrReqDelayed__dIn),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    .W1_mask (wrReqDelayed__wstrb)	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  );
  assign raw1_dOut = raw1_dOut_r_2;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
  assign raw2_dOut = raw2_dOut_r_2;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
endmodule

// VCS coverage exclude_file
module ram_2x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [63:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:424:11, :827:11
                reset,	// <stdin>:425:11, :828:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:424:11, :827:11
    if (reset) begin	// <stdin>:424:11, :827:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:424:11, :827:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue2_UInt0(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:475:11, :878:11
         reset,	// <stdin>:476:11, :879:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// <stdin>:475:11, :878:11
    if (reset) begin	// <stdin>:475:11, :878:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:475:11, :878:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Counter(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:526:11, :550:11, :574:11, :929:11, :953:11, :977:11
         reset,	// <stdin>:527:11, :551:11, :575:11, :930:11, :954:11, :978:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_empty,	// src/main/scala/chext/util/Counter.scala:7:14
         io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [3:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:526:11, :550:11, :574:11, :929:11, :953:11, :977:11
    if (reset)	// <stdin>:526:11, :550:11, :574:11, :929:11, :953:11, :977:11
      rCounter <= 4'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_empty = rCounter == 4'h0;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :26:24
  assign io_full = rCounter == 4'h8;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

module BasicReadWriteArbiter(	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
  input  clock,	// <stdin>:598:11, :1001:11
         reset,	// <stdin>:599:11, :1002:11
         rdReq,	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:27:17
         wrReq,	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:28:17
  output chooseRd	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:29:20
);

  reg       state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30
  reg [2:0] count;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
  always @(posedge clock) begin	// <stdin>:598:11, :1001:11
    if (reset) begin	// <stdin>:598:11, :1001:11
      state <= 1'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30
      count <= 3'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
    end
    else if (state) begin	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30
      automatic logic _GEN;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :52:18, :55:40
      _GEN = ~wrReq | (&count);	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :32:30, :38:11, :45:18, :52:{10,18}, :55:40
      state <= ~_GEN & state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :52:18, :55:40
      if (_GEN)	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :52:18, :55:40
        count <= 3'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
      else	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :52:18, :55:40
        count <= count + 3'h1;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30, :48:24, :58:24
    end
    else begin	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30
      automatic logic _GEN_0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
      _GEN_0 = ~rdReq | (&count);	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :32:30, :38:11, :42:{10,18}, :45:{18,40}
      state <= _GEN_0 | state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
      if (_GEN_0)	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
        count <= 3'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
      else	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
        count <= count + 3'h1;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30, :48:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        state = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30
        count = _RANDOM[/*Zero width*/ 1'b0][3:1];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30, :32:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign chooseRd = ~state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30, :34:21
endmodule

// VCS coverage exclude_file
module ram_8x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:640:11, :1043:11
                reset,	// <stdin>:641:11, :1044:11
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire        io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  wire [63:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [2:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire        do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire        do_enq = ~(empty & io_deq_ready) & io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:640:11, :1043:11
    if (reset) begin	// <stdin>:640:11, :1043:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:640:11, :1043:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module ReadWriteToRawBridge(	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  input         clock,	// <stdin>:700:11, :1103:11
                reset,	// <stdin>:701:11, :1104:11
  output        read_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input         read_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input  [10:0] read_req_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input         read_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output        read_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output [63:0] read_resp_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output        write_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input         write_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [10:0] write_req_bits_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [63:0] write_req_bits_data,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [7:0]  write_req_bits_strb,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input         write_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  output        write_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  output [10:0] raw_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  output [63:0] raw_dIn,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  input  [63:0] raw_dOut,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  output [7:0]  raw_wstrb	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
);

  wire        _read_dataQueue_io_deq_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire [63:0] _read_dataQueue_io_deq_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire        _arbiter_arbiter_chooseRd;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:151:25
  wire        _ctrWriteResp_io_empty;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36
  wire        _ctrWrite_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32
  wire        _ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
  wire        _wrResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _rdResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        read_req_ready_0 = _arbiter_arbiter_chooseRd & ~_ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31, :151:25, :156:37, src/main/scala/chext/util/Counter.scala:33:17
  wire        write_req_ready_0 = ~_arbiter_arbiter_chooseRd & ~_ctrWrite_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32, :151:25, :157:{20,38}, src/main/scala/chext/util/Counter.scala:33:17
  wire        _read_T_1 = read_req_ready_0 & read_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:156:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _write_T_1 = write_req_ready_0 & write_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:157:38, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg         read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_3;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  wire        rdResp_valid =
    _rdResp_sinkBuffer_io_enq_ready & _read_dataQueue_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27, :194:23
  reg         write_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg         write_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg         write_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg         write_r_3;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  wire        wrResp_valid = _wrResp_sinkBuffer_io_enq_ready & ~_ctrWriteResp_io_empty;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36, :208:23, src/main/scala/chext/util/Counter.scala:30:17
  always @(posedge clock) begin	// <stdin>:700:11, :1103:11
    read_r <= _read_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
    read_r_1 <= read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_2 <= read_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_3 <= read_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    write_r <= _write_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
    write_r_1 <= write_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    write_r_2 <= write_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    write_r_3 <= write_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        read_r = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        write_r = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23, :205:23
        write_r_1 = _RANDOM[/*Zero width*/ 1'b0][5];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23, :205:23
        write_r_2 = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23, :205:23
        write_r_3 = _RANDOM[/*Zero width*/ 1'b0][7];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23, :205:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt64 rdResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rdResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_enq_bits  (_read_dataQueue_io_deq_bits),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .io_deq_ready (read_resp_ready),
    .io_deq_valid (read_resp_valid),
    .io_deq_bits  (read_resp_bits)
  );
  Queue2_UInt0 wrResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_deq_ready (write_resp_ready),
    .io_deq_valid (write_resp_valid)
  );
  Counter ctrRead (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_read_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_empty (/* unused */),
    .io_full  (_ctrRead_io_full)
  );
  Counter ctrWrite (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_write_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_empty (/* unused */),
    .io_full  (_ctrWrite_io_full)
  );
  Counter ctrWriteResp (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36
    .clock    (clock),
    .reset    (reset),
    .io_incEn (write_r_3),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    .io_decEn (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_empty (_ctrWriteResp_io_empty),
    .io_full  (/* unused */)
  );
  BasicReadWriteArbiter arbiter_arbiter (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:151:25
    .clock    (clock),
    .reset    (reset),
    .rdReq    (read_req_valid),
    .wrReq    (write_req_valid),
    .chooseRd (_arbiter_arbiter_chooseRd)
  );
  Queue8_UInt64 read_dataQueue (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (read_r_3),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    .io_enq_bits  (raw_dOut),
    .io_deq_ready (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_deq_valid (_read_dataQueue_io_deq_valid),
    .io_deq_bits  (_read_dataQueue_io_deq_bits)
  );
  assign read_req_ready = read_req_ready_0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :156:37
  assign write_req_ready = write_req_ready_0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :157:38
  assign raw_addr = _write_T_1 ? write_req_bits_addr : read_req_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :159:22, :163:22, :164:16, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign raw_dIn = write_req_bits_data;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  assign raw_wstrb = _write_T_1 ? write_req_bits_strb : 8'h0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :146:13, :163:22, :166:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
endmodule

module ChiselTrueDualPortRAM(	// src/main/scala/chext/ip/memory/RAM.scala:70:7
  input         clock,	// <stdin>:1230:11
                reset,	// <stdin>:1231:11
  output        read1_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input         read1_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input  [10:0] read1_req_bits,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input         read1_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output        read1_resp_valid,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output [63:0] read1_resp_bits,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output        read2_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  input         read2_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  input  [10:0] read2_req_bits,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  input         read2_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  output        read2_resp_valid,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  output [63:0] read2_resp_bits,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  output        write1_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input         write1_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input  [10:0] write1_req_bits_addr,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input  [63:0] write1_req_bits_data,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input  [7:0]  write1_req_bits_strb,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input         write1_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  output        write1_resp_valid,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
                write2_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input         write2_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [10:0] write2_req_bits_addr,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [63:0] write2_req_bits_data,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [7:0]  write2_req_bits_strb,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input         write2_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  output        write2_resp_valid	// src/main/scala/chext/ip/memory/RAM.scala:82:18
);

  wire [10:0] _bridge2_raw_addr;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [63:0] _bridge2_raw_dIn;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [7:0]  _bridge2_raw_wstrb;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [10:0] _bridge1_raw_addr;	// src/main/scala/chext/ip/memory/RAM.scala:89:31
  wire [63:0] _bridge1_raw_dIn;	// src/main/scala/chext/ip/memory/RAM.scala:89:31
  wire [7:0]  _bridge1_raw_wstrb;	// src/main/scala/chext/ip/memory/RAM.scala:89:31
  wire [63:0] _rawMem_raw1_dOut;	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  wire [63:0] _rawMem_raw2_dOut;	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  ChiselSimpleDualPortMem rawMem (	// src/main/scala/chext/ip/memory/RAM.scala:84:30
    .clock      (clock),
    .raw1_addr  (_bridge1_raw_addr),	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .raw1_dIn   (_bridge1_raw_dIn),	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .raw1_dOut  (_rawMem_raw1_dOut),
    .raw1_wstrb (_bridge1_raw_wstrb),	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .raw2_addr  (_bridge2_raw_addr),	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .raw2_dIn   (_bridge2_raw_dIn),	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .raw2_dOut  (_rawMem_raw2_dOut),
    .raw2_wstrb (_bridge2_raw_wstrb)	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  );
  ReadWriteToRawBridge bridge1 (	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .clock               (clock),
    .reset               (reset),
    .read_req_ready      (read1_req_ready),
    .read_req_valid      (read1_req_valid),
    .read_req_bits       (read1_req_bits),
    .read_resp_ready     (read1_resp_ready),
    .read_resp_valid     (read1_resp_valid),
    .read_resp_bits      (read1_resp_bits),
    .write_req_ready     (write1_req_ready),
    .write_req_valid     (write1_req_valid),
    .write_req_bits_addr (write1_req_bits_addr),
    .write_req_bits_data (write1_req_bits_data),
    .write_req_bits_strb (write1_req_bits_strb),
    .write_resp_ready    (write1_resp_ready),
    .write_resp_valid    (write1_resp_valid),
    .raw_addr            (_bridge1_raw_addr),
    .raw_dIn             (_bridge1_raw_dIn),
    .raw_dOut            (_rawMem_raw1_dOut),	// src/main/scala/chext/ip/memory/RAM.scala:84:30
    .raw_wstrb           (_bridge1_raw_wstrb)
  );
  ReadWriteToRawBridge bridge2 (	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .clock               (clock),
    .reset               (reset),
    .read_req_ready      (read2_req_ready),
    .read_req_valid      (read2_req_valid),
    .read_req_bits       (read2_req_bits),
    .read_resp_ready     (read2_resp_ready),
    .read_resp_valid     (read2_resp_valid),
    .read_resp_bits      (read2_resp_bits),
    .write_req_ready     (write2_req_ready),
    .write_req_valid     (write2_req_valid),
    .write_req_bits_addr (write2_req_bits_addr),
    .write_req_bits_data (write2_req_bits_data),
    .write_req_bits_strb (write2_req_bits_strb),
    .write_resp_ready    (write2_resp_ready),
    .write_resp_valid    (write2_resp_valid),
    .raw_addr            (_bridge2_raw_addr),
    .raw_dIn             (_bridge2_raw_dIn),
    .raw_dOut            (_rawMem_raw2_dOut),	// src/main/scala/chext/ip/memory/RAM.scala:84:30
    .raw_wstrb           (_bridge2_raw_wstrb)
  );
endmodule

// VCS coverage exclude_file
module ram_2x27(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [26:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [26:0] W0_data
);

  reg [26:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[26:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 27'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddrLenSizeBurstBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:1266:11, :1574:11, :2292:11, :2600:11
                reset,	// <stdin>:1267:11, :1575:11, :2293:11, :2601:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [13:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [13:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [26:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1266:11, :1574:11, :2292:11, :2600:11
    if (reset) begin	// <stdin>:1266:11, :1574:11, :2292:11, :2600:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1266:11, :1574:11, :2292:11, :2600:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x27 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_burst, io_enq_bits_size, io_enq_bits_len, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[13:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[21:14];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[24:22];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[26:25];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x17(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [16:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [16:0] W0_data
);

  reg [16:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[16:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 17'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddrSizeLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:1317:11, :1625:11, :2343:11, :2651:11
                reset,	// <stdin>:1318:11, :1626:11, :2344:11, :2652:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [13:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [13:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [16:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1317:11, :1625:11, :2343:11, :2651:11
    if (reset) begin	// <stdin>:1317:11, :1625:11, :2343:11, :2651:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1317:11, :1625:11, :2343:11, :2651:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x17 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_size, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[13:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[16:14];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module AddressGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
  input         clock,	// <stdin>:1368:11, :1676:11, :2394:11, :2702:11
                reset,	// <stdin>:1369:11, :1677:11, :2395:11, :2703:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [13:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output [13:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output [2:0]  sink_bits_size	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
);

  wire        _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _source__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [13:0] _source__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _source__sourceBuffer_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _source__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [1:0]  _source__sourceBuffer_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  reg  [13:0] addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25
  reg  [7:0]  ctr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24
  reg         generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
  wire        sink__valid =
    _source__sourceBuffer_io_deq_valid & _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22, src/main/scala/chext/elastic/Buffer.scala:93:32, :148:30
  wire        last = ctr == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :76:22
  wire [20:0] _result_addr_T = {7'h0, addr} << _source__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :87:35, :105:31, src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        last_1 = _source__sourceBuffer_io_deq_bits_len == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:76:22, :113:30, src/main/scala/chext/elastic/Buffer.scala:93:32
  always @(posedge clock) begin	// <stdin>:1368:11, :1676:11, :2394:11, :2702:11
    if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
      if (generating) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        if (~last) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :76:22, :78:18, :79:20
          if (_source__sourceBuffer_io_deq_bits_burst == 2'h1)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:84:28, src/main/scala/chext/elastic/Buffer.scala:93:32
            addr <= addr + 14'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24
          else if (_source__sourceBuffer_io_deq_bits_burst == 2'h2)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:86:34, src/main/scala/chext/elastic/Buffer.scala:93:32
            addr <=
              addr & {6'h3F, ~_source__sourceBuffer_io_deq_bits_len} | addr + 14'h1
              & {6'h0, _source__sourceBuffer_io_deq_bits_len};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24, :87:35, :88:23, :89:{25,34,44,51}, src/main/scala/chext/elastic/Buffer.scala:93:32
          ctr <= ctr - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :82:20
        end
      end
      else if (~last_1) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :113:30, :115:18, :118:20
        addr <=
          (_source__sourceBuffer_io_deq_bits_addr
           >> _source__sourceBuffer_io_deq_bits_size) + 14'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24, :119:{32,49}, src/main/scala/chext/elastic/Buffer.scala:93:32
        ctr <= _source__sourceBuffer_io_deq_bits_len - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :120:28, src/main/scala/chext/elastic/Buffer.scala:93:32
      end
    end
    if (reset)	// <stdin>:1368:11, :1676:11, :2394:11, :2702:11
      generating <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :69:35
    else if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
      if (generating)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        generating <= ~last & generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :76:22, :78:18, :79:20
      else	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        generating <= ~last_1 | generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :113:30, :115:18, :118:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        addr = _RANDOM[/*Zero width*/ 1'b0][13:0];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :63:25
        ctr = _RANDOM[/*Zero width*/ 1'b0][21:14];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :63:25, :66:24
        generating = _RANDOM[/*Zero width*/ 1'b0][22];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :63:25, :69:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_AddrLenSizeBurstBundle source__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (source_ready),
    .io_enq_valid      (source_valid),
    .io_enq_bits_addr  (source_bits_addr),
    .io_enq_bits_len   (source_bits_len),
    .io_enq_bits_size  (source_bits_size),
    .io_enq_bits_burst (source_bits_burst),
    .io_deq_ready      (sink__valid & (generating ? last : last_1)),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :74:{22,38}, :75:22, :76:22, :78:18, :113:30, :115:18, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid      (_source__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr  (_source__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_len   (_source__sourceBuffer_io_deq_bits_len),
    .io_deq_bits_size  (_source__sourceBuffer_io_deq_bits_size),
    .io_deq_bits_burst (_source__sourceBuffer_io_deq_bits_burst)
  );
  Queue2_AddrSizeLastBundle sink__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sink__sinkBuffer_io_enq_ready),
    .io_enq_valid     (sink__valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
    .io_enq_bits_addr
      (~generating | _source__sourceBuffer_io_deq_bits_burst == 2'h0
         ? _source__sourceBuffer_io_deq_bits_addr
         : _result_addr_T[13:0]),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :75:22, :93:{26,47}, :105:{23,31}, src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_enq_bits_size (_source__sourceBuffer_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_last (generating ? last : last_1),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :75:22, :76:22, :93:47, :113:30, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_deq_ready     (sink_ready),
    .io_deq_valid     (sink_valid),
    .io_deq_bits_addr (sink_bits_addr),
    .io_deq_bits_size (sink_bits_size)
  );
endmodule

// VCS coverage exclude_file
module ram_4x5(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [4:0] R0_data,
  input  [1:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [4:0] W0_data
);

  reg [4:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM[4:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 5'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_IdLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:1472:11, :1869:11, :2498:11, :2895:11
               reset,	// <stdin>:1473:11, :1870:11, :2499:11, :2896:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [4:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1472:11, :1869:11, :2498:11, :2895:11
    if (reset) begin	// <stdin>:1472:11, :1869:11, :2498:11, :2895:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1472:11, :1869:11, :2498:11, :2895:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x5 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[4];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x5(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [4:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [4:0] W0_data
);

  reg [4:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[4:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 5'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_IdLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:1523:11, :1920:11, :2549:11, :2946:11
               reset,	// <stdin>:1524:11, :1921:11, :2550:11, :2947:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [4:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1523:11, :1920:11, :2549:11, :2946:11
    if (reset) begin	// <stdin>:1523:11, :1920:11, :2549:11, :2946:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1523:11, :1920:11, :2549:11, :2946:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x5 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[4];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module StrobeGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input  [13:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output [13:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output [7:0]  sink_bits_strb	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
);

  wire [9:0] _upperByteIndex_T_4 =
    ({7'h0, (source_bits_addr[2:0] >> source_bits_size) + 3'h1} << source_bits_size)
    - 10'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:147:25, :153:{34,42,55,67}, :166:47
  assign source_ready = sink_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_valid = source_valid;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_bits_addr = source_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_bits_strb =
    {_upperByteIndex_T_4 > 10'h6,
     _upperByteIndex_T_4 > 10'h5 & source_bits_addr[2:0] != 3'h7,
     _upperByteIndex_T_4 > 10'h4 & source_bits_addr[2:1] != 2'h3,
     (|(_upperByteIndex_T_4[9:2])) & source_bits_addr[2:0] < 3'h5,
     _upperByteIndex_T_4 > 10'h2 & ~(source_bits_addr[2]),
     (|(_upperByteIndex_T_4[9:1])) & source_bits_addr[2:0] < 3'h3,
     (|_upperByteIndex_T_4) & source_bits_addr[2:0] < 3'h2,
     source_bits_addr[2:0] == 3'h0};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7, :147:25, :153:67, :166:{18,37,47}, :168:10
endmodule

module AddressStrobeGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:173:7
  input         clock,	// <stdin>:1842:11, :2868:11
                reset,	// <stdin>:1843:11, :2869:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [13:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output [13:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output [7:0]  sink_bits_strb	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
);

  wire        _strobeGenerator_source_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
  wire        _addressGenerator_sink_valid;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  wire [13:0] _addressGenerator_sink_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  wire [2:0]  _addressGenerator_sink_bits_size;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  AddressGenerator addressGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (source_ready),
    .source_valid      (source_valid),
    .source_bits_addr  (source_bits_addr),
    .source_bits_len   (source_bits_len),
    .source_bits_size  (source_bits_size),
    .source_bits_burst (source_bits_burst),
    .sink_ready        (_strobeGenerator_source_ready),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
    .sink_valid        (_addressGenerator_sink_valid),
    .sink_bits_addr    (_addressGenerator_sink_bits_addr),
    .sink_bits_size    (_addressGenerator_sink_bits_size)
  );
  StrobeGenerator strobeGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
    .source_ready     (_strobeGenerator_source_ready),
    .source_valid     (_addressGenerator_sink_valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .source_bits_addr (_addressGenerator_sink_bits_addr),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .source_bits_size (_addressGenerator_sink_bits_size),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .sink_ready       (sink_ready),
    .sink_valid       (sink_valid),
    .sink_bits_addr   (sink_bits_addr),
    .sink_bits_strb   (sink_bits_strb)
  );
endmodule

// VCS coverage exclude_file
module ram_2x6(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [5:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [5:0] W0_data
);

  reg [5:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[5:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 6'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteResponseChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:1971:11, :2997:11
               reset,	// <stdin>:1972:11, :2998:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [5:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1971:11, :2997:11
    if (reset) begin	// <stdin>:1971:11, :2997:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1971:11, :2997:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x6 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({2'h0, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:255:14, :256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[5:4];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Axi4FullToReadWriteBridge(	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  input         clock,	// <stdin>:2022:11, :3048:11
                reset,	// <stdin>:2023:11, :3049:11
  output        s_axi_ar_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_ar_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [3:0]  s_axi_ar_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [13:0] s_axi_ar_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_ar_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [2:0]  s_axi_ar_bits_size,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [1:0]  s_axi_ar_bits_burst,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_r_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_r_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [3:0]  s_axi_r_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [63:0] s_axi_r_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_r_bits_last,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
                s_axi_aw_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_aw_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [3:0]  s_axi_aw_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [13:0] s_axi_aw_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_aw_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [2:0]  s_axi_aw_bits_size,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [1:0]  s_axi_aw_bits_burst,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_w_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_w_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [63:0] s_axi_w_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_w_bits_strb,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_b_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_b_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [3:0]  s_axi_b_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [1:0]  s_axi_b_bits_resp,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         read_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output        read_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output [10:0] read_req_bits,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output        read_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input         read_resp_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input  [63:0] read_resp_bits,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input         write_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output        write_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [10:0] write_req_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [63:0] write_req_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [7:0]  write_req_bits_strb,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output        write_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  input         write_resp_valid	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
);

  wire        write_idLastJoined_ready;	// src/main/scala/chext/elastic/Arrival.scala:65:28
  wire        _write_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] write_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [8:0]  _write_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
  wire        _read_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] read_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [8:0]  _read_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  wire        _write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [3:0]  _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire [3:0]  _write_fork1_replicate1_sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_fork1_replicate1_sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_addressStrobeGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        _write_addressStrobeGenerator_sink_valid;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire [13:0] _write_addressStrobeGenerator_sink_bits_addr;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire [7:0]  _write_addressStrobeGenerator_sink_bits_strb;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [3:0]  _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_addressGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire [13:0] _read_addressGenerator_sink_bits_addr;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  reg         read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] read_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        read_fork1_replicate1_last =
    read_fork1_replicate1_idx == {7'h0, _read_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:{17,27}
  assign _read_fork1_replicate1_len_T = {1'h0, s_axi_ar_bits_len} + 9'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27
  wire        _read_fork1_replicate1_T =
    s_axi_ar_valid & _read_fork1_eagerFork_result_valid_T
    & _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _read_fork1_replicate1_T_2 = _read_fork1_replicate1_len_T == 9'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  assign read_fork1_replicate1_idx =
    read_fork1_replicate1_generating_ ? read_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _read_fork1_eagerFork_result_valid_T = ~read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 =
    _read_fork1_replicate1_T
    & (read_fork1_replicate1_generating_
         ? read_fork1_replicate1_last
         : ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2)
    | read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 =
    _read_addressGenerator_source_ready | read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire        s_axi_ar_ready_0 =
    read_fork1_eagerFork_s_axi_ar_ready_qual1_0
    & read_fork1_eagerFork_s_axi_ar_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        s_axi_r_valid_0 =
    read_resp_valid & _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        read_resp_ready_0 = s_axi_r_ready & s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  reg         write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] write_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        write_fork1_replicate1_last =
    write_fork1_replicate1_idx == {7'h0, _write_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:17, :89:27
  assign _write_fork1_replicate1_len_T = {1'h0, s_axi_aw_bits_len} + 9'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27, :89:27
  wire        _write_fork1_replicate1_T =
    s_axi_aw_valid & _write_fork1_eagerFork_result_valid_T
    & _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _write_fork1_replicate1_T_2 = _write_fork1_replicate1_len_T == 9'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, :89:27
  assign write_fork1_replicate1_idx =
    write_fork1_replicate1_generating_ ? write_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _write_fork1_eagerFork_result_valid_T = ~write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        write_fork1_eagerFork_s_axi_aw_ready_qual1_0 =
    _write_fork1_replicate1_T
    & (write_fork1_replicate1_generating_
         ? write_fork1_replicate1_last
         : ~(|_write_fork1_replicate1_len_T) | _write_fork1_replicate1_T_2)
    | write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        write_fork1_eagerFork_s_axi_aw_ready_qual1_1 =
    _write_addressStrobeGenerator_source_ready | write_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        s_axi_aw_ready_0 =
    write_fork1_eagerFork_s_axi_aw_ready_qual1_0
    & write_fork1_eagerFork_s_axi_aw_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        write_req_valid_0 =
    _write_addressStrobeGenerator_sink_valid & s_axi_w_valid;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        s_axi_w_ready_0 = write_req_ready & write_req_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  wire        write_idLastJoined_valid =
    _write_fork1_replicate1_sinkBuffer_io_deq_valid & write_resp_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        write_resp_ready_0 = write_idLastJoined_ready & write_idLastJoined_valid;	// src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  assign write_idLastJoined_ready =
    _write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready & write_idLastJoined_valid;	// src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Join.scala:41:55
  always @(posedge clock) begin	// <stdin>:2022:11, :3048:11
    if (reset) begin	// <stdin>:2022:11, :3048:11
      read_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      read_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      write_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    end
    else begin	// <stdin>:2022:11, :3048:11
      if (_read_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (read_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          read_fork1_replicate1_generating_ <=
            ~read_fork1_replicate1_last & read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          read_fork1_replicate1_idx_ <= read_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN =
            ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
          read_fork1_replicate1_generating_ <= ~_GEN | read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            read_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      read_fork1_eagerFork_regs_0 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_fork1_eagerFork_regs_1 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      if (_write_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (write_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          write_fork1_replicate1_generating_ <=
            ~write_fork1_replicate1_last & write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          write_fork1_replicate1_idx_ <= write_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN_0 =
            ~(|_write_fork1_replicate1_len_T) | _write_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
          write_fork1_replicate1_generating_ <=
            ~_GEN_0 | write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN_0)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            write_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      write_fork1_eagerFork_regs_0 <=
        write_fork1_eagerFork_s_axi_aw_ready_qual1_0 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_fork1_eagerFork_regs_1 <=
        write_fork1_eagerFork_s_axi_aw_ready_qual1_1 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        end	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_generating_ = _RANDOM[1'h0][0];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_idx_ = _RANDOM[1'h0][16:1];	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_0 = _RANDOM[1'h0][17];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_1 = _RANDOM[1'h0][18];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_replicate1_generating_ = _RANDOM[1'h0][19];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_replicate1_idx_ = {_RANDOM[1'h0][31:20], _RANDOM[1'h1][3:0]};	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_eagerFork_regs_0 = _RANDOM[1'h1][4];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_eagerFork_regs_1 = _RANDOM[1'h1][5];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressGenerator read_addressGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_read_addressGenerator_source_ready),
    .source_valid      (s_axi_ar_valid & ~read_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_ar_bits_addr),
    .source_bits_len   (s_axi_ar_bits_len),
    .source_bits_size  (s_axi_ar_bits_size),
    .source_bits_burst (s_axi_ar_bits_burst),
    .sink_ready        (read_req_ready),
    .sink_valid        (read_req_valid),
    .sink_bits_addr    (_read_addressGenerator_sink_bits_addr),
    .sink_bits_size    (/* unused */)
  );
  Queue4_IdLastBundle read_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_id   (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready     (read_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (s_axi_r_bits_id),
    .io_deq_bits_last (s_axi_r_bits_last)
  );
  Queue2_IdLastBundle read_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_read_fork1_replicate1_T
       & (read_fork1_replicate1_generating_ | (|_read_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
    .io_enq_bits_id   (s_axi_ar_bits_id),
    .io_enq_bits_last (read_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  AddressStrobeGenerator write_addressStrobeGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_write_addressStrobeGenerator_source_ready),
    .source_valid      (s_axi_aw_valid & ~write_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_aw_bits_addr),
    .source_bits_len   (s_axi_aw_bits_len),
    .source_bits_size  (s_axi_aw_bits_size),
    .source_bits_burst (s_axi_aw_bits_burst),
    .sink_ready        (s_axi_w_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .sink_valid        (_write_addressStrobeGenerator_sink_valid),
    .sink_bits_addr    (_write_addressStrobeGenerator_sink_bits_addr),
    .sink_bits_strb    (_write_addressStrobeGenerator_sink_bits_strb)
  );
  Queue4_IdLastBundle write_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_id   (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_last (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready     (write_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_write_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_write_fork1_replicate1_sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_write_fork1_replicate1_sinkBuffer_io_deq_bits_last)
  );
  Queue2_IdLastBundle write_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_write_fork1_replicate1_T
       & (write_fork1_replicate1_generating_ | (|_write_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
    .io_enq_bits_id   (s_axi_aw_bits_id),
    .io_enq_bits_last (write_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_write_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  Queue2_WriteResponseChannel write_arrival1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (write_idLastJoined_ready & _write_fork1_replicate1_sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Arrival.scala:36:25, :65:{28,45}, src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/AxiBridges.scala:130:23
    .io_enq_bits_id   (_write_fork1_replicate1_sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_ready     (s_axi_b_ready),
    .io_deq_valid     (s_axi_b_valid),
    .io_deq_bits_id   (s_axi_b_bits_id),
    .io_deq_bits_resp (s_axi_b_bits_resp)
  );
  assign s_axi_ar_ready = s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_valid = s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_bits_data = read_resp_bits;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_aw_ready = s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_w_ready = s_axi_w_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign read_req_bits = _read_addressGenerator_sink_bits_addr[13:3];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :33:34, :62:24
  assign read_resp_ready = read_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_valid = write_req_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_bits_addr = _write_addressStrobeGenerator_sink_bits_addr[13:3];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :81:40, :111:37
  assign write_req_bits_data = s_axi_w_bits_data;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_bits_strb =
    _write_addressStrobeGenerator_sink_bits_strb & s_axi_w_bits_strb;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :81:40, :113:37
  assign write_resp_ready = write_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
endmodule

// VCS coverage exclude_file
module ram_4x4(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [3:0] R0_data,
  input  [1:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [3:0] W0_data
);

  reg [3:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 4'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_UInt4(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:3318:11, :3429:11
               reset,	// <stdin>:3319:11, :3430:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  wire [3:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire       do_enq = ~(empty & io_deq_ready) & io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:3318:11, :3429:11
    if (reset) begin	// <stdin>:3318:11, :3429:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:3318:11, :3429:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x4 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

// VCS coverage exclude_file
module ram_2x4(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [3:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [3:0] W0_data
);

  reg [3:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 4'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt4(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:3378:11
               reset,	// <stdin>:3379:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:3378:11
    if (reset) begin	// <stdin>:3378:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:3378:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x4 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module IdSerialize(	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  input         clock,	// <stdin>:3489:11
                reset,	// <stdin>:3490:11
  output        s_axi_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input         s_axi_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [3:0]  s_axi_ar_bits_id,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [13:0] s_axi_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [7:0]  s_axi_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [2:0]  s_axi_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [1:0]  s_axi_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input         s_axi_r_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  output        s_axi_r_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  output [3:0]  s_axi_r_bits_id,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  output [63:0] s_axi_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  output        s_axi_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
                s_axi_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input         s_axi_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [3:0]  s_axi_aw_bits_id,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [13:0] s_axi_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [7:0]  s_axi_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [2:0]  s_axi_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [1:0]  s_axi_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  output        s_axi_w_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input         s_axi_w_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [63:0] s_axi_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input  [7:0]  s_axi_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input         s_axi_b_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  output        s_axi_b_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  output [3:0]  s_axi_b_bits_id,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  output [1:0]  s_axi_b_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:36:17
  input         m_axi_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output        m_axi_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [13:0] m_axi_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [7:0]  m_axi_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [2:0]  m_axi_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [1:0]  m_axi_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output        m_axi_r_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  input         m_axi_r_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  input  [63:0] m_axi_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  input         m_axi_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
                m_axi_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output        m_axi_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [13:0] m_axi_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [7:0]  m_axi_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [2:0]  m_axi_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [1:0]  m_axi_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  input         m_axi_w_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output        m_axi_w_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [63:0] m_axi_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output [7:0]  m_axi_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  output        m_axi_b_ready,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  input         m_axi_b_valid,	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
  input  [1:0]  m_axi_b_bits_resp	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:37:17
);

  wire        _read_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] read_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [8:0]  _read_len_T;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:57:27
  wire        _write_idQueue_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:79:25
  wire        _write_idQueue_io_deq_valid;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:79:25
  wire        _read_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [3:0]  _read_sinkBuffered__sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_idQueue_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:42:25
  reg         read_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] read_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        read_last = read_idx == {7'h0, _read_len_T} - 16'h1;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:57:{17,27}, src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9
  assign _read_len_T = {1'h0, s_axi_ar_bits_len} + 9'h1;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, :57:27
  wire        _read_T =
    s_axi_ar_valid & _read_eagerFork_result_valid_T
    & _read_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _read_T_2 = _read_len_T == 9'h1;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:57:27, src/main/scala/chext/elastic/Replicate.scala:50:22
  assign read_idx = read_generating_ ? read_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _read_eagerFork_result_valid_T = ~read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        read_eagerFork_s_axi_ar_ready_qual1_0 =
    _read_T & (read_generating_ ? read_last : ~(|_read_len_T) | _read_T_2)
    | read_eagerFork_regs_0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:57:27, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        read_eagerFork_s_axi_ar_ready_qual1_1 =
    m_axi_ar_ready | read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        s_axi_ar_ready_0 =
    read_eagerFork_s_axi_ar_ready_qual1_0 & read_eagerFork_s_axi_ar_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  reg         write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire        write_eagerFork_s_axi_aw_ready_qual1_0 =
    _write_idQueue_io_enq_ready | write_eagerFork_regs_0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:79:25, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        write_eagerFork_s_axi_aw_ready_qual1_1 =
    m_axi_aw_ready | write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        s_axi_aw_ready_0 =
    write_eagerFork_s_axi_aw_ready_qual1_0 & write_eagerFork_s_axi_aw_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        write_mkJoin_allValid = _write_idQueue_io_deq_valid & m_axi_b_valid;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:79:25, src/main/scala/chext/elastic/Join.scala:41:55
  wire        write_mkJoin_fire = s_axi_b_ready & write_mkJoin_allValid;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  always @(posedge clock) begin	// <stdin>:3489:11
    if (reset) begin	// <stdin>:3489:11
      read_generating_ <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Replicate.scala:20:36
      read_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      read_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25
      read_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25
    end
    else begin	// <stdin>:3489:11
      if (_read_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (read_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          read_generating_ <= ~read_last & read_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          read_idx_ <= read_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN = ~(|_read_len_T) | _read_T_2;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:57:27, src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21
          read_generating_ <= ~_GEN | read_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            read_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      read_eagerFork_regs_0 <=
        read_eagerFork_s_axi_ar_ready_qual1_0 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_eagerFork_regs_1 <=
        read_eagerFork_s_axi_ar_ready_qual1_1 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_0 <=
        write_eagerFork_s_axi_aw_ready_qual1_0 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_1 <=
        write_eagerFork_s_axi_aw_ready_qual1_1 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
        read_generating_ = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Replicate.scala:20:36
        read_idx_ = _RANDOM[/*Zero width*/ 1'b0][16:1];	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29
        read_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][17];	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36
        read_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][18];	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36
        write_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][19];	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36
        write_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][20];	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue4_UInt4 read_idQueue (	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:42:25
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_read_idQueue_io_enq_ready),
    .io_enq_valid (_read_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits  (_read_sinkBuffered__sinkBuffer_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready (s_axi_r_ready & m_axi_r_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_deq_valid (/* unused */),
    .io_deq_bits  (s_axi_r_bits_id)
  );
  Queue2_UInt4 read_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_read_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid (_read_T & (read_generating_ | (|_read_len_T))),	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:57:27, src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}
    .io_enq_bits  (s_axi_ar_bits_id),
    .io_deq_ready (_read_idQueue_io_enq_ready),	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:42:25
    .io_deq_valid (_read_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits  (_read_sinkBuffered__sinkBuffer_io_deq_bits)
  );
  Queue4_UInt4 write_idQueue (	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:79:25
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_write_idQueue_io_enq_ready),
    .io_enq_valid (s_axi_aw_valid & ~write_eagerFork_regs_0),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (s_axi_aw_bits_id),
    .io_deq_ready (write_mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid (_write_idQueue_io_deq_valid),
    .io_deq_bits  (s_axi_b_bits_id)
  );
  assign s_axi_ar_ready = s_axi_ar_ready_0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:87:23
  assign s_axi_r_valid = m_axi_r_valid;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign s_axi_r_bits_data = m_axi_r_bits_data;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign s_axi_r_bits_last = m_axi_r_bits_last;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign s_axi_aw_ready = s_axi_aw_ready_0;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:87:23
  assign s_axi_w_ready = m_axi_w_ready;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign s_axi_b_valid = write_mkJoin_allValid;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Join.scala:41:55
  assign s_axi_b_bits_resp = m_axi_b_bits_resp;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_ar_valid = s_axi_ar_valid & ~read_eagerFork_regs_1;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
  assign m_axi_ar_bits_addr = s_axi_ar_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_ar_bits_len = s_axi_ar_bits_len;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_ar_bits_size = s_axi_ar_bits_size;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_ar_bits_burst = s_axi_ar_bits_burst;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_r_ready = s_axi_r_ready;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_aw_valid = s_axi_aw_valid & ~write_eagerFork_regs_1;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
  assign m_axi_aw_bits_addr = s_axi_aw_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_aw_bits_len = s_axi_aw_bits_len;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_aw_bits_size = s_axi_aw_bits_size;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_aw_bits_burst = s_axi_aw_bits_burst;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_w_valid = s_axi_w_valid;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_w_bits_data = s_axi_w_bits_data;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_w_bits_strb = s_axi_w_bits_strb;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7
  assign m_axi_b_ready = write_mkJoin_fire;	// src/main/scala/chext/amba/axi4/full/components/IdSerialize.scala:33:7, src/main/scala/chext/elastic/Join.scala:42:29
endmodule

module IdSerializeTestTop1_1(	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:13:12
  input         clock,	// <stdin>:3642:11
                reset,	// <stdin>:3643:11
  output        S_AXI_NORMAL_ARREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input         S_AXI_NORMAL_ARVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [3:0]  S_AXI_NORMAL_ARID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [13:0] S_AXI_NORMAL_ARADDR,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [7:0]  S_AXI_NORMAL_ARLEN,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [2:0]  S_AXI_NORMAL_ARSIZE,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [1:0]  S_AXI_NORMAL_ARBURST,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input         S_AXI_NORMAL_ARLOCK,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [3:0]  S_AXI_NORMAL_ARCACHE,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [2:0]  S_AXI_NORMAL_ARPROT,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [3:0]  S_AXI_NORMAL_ARQOS,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
                S_AXI_NORMAL_ARREGION,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input         S_AXI_NORMAL_RREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output        S_AXI_NORMAL_RVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output [3:0]  S_AXI_NORMAL_RID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output [63:0] S_AXI_NORMAL_RDATA,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output [1:0]  S_AXI_NORMAL_RRESP,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output        S_AXI_NORMAL_RLAST,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
                S_AXI_NORMAL_AWREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input         S_AXI_NORMAL_AWVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [3:0]  S_AXI_NORMAL_AWID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [13:0] S_AXI_NORMAL_AWADDR,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [7:0]  S_AXI_NORMAL_AWLEN,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [2:0]  S_AXI_NORMAL_AWSIZE,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [1:0]  S_AXI_NORMAL_AWBURST,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input         S_AXI_NORMAL_AWLOCK,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [3:0]  S_AXI_NORMAL_AWCACHE,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [2:0]  S_AXI_NORMAL_AWPROT,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [3:0]  S_AXI_NORMAL_AWQOS,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
                S_AXI_NORMAL_AWREGION,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output        S_AXI_NORMAL_WREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input         S_AXI_NORMAL_WVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [63:0] S_AXI_NORMAL_WDATA,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input  [7:0]  S_AXI_NORMAL_WSTRB,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  input         S_AXI_NORMAL_WLAST,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
                S_AXI_NORMAL_BREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output        S_AXI_NORMAL_BVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output [3:0]  S_AXI_NORMAL_BID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output [1:0]  S_AXI_NORMAL_BRESP,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:26:24
  output        S_AXI_TEST_ARREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input         S_AXI_TEST_ARVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [3:0]  S_AXI_TEST_ARID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [13:0] S_AXI_TEST_ARADDR,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [7:0]  S_AXI_TEST_ARLEN,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [2:0]  S_AXI_TEST_ARSIZE,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [1:0]  S_AXI_TEST_ARBURST,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input         S_AXI_TEST_ARLOCK,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [3:0]  S_AXI_TEST_ARCACHE,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [2:0]  S_AXI_TEST_ARPROT,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [3:0]  S_AXI_TEST_ARQOS,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
                S_AXI_TEST_ARREGION,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input         S_AXI_TEST_RREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output        S_AXI_TEST_RVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output [3:0]  S_AXI_TEST_RID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output [63:0] S_AXI_TEST_RDATA,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output [1:0]  S_AXI_TEST_RRESP,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output        S_AXI_TEST_RLAST,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
                S_AXI_TEST_AWREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input         S_AXI_TEST_AWVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [3:0]  S_AXI_TEST_AWID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [13:0] S_AXI_TEST_AWADDR,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [7:0]  S_AXI_TEST_AWLEN,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [2:0]  S_AXI_TEST_AWSIZE,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [1:0]  S_AXI_TEST_AWBURST,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input         S_AXI_TEST_AWLOCK,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [3:0]  S_AXI_TEST_AWCACHE,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [2:0]  S_AXI_TEST_AWPROT,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [3:0]  S_AXI_TEST_AWQOS,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
                S_AXI_TEST_AWREGION,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output        S_AXI_TEST_WREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input         S_AXI_TEST_WVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [63:0] S_AXI_TEST_WDATA,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input  [7:0]  S_AXI_TEST_WSTRB,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  input         S_AXI_TEST_WLAST,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
                S_AXI_TEST_BREADY,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output        S_AXI_TEST_BVALID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output [3:0]  S_AXI_TEST_BID,	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
  output [1:0]  S_AXI_TEST_BRESP	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:27:22
);

  wire        _idSerialize_m_axi_ar_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [13:0] _idSerialize_m_axi_ar_bits_addr;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [7:0]  _idSerialize_m_axi_ar_bits_len;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [2:0]  _idSerialize_m_axi_ar_bits_size;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [1:0]  _idSerialize_m_axi_ar_bits_burst;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire        _idSerialize_m_axi_r_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire        _idSerialize_m_axi_aw_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [13:0] _idSerialize_m_axi_aw_bits_addr;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [7:0]  _idSerialize_m_axi_aw_bits_len;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [2:0]  _idSerialize_m_axi_aw_bits_size;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [1:0]  _idSerialize_m_axi_aw_bits_burst;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire        _idSerialize_m_axi_w_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [63:0] _idSerialize_m_axi_w_bits_data;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire [7:0]  _idSerialize_m_axi_w_bits_strb;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire        _idSerialize_m_axi_b_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
  wire        _axiBridge2_s_axi_ar_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_s_axi_r_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire [63:0] _axiBridge2_s_axi_r_bits_data;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_s_axi_r_bits_last;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_s_axi_aw_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_s_axi_w_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_s_axi_b_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire [1:0]  _axiBridge2_s_axi_b_bits_resp;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_read_req_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire [10:0] _axiBridge2_read_req_bits;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_read_resp_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_write_req_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire [10:0] _axiBridge2_write_req_bits_addr;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire [63:0] _axiBridge2_write_req_bits_data;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire [7:0]  _axiBridge2_write_req_bits_strb;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge2_write_resp_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  wire        _axiBridge1_read_req_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
  wire [10:0] _axiBridge1_read_req_bits;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
  wire        _axiBridge1_read_resp_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
  wire        _axiBridge1_write_req_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
  wire [10:0] _axiBridge1_write_req_bits_addr;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
  wire [63:0] _axiBridge1_write_req_bits_data;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
  wire [7:0]  _axiBridge1_write_req_bits_strb;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
  wire        _axiBridge1_write_resp_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
  wire        _mem_read1_req_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire        _mem_read1_resp_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire [63:0] _mem_read1_resp_bits;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire        _mem_read2_req_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire        _mem_read2_resp_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire [63:0] _mem_read2_resp_bits;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire        _mem_write1_req_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire        _mem_write1_resp_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire        _mem_write2_req_ready;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  wire        _mem_write2_resp_valid;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  ChiselTrueDualPortRAM mem (	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .clock                (clock),
    .reset                (reset),
    .read1_req_ready      (_mem_read1_req_ready),
    .read1_req_valid      (_axiBridge1_read_req_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .read1_req_bits       (_axiBridge1_read_req_bits),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .read1_resp_ready     (_axiBridge1_read_resp_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .read1_resp_valid     (_mem_read1_resp_valid),
    .read1_resp_bits      (_mem_read1_resp_bits),
    .read2_req_ready      (_mem_read2_req_ready),
    .read2_req_valid      (_axiBridge2_read_req_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .read2_req_bits       (_axiBridge2_read_req_bits),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .read2_resp_ready     (_axiBridge2_read_resp_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .read2_resp_valid     (_mem_read2_resp_valid),
    .read2_resp_bits      (_mem_read2_resp_bits),
    .write1_req_ready     (_mem_write1_req_ready),
    .write1_req_valid     (_axiBridge1_write_req_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .write1_req_bits_addr (_axiBridge1_write_req_bits_addr),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .write1_req_bits_data (_axiBridge1_write_req_bits_data),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .write1_req_bits_strb (_axiBridge1_write_req_bits_strb),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .write1_resp_ready    (_axiBridge1_write_resp_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .write1_resp_valid    (_mem_write1_resp_valid),
    .write2_req_ready     (_mem_write2_req_ready),
    .write2_req_valid     (_axiBridge2_write_req_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .write2_req_bits_addr (_axiBridge2_write_req_bits_addr),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .write2_req_bits_data (_axiBridge2_write_req_bits_data),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .write2_req_bits_strb (_axiBridge2_write_req_bits_strb),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .write2_resp_ready    (_axiBridge2_write_resp_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .write2_resp_valid    (_mem_write2_resp_valid)
  );
  Axi4FullToReadWriteBridge axiBridge1 (	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:33:34
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (S_AXI_NORMAL_ARREADY),
    .s_axi_ar_valid      (S_AXI_NORMAL_ARVALID),
    .s_axi_ar_bits_id    (S_AXI_NORMAL_ARID),
    .s_axi_ar_bits_addr  (S_AXI_NORMAL_ARADDR),
    .s_axi_ar_bits_len   (S_AXI_NORMAL_ARLEN),
    .s_axi_ar_bits_size  (S_AXI_NORMAL_ARSIZE),
    .s_axi_ar_bits_burst (S_AXI_NORMAL_ARBURST),
    .s_axi_r_ready       (S_AXI_NORMAL_RREADY),
    .s_axi_r_valid       (S_AXI_NORMAL_RVALID),
    .s_axi_r_bits_id     (S_AXI_NORMAL_RID),
    .s_axi_r_bits_data   (S_AXI_NORMAL_RDATA),
    .s_axi_r_bits_last   (S_AXI_NORMAL_RLAST),
    .s_axi_aw_ready      (S_AXI_NORMAL_AWREADY),
    .s_axi_aw_valid      (S_AXI_NORMAL_AWVALID),
    .s_axi_aw_bits_id    (S_AXI_NORMAL_AWID),
    .s_axi_aw_bits_addr  (S_AXI_NORMAL_AWADDR),
    .s_axi_aw_bits_len   (S_AXI_NORMAL_AWLEN),
    .s_axi_aw_bits_size  (S_AXI_NORMAL_AWSIZE),
    .s_axi_aw_bits_burst (S_AXI_NORMAL_AWBURST),
    .s_axi_w_ready       (S_AXI_NORMAL_WREADY),
    .s_axi_w_valid       (S_AXI_NORMAL_WVALID),
    .s_axi_w_bits_data   (S_AXI_NORMAL_WDATA),
    .s_axi_w_bits_strb   (S_AXI_NORMAL_WSTRB),
    .s_axi_b_ready       (S_AXI_NORMAL_BREADY),
    .s_axi_b_valid       (S_AXI_NORMAL_BVALID),
    .s_axi_b_bits_id     (S_AXI_NORMAL_BID),
    .s_axi_b_bits_resp   (S_AXI_NORMAL_BRESP),
    .read_req_ready      (_mem_read1_req_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .read_req_valid      (_axiBridge1_read_req_valid),
    .read_req_bits       (_axiBridge1_read_req_bits),
    .read_resp_ready     (_axiBridge1_read_resp_ready),
    .read_resp_valid     (_mem_read1_resp_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .read_resp_bits      (_mem_read1_resp_bits),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .write_req_ready     (_mem_write1_req_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .write_req_valid     (_axiBridge1_write_req_valid),
    .write_req_bits_addr (_axiBridge1_write_req_bits_addr),
    .write_req_bits_data (_axiBridge1_write_req_bits_data),
    .write_req_bits_strb (_axiBridge1_write_req_bits_strb),
    .write_resp_ready    (_axiBridge1_write_resp_ready),
    .write_resp_valid    (_mem_write1_resp_valid)	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  );
  Axi4FullToReadWriteBridge axiBridge2 (	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (_axiBridge2_s_axi_ar_ready),
    .s_axi_ar_valid      (_idSerialize_m_axi_ar_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_ar_bits_id    (4'h0),	// src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ar_bits_addr  (_idSerialize_m_axi_ar_bits_addr),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_ar_bits_len   (_idSerialize_m_axi_ar_bits_len),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_ar_bits_size  (_idSerialize_m_axi_ar_bits_size),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_ar_bits_burst (_idSerialize_m_axi_ar_bits_burst),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_r_ready       (_idSerialize_m_axi_r_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_r_valid       (_axiBridge2_s_axi_r_valid),
    .s_axi_r_bits_id     (/* unused */),
    .s_axi_r_bits_data   (_axiBridge2_s_axi_r_bits_data),
    .s_axi_r_bits_last   (_axiBridge2_s_axi_r_bits_last),
    .s_axi_aw_ready      (_axiBridge2_s_axi_aw_ready),
    .s_axi_aw_valid      (_idSerialize_m_axi_aw_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_aw_bits_id    (4'h0),	// src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_aw_bits_addr  (_idSerialize_m_axi_aw_bits_addr),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_aw_bits_len   (_idSerialize_m_axi_aw_bits_len),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_aw_bits_size  (_idSerialize_m_axi_aw_bits_size),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_aw_bits_burst (_idSerialize_m_axi_aw_bits_burst),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_w_ready       (_axiBridge2_s_axi_w_ready),
    .s_axi_w_valid       (_idSerialize_m_axi_w_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_w_bits_data   (_idSerialize_m_axi_w_bits_data),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_w_bits_strb   (_idSerialize_m_axi_w_bits_strb),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_b_ready       (_idSerialize_m_axi_b_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .s_axi_b_valid       (_axiBridge2_s_axi_b_valid),
    .s_axi_b_bits_id     (/* unused */),
    .s_axi_b_bits_resp   (_axiBridge2_s_axi_b_bits_resp),
    .read_req_ready      (_mem_read2_req_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .read_req_valid      (_axiBridge2_read_req_valid),
    .read_req_bits       (_axiBridge2_read_req_bits),
    .read_resp_ready     (_axiBridge2_read_resp_ready),
    .read_resp_valid     (_mem_read2_resp_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .read_resp_bits      (_mem_read2_resp_bits),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .write_req_ready     (_mem_write2_req_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
    .write_req_valid     (_axiBridge2_write_req_valid),
    .write_req_bits_addr (_axiBridge2_write_req_bits_addr),
    .write_req_bits_data (_axiBridge2_write_req_bits_data),
    .write_req_bits_strb (_axiBridge2_write_req_bits_strb),
    .write_resp_ready    (_axiBridge2_write_resp_ready),
    .write_resp_valid    (_mem_write2_resp_valid)	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:29:27
  );
  IdSerialize idSerialize (	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:52:35
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (S_AXI_TEST_ARREADY),
    .s_axi_ar_valid      (S_AXI_TEST_ARVALID),
    .s_axi_ar_bits_id    (S_AXI_TEST_ARID),
    .s_axi_ar_bits_addr  (S_AXI_TEST_ARADDR),
    .s_axi_ar_bits_len   (S_AXI_TEST_ARLEN),
    .s_axi_ar_bits_size  (S_AXI_TEST_ARSIZE),
    .s_axi_ar_bits_burst (S_AXI_TEST_ARBURST),
    .s_axi_r_ready       (S_AXI_TEST_RREADY),
    .s_axi_r_valid       (S_AXI_TEST_RVALID),
    .s_axi_r_bits_id     (S_AXI_TEST_RID),
    .s_axi_r_bits_data   (S_AXI_TEST_RDATA),
    .s_axi_r_bits_last   (S_AXI_TEST_RLAST),
    .s_axi_aw_ready      (S_AXI_TEST_AWREADY),
    .s_axi_aw_valid      (S_AXI_TEST_AWVALID),
    .s_axi_aw_bits_id    (S_AXI_TEST_AWID),
    .s_axi_aw_bits_addr  (S_AXI_TEST_AWADDR),
    .s_axi_aw_bits_len   (S_AXI_TEST_AWLEN),
    .s_axi_aw_bits_size  (S_AXI_TEST_AWSIZE),
    .s_axi_aw_bits_burst (S_AXI_TEST_AWBURST),
    .s_axi_w_ready       (S_AXI_TEST_WREADY),
    .s_axi_w_valid       (S_AXI_TEST_WVALID),
    .s_axi_w_bits_data   (S_AXI_TEST_WDATA),
    .s_axi_w_bits_strb   (S_AXI_TEST_WSTRB),
    .s_axi_b_ready       (S_AXI_TEST_BREADY),
    .s_axi_b_valid       (S_AXI_TEST_BVALID),
    .s_axi_b_bits_id     (S_AXI_TEST_BID),
    .s_axi_b_bits_resp   (S_AXI_TEST_BRESP),
    .m_axi_ar_ready      (_axiBridge2_s_axi_ar_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .m_axi_ar_valid      (_idSerialize_m_axi_ar_valid),
    .m_axi_ar_bits_addr  (_idSerialize_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len   (_idSerialize_m_axi_ar_bits_len),
    .m_axi_ar_bits_size  (_idSerialize_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst (_idSerialize_m_axi_ar_bits_burst),
    .m_axi_r_ready       (_idSerialize_m_axi_r_ready),
    .m_axi_r_valid       (_axiBridge2_s_axi_r_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .m_axi_r_bits_data   (_axiBridge2_s_axi_r_bits_data),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .m_axi_r_bits_last   (_axiBridge2_s_axi_r_bits_last),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .m_axi_aw_ready      (_axiBridge2_s_axi_aw_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .m_axi_aw_valid      (_idSerialize_m_axi_aw_valid),
    .m_axi_aw_bits_addr  (_idSerialize_m_axi_aw_bits_addr),
    .m_axi_aw_bits_len   (_idSerialize_m_axi_aw_bits_len),
    .m_axi_aw_bits_size  (_idSerialize_m_axi_aw_bits_size),
    .m_axi_aw_bits_burst (_idSerialize_m_axi_aw_bits_burst),
    .m_axi_w_ready       (_axiBridge2_s_axi_w_ready),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .m_axi_w_valid       (_idSerialize_m_axi_w_valid),
    .m_axi_w_bits_data   (_idSerialize_m_axi_w_bits_data),
    .m_axi_w_bits_strb   (_idSerialize_m_axi_w_bits_strb),
    .m_axi_b_ready       (_idSerialize_m_axi_b_ready),
    .m_axi_b_valid       (_axiBridge2_s_axi_b_valid),	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
    .m_axi_b_bits_resp   (_axiBridge2_s_axi_b_bits_resp)	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:43:34
  );
  assign S_AXI_NORMAL_RRESP = 2'h0;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:13:12, :33:34, :43:34, :52:35
  assign S_AXI_TEST_RRESP = 2'h0;	// src/test/scala/chext/amba/axi4/full/components/IdSerialize.tb.scala:13:12, :33:34, :43:34, :52:35
endmodule

