// Generated by CIRCT firtool-1.128.0
module AXI4LiteWriteBridge(	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7
  input         clock,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7
                reset,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7
  output        io_req_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  input         io_req_valid,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  input  [31:0] io_req_bits_addr,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
                io_req_bits_wdata,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  input  [3:0]  io_req_bits_wstrb,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  input         io_resp_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  output        io_resp_valid,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  input         io_axi_aw_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  output        io_axi_aw_valid,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  output [31:0] io_axi_aw_bits_addr,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  input         io_axi_w_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  output        io_axi_w_valid,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  output [31:0] io_axi_w_bits_data,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  output [3:0]  io_axi_w_bits_strb,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  output        io_axi_b_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
  input         io_axi_b_valid	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:64:14
);

  reg  [1:0]  state;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22
  reg  [31:0] reqReg_addr;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:73:19
  reg  [31:0] reqReg_wdata;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:73:19
  reg  [3:0]  reqReg_wstrb;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:73:19
  reg         awSent;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:74:23
  reg         wSent;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:75:23
  wire        io_req_ready_0 = state == 2'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22, :89:17
  wire        _GEN = state == 2'h1;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22, :89:17
  wire        io_axi_aw_valid_0 = ~io_req_ready_0 & _GEN & ~awSent;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:74:23, :81:23, :89:17, :99:{12,21}
  wire        io_axi_w_valid_0 = ~io_req_ready_0 & _GEN & ~wSent;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:75:23, :81:23, :84:23, :89:17, :102:{12,20}
  wire        _GEN_0 = state == 2'h2;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22, :89:17
  wire        _GEN_1 = io_req_ready_0 | _GEN;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:87:23, :89:17
  wire        io_axi_b_ready_0 = ~_GEN_1 & _GEN_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:87:23, :89:17
  wire        _GEN_2 = io_axi_b_ready_0 & io_axi_b_valid;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:87:23, :89:17
  always @(posedge clock) begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7
    automatic logic _GEN_3;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    _GEN_3 = io_req_ready_0 & io_req_valid;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:89:17
    if (reset) begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7
      state <= 2'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22
      awSent <= 1'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:74:23
      wSent <= 1'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:75:23
    end
    else begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7
      automatic logic _GEN_4;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      automatic logic _GEN_5;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      _GEN_4 = io_axi_aw_ready & io_axi_aw_valid_0;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:81:23, :89:17, :99:21
      _GEN_5 = io_axi_w_ready & io_axi_w_valid_0;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:84:23, :89:17, :102:20
      if (io_req_ready_0) begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:89:17
        if (_GEN_3)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
          state <= 2'h1;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22
      end
      else if (_GEN) begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:89:17
        if ((awSent | _GEN_4) & (wSent | _GEN_5))	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:74:23, :75:23, :105:{20,39,49}
          state <= 2'h2;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22
      end
      else if (_GEN_0 & _GEN_2 & io_resp_ready)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22, :89:17, :111:27, :114:{29,37}
        state <= 2'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:72:22
      awSent <= io_req_ready_0 ? ~_GEN_3 & awSent : _GEN & _GEN_4 | awSent;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:74:23, :89:17, :92:25, :94:16, :100:{28,37}
      wSent <= io_req_ready_0 ? ~_GEN_3 & wSent : _GEN & _GEN_5 | wSent;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:74:23, :75:23, :89:17, :92:25, :94:{16,34}, :103:{27,35}
    end
    if (_GEN_3) begin	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      reqReg_addr <= io_req_bits_addr;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:73:19
      reqReg_wdata <= io_req_bits_wdata;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:73:19
      reqReg_wstrb <= io_req_bits_wstrb;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:73:19
    end
  end // always @(posedge)
  assign io_req_ready = io_req_ready_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7, :89:17
  assign io_resp_valid = ~_GEN_1 & _GEN_0 & _GEN_2;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7, :79:23, :87:23, :89:17, :111:27
  assign io_axi_aw_valid = io_axi_aw_valid_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7, :81:23, :89:17, :99:21
  assign io_axi_aw_bits_addr = reqReg_addr;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7, :73:19
  assign io_axi_w_valid = io_axi_w_valid_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7, :84:23, :89:17, :102:20
  assign io_axi_w_bits_data = reqReg_wdata;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7, :73:19
  assign io_axi_w_bits_strb = reqReg_wstrb;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7, :73:19
  assign io_axi_b_ready = io_axi_b_ready_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:63:7, :87:23, :89:17
endmodule

