INFO-FLOW: Workspace /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1 opened at Wed Jan 27 13:56:40 EST 2021
Execute   set_part xcu250-figd2104-2L-e -tool vivado 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       license_isbetapart xcu250 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 3 -name default 
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute   config_compile 
Execute   config_export -format ip_catalog -rtl verilog -vivado_phys_opt place -vivado_report_level 0 
Execute   config_rtl -encoding onehot -reset all -reset_level low 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file gpio.cpp; skipping it.
INFO-FLOW: Linking Debug ...
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Command     elaborate done; error code: 2; 
Command   csynth_design done; error code: 2; 
Command ap_source done; error code: 1; 0.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1 opened at Wed Jan 27 13:58:12 EST 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -reset=all 
Execute     config_rtl -reset_level=low 
Command   open_solution done; 0.24 sec.
Execute   set_part xcu250-figd2104-2L-e -tool vivado 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       license_isbetapart xcu250 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 3 -name default 
Execute   config_compile 
Execute   config_export -format ip_catalog -rtl verilog -vivado_phys_opt place -vivado_report_level 0 
Execute   config_rtl -encoding onehot -reset all -reset_level low 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file gpio.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'AXI_GPIO.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling AXI_GPIO.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted AXI_GPIO.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "AXI_GPIO.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp" 
INFO-FLOW: exec /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E AXI_GPIO.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot -I /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp
Command       clang done; 0.96 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.44 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp"  -o "/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot -I /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/useless.bc
Command       clang done; 1.22 sec.
INFO-FLOW: Done: GCC PP time: 2.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp std=gnu++98 -directive=/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.39 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp std=gnu++98 -directive=/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.39 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/xilinx-dataflow-lawyer.AXI_GPIO.pp.0.cpp.diag.yml /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/xilinx-dataflow-lawyer.AXI_GPIO.pp.0.cpp.out.log 2> /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/xilinx-dataflow-lawyer.AXI_GPIO.pp.0.cpp.err.log 
Command       ap_eval done; 0.38 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/tidy-3.1.AXI_GPIO.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/tidy-3.1.AXI_GPIO.pp.0.cpp.out.log 2> /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/tidy-3.1.AXI_GPIO.pp.0.cpp.err.log 
Command         ap_eval done; 0.51 sec.
Execute         ap_eval exec -ignorestderr /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/xilinx-legacy-rewriter.AXI_GPIO.pp.0.cpp.out.log 2> /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/xilinx-legacy-rewriter.AXI_GPIO.pp.0.cpp.err.log 
Command         ap_eval done; 0.5 sec.
Command       tidy_31 done; 1.01 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.8 seconds per iteration
INFO-FLOW: Pragma Handling...
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_0_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_1_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_2_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_3_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_4_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_5_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_6_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_7_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_8_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_9_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_10_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_11_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_12_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_13_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_14_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_15_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_16_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_17_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_18_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_19_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_20_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_21_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_22_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_23_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_24_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_25_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_26_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_27_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_28_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_29_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_30_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_31_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_32_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_33_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_34_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_35_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_36_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_37_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_38_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_39_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_40_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_41_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_42_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_43_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_44_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_45_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_46_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_47_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_48_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_49_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_50_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_51_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_52_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_53_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_54_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_55_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_56_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_57_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_58_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_59_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_60_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_61_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_62_axi' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&input_63_axi' is deprecated. Please use the interface directive to specify the AXI interface.
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.58 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.bc" 
INFO-FLOW: exec /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot -I /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.bc
Command       clang done; 1.23 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/AXI_GPIO.g.bc -hls-opt -except-internalize gpio -L/work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.49 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 430.094 ; gain = 0.000 ; free physical = 3219 ; free virtual = 40870
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 430.094 ; gain = 0.000 ; free physical = 3219 ; free virtual = 40870
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.pp.bc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/work/mewais/programs/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.49 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top gpio -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g.0.bc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 430.094 ; gain = 0.000 ; free physical = 3218 ; free virtual = 40869
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g.1.bc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.25 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g.2.prechk.bc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 430.094 ; gain = 0.000 ; free physical = 3216 ; free virtual = 40867
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.g.1.bc to /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.o.1.bc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'gpio', detected/extracted 1 process function(s): 
	 'Block__proc'.
Command         transform done; 0.8 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.o.1.tmp.bc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 546.520 ; gain = 116.426 ; free physical = 3193 ; free virtual = 40845
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.o.2.bc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.92 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 546.520 ; gain = 116.426 ; free physical = 3189 ; free virtual = 40841
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.97 sec.
Command     elaborate done; 10.3 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'gpio' ...
Execute       ap_set_top_model gpio 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
Execute       get_model_list gpio -filter all-wo-channel -topdown 
Execute       preproc_iomode -model gpio 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list gpio -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc gpio
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : gpio ...
Execute       set_default_model gpio 
Execute       apply_spec_resource_limit gpio 
INFO-FLOW: Model list for preprocess: Block__proc gpio
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: gpio ...
Execute       set_default_model gpio 
Execute       cdfg_preprocess -model gpio 
Execute       rtl_gen_preprocess gpio 
INFO-FLOW: Model list for synthesis: Block__proc gpio
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.88 seconds; current allocated memory: 82.537 MB.
Execute       report -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 83.394 MB.
Execute       report -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gpio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gpio 
Execute       schedule -model gpio 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 84.012 MB.
Execute       report -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.verbose.sched.rpt -verbose -f 
Execute       db_write -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.sched.adb -f 
INFO-FLOW: Finish scheduling gpio.
Execute       set_default_model gpio 
Execute       bind -model gpio 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=gpio
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 85.662 MB.
Execute       report -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.verbose.bind.rpt -verbose -f 
Execute       db_write -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.bind.adb -f 
INFO-FLOW: Finish binding gpio.
Execute       get_model_list gpio -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess gpio 
INFO-FLOW: Model list for RTL generation: Block__proc gpio
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 86.394 MB.
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/systemc/Block_proc -synmodules Block__proc gpio 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/verilog/Block_proc 
Execute       gen_tb_info Block__proc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc -p /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db 
Execute       report -model Block__proc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/report/Block_proc_csynth.rpt -f 
Execute       report -model Block__proc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/report/Block_proc_csynth.xml -f -x 
Execute       report -model Block__proc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.verbose.rpt -verbose -f 
Execute       db_write -model Block__proc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gpio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model gpio -vendor xilinx -mg_file /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_0_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_0_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_0_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_1_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_1_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_1_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_2_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_2_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_2_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_3_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_3_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_3_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_4_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_4_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_4_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_5_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_5_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_5_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_6_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_6_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_6_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_7_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_7_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_7_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_8_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_8_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_8_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_9_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_9_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_9_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_10_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_10_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_10_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_11_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_11_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_11_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_12_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_12_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_12_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_13_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_13_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_13_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_14_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_14_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_14_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_15_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_15_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_15_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_16_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_16_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_16_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_17_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_17_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_17_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_18_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_18_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_18_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_19_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_19_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_19_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_20_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_20_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_20_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_21_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_21_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_21_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_22_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_22_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_22_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_23_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_23_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_23_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_24_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_24_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_24_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_25_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_25_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_25_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_26_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_26_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_26_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_27_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_27_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_27_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_28_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_28_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_28_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_29_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_29_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_29_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_30_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_30_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_30_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_31_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_31_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_31_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_32_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_32_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_32_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_33_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_33_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_33_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_34_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_34_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_34_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_35_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_35_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_35_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_36_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_36_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_36_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_37_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_37_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_37_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_38_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_38_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_38_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_39_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_39_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_39_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_40_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_40_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_40_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_41_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_41_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_41_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_42_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_42_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_42_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_43_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_43_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_43_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_44_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_44_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_44_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_45_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_45_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_45_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_46_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_46_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_46_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_47_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_47_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_47_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_48_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_48_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_48_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_49_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_49_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_49_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_50_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_50_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_50_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_51_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_51_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_51_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_52_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_52_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_52_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_53_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_53_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_53_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_54_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_54_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_54_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_55_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_55_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_55_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_56_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_56_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_56_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_57_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_57_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_57_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_58_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_58_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_58_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_59_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_59_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_59_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_60_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_60_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_60_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_61_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_61_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_61_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_62_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_62_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_62_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_63_axi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gpio/input_63_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'input_63_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'gpio' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gpio'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 90.292 MB.
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.rtl_wrap.cfg.tcl 
Execute       gen_rtl gpio -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/systemc/gpio -synmodules Block__proc gpio 
Execute       gen_rtl gpio -istop -style xilinx -f -lang vhdl -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/vhdl/gpio 
Execute       gen_rtl gpio -istop -style xilinx -f -lang vlog -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/verilog/gpio 
Execute       export_constraint_db -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.constraint.tcl -f -tool general 
Execute       report -model gpio -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.design.xml -verbose -f -dv 
Execute       report -model gpio -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info gpio -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio -p /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db 
Execute       report -model gpio -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/report/gpio_csynth.rpt -f 
Execute       report -model gpio -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/syn/report/gpio_csynth.xml -f -x 
Execute       report -model gpio -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.verbose.rpt -verbose -f 
Execute       db_write -model gpio -o /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.adb -f 
Execute       sc_get_clocks gpio 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain gpio 
INFO-FLOW: Model list for RTL component generation: Block__proc gpio
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [gpio] ... 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model gpio
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Block_proc gpio
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model gpio
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=gpio xml_exists=0
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.rtl_wrap.cfg.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.rtl_wrap.cfg.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.rtl_wrap.cfg.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/impl/.pcores/verilog/BUS_A.slave.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.constraint.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
INFO-FLOW: DBG:CMD:       PcoreAdapters type=axi4lite S_AXI_BUS_A
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=true #gSsdmPorts=256
INFO-FLOW: DBG:CMD:       copy-pcore-adaptors
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=128
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=true generate_bd_files=1 #modelList=2 #gSsdmPorts=256
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.constraint.tcl 
Execute       sc_get_clocks gpio 
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/kernel.internal.xml
Execute       source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 546.520 ; gain = 116.426 ; free physical = 3159 ; free virtual = 40818
INFO: [SYSC 207-301] Generating SystemC RTL for gpio.
INFO: [VHDL 208-304] Generating VHDL RTL for gpio.
INFO: [VLOG 209-307] Generating Verilog RTL for gpio.
Command     autosyn done; 1.64 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 11.95 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.compgen.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/impl/.pcores/verilog/BUS_A.slave.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.constraint.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
INFO-FLOW: DBG:CMD:       PcoreAdapters type=axi4lite S_AXI_BUS_A
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=true #gSsdmPorts=256
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=gpio
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.rtl_wrap.cfg.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.rtl_wrap.cfg.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.rtl_wrap.cfg.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
INFO-FLOW: DBG:CMD:       generate_ip_ooc_xdc
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_pcore_ip_script
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.constraint.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.constraint.tcl 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/gpio.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/.autopilot/db/global.setting.tcl 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /work/mewais/programs/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /work/mewais/projects/FPGA-Shell/Hardware/IPs/AXI-GPIO/gpio/solution1/impl/ip/pack.sh
Command   export_design done; 9.89 sec.
Execute   cleanup_all 
