// Seed: 2799730503
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    output tri  id_2,
    input  wire id_3,
    input  tri0 id_4
);
  wire id_6;
  supply1 id_7;
  assign id_2 = id_7;
  localparam id_8 = -1;
  assign id_7 = 1'b0;
  wire id_9;
  if (1) begin : LABEL_0
    assign id_7 = 1'h0;
    assign id_9 = id_9;
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd80,
    parameter id_10 = 32'd2,
    parameter id_13 = 32'd12,
    parameter id_22 = 32'd32,
    parameter id_25 = 32'd52,
    parameter id_8  = 32'd57
) (
    input wire id_0,
    output wire _id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4
);
  logic [-1 : id_1] id_6;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  logic [7:0][-1 'b0 : -1]
      id_7,
      _id_8,
      id_9,
      _id_10,
      id_11,
      id_12,
      _id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      _id_22[1 : -1 'b0 + ""],
      id_23,
      id_24,
      _id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43;
  wire id_44;
  wire id_45;
  ;
  wire id_46;
  assign id_17[id_10?id_25 : id_13] = -1'b0;
  wire  id_47;
  logic id_48;
  assign id_17[id_8] = 1;
  wire id_49;
endmodule
