library verilog;
use verilog.vl_types.all;
entity FM_top is
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        audio_bclk      : in     vl_logic;
        audio_lrc       : in     vl_logic;
        audio_adcdat    : in     vl_logic;
        scl             : out    vl_logic;
        audio_mclk      : out    vl_logic;
        FM_Mod_data     : out    vl_logic_vector(15 downto 0);
        sda             : inout  vl_logic
    );
end FM_top;
