Warning (10268): Verilog HDL information at MEF.sv(22): always construct contains both blocking and non-blocking assignments File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 22
