============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Feb 23 2026  01:41:08 pm
  Module:                 async_fifo
  Operating conditions:   ssg0p81v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (684 ps) Late External Delay Assertion at pin p_write_full
           View: analysis_view_0p81v_125c_capwst_slowest
          Group: write_clk
     Startpoint: (R) sync_read_to_write/r_ff2_reg[4]/CP
          Clock: (R) write_clk
       Endpoint: (R) p_write_full
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     684                  

Exceptions/Constraints:
  output_delay             1000            constraints.sdc_line_32 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  sync_read_to_write/r_ff2_reg[4]/CP -       -      R     (arrival)            50    -     0     0       0    (-,-) 
  sync_read_to_write/r_ff2_reg[4]/Q  -       CP->Q  R     DFCNQD1BWP30P140      1  1.4    15    55      55    (-,-) 
  g8803__5122/ZN                     -       A2->ZN R     XNR2UD1BWP30P140      2  3.3    64    51     106    (-,-) 
  g8791__5107/ZN                     -       A1->ZN R     XNR2UD1BWP30P140      4  4.5    80    51     157    (-,-) 
  g8789/ZN                           -       I->ZN  F     CKND1BWP30P140        2  2.6    35    27     184    (-,-) 
  g8785__1666/ZN                     -       A1->ZN F     XNR2UD1BWP30P140      1  1.2    37    29     213    (-,-) 
  g8782__9945/ZN                     -       A2->ZN R     NR4D0BWP30P140        1  1.3    43    39     252    (-,-) 
  g8781__9315/Z                      -       C->Z   R     OA211D1BWP30P140      2  5.6    38    63     315    (-,-) 
  p_write_full                       <<<     -      R     (port)                -    -     -     0     316    (-,-) 
#-------------------------------------------------------------------------------------------------------------------


