<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4017' type='llvm::SDValue llvm::TargetLowering::expandUnalignedStore(llvm::StoreSDNode * ST, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4015'>/// Expands an unaligned store to 2 half-size stores for integer values, and
  /// possibly more for vectors.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='503' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize16LegalizeStoreOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='613' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize16LegalizeStoreOpsEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='5468' ll='5625' type='llvm::SDValue llvm::TargetLowering::expandUnalignedStore(llvm::StoreSDNode * ST, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3029' u='c' c='_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1269' u='c' c='_ZNK4llvm18R600TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7243' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2607' u='c' c='_ZNK4llvm21HexagonTargetLowering10LowerStoreENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2278' u='c' c='_ZNK4llvm19NVPTXTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
