<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../Milestone6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux2in16b_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1447204652" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1447204652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447218580" xil_pn:in_ck="-5154487818597156073" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447218580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALU.v"/>
      <outfile xil_pn:name="../ALU_Control.v"/>
      <outfile xil_pn:name="../Control.v"/>
      <outfile xil_pn:name="../DataReg16b.v"/>
      <outfile xil_pn:name="../InstructionRegister.v"/>
      <outfile xil_pn:name="../Memory.v"/>
      <outfile xil_pn:name="../Mux2in16b.v"/>
      <outfile xil_pn:name="../Mux3in16b.v"/>
      <outfile xil_pn:name="../Mux3in3b.v"/>
      <outfile xil_pn:name="../Mux4in16b.v"/>
      <outfile xil_pn:name="../OutputRegister.v"/>
      <outfile xil_pn:name="../PC.v"/>
      <outfile xil_pn:name="../RegisterFile.v"/>
      <outfile xil_pn:name="../SignExtender12to16.v"/>
      <outfile xil_pn:name="../SignExtender6to16.v"/>
      <outfile xil_pn:name="../TopLevel.v"/>
      <outfile xil_pn:name="../test_2Mux.v"/>
      <outfile xil_pn:name="../test_3Mux.v"/>
      <outfile xil_pn:name="../test_4Mux.v"/>
      <outfile xil_pn:name="../test_ALU.v"/>
      <outfile xil_pn:name="../test_ALUControl.v"/>
      <outfile xil_pn:name="../test_Control.v"/>
      <outfile xil_pn:name="../test_DataReg.v"/>
      <outfile xil_pn:name="../test_IR.v"/>
      <outfile xil_pn:name="../test_Memory.v"/>
      <outfile xil_pn:name="../test_PC.v"/>
      <outfile xil_pn:name="../test_RegisterFile.v"/>
      <outfile xil_pn:name="../test_SE12to16.v"/>
      <outfile xil_pn:name="../test_SE6to16.v"/>
      <outfile xil_pn:name="../top_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1447209065" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6829138601168577086" xil_pn:start_ts="1447209065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447209065" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3628028184018862020" xil_pn:start_ts="1447209065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447204652" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2650407221878618321" xil_pn:start_ts="1447204652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447218580" xil_pn:in_ck="-5154487818597156073" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447218580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALU.v"/>
      <outfile xil_pn:name="../ALU_Control.v"/>
      <outfile xil_pn:name="../Control.v"/>
      <outfile xil_pn:name="../DataReg16b.v"/>
      <outfile xil_pn:name="../InstructionRegister.v"/>
      <outfile xil_pn:name="../Memory.v"/>
      <outfile xil_pn:name="../Mux2in16b.v"/>
      <outfile xil_pn:name="../Mux3in16b.v"/>
      <outfile xil_pn:name="../Mux3in3b.v"/>
      <outfile xil_pn:name="../Mux4in16b.v"/>
      <outfile xil_pn:name="../OutputRegister.v"/>
      <outfile xil_pn:name="../PC.v"/>
      <outfile xil_pn:name="../RegisterFile.v"/>
      <outfile xil_pn:name="../SignExtender12to16.v"/>
      <outfile xil_pn:name="../SignExtender6to16.v"/>
      <outfile xil_pn:name="../TopLevel.v"/>
      <outfile xil_pn:name="../test_2Mux.v"/>
      <outfile xil_pn:name="../test_3Mux.v"/>
      <outfile xil_pn:name="../test_4Mux.v"/>
      <outfile xil_pn:name="../test_ALU.v"/>
      <outfile xil_pn:name="../test_ALUControl.v"/>
      <outfile xil_pn:name="../test_Control.v"/>
      <outfile xil_pn:name="../test_DataReg.v"/>
      <outfile xil_pn:name="../test_IR.v"/>
      <outfile xil_pn:name="../test_Memory.v"/>
      <outfile xil_pn:name="../test_PC.v"/>
      <outfile xil_pn:name="../test_RegisterFile.v"/>
      <outfile xil_pn:name="../test_SE12to16.v"/>
      <outfile xil_pn:name="../test_SE6to16.v"/>
      <outfile xil_pn:name="../top_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1447218582" xil_pn:in_ck="-5154487818597156073" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1257349780811031732" xil_pn:start_ts="1447218580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_test_beh.prj"/>
      <outfile xil_pn:name="top_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447218582" xil_pn:in_ck="-8451651008655252909" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2920807166448875103" xil_pn:start_ts="1447218582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
