# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../THINGS/Lab4_Team3_Content_Addressable_Memory.v" \
"../../../../Problem_1.srcs/sources_1/new/Lab4_Team3_Content_Addressable_Memory_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
