Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Dec 12 23:57:19 2017
| Host         : DESKTOP-CDNGG3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4423 register/latch pins with no clock driven by root clock pin: clock/cnt_reg[8]/Q (HIGH)

 There are 4423 register/latch pins with no clock driven by root clock pin: clock/div_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37967 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.192        0.000                      0                   51        0.198        0.000                      0                   51        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {5.000 10.000}     10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.192        0.000                      0                   51        0.198        0.000                      0                   51        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.803ns  (logic 2.148ns (76.629%)  route 0.655ns (23.371%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 19.866 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  display/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.524    display/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  display/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.638    display/cnt_reg[24]_i_1__1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  display/cnt_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    12.972    display/cnt_reg[28]_i_1__1_n_6
    SLICE_X65Y68         FDRE                                         r  display/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.499    19.866    display/CLK
    SLICE_X65Y68         FDRE                                         r  display/cnt_reg[29]/C
                         clock pessimism              0.271    20.137    
                         clock uncertainty           -0.035    20.102    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    20.164    display/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.782ns  (logic 2.127ns (76.453%)  route 0.655ns (23.547%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 19.866 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  display/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.524    display/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  display/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.638    display/cnt_reg[24]_i_1__1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.951 r  display/cnt_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    12.951    display/cnt_reg[28]_i_1__1_n_4
    SLICE_X65Y68         FDRE                                         r  display/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.499    19.866    display/CLK
    SLICE_X65Y68         FDRE                                         r  display/cnt_reg[31]/C
                         clock pessimism              0.271    20.137    
                         clock uncertainty           -0.035    20.102    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    20.164    display/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.708ns  (logic 2.053ns (75.809%)  route 0.655ns (24.190%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 19.866 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  display/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.524    display/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  display/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.638    display/cnt_reg[24]_i_1__1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.877 r  display/cnt_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    12.877    display/cnt_reg[28]_i_1__1_n_5
    SLICE_X65Y68         FDRE                                         r  display/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.499    19.866    display/CLK
    SLICE_X65Y68         FDRE                                         r  display/cnt_reg[30]/C
                         clock pessimism              0.271    20.137    
                         clock uncertainty           -0.035    20.102    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    20.164    display/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.692ns  (logic 2.037ns (75.666%)  route 0.655ns (24.334%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 19.866 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  display/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.524    display/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  display/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.638    display/cnt_reg[24]_i_1__1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.861 r  display/cnt_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    12.861    display/cnt_reg[28]_i_1__1_n_7
    SLICE_X65Y68         FDRE                                         r  display/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.499    19.866    display/CLK
    SLICE_X65Y68         FDRE                                         r  display/cnt_reg[28]/C
                         clock pessimism              0.271    20.137    
                         clock uncertainty           -0.035    20.102    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    20.164    display/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.689ns  (logic 2.034ns (75.639%)  route 0.655ns (24.361%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 19.868 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  display/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.524    display/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.858 r  display/cnt_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    12.858    display/cnt_reg[24]_i_1__1_n_6
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.501    19.868    display/CLK
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[25]/C
                         clock pessimism              0.271    20.139    
                         clock uncertainty           -0.035    20.104    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)        0.062    20.166    display/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         20.166    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.668ns  (logic 2.013ns (75.447%)  route 0.655ns (24.553%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 19.868 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  display/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.524    display/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.837 r  display/cnt_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    12.837    display/cnt_reg[24]_i_1__1_n_4
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.501    19.868    display/CLK
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[27]/C
                         clock pessimism              0.271    20.139    
                         clock uncertainty           -0.035    20.104    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)        0.062    20.166    display/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         20.166    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.594ns  (logic 1.939ns (74.746%)  route 0.655ns (25.254%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 19.868 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  display/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.524    display/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.763 r  display/cnt_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    12.763    display/cnt_reg[24]_i_1__1_n_5
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.501    19.868    display/CLK
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[26]/C
                         clock pessimism              0.271    20.139    
                         clock uncertainty           -0.035    20.104    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)        0.062    20.166    display/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         20.166    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.578ns  (logic 1.923ns (74.590%)  route 0.655ns (25.410%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 19.868 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  display/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.524    display/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.747 r  display/cnt_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    12.747    display/cnt_reg[24]_i_1__1_n_7
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.501    19.868    display/CLK
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[24]/C
                         clock pessimism              0.271    20.139    
                         clock uncertainty           -0.035    20.104    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)        0.062    20.166    display/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         20.166    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.575ns  (logic 1.920ns (74.560%)  route 0.655ns (25.440%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 19.869 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.744 r  display/cnt_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    12.744    display/cnt_reg[20]_i_1__1_n_6
    SLICE_X65Y66         FDRE                                         r  display/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    19.869    display/CLK
    SLICE_X65Y66         FDRE                                         r  display/cnt_reg[21]/C
                         clock pessimism              0.271    20.140    
                         clock uncertainty           -0.035    20.105    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.062    20.167    display/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@15.000ns - clk rise@5.000ns)
  Data Path Delay:        2.554ns  (logic 1.899ns (74.351%)  route 0.655ns (25.649%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 19.869 - 15.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 10.169 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.623    10.169    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456    10.625 f  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.655    11.280    display/cnt_reg_n_0_[1]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124    11.404 r  display/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    11.404    display/cnt[0]_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.954 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    display/cnt_reg[0]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  display/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    display/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  display/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.182    display/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  display/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.296    display/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  display/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.410    display/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.723 r  display/cnt_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    12.723    display/cnt_reg[20]_i_1__1_n_4
    SLICE_X65Y66         FDRE                                         r  display/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    P17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.276    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    19.869    display/CLK
    SLICE_X65Y66         FDRE                                         r  display/cnt_reg[23]/C
                         clock pessimism              0.271    20.140    
                         clock uncertainty           -0.035    20.105    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.062    20.167    display/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -12.723    
  -------------------------------------------------------------------
                         slack                                  7.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 clock/cnt_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            clock/cnt_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@0.000ns - clk fall@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.194ns (59.669%)  route 0.131ns (40.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.559     1.465    clock/CLK
    SLICE_X28Y36         FDRE                                         r  clock/cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.146     1.611 r  clock/cnt_reg[0]/Q
                         net (fo=7, routed)           0.131     1.742    clock/cnt_reg_n_0_[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.048     1.790 r  clock/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    clock/cnt0[2]
    SLICE_X29Y36         FDRE                                         r  clock/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.979    clock/CLK
    SLICE_X29Y36         FDRE                                         r  clock/cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.501     1.478    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.114     1.592    clock/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 clock/cnt_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            clock/cnt_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@0.000ns - clk fall@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.191ns (59.294%)  route 0.131ns (40.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.559     1.465    clock/CLK
    SLICE_X28Y36         FDRE                                         r  clock/cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.146     1.611 r  clock/cnt_reg[0]/Q
                         net (fo=7, routed)           0.131     1.742    clock/cnt_reg_n_0_[0]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.787 r  clock/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    clock/cnt0[1]
    SLICE_X29Y36         FDRE                                         r  clock/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.979    clock/CLK
    SLICE_X29Y36         FDRE                                         r  clock/cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.501     1.478    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.098     1.576    clock/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clock/cnt_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            clock/cnt_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@0.000ns - clk fall@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.635%)  route 0.156ns (45.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.560     1.466    clock/CLK
    SLICE_X29Y37         FDRE                                         r  clock/cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.146     1.612 r  clock/cnt_reg[7]/Q
                         net (fo=2, routed)           0.156     1.768    clock/cnt_reg_n_0_[7]
    SLICE_X29Y37         LUT4 (Prop_lut4_I2_O)        0.042     1.810 r  clock/cnt[8]_i_2__1/O
                         net (fo=1, routed)           0.000     1.810    clock/cnt0[8]
    SLICE_X29Y37         FDRE                                         r  clock/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.980    clock/CLK
    SLICE_X29Y37         FDRE                                         r  clock/cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.514     1.466    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.114     1.580    clock/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clock/cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            clock/cnt_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@0.000ns - clk fall@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.174%)  route 0.143ns (42.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.559     1.465    clock/CLK
    SLICE_X29Y36         FDRE                                         r  clock/cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.146     1.611 r  clock/cnt_reg[1]/Q
                         net (fo=6, routed)           0.143     1.754    clock/cnt_reg_n_0_[1]
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  clock/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    clock/cnt0[5]
    SLICE_X29Y36         FDRE                                         r  clock/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.979    clock/CLK
    SLICE_X29Y36         FDRE                                         r  clock/cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.514     1.465    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.099     1.564    clock/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock/cnt_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            clock/cnt_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@0.000ns - clk fall@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.560     1.466    clock/CLK
    SLICE_X29Y37         FDRE                                         r  clock/cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.146     1.612 r  clock/cnt_reg[7]/Q
                         net (fo=2, routed)           0.156     1.768    clock/cnt_reg_n_0_[7]
    SLICE_X29Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.813 r  clock/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    clock/cnt0[7]
    SLICE_X29Y37         FDRE                                         r  clock/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        0.000     0.000 f  
    P17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.980    clock/CLK
    SLICE_X29Y37         FDRE                                         r  clock/cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.514     1.466    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.098     1.564    clock/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@5.000ns - clk rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 7.013 - 5.000 ) 
    Source Clock Delay      (SCD):    1.497ns = ( 6.497 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     6.497    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     6.638 r  display/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     6.746    display/cnt_reg_n_0_[3]
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.854 r  display/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.854    display/cnt_reg[0]_i_1_n_4
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     7.013    display/CLK
    SLICE_X65Y61         FDRE                                         r  display/cnt_reg[3]/C
                         clock pessimism             -0.516     6.497    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.105     6.602    display/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.602    
                         arrival time                           6.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@5.000ns - clk rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 6.495 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     6.495    display/CLK
    SLICE_X65Y63         FDRE                                         r  display/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     6.636 r  display/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     6.744    display/cnt_reg_n_0_[11]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.852 r  display/cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     6.852    display/cnt_reg[8]_i_1__1_n_4
    SLICE_X65Y63         FDRE                                         r  display/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     7.010    display/CLK
    SLICE_X65Y63         FDRE                                         r  display/cnt_reg[11]/C
                         clock pessimism             -0.515     6.495    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     6.600    display/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           6.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@5.000ns - clk rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 6.495 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     6.495    display/CLK
    SLICE_X65Y64         FDRE                                         r  display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     6.636 r  display/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     6.744    display/cnt_reg_n_0_[15]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.852 r  display/cnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     6.852    display/cnt_reg[12]_i_1__1_n_4
    SLICE_X65Y64         FDRE                                         r  display/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     7.010    display/CLK
    SLICE_X65Y64         FDRE                                         r  display/cnt_reg[15]/C
                         clock pessimism             -0.515     6.495    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     6.600    display/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           6.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@5.000ns - clk rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.007 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     6.493    display/CLK
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     6.634 r  display/cnt_reg[27]/Q
                         net (fo=1, routed)           0.108     6.742    display/cnt_reg_n_0_[27]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.850 r  display/cnt_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     6.850    display/cnt_reg[24]_i_1__1_n_4
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     7.007    display/CLK
    SLICE_X65Y67         FDRE                                         r  display/cnt_reg[27]/C
                         clock pessimism             -0.514     6.493    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105     6.598    display/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.598    
                         arrival time                           6.850    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            display/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@5.000ns - clk rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 6.495 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     6.495    display/CLK
    SLICE_X65Y65         FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     6.636 r  display/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     6.744    display/cnt_reg_n_0_[19]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.852 r  display/cnt_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     6.852    display/cnt_reg[16]_i_1__1_n_4
    SLICE_X65Y65         FDRE                                         r  display/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     7.009    display/CLK
    SLICE_X65Y65         FDRE                                         r  display/cnt_reg[19]/C
                         clock pessimism             -0.514     6.495    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     6.600    display/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           6.852    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y36   clock/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   clock/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   clock/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   clock/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   clock/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   clock/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37   clock/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37   clock/cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37   clock/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   clock/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   clock/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   clock/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   clock/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   clock/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   clock/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   clock/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   clock/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   display/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   display/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   display/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   display/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   display/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   display/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   display/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   display/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   display/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   display/cnt_reg[21]/C



