#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 29 11:09:29 2023
# Process ID: 15228
# Current directory: C:/Users/pen/Desktop/FPGA/DataPath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12916 C:\Users\pen\Desktop\FPGA\DataPath\DataPath.xpr
# Log file: C:/Users/pen/Desktop/FPGA/DataPath/vivado.log
# Journal file: C:/Users/pen/Desktop/FPGA/DataPath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pen/Desktop/FPGA/DataPath/DataPath.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/PenProgram/Xilinx/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 29 11:10:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 29 14:26:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 29 14:37:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon May 29 14:39:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 29 14:42:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon May 29 14:44:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1080.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1159.855 ; gain = 0.141
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1159.855 ; gain = 0.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.141 ; gain = 419.656
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: DataPath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.926 ; gain = 210.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFU' [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:32]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim/code.dat' is read successfully [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
INFO: [Synth 8-6155] done synthesizing module 'IFU' (1#1) [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:23]
WARNING: [Synth 8-7023] instance 'u1' of module 'IFU' has 5 connections declared, but only 4 given [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:39]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:22]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:30]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-6090] variable 'dmem' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:48]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:49]
INFO: [Synth 8-251] 0 :*xxxxxxxxx <= xxxxxxxx [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:49]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (2#1) [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'dataOut' does not match port width (32) of module 'DataMem' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:47]
INFO: [Synth 8-6157] synthesizing module 'GRF' [C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GRF' (3#1) [C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'rdataOut1' does not match port width (32) of module 'GRF' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'rdataOut2' does not match port width (32) of module 'GRF' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:64]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-251] Overflow occurred during addition [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:48]
INFO: [Synth 8-251] Overflow occurred during addition [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:61]
INFO: [Synth 8-251] Overflow occurred during addition [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:97]
INFO: [Synth 8-251] Overflow occurred during addition [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:110]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'dataOut' does not match port width (32) of module 'ALU' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:67]
WARNING: [Synth 8-3848] Net opIn in module/entity DataPath does not have driver. [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:32]
WARNING: [Synth 8-3848] Net funcIn in module/entity DataPath does not have driver. [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:33]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (5#1) [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:23]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[5]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[4]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[3]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[2]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[1]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[5]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[4]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[3]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[2]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[1]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port branch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2243.496 ; gain = 423.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2266.379 ; gain = 446.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2266.379 ; gain = 446.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2266.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2451.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2479.590 ; gain = 659.469
22 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2479.590 ; gain = 659.469
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 29 15:03:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon May 29 15:05:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3230.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3230.766 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3230.766 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3230.766 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 15:08:50 2023...
