# vsim . 
# Start time: 17:17:40 on Apr 15,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 17:17:41 on Apr 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlib work
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/measure_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:49 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/measure_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity measure_counter
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/measure_counter.vhd(12): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 17:17:49 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/measure_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:06 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/measure_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity measure_counter
# -- Compiling architecture beh of measure_counter
# End time: 17:18:06 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/start_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:09 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/start_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity start_counter
# -- Compiling architecture beh of start_counter
# End time: 17:18:09 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:11 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(24): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 17:18:11 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:21 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(29): (vcom-1294) Declaration with designator "RESET" already exists in this region.
# ** =====> Prior declaration of "reset" is at D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(10).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(35): Expression is not a signal.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(37): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(37): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(108): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 21 is not equal to right length 20).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(123): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1446)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1454)
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(123): ** Error: (vcom-1590) Bad expression in left operand of infix expression '/'.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(123): Cannot resolve expression type of infix expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(123): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(30): Nonresolved signal 'next_state' has multiple sources.
#   Drivers:
#     D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(47):Process sense_fsm
#        Driven at:
#           D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(53)
#     D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(35):Process update_state
#        Driven at:
#           D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(39)
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(138): VHDL Compiler exiting
# End time: 17:18:22 on Apr 15,2024, Elapsed time: 0:00:01
# Errors: 10, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:16 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(29): (vcom-1294) Declaration with designator "RESET" already exists in this region.
# ** =====> Prior declaration of "reset" is at D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(10).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(35): Expression is not a signal.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(37): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(37): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(108): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 21 is not equal to right length 20).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(123): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1446)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1454)
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(123): Cannot resolve expression type of infix expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(123): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(30): Nonresolved signal 'next_state' has multiple sources.
#   Drivers:
#     D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(47):Process sense_fsm
#        Driven at:
#           D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(53)
#     D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(35):Process update_state
#        Driven at:
#           D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(39)
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(138): VHDL Compiler exiting
# End time: 17:19:16 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:10 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(38): Signal "reset" is type ieee.std_logic_1164.STD_LOGIC; expecting type sens_state.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(50): (vcom-1136) Unknown identifier "RESS".
# ** Error (suppressible): D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(107): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 21 is not equal to right length 20).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1446)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1454)
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): Cannot resolve expression type of infix expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(137): VHDL Compiler exiting
# End time: 17:20:10 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:25 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(107): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 21 is not equal to right length 20).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1446)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1454)
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): Cannot resolve expression type of infix expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(137): VHDL Compiler exiting
# End time: 17:20:25 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:43 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(107): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 21 is not equal to right length 20).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): Cannot resolve expression type of infix expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(137): VHDL Compiler exiting
# End time: 17:20:43 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:13 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): Cannot resolve expression type of infix expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(137): VHDL Compiler exiting
# End time: 17:21:13 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:15 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1446)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1454)
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(137): VHDL Compiler exiting
# End time: 17:25:15 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:15 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find ieee.a.
# ** Error (suppressible): D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(8): (vcom-1195) Cannot find expanded name "ieee.a".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(8): near "entity": (vcom-1576) expecting '[' or '.' or '(' or '\''.
# End time: 17:28:15 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:25 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(122): ** Error: (vcom-1583) Illegal type converson from 'Real' to 'ieee.NUMERIC_STD.UNSIGNED' (numeric to array).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(137): VHDL Compiler exiting
# End time: 17:28:25 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:38 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(129): (vcom-1272) Length of expected is 32; length of actual is 42.
# End time: 17:54:38 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:21 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(29): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 17:55:21 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:46 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(72): Signal "new_measure_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(74): Signal "measure_en_s" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(86): (vcom-1136) Unknown identifier "measure_en".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(87): Signal "measure_value_s" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(106): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(106): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(106): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(110): VHDL Compiler exiting
# End time: 17:55:47 on Apr 15,2024, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:55 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(57): near ";": syntax error
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(74): Signal "measure_en_s" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(86): (vcom-1136) Unknown identifier "measure_en".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(110): VHDL Compiler exiting
# End time: 17:56:55 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:04 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(74): Signal "measure_en_s" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(86): (vcom-1136) Unknown identifier "measure_en".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(110): VHDL Compiler exiting
# End time: 17:57:04 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:48 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(86): (vcom-1136) Unknown identifier "measure_en".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(110): VHDL Compiler exiting
# End time: 17:57:48 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:11 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# End time: 17:58:11 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/measure_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:13 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/measure_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity measure_counter
# -- Compiling architecture beh of measure_counter
# End time: 17:58:13 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:15 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(129): (vcom-1272) Length of expected is 32; length of actual is 42.
# End time: 17:58:15 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/start_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:17 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/start_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity start_counter
# -- Compiling architecture beh of start_counter
# End time: 17:58:17 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:18 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# End time: 17:58:18 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.prox_test -t 10ps
# vsim work.prox_test -t 10ps 
# Start time: 17:58:35 on Apr 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.prox_test(test)
# Loading work.prox_sensor(beh)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (21) for port "/prox_test/sensor/distance".
#    Time: 0 ps  Iteration: 0  Instance: /prox_test/sensor File: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 17:58:36 on Apr 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:56 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# ** Error (suppressible): D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(80): (vcom-1272) Length of formal "distance" is 32; length of actual is 21.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(110): VHDL Compiler exiting
# End time: 17:59:56 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:12 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(129): (vcom-1272) Length of expected is 32; length of actual is 42.
# End time: 18:00:12 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:14 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# ** Error (suppressible): D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(80): (vcom-1272) Length of formal "distance" is 32; length of actual is 21.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd(110): VHDL Compiler exiting
# End time: 18:00:14 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:42 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_test
# -- Compiling architecture test of prox_test
# End time: 18:00:43 on Apr 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.prox_test -t 10ps
# vsim work.prox_test -t 10ps 
# Start time: 18:00:50 on Apr 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.prox_test(test)
# Loading work.prox_sensor(beh)
# Loading work.measure_counter(beh)
# Loading work.start_counter(beh)
add wave -position insertpoint sim:/prox_test/sensor/*
add wave -position insertpoint sim:/prox_test/measure/*
add wave -position insertpoint sim:/prox_test/start_count/*
run 170 us
add wave -position insertpoint sim:/prox_test/*
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:55 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(129): (vcom-1272) Length of expected is 32; length of actual is 42.
# End time: 18:04:55 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.prox_test -t 10ps
# End time: 18:05:03 on Apr 15,2024, Elapsed time: 0:04:13
# Errors: 0, Warnings: 1
# vsim work.prox_test -t 10ps 
# Start time: 18:05:03 on Apr 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.prox_test(test)
# Loading work.prox_sensor(beh)
# Loading work.measure_counter(beh)
# Loading work.start_counter(beh)
add wave -position insertpoint sim:/prox_test/sensor/*
add wave -position insertpoint sim:/prox_test/measure/*
add wave -position insertpoint sim:/prox_test/start_count/*
run 170 us
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 42 (41 downto 0).
#    Time: 150002500 ps  Iteration: 2  Process: /prox_test/sensor/sense_fsm File: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Fatal error in Process sense_fsm at D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd line 129
# 
# HDL call sequence:
# Stopped at D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 129 Process sense_fsm
# 
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:55 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd(129): (vcom-1272) Length of expected is 43; length of actual is 42.
# End time: 18:33:55 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:12 on Apr 15,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/Prox_sensor/prox_sensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prox_sensor
# -- Compiling architecture beh of prox_sensor
# End time: 18:34:12 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.prox_test -t 10ps
# End time: 18:34:21 on Apr 15,2024, Elapsed time: 0:29:18
# Errors: 2, Warnings: 1
# vsim work.prox_test -t 10ps 
# Start time: 18:34:21 on Apr 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.prox_test(test)
# Loading work.prox_sensor(beh)
# Loading work.measure_counter(beh)
# Loading work.start_counter(beh)
add wave -position insertpoint sim:/prox_test/sensor/*
add wave -position insertpoint sim:/prox_test/measure/*
add wave -position insertpoint sim:/prox_test/start_count/*
run 170 us
# End time: 18:37:20 on Apr 15,2024, Elapsed time: 0:02:59
# Errors: 0, Warnings: 0
