--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sdram_ov5640_vga.twx sdram_ov5640_vga.ncd -o
sdram_ov5640_vga.twr sdram_ov5640_vga.pcf -ucf sdram_ov5640_vga.ucf

Design file:              sdram_ov5640_vga.ncd
Physical constraint file: sdram_ov5640_vga.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: u_system_ctrl/u_sdram_pll/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP         
"u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13713 paths analyzed, 2670 endpoints analyzed, 15 failing endpoints
 15 timing errors detected. (15 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  81.090ns.
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (SLICE_X11Y13.A5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_9 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.385ns
  Data Path Delay:      1.915ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.698ns (1.777 - 2.475)
  Source Clock:         clk_vga rising at 184.615ns
  Destination Clock:    clk_ref falling at 185.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_9 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcko                  0.476   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<3>
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_9
    SLICE_X11Y13.B3      net (fanout=4)        0.577   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<9>
    SLICE_X11Y13.B       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0
    SLICE_X11Y13.A5      net (fanout=1)        0.230   N52
    SLICE_X11Y13.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (1.108ns logic, 0.807ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.385ns
  Data Path Delay:      1.905ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.698ns (1.777 - 2.475)
  Source Clock:         clk_vga rising at 184.615ns
  Destination Clock:    clk_ref falling at 185.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcko                  0.476   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<3>
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3
    SLICE_X11Y13.B2      net (fanout=5)        0.567   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<3>
    SLICE_X11Y13.B       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0
    SLICE_X11Y13.A5      net (fanout=1)        0.230   N52
    SLICE_X11Y13.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.108ns logic, 0.797ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.385ns
  Data Path Delay:      1.780ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.696ns (1.777 - 2.473)
  Source Clock:         clk_vga rising at 184.615ns
  Destination Clock:    clk_ref falling at 185.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.BQ      Tcko                  0.476   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<7>
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5
    SLICE_X11Y13.B5      net (fanout=5)        0.442   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<5>
    SLICE_X11Y13.B       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0
    SLICE_X11Y13.A5      net (fanout=1)        0.230   N52
    SLICE_X11Y13.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (1.108ns logic, 0.672ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (SLICE_X11Y13.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.385ns
  Data Path Delay:      1.879ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.696ns (1.777 - 2.473)
  Source Clock:         clk_vga rising at 184.615ns
  Destination Clock:    clk_ref falling at 185.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.CQ      Tcko                  0.476   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<7>
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6
    SLICE_X11Y13.A3      net (fanout=5)        1.030   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<6>
    SLICE_X11Y13.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.849ns logic, 1.030ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (SLICE_X11Y13.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.385ns
  Data Path Delay:      1.617ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.698ns (1.777 - 2.475)
  Source Clock:         clk_vga rising at 184.615ns
  Destination Clock:    clk_ref falling at 185.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcko                  0.476   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<3>
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8
    SLICE_X11Y13.A1      net (fanout=5)        0.768   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt<8>
    SLICE_X11Y13.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (0.849ns logic, 0.768ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (SLICE_X22Y22.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.CQ      Tcko                  0.200   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    SLICE_X22Y22.C5      net (fanout=1)        0.061   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>
    SLICE_X22Y22.CLK     Tah         (-Th)    -0.121   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X21Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X21Y14.DX      net (fanout=2)        0.142   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X21Y14.CLK     Tckdi       (-Th)    -0.059   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X23Y20.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X23Y20.C5      net (fanout=1)        0.052   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X23Y20.CLK     Tah         (-Th)    -0.155   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y24.CLKBRDCLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout2_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: u_system_ctrl/u_sdram_pll/clk2x
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout3_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: u_system_ctrl/u_sdram_pll/clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP         
"u_system_ctrl_u_sdram_pll_clkfx" TS_sys_clk_pin * 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5250 paths analyzed, 594 endpoints analyzed, 160 failing endpoints
 160 timing errors detected. (160 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 135.371ns.
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12 (SLICE_X4Y22.D2), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA (RAM)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12 (FF)
  Requirement:          0.768ns
  Data Path Delay:      2.663ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.704ns (1.714 - 2.418)
  Source Clock:         clk_ref rising at 130.000ns
  Destination Clock:    clk_vga falling at 130.768ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.A        Tshcko                1.012   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA
    SLICE_X4Y22.D2       net (fanout=1)        1.202   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N205
    SLICE_X4Y22.CLK      Tas                   0.449   u_sdram_vga_top/sys_data_out<12>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (1.461ns logic, 1.202ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.082ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.627 - 0.623)
  Source Clock:         clk_vga falling at 7.692ns
  Destination Clock:    clk_vga falling at 23.076ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.BQ      Tcko                  0.525   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X0Y24.A2       net (fanout=125)      2.652   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X0Y24.A        Tilo                  0.254   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA
    SLICE_X4Y22.D2       net (fanout=1)        1.202   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N205
    SLICE_X4Y22.CLK      Tas                   0.449   u_sdram_vga_top/sys_data_out<12>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (1.228ns logic, 3.854ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.978ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.627 - 0.623)
  Source Clock:         clk_vga falling at 7.692ns
  Destination Clock:    clk_vga falling at 23.076ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.DQ      Tcko                  0.525   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X0Y24.A4       net (fanout=129)      2.548   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X0Y24.A        Tilo                  0.254   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA
    SLICE_X4Y22.D2       net (fanout=1)        1.202   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N205
    SLICE_X4Y22.CLK      Tas                   0.449   u_sdram_vga_top/sys_data_out<12>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (1.228ns logic, 3.750ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15 (SLICE_X8Y16.C3), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP (RAM)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15 (FF)
  Requirement:          0.768ns
  Data Path Delay:      2.607ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.707ns (1.716 - 2.423)
  Source Clock:         clk_ref rising at 130.000ns
  Destination Clock:    clk_vga falling at 130.768ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y17.B        Tshcko                1.106   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP
    SLICE_X8Y16.C3       net (fanout=1)        1.078   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265
    SLICE_X8Y16.CLK      Tas                   0.423   u_sdram_vga_top/sys_data_out<15>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.529ns logic, 1.078ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.629 - 0.687)
  Source Clock:         clk_vga falling at 7.692ns
  Destination Clock:    clk_vga falling at 23.076ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.DQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
    SLICE_X4Y17.B2       net (fanout=5)        2.447   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
    SLICE_X4Y17.B        Tilo                  0.254   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP
    SLICE_X8Y16.C3       net (fanout=1)        1.078   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265
    SLICE_X8Y16.CLK      Tas                   0.423   u_sdram_vga_top/sys_data_out<15>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (1.107ns logic, 3.525ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.076ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.629 - 0.685)
  Source Clock:         clk_vga falling at 7.692ns
  Destination Clock:    clk_vga falling at 23.076ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.AQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1
    SLICE_X4Y17.B5       net (fanout=4)        1.845   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1
    SLICE_X4Y17.B        Tilo                  0.254   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP
    SLICE_X8Y16.C3       net (fanout=1)        1.078   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265
    SLICE_X8Y16.CLK      Tas                   0.423   u_sdram_vga_top/sys_data_out<15>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (1.153ns logic, 2.923ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X9Y14.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.768ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.693ns (1.778 - 2.471)
  Source Clock:         clk_ref rising at 130.000ns
  Destination Clock:    clk_vga falling at 130.768ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X10Y14.D2      net (fanout=7)        0.980   u_system_ctrl/delay_done
    SLICE_X10Y14.D       Tilo                  0.235   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o1
    SLICE_X9Y14.SR       net (fanout=3)        0.595   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o
    SLICE_X9Y14.CLK      Trck                  0.321   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.986ns logic, 1.575ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.384ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.697ns (1.778 - 2.475)
  Source Clock:         clk_ref falling at 115.000ns
  Destination Clock:    clk_vga falling at 115.384ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.AQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    SLICE_X10Y14.D3      net (fanout=12)       0.539   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    SLICE_X10Y14.D       Tilo                  0.235   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o1
    SLICE_X9Y14.SR       net (fanout=3)        0.595   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o
    SLICE_X9Y14.CLK      Trck                  0.321   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.986ns logic, 1.134ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.768ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.698ns (1.778 - 2.476)
  Source Clock:         clk_ref rising at 130.000ns
  Destination Clock:    clk_vga falling at 130.768ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1
    SLICE_X10Y14.D4      net (fanout=12)       0.487   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1
    SLICE_X10Y14.D       Tilo                  0.235   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o1
    SLICE_X9Y14.SR       net (fanout=3)        0.595   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o
    SLICE_X9Y14.CLK      Trck                  0.321   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.986ns logic, 1.082ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkfx" TS_sys_clk_pin * 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (SLICE_X12Y18.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_vga falling at 7.692ns
  Destination Clock:    clk_vga falling at 7.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7
    SLICE_X12Y18.D5      net (fanout=3)        0.091   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
    SLICE_X12Y18.CLK     Tah         (-Th)    -0.131   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.329ns logic, 0.091ns route)
                                                       (78.3% logic, 21.7% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (SLICE_X13Y18.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga falling at 7.692ns
  Destination Clock:    clk_vga falling at 7.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7
    SLICE_X13Y18.C5      net (fanout=3)        0.068   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
    SLICE_X13Y18.CLK     Tah         (-Th)    -0.155   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_23_o_add_0_OUT_xor<8>11
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (SLICE_X20Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_vga falling at 7.692ns
  Destination Clock:    clk_vga falling at 7.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.AMUX     Tshcko                0.244   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    SLICE_X20Y7.DX       net (fanout=1)        0.160   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
    SLICE_X20Y7.CLK      Tckdi       (-Th)    -0.041   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.285ns logic, 0.160ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkfx" TS_sys_clk_pin * 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout4_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkfx
--------------------------------------------------------------------------------
Slack: 14.904ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt<3>/CLK
  Logical resource: u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt_0/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 14.904ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt<3>/SR
  Logical resource: u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt_0/SR
  Location pin: SLICE_X12Y6.SR
  Clock network: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/rst_n_inv1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP         
"u_system_ctrl_u_sdram_pll_clk0" TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clk0" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: u_system_ctrl/u_pll_24M/clkin1
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: u_system_ctrl/u_pll_24M/clkin1
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: u_system_ctrl/u_pll_24M/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_pll_24M_clkfx = PERIOD TIMEGRP         
"u_system_ctrl_u_pll_24M_clkfx" TS_u_system_ctrl_u_sdram_pll_clk0 *         
0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1363 paths analyzed, 169 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.594ns.
--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/camera_pwnd_reg (SLICE_X10Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          power_on_delay_inst/camera_pwnd_reg (FF)
  Requirement:          1.666ns
  Data Path Delay:      1.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.942ns (3.413 - 2.471)
  Source Clock:         clk_ref rising at 40.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    1.062ns

  Clock Uncertainty:          1.062ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.509ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to power_on_delay_inst/camera_pwnd_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X10Y20.SR      net (fanout=7)        1.092   u_system_ctrl/delay_done
    SLICE_X10Y20.CLK     Tsrck                 0.381   power_on_delay_inst/camera_pwnd_reg
                                                       power_on_delay_inst/camera_pwnd_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.811ns logic, 1.092ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point reg_config_inst/clock_20k_cnt_10 (SLICE_X18Y40.CIN), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_10 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.562ns

  Clock Uncertainty:          0.562ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.052ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X19Y39.B1      net (fanout=2)        1.219   reg_config_inst/clock_20k_cnt<0>
    SLICE_X19Y39.B       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21
    SLICE_X19Y39.A5      net (fanout=2)        0.237   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2
    SLICE_X19Y39.A       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22
    SLICE_X18Y38.D2      net (fanout=12)       0.975   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv
    SLICE_X18Y38.COUT    Topcyd                0.290   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.COUT    Tbyp                  0.091   reg_config_inst/clock_20k_cnt<7>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CLK     Tcinck                0.319   reg_config_inst/clock_20k_cnt<10>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<10>
                                                       reg_config_inst/clock_20k_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (1.694ns logic, 2.516ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_10 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.158ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.562ns

  Clock Uncertainty:          0.562ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.052ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X19Y39.B1      net (fanout=2)        1.219   reg_config_inst/clock_20k_cnt<0>
    SLICE_X19Y39.B       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21
    SLICE_X19Y39.A5      net (fanout=2)        0.237   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2
    SLICE_X19Y39.A       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22
    SLICE_X18Y38.B2      net (fanout=12)       0.765   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv
    SLICE_X18Y38.COUT    Topcyb                0.448   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.COUT    Tbyp                  0.091   reg_config_inst/clock_20k_cnt<7>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CLK     Tcinck                0.319   reg_config_inst/clock_20k_cnt<10>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<10>
                                                       reg_config_inst/clock_20k_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.852ns logic, 2.306ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_10 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.041ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.562ns

  Clock Uncertainty:          0.562ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.052ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X19Y39.B1      net (fanout=2)        1.219   reg_config_inst/clock_20k_cnt<0>
    SLICE_X19Y39.B       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21
    SLICE_X19Y39.A5      net (fanout=2)        0.237   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2
    SLICE_X19Y39.A       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22
    SLICE_X18Y38.A5      net (fanout=12)       0.624   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv
    SLICE_X18Y38.COUT    Topcya                0.472   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<0>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.COUT    Tbyp                  0.091   reg_config_inst/clock_20k_cnt<7>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CLK     Tcinck                0.319   reg_config_inst/clock_20k_cnt<10>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<10>
                                                       reg_config_inst/clock_20k_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.876ns logic, 2.165ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point reg_config_inst/clock_20k_cnt_9 (SLICE_X18Y40.CIN), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.198ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.562ns

  Clock Uncertainty:          0.562ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.052ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X19Y39.B1      net (fanout=2)        1.219   reg_config_inst/clock_20k_cnt<0>
    SLICE_X19Y39.B       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21
    SLICE_X19Y39.A5      net (fanout=2)        0.237   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2
    SLICE_X19Y39.A       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22
    SLICE_X18Y38.D2      net (fanout=12)       0.975   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv
    SLICE_X18Y38.COUT    Topcyd                0.290   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.COUT    Tbyp                  0.091   reg_config_inst/clock_20k_cnt<7>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CLK     Tcinck                0.307   reg_config_inst/clock_20k_cnt<10>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<10>
                                                       reg_config_inst/clock_20k_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (1.682ns logic, 2.516ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.562ns

  Clock Uncertainty:          0.562ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.052ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X19Y39.B1      net (fanout=2)        1.219   reg_config_inst/clock_20k_cnt<0>
    SLICE_X19Y39.B       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21
    SLICE_X19Y39.A5      net (fanout=2)        0.237   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2
    SLICE_X19Y39.A       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22
    SLICE_X18Y38.B2      net (fanout=12)       0.765   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv
    SLICE_X18Y38.COUT    Topcyb                0.448   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.COUT    Tbyp                  0.091   reg_config_inst/clock_20k_cnt<7>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CLK     Tcinck                0.307   reg_config_inst/clock_20k_cnt<10>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<10>
                                                       reg_config_inst/clock_20k_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.840ns logic, 2.306ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.029ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.562ns

  Clock Uncertainty:          0.562ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.052ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X19Y39.B1      net (fanout=2)        1.219   reg_config_inst/clock_20k_cnt<0>
    SLICE_X19Y39.B       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21
    SLICE_X19Y39.A5      net (fanout=2)        0.237   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2
    SLICE_X19Y39.A       Tilo                  0.259   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22
    SLICE_X18Y38.A5      net (fanout=12)       0.624   reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv
    SLICE_X18Y38.COUT    Topcya                0.472   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<0>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy<3>
    SLICE_X18Y39.COUT    Tbyp                  0.091   reg_config_inst/clock_20k_cnt<7>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X18Y40.CLK     Tcinck                0.307   reg_config_inst/clock_20k_cnt<10>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<10>
                                                       reg_config_inst/clock_20k_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (1.864ns logic, 2.165ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_pll_24M_clkfx = PERIOD TIMEGRP
        "u_system_ctrl_u_pll_24M_clkfx" TS_u_system_ctrl_u_sdram_pll_clk0 *
        0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point reg_config_inst/clock_20k (SLICE_X19Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k (FF)
  Destination:          reg_config_inst/clock_20k (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k to reg_config_inst/clock_20k
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.CQ      Tcko                  0.198   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k
    SLICE_X19Y39.C5      net (fanout=20)       0.066   reg_config_inst/clock_20k
    SLICE_X19Y39.CLK     Tah         (-Th)    -0.215   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_INV_49_o1_INV_0
                                                       reg_config_inst/clock_20k
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.413ns logic, 0.066ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point reg_config_inst/clock_20k_cnt_1 (SLICE_X18Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_1 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_1 to reg_config_inst/clock_20k_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.BQ      Tcko                  0.200   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/clock_20k_cnt_1
    SLICE_X18Y38.B5      net (fanout=2)        0.077   reg_config_inst/clock_20k_cnt<1>
    SLICE_X18Y38.CLK     Tah         (-Th)    -0.234   reg_config_inst/clock_20k_cnt<3>
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
                                                       reg_config_inst/clock_20k_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point reg_config_inst/clock_20k_cnt_9 (SLICE_X18Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_9 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_9 to reg_config_inst/clock_20k_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.200   reg_config_inst/clock_20k_cnt<10>
                                                       reg_config_inst/clock_20k_cnt_9
    SLICE_X18Y40.B5      net (fanout=3)        0.077   reg_config_inst/clock_20k_cnt<9>
    SLICE_X18Y40.CLK     Tah         (-Th)    -0.234   reg_config_inst/clock_20k_cnt<10>
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<9>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<10>
                                                       reg_config_inst/clock_20k_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_pll_24M_clkfx = PERIOD TIMEGRP
        "u_system_ctrl_u_pll_24M_clkfx" TS_u_system_ctrl_u_sdram_pll_clk0 *
        0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_pll_24M/clkout1_buf/I0
  Logical resource: u_system_ctrl/u_pll_24M/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: u_system_ctrl/u_pll_24M/clkfx
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt2<3>/CLK
  Logical resource: power_on_delay_inst/cnt2_0/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt2<3>/CLK
  Logical resource: power_on_delay_inst/cnt2_1/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|    175.982ns|            0|          176|            0|        20326|
| TS_u_system_ctrl_u_sdram_pll_c|     10.000ns|     81.090ns|          N/A|           15|            0|        13713|            0|
| lk2x                          |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     15.385ns|    135.371ns|          N/A|          160|            0|         5250|            0|
| lkfx                          |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     20.000ns|      8.000ns|     24.285ns|            0|            1|            0|         1363|
| lk0                           |             |             |             |             |             |             |             |
|  TS_u_system_ctrl_u_pll_24M_cl|     41.667ns|     50.594ns|          N/A|            1|            0|         1363|            0|
|  kfx                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    9.071|    4.164|    7.189|    6.575|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 176  Score: 434528  (Setup/Max: 434528, Hold: 0)

Constraints cover 20326 paths, 0 nets, and 3552 connections

Design statistics:
   Minimum period: 135.371ns{1}   (Maximum frequency:   7.387MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 21:46:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



