

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Wed May 15 15:49:47 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1371577|  1371577|  13.716 ms|  13.716 ms|  1371577|  1371577|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_infer_Pipeline_1_fu_132                                    |infer_Pipeline_1                                    |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_2_fu_138                                    |infer_Pipeline_2                                    |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_3_fu_144                                    |infer_Pipeline_3                                    |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_4_fu_150                                    |infer_Pipeline_4                                    |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_5_fu_156                                    |infer_Pipeline_5                                    |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_6_fu_162                                    |infer_Pipeline_6                                    |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168                     |infer_Pipeline_VITIS_LOOP_107_2                     |        7|        7|  70.000 ns|  70.000 ns|      7|      7|       no|
        |grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177                    |infer_Pipeline_VITIS_LOOP_193_15                    |      519|      519|   5.190 us|   5.190 us|    519|    519|       no|
        |grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185                     |infer_Pipeline_VITIS_LOOP_108_3                     |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191    |infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5    |    68112|    68112|   0.681 ms|   0.681 ms|  68112|  68112|       no|
        |grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201                      |infer_Pipeline_VITIS_LOOP_22_1                      |      154|      154|   1.540 us|   1.540 us|    154|    154|       no|
        |grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207    |infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7    |    68112|    68112|   0.681 ms|   0.681 ms|  68112|  68112|       no|
        |grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217                     |infer_Pipeline_VITIS_LOOP_22_11                     |      154|      154|   1.540 us|   1.540 us|    154|    154|       no|
        |grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223    |infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9    |    68112|    68112|   0.681 ms|   0.681 ms|  68112|  68112|       no|
        |grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233                      |infer_Pipeline_VITIS_LOOP_34_1                      |      154|      154|   1.540 us|   1.540 us|    154|    154|       no|
        |grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239  |infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11  |    68112|    68112|   0.681 ms|   0.681 ms|  68112|  68112|       no|
        |grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249                     |infer_Pipeline_VITIS_LOOP_22_12                     |      154|      154|   1.540 us|   1.540 us|    154|    154|       no|
        |grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255                    |infer_Pipeline_VITIS_LOOP_170_12                    |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260                      |infer_Pipeline_VITIS_LOOP_56_1                      |      133|      133|   1.330 us|   1.330 us|    133|    133|       no|
        |grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267                     |infer_Pipeline_VITIS_LOOP_56_13                     |      133|      133|   1.330 us|   1.330 us|    133|    133|       no|
        |grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274                      |infer_Pipeline_VITIS_LOOP_45_1                      |      136|      136|   1.360 us|   1.360 us|    136|    136|       no|
        |grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280                    |infer_Pipeline_VITIS_LOOP_181_13                    |      130|      130|   1.300 us|   1.300 us|    130|    130|       no|
        |grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285                     |infer_Pipeline_VITIS_LOOP_34_14                     |      154|      154|   1.540 us|   1.540 us|    154|    154|       no|
        |grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291                     |infer_Pipeline_VITIS_LOOP_56_15                     |      133|      133|   1.330 us|   1.330 us|    133|    133|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_1  |  1370920|  1370920|    274184|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      22|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      149|    25|    5128|    5962|    -|
|Memory           |        9|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1684|    -|
|Register         |        -|     -|     107|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      158|    25|    5235|    7668|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       54|     2|       2|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U105                            |fadd_32ns_32ns_32_5_full_dsp_1                      |        0|   2|  205|  206|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U101                        |faddfsub_32ns_32ns_32_5_full_dsp_1                  |        0|   2|  205|  206|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U103                             |fdiv_32ns_32ns_32_10_no_dsp_1                       |        0|   0|    0|    0|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U104                            |fexp_32ns_32ns_32_8_full_dsp_1                      |        0|   7|  324|  905|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U106                            |fexp_32ns_32ns_32_8_full_dsp_1                      |        0|   7|  324|  905|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U102                             |fmul_32ns_32ns_32_4_max_dsp_1                       |        0|   3|  143|  140|    0|
    |grp_infer_Pipeline_1_fu_132                                    |infer_Pipeline_1                                    |        0|   0|   10|   58|    0|
    |grp_infer_Pipeline_2_fu_138                                    |infer_Pipeline_2                                    |        0|   0|   10|   58|    0|
    |grp_infer_Pipeline_3_fu_144                                    |infer_Pipeline_3                                    |        0|   0|   10|   58|    0|
    |grp_infer_Pipeline_4_fu_150                                    |infer_Pipeline_4                                    |        0|   0|   10|   58|    0|
    |grp_infer_Pipeline_5_fu_156                                    |infer_Pipeline_5                                    |        0|   0|   10|   58|    0|
    |grp_infer_Pipeline_6_fu_162                                    |infer_Pipeline_6                                    |        0|   0|   10|   58|    0|
    |grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168                     |infer_Pipeline_VITIS_LOOP_107_2                     |        0|   0|    9|   82|    0|
    |grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185                     |infer_Pipeline_VITIS_LOOP_108_3                     |        0|   0|   19|   84|    0|
    |grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191    |infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5    |       37|   1|  464|  439|    0|
    |grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207    |infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7    |       37|   1|  464|  439|    0|
    |grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223    |infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9    |       37|   1|  464|  439|    0|
    |grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239  |infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11  |       37|   1|  464|  439|    0|
    |grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255                    |infer_Pipeline_VITIS_LOOP_170_12                    |        0|   0|   10|   58|    0|
    |grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280                    |infer_Pipeline_VITIS_LOOP_181_13                    |        0|   0|   10|   58|    0|
    |grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177                    |infer_Pipeline_VITIS_LOOP_193_15                    |        1|   0|   83|  140|    0|
    |grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201                      |infer_Pipeline_VITIS_LOOP_22_1                      |        0|   0|  259|  134|    0|
    |grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217                     |infer_Pipeline_VITIS_LOOP_22_11                     |        0|   0|  259|  134|    0|
    |grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249                     |infer_Pipeline_VITIS_LOOP_22_12                     |        0|   0|  259|  134|    0|
    |grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233                      |infer_Pipeline_VITIS_LOOP_34_1                      |        0|   0|  323|  134|    0|
    |grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285                     |infer_Pipeline_VITIS_LOOP_34_14                     |        0|   0|  323|  134|    0|
    |grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274                      |infer_Pipeline_VITIS_LOOP_45_1                      |        0|   0|  190|  101|    0|
    |grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260                      |infer_Pipeline_VITIS_LOOP_56_1                      |        0|   0|   89|  101|    0|
    |grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267                     |infer_Pipeline_VITIS_LOOP_56_13                     |        0|   0|   89|  101|    0|
    |grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291                     |infer_Pipeline_VITIS_LOOP_56_15                     |        0|   0|   89|  101|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |      149|  25| 5128| 5962|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |C_t_U      |infer_C_t_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   32|     1|         4096|
    |gate_f_U   |infer_gate_f_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |gate_i_U   |infer_gate_f_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |stat_C_U   |infer_gate_f_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |gate_o_U   |infer_gate_f_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |h_t_U      |infer_gate_f_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |vec_tmp_U  |infer_gate_f_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |vec_i_U    |infer_vec_i_RAM_AUTO_1R1W   |        1|  0|   0|    0|   133|   32|     1|         4256|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                            |        9|  0|   0|    0|  1029|  256|     8|        32928|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln80_fu_318_p2               |         +|   0|  0|  10|           3|           1|
    |icmp_ln80_fu_312_p2              |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  22|           7|           5|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |C_t_address0       |   31|          6|    7|         42|
    |C_t_ce0            |   31|          6|    1|          6|
    |C_t_ce1            |    9|          2|    1|          2|
    |C_t_d0             |   20|          4|   32|        128|
    |C_t_we0            |   20|          4|    1|          4|
    |ap_NS_fsm          |  196|         43|    1|         43|
    |ap_return          |    9|          2|   32|         64|
    |gate_f_address0    |   20|          4|    7|         28|
    |gate_f_ce0         |   20|          4|    1|          4|
    |gate_f_d0          |   14|          3|   32|         96|
    |gate_f_we0         |   14|          3|    1|          3|
    |gate_i_address0    |   20|          4|    7|         28|
    |gate_i_ce0         |   20|          4|    1|          4|
    |gate_i_d0          |   14|          3|   32|         96|
    |gate_i_we0         |   14|          3|    1|          3|
    |gate_o_address0    |   20|          4|    7|         28|
    |gate_o_ce0         |   20|          4|    1|          4|
    |gate_o_d0          |   14|          3|   32|         96|
    |gate_o_we0         |   14|          3|    1|          3|
    |grp_fu_298_ce      |   65|         12|    1|         12|
    |grp_fu_298_opcode  |   65|         13|    2|         26|
    |grp_fu_298_p0      |   65|         13|   32|        416|
    |grp_fu_298_p1      |   65|         13|   32|        416|
    |grp_fu_371_ce      |   49|          9|    1|          9|
    |grp_fu_371_p0      |   49|          9|   32|        288|
    |grp_fu_371_p1      |   49|          9|   32|        288|
    |grp_fu_375_ce      |   31|          6|    1|          6|
    |grp_fu_375_p0      |   31|          6|   32|        192|
    |grp_fu_375_p1      |   31|          6|   32|        192|
    |grp_fu_379_ce      |   31|          6|    1|          6|
    |grp_fu_379_p0      |   31|          6|   32|        192|
    |grp_fu_379_p1      |   31|          6|   32|        192|
    |grp_fu_383_ce      |   14|          3|    1|          3|
    |grp_fu_383_p0      |   14|          3|   32|         96|
    |grp_fu_383_p1      |   14|          3|   32|         96|
    |grp_fu_387_ce      |   14|          3|    1|          3|
    |grp_fu_387_p0      |   14|          3|   32|         96|
    |grp_fu_387_p1      |   14|          3|   32|         96|
    |h_t_address0       |   26|          5|    7|         35|
    |h_t_ce0            |   26|          5|    1|          5|
    |h_t_d0             |   14|          3|   32|         96|
    |h_t_we0            |   14|          3|    1|          3|
    |i_fu_92            |    9|          2|    3|          6|
    |stat_C_address0    |   20|          4|    7|         28|
    |stat_C_ce0         |   20|          4|    1|          4|
    |stat_C_d0          |   14|          3|   32|         96|
    |stat_C_we0         |   14|          3|    1|          3|
    |vec_i_address0     |   37|          7|    8|         56|
    |vec_i_ce0          |   37|          7|    1|          7|
    |vec_i_d0           |   14|          3|   32|         96|
    |vec_i_we0          |   14|          3|    1|          3|
    |vec_tmp_address0   |   65|         15|    7|        105|
    |vec_tmp_ce0        |   65|         15|    1|         15|
    |vec_tmp_d0         |   49|          9|   32|        288|
    |vec_tmp_we0        |   49|          9|    1|          9|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1684|        341|  758|       4162|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  42|   0|   42|          0|
    |ap_return_preg                                                              |  32|   0|   32|          0|
    |grp_infer_Pipeline_1_fu_132_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_2_fu_138_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_3_fu_144_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_4_fu_150_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_5_fu_156_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_6_fu_162_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168_ap_start_reg                     |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185_ap_start_reg                     |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191_ap_start_reg    |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207_ap_start_reg    |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223_ap_start_reg    |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255_ap_start_reg                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280_ap_start_reg                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177_ap_start_reg                    |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217_ap_start_reg                     |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249_ap_start_reg                     |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201_ap_start_reg                      |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285_ap_start_reg                     |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233_ap_start_reg                      |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274_ap_start_reg                      |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267_ap_start_reg                     |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291_ap_start_reg                     |   1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260_ap_start_reg                      |   1|   0|    1|          0|
    |i_10_reg_355                                                                |   3|   0|    3|          0|
    |i_fu_92                                                                     |   3|   0|    3|          0|
    |p_shl_reg_363                                                               |   3|   0|    5|          2|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 107|   0|  109|          2|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         infer|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|         infer|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         infer|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         infer|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         infer|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         infer|  return value|
|ap_return         |  out|   32|  ap_ctrl_hs|         infer|  return value|
|input_r_address0  |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|       input_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 37 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 3 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add21239_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add21239_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.35ns)   --->   "%gate_f = alloca i64 1" [lstm_hls/rnn.cpp:68]   --->   Operation 45 'alloca' 'gate_f' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 46 [1/1] (1.35ns)   --->   "%gate_i = alloca i64 1" [lstm_hls/rnn.cpp:69]   --->   Operation 46 'alloca' 'gate_i' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 47 [1/1] (1.35ns)   --->   "%stat_C = alloca i64 1" [lstm_hls/rnn.cpp:70]   --->   Operation 47 'alloca' 'stat_C' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 48 [1/1] (1.35ns)   --->   "%C_t = alloca i64 1" [lstm_hls/rnn.cpp:71]   --->   Operation 48 'alloca' 'C_t' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 49 [1/1] (1.35ns)   --->   "%gate_o = alloca i64 1" [lstm_hls/rnn.cpp:72]   --->   Operation 49 'alloca' 'gate_o' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 50 [1/1] (1.35ns)   --->   "%h_t = alloca i64 1" [lstm_hls/rnn.cpp:73]   --->   Operation 50 'alloca' 'h_t' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 51 [1/1] (1.35ns)   --->   "%vec_i = alloca i64 1" [lstm_hls/rnn.cpp:75]   --->   Operation 51 'alloca' 'vec_i' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%vec_tmp = alloca i64 1" [lstm_hls/rnn.cpp:76]   --->   Operation 52 'alloca' 'vec_tmp' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_1, i32 %gate_f"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_2, i32 %gate_i"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_3, i32 %stat_C"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_4, i32 %C_t"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_5, i32 %gate_o"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_6, i32 %h_t"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln80 = store i3 0, i3 %i" [lstm_hls/rnn.cpp:80]   --->   Operation 59 'store' 'store_ln80' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_1, i32 %gate_f"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_2, i32 %gate_i"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_3, i32 %stat_C"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_4, i32 %C_t"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_5, i32 %gate_o"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_6, i32 %h_t"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln80 = br void %VITIS_LOOP_107_2" [lstm_hls/rnn.cpp:80]   --->   Operation 66 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%i_10 = load i3 %i" [lstm_hls/rnn.cpp:80]   --->   Operation 67 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.74ns)   --->   "%icmp_ln80 = icmp_eq  i3 %i_10, i3 5" [lstm_hls/rnn.cpp:80]   --->   Operation 68 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.74ns)   --->   "%add_ln80 = add i3 %i_10, i3 1" [lstm_hls/rnn.cpp:80]   --->   Operation 69 'add' 'add_ln80' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_107_2.split, void %for.inc213.preheader" [lstm_hls/rnn.cpp:80]   --->   Operation 70 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_10, i2 0" [lstm_hls/rnn.cpp:80]   --->   Operation 71 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.97ns)   --->   "%call_ln80 = call void @infer_Pipeline_VITIS_LOOP_107_2, i3 %i_10, i5 %p_shl, i32 %input_r, i32 %vec_i" [lstm_hls/rnn.cpp:80]   --->   Operation 72 'call' 'call_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln80 = store i3 %add_ln80, i3 %i" [lstm_hls/rnn.cpp:80]   --->   Operation 73 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.48>
ST_3 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_193_15, i32 %h_t, i32 %add21239_loc, i32 %Weight_lc_0"   --->   Operation 74 'call' 'call_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln80 = call void @infer_Pipeline_VITIS_LOOP_107_2, i3 %i_10, i5 %p_shl, i32 %input_r, i32 %vec_i" [lstm_hls/rnn.cpp:80]   --->   Operation 75 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_108_3, i32 %h_t, i32 %vec_i"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_108_3, i32 %h_t, i32 %vec_i"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_f, i32 %Bias0_f"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_f, i32 %Bias0_f"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_1, i32 %vec_tmp, i32 %gate_f"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_1, i32 %vec_tmp, i32 %gate_f"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_i, i32 %Bias0_i"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_i, i32 %Bias0_i"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_11, i32 %vec_tmp, i32 %gate_i"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_11, i32 %vec_tmp, i32 %gate_i"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_c, i32 %Bias0_c"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_c, i32 %Bias0_c"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_1, i32 %vec_tmp, i32 %stat_C"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_1, i32 %vec_tmp, i32 %stat_C"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_o, i32 %Bias0_o"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_o, i32 %Bias0_o"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_12, i32 %vec_tmp, i32 %gate_o"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_12, i32 %vec_tmp, i32 %gate_o"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_170_12, i32 %vec_tmp"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_170_12, i32 %vec_tmp"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_1, i32 %C_t, i32 %gate_f, i32 %vec_tmp"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_1, i32 %C_t, i32 %gate_f, i32 %vec_tmp"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_13, i32 %gate_i, i32 %stat_C, i32 %C_t"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_13, i32 %gate_i, i32 %stat_C, i32 %C_t"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_45_1, i32 %C_t, i32 %vec_tmp"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_45_1, i32 %C_t, i32 %vec_tmp"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_181_13, i32 %vec_tmp"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_181_13, i32 %vec_tmp"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_14, i32 %C_t, i32 %vec_tmp"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_14, i32 %C_t, i32 %vec_tmp"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_15, i32 %vec_tmp, i32 %gate_o, i32 %h_t"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [lstm_hls/rnn.cpp:80]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [lstm_hls/rnn.cpp:80]   --->   Operation 108 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_15, i32 %vec_tmp, i32 %gate_o, i32 %h_t"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln80 = br void %VITIS_LOOP_107_2" [lstm_hls/rnn.cpp:80]   --->   Operation 110 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 37 <SV = 3> <Delay = 0.00>
ST_37 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_193_15, i32 %h_t, i32 %add21239_loc, i32 %Weight_lc_0"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 4> <Delay = 6.01>
ST_38 : Operation 112 [1/1] (0.00ns)   --->   "%add21239_loc_load = load i32 %add21239_loc"   --->   Operation 112 'load' 'add21239_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : [1/1] (0.57ns)   --->   Input mux for Operation 113 '%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487'
ST_38 : Operation 113 [5/5] (5.44ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 113 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 5> <Delay = 6.01>
ST_39 : Operation 114 [4/5] (6.01ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 114 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 6> <Delay = 6.01>
ST_40 : Operation 115 [3/5] (6.01ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 115 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 7> <Delay = 6.01>
ST_41 : Operation 116 [2/5] (6.01ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 116 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 8> <Delay = 6.01>
ST_42 : Operation 117 [1/5] (6.01ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 117 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln203 = ret i32 %res_0_write_assign" [lstm_hls/rnn.cpp:203]   --->   Operation 118 'ret' 'ret_ln203' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Weight_lc_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111111111111111111111111111111111111000000]
add21239_loc           (alloca           ) [ 0011111111111111111111111111111111111110000]
gate_f                 (alloca           ) [ 0011111111111111111111111111111111111000000]
gate_i                 (alloca           ) [ 0011111111111111111111111111111111111000000]
stat_C                 (alloca           ) [ 0011111111111111111111111111111111111000000]
C_t                    (alloca           ) [ 0011111111111111111111111111111111111000000]
gate_o                 (alloca           ) [ 0011111111111111111111111111111111111000000]
h_t                    (alloca           ) [ 0011111111111111111111111111111111111100000]
vec_i                  (alloca           ) [ 0011111111111111111111111111111111111000000]
vec_tmp                (alloca           ) [ 0011111111111111111111111111111111111000000]
store_ln80             (store            ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
br_ln80                (br               ) [ 0000000000000000000000000000000000000000000]
i_10                   (load             ) [ 0000100000000000000000000000000000000000000]
icmp_ln80              (icmp             ) [ 0001111111111111111111111111111111111000000]
add_ln80               (add              ) [ 0000000000000000000000000000000000000000000]
br_ln80                (br               ) [ 0000000000000000000000000000000000000000000]
p_shl                  (bitconcatenate   ) [ 0000100000000000000000000000000000000000000]
store_ln80             (store            ) [ 0000000000000000000000000000000000000000000]
call_ln80              (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln80 (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln80      (specloopname     ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
br_ln80                (br               ) [ 0000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000]
add21239_loc_load      (load             ) [ 0000000000000000000000000000000000000001111]
res_0_write_assign     (fadd             ) [ 0000000000000000000000000000000000000000000]
ret_ln203              (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Weight_lc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight_lc_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Weight0_f">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Bias0_f">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Weight0_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Bias0_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Weight0_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Bias0_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Weight0_o">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Bias0_o">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_107_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_193_15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_108_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_22_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_34_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_22_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_170_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_56_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_56_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_45_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_181_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_34_14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_56_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add21239_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add21239_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="gate_f_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gate_f/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="gate_i_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gate_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="stat_C_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stat_C/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="C_t_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_t/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="gate_o_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gate_o/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="h_t_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_t/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="vec_i_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="vec_tmp_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_tmp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_infer_Pipeline_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_infer_Pipeline_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_infer_Pipeline_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_infer_Pipeline_4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_infer_Pipeline_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_infer_Pipeline_6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="174" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="2"/>
<pin id="181" dir="0" index="3" bw="32" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="3" bw="32" slack="0"/>
<pin id="196" dir="0" index="4" bw="32" slack="0"/>
<pin id="197" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="3" bw="32" slack="0"/>
<pin id="212" dir="0" index="4" bw="32" slack="0"/>
<pin id="213" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="3" bw="32" slack="0"/>
<pin id="228" dir="0" index="4" bw="32" slack="0"/>
<pin id="229" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="3" bw="32" slack="0"/>
<pin id="244" dir="0" index="4" bw="32" slack="0"/>
<pin id="245" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/23 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/25 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/27 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/29 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/31 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/33 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/35 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="res_0_write_assign/38 add2/9 add1/14 add_i/11 add4/9 add3/14 add_i2/11 add6/9 add5/14 sub3_i/11 add8/9 add7/14 add_i4/11 add_i5/3 sub3_i1/11 add/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln80_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="i_10_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="2"/>
<pin id="310" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln80_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln80_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_shl_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln80_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="2"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add21239_loc_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="4"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add21239_loc_load/38 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="349" class="1005" name="add21239_loc_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2"/>
<pin id="351" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add21239_loc "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_10_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="1"/>
<pin id="357" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_shl_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="1"/>
<pin id="365" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_shl "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="374" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/5 mul2/5 mul3/5 mul4/5 mul_i/2 mul_i1/2 mul_i2/2 mul/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="378" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i/16 div_i1/16 div_i2/16 div_i3/16 div_i4/16 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/3 tmp_1/3 tmp_2/3 tmp_4/3 tmp_5/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="386" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i3/11 add_i6/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="390" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_3/3 tmp_6/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="100" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="104" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="108" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="112" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="116" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="120" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="191" pin=4"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="223" pin=4"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="74" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="297"><net_src comp="80" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="308" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="308" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="324" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="337"><net_src comp="318" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="345"><net_src comp="92" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="352"><net_src comp="96" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="358"><net_src comp="308" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="366"><net_src comp="324" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Weight_lc_0 | {}
	Port: Weight0_f | {}
	Port: Bias0_f | {}
	Port: Weight0_i | {}
	Port: Bias0_i | {}
	Port: Weight0_c | {}
	Port: Bias0_c | {}
	Port: Weight0_o | {}
	Port: Bias0_o | {}
 - Input state : 
	Port: infer : input_r | {3 4 }
	Port: infer : Weight_lc_0 | {3 37 }
	Port: infer : Weight0_f | {7 8 }
	Port: infer : Bias0_f | {7 8 }
	Port: infer : Weight0_i | {11 12 }
	Port: infer : Bias0_i | {11 12 }
	Port: infer : Weight0_c | {15 16 }
	Port: infer : Bias0_c | {15 16 }
	Port: infer : Weight0_o | {19 20 }
	Port: infer : Bias0_o | {19 20 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln80 : 1
	State 2
	State 3
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		p_shl : 1
		call_ln80 : 2
		store_ln80 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		res_0_write_assign : 1
	State 39
	State 40
	State 41
	State 42
		ret_ln203 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                  grp_infer_Pipeline_1_fu_132                  |    0    |    0    |    8    |    30   |
|          |                  grp_infer_Pipeline_2_fu_138                  |    0    |    0    |    8    |    30   |
|          |                  grp_infer_Pipeline_3_fu_144                  |    0    |    0    |    8    |    30   |
|          |                  grp_infer_Pipeline_4_fu_150                  |    0    |    0    |    8    |    30   |
|          |                  grp_infer_Pipeline_5_fu_156                  |    0    |    0    |    8    |    30   |
|          |                  grp_infer_Pipeline_6_fu_162                  |    0    |    0    |    8    |    30   |
|          |           grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168          |    0    |  0.489  |    13   |    51   |
|          |          grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177          |    5    |  2.445  |   531   |   421   |
|          |           grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185          |    0    |  0.489  |    23   |    54   |
|          |  grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191  |    6    |   3.97  |   778   |   575   |
|          |           grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201           |    9    |  0.978  |   769   |   1191  |
|   call   |  grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207  |    6    |   3.97  |   778   |   575   |
|          |           grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217          |    9    |  0.978  |   769   |   1191  |
|          |  grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223  |    6    |   3.97  |   778   |   575   |
|          |           grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233           |    18   |  0.978  |   1362  |   2302  |
|          | grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239 |    6    |   3.97  |   778   |   575   |
|          |           grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249          |    9    |  0.978  |   769   |   1191  |
|          |          grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255          |    0    |    0    |    8    |    30   |
|          |           grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260           |    3    |  1.956  |   294   |   206   |
|          |           grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267          |    3    |  1.956  |   294   |   206   |
|          |           grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274           |    2    |  0.978  |   324   |   254   |
|          |          grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280          |    0    |    0    |    8    |    30   |
|          |           grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285          |    18   |  0.978  |   1362  |   2302  |
|          |           grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291          |    3    |  1.956  |   294   |   206   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   fexp   |                           grp_fu_379                          |    7    |    0    |   324   |   905   |
|          |                           grp_fu_387                          |    7    |    0    |   324   |   905   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                           grp_fu_298                          |    2    |    0    |   205   |   206   |
|          |                           grp_fu_383                          |    2    |    0    |   205   |   206   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                           grp_fu_371                          |    3    |    0    |   143   |   140   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                        icmp_ln80_fu_312                       |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                        add_ln80_fu_318                        |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                          p_shl_fu_324                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                           grp_fu_375                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |   124   |  31.039 |  11181  |  14497  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  C_t  |    2   |    0   |    0   |    0   |
| gate_f|    1   |    0   |    0   |    0   |
| gate_i|    1   |    0   |    0   |    0   |
| gate_o|    1   |    0   |    0   |    0   |
|  h_t  |    1   |    0   |    0   |    0   |
| stat_C|    1   |    0   |    0   |    0   |
| vec_i |    1   |    0   |    0   |    0   |
|vec_tmp|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    9   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add21239_loc_reg_349|   32   |
|    i_10_reg_355    |    3   |
|      i_reg_342     |    3   |
|    p_shl_reg_363   |    5   |
+--------------------+--------+
|        Total       |   43   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
| grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168 |  p1  |   2  |   3  |    6   ||    9    |
| grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168 |  p2  |   2  |   5  |   10   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   16   ||  0.978  ||    18   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   124  |   31   |  11181 |  14497 |    -   |
|   Memory  |    9   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   43   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |   124  |   32   |  11224 |  14515 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
