enclosed in the project is a simple verilog master-slave module
