|sum_top
clock_50 => sum:sum1.clk
key[0] => sum:sum1.rst_n
sw[0] => sum:sum1.c_in
sw[1] => sum:sum1.b
sw[2] => sum:sum1.a
ledr[0] <= sum:sum1.c_out
ledr[1] <= sum:sum1.s


|sum_top|sum:sum1
clk => c_out~reg0.CLK
clk => s~reg0.CLK
rst_n => c_out~reg0.ACLR
rst_n => s~reg0.ACLR
a => p.IN0
a => g.IN0
b => p.IN1
b => g.IN1
c_in => s.IN1
c_in => c_out.IN1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


