-DesignTarget: RAM

-ProcessNode: 180

-Capacity (MB): 1
-WordWidth (bit): 64

-DeviceRoadmap: HP

-LocalWireType: LocalConservative
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalConservative
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: H-tree
//-Routing: Non-H-tree

//-InternalSensing: false

-MemoryCellInputFile: sample_RRAM.cell

-Temperature (K): 350

//-OptimizationTarget: WriteLatency
//-OptimizationTarget: Full
-OptimizationTarget: WriteEDP

-BufferDesignOptimization: balanced

//-ForceBankA (Total AxB): 64x128
//-ForceBank (Total AxB, Active CxD): 8x16x4, 8x4
//-ForceMatA (Total AxB): 1x1
//-ForceMat (Total AxB, Active CxD): 2x2, 1x2
//-ForceMuxSenseAmp: 32
//-ForceMuxOutputLev1: 1 
//-ForceMuxOutputLev2: 1

-StackedDieCount: 1
-MonolithicStackCount: 2

