+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                             nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                         nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |             nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[1]/R|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |           nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][283]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[32]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[34]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[37]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[31]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/RST|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/RST|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[13]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
