{
  "module_name": "inat.h",
  "hash_id": "ca97192a7461acf6add4f83a483278d347868d5297a5afe49acfad25755acb23",
  "original_prompt": "Ingested from linux-6.6.14/tools/arch/x86/include/asm/inat.h",
  "human_readable_source": " \n#ifndef _ASM_X86_INAT_H\n#define _ASM_X86_INAT_H\n \n#include \"inat_types.h\"  \n\n \n\n#define INAT_OPCODE_TABLE_SIZE 256\n#define INAT_GROUP_TABLE_SIZE 8\n\n \n#define INAT_PFX_OPNDSZ\t1\t   \n#define INAT_PFX_REPE\t2\t   \n#define INAT_PFX_REPNE\t3\t   \n \n#define INAT_PFX_LOCK\t4\t \n#define INAT_PFX_CS\t5\t \n#define INAT_PFX_DS\t6\t \n#define INAT_PFX_ES\t7\t \n#define INAT_PFX_FS\t8\t \n#define INAT_PFX_GS\t9\t \n#define INAT_PFX_SS\t10\t \n#define INAT_PFX_ADDRSZ\t11\t \n \n#define INAT_PFX_REX\t12\t \n \n#define INAT_PFX_VEX2\t13\t \n#define INAT_PFX_VEX3\t14\t \n#define INAT_PFX_EVEX\t15\t \n\n#define INAT_LSTPFX_MAX\t3\n#define INAT_LGCPFX_MAX\t11\n\n \n#define INAT_IMM_BYTE\t\t1\n#define INAT_IMM_WORD\t\t2\n#define INAT_IMM_DWORD\t\t3\n#define INAT_IMM_QWORD\t\t4\n#define INAT_IMM_PTR\t\t5\n#define INAT_IMM_VWORD32\t6\n#define INAT_IMM_VWORD\t\t7\n\n \n#define INAT_PFX_OFFS\t0\n#define INAT_PFX_BITS\t4\n#define INAT_PFX_MAX    ((1 << INAT_PFX_BITS) - 1)\n#define INAT_PFX_MASK\t(INAT_PFX_MAX << INAT_PFX_OFFS)\n \n#define INAT_ESC_OFFS\t(INAT_PFX_OFFS + INAT_PFX_BITS)\n#define INAT_ESC_BITS\t2\n#define INAT_ESC_MAX\t((1 << INAT_ESC_BITS) - 1)\n#define INAT_ESC_MASK\t(INAT_ESC_MAX << INAT_ESC_OFFS)\n \n#define INAT_GRP_OFFS\t(INAT_ESC_OFFS + INAT_ESC_BITS)\n#define INAT_GRP_BITS\t5\n#define INAT_GRP_MAX\t((1 << INAT_GRP_BITS) - 1)\n#define INAT_GRP_MASK\t(INAT_GRP_MAX << INAT_GRP_OFFS)\n \n#define INAT_IMM_OFFS\t(INAT_GRP_OFFS + INAT_GRP_BITS)\n#define INAT_IMM_BITS\t3\n#define INAT_IMM_MASK\t(((1 << INAT_IMM_BITS) - 1) << INAT_IMM_OFFS)\n \n#define INAT_FLAG_OFFS\t(INAT_IMM_OFFS + INAT_IMM_BITS)\n#define INAT_MODRM\t(1 << (INAT_FLAG_OFFS))\n#define INAT_FORCE64\t(1 << (INAT_FLAG_OFFS + 1))\n#define INAT_SCNDIMM\t(1 << (INAT_FLAG_OFFS + 2))\n#define INAT_MOFFSET\t(1 << (INAT_FLAG_OFFS + 3))\n#define INAT_VARIANT\t(1 << (INAT_FLAG_OFFS + 4))\n#define INAT_VEXOK\t(1 << (INAT_FLAG_OFFS + 5))\n#define INAT_VEXONLY\t(1 << (INAT_FLAG_OFFS + 6))\n#define INAT_EVEXONLY\t(1 << (INAT_FLAG_OFFS + 7))\n \n#define INAT_MAKE_PREFIX(pfx)\t(pfx << INAT_PFX_OFFS)\n#define INAT_MAKE_ESCAPE(esc)\t(esc << INAT_ESC_OFFS)\n#define INAT_MAKE_GROUP(grp)\t((grp << INAT_GRP_OFFS) | INAT_MODRM)\n#define INAT_MAKE_IMM(imm)\t(imm << INAT_IMM_OFFS)\n\n \n#define INAT_SEG_REG_IGNORE\t0\n#define INAT_SEG_REG_DEFAULT\t1\n#define INAT_SEG_REG_CS\t\t2\n#define INAT_SEG_REG_SS\t\t3\n#define INAT_SEG_REG_DS\t\t4\n#define INAT_SEG_REG_ES\t\t5\n#define INAT_SEG_REG_FS\t\t6\n#define INAT_SEG_REG_GS\t\t7\n\n \nextern insn_attr_t inat_get_opcode_attribute(insn_byte_t opcode);\nextern int inat_get_last_prefix_id(insn_byte_t last_pfx);\nextern insn_attr_t inat_get_escape_attribute(insn_byte_t opcode,\n\t\t\t\t\t     int lpfx_id,\n\t\t\t\t\t     insn_attr_t esc_attr);\nextern insn_attr_t inat_get_group_attribute(insn_byte_t modrm,\n\t\t\t\t\t    int lpfx_id,\n\t\t\t\t\t    insn_attr_t esc_attr);\nextern insn_attr_t inat_get_avx_attribute(insn_byte_t opcode,\n\t\t\t\t\t  insn_byte_t vex_m,\n\t\t\t\t\t  insn_byte_t vex_pp);\n\n \nstatic inline int inat_is_legacy_prefix(insn_attr_t attr)\n{\n\tattr &= INAT_PFX_MASK;\n\treturn attr && attr <= INAT_LGCPFX_MAX;\n}\n\nstatic inline int inat_is_address_size_prefix(insn_attr_t attr)\n{\n\treturn (attr & INAT_PFX_MASK) == INAT_PFX_ADDRSZ;\n}\n\nstatic inline int inat_is_operand_size_prefix(insn_attr_t attr)\n{\n\treturn (attr & INAT_PFX_MASK) == INAT_PFX_OPNDSZ;\n}\n\nstatic inline int inat_is_rex_prefix(insn_attr_t attr)\n{\n\treturn (attr & INAT_PFX_MASK) == INAT_PFX_REX;\n}\n\nstatic inline int inat_last_prefix_id(insn_attr_t attr)\n{\n\tif ((attr & INAT_PFX_MASK) > INAT_LSTPFX_MAX)\n\t\treturn 0;\n\telse\n\t\treturn attr & INAT_PFX_MASK;\n}\n\nstatic inline int inat_is_vex_prefix(insn_attr_t attr)\n{\n\tattr &= INAT_PFX_MASK;\n\treturn attr == INAT_PFX_VEX2 || attr == INAT_PFX_VEX3 ||\n\t       attr == INAT_PFX_EVEX;\n}\n\nstatic inline int inat_is_evex_prefix(insn_attr_t attr)\n{\n\treturn (attr & INAT_PFX_MASK) == INAT_PFX_EVEX;\n}\n\nstatic inline int inat_is_vex3_prefix(insn_attr_t attr)\n{\n\treturn (attr & INAT_PFX_MASK) == INAT_PFX_VEX3;\n}\n\nstatic inline int inat_is_escape(insn_attr_t attr)\n{\n\treturn attr & INAT_ESC_MASK;\n}\n\nstatic inline int inat_escape_id(insn_attr_t attr)\n{\n\treturn (attr & INAT_ESC_MASK) >> INAT_ESC_OFFS;\n}\n\nstatic inline int inat_is_group(insn_attr_t attr)\n{\n\treturn attr & INAT_GRP_MASK;\n}\n\nstatic inline int inat_group_id(insn_attr_t attr)\n{\n\treturn (attr & INAT_GRP_MASK) >> INAT_GRP_OFFS;\n}\n\nstatic inline int inat_group_common_attribute(insn_attr_t attr)\n{\n\treturn attr & ~INAT_GRP_MASK;\n}\n\nstatic inline int inat_has_immediate(insn_attr_t attr)\n{\n\treturn attr & INAT_IMM_MASK;\n}\n\nstatic inline int inat_immediate_size(insn_attr_t attr)\n{\n\treturn (attr & INAT_IMM_MASK) >> INAT_IMM_OFFS;\n}\n\nstatic inline int inat_has_modrm(insn_attr_t attr)\n{\n\treturn attr & INAT_MODRM;\n}\n\nstatic inline int inat_is_force64(insn_attr_t attr)\n{\n\treturn attr & INAT_FORCE64;\n}\n\nstatic inline int inat_has_second_immediate(insn_attr_t attr)\n{\n\treturn attr & INAT_SCNDIMM;\n}\n\nstatic inline int inat_has_moffset(insn_attr_t attr)\n{\n\treturn attr & INAT_MOFFSET;\n}\n\nstatic inline int inat_has_variant(insn_attr_t attr)\n{\n\treturn attr & INAT_VARIANT;\n}\n\nstatic inline int inat_accept_vex(insn_attr_t attr)\n{\n\treturn attr & INAT_VEXOK;\n}\n\nstatic inline int inat_must_vex(insn_attr_t attr)\n{\n\treturn attr & (INAT_VEXONLY | INAT_EVEXONLY);\n}\n\nstatic inline int inat_must_evex(insn_attr_t attr)\n{\n\treturn attr & INAT_EVEXONLY;\n}\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}