xload init_rect/_0_0std_0_0cells_0_0FAX1
box 114 48 120 56
paint pdiffusion
box 115 49 115 49
label "YC" right pdiffusion
box 112 48 114 56
paint ptransistor
box 112 56 114 59
paint polysilicon
box 110 48 112 56
paint pdiffusion
box 106 48 110 96
paint pdiffusion
box 107 49 107 49
label "Vdd" right pdiffusion
box 104 48 106 96
paint ptransistor
box 104 96 106 99
paint polysilicon
box 112 32 114 35
paint polysilicon
box 113 33 113 33
label "_YC" right polysilicon
box 112 45 114 48
paint polysilicon
box 113 46 113 46
label "_YC" right polysilicon
box 100 48 104 96
paint pdiffusion
box 98 48 100 96
paint ptransistor
box 98 96 100 99
paint polysilicon
box 94 48 98 96
paint pdiffusion
box 104 32 106 35
paint polysilicon
box 105 33 105 33
label "A" right polysilicon
box 104 45 106 48
paint polysilicon
box 105 46 105 46
label "A" right polysilicon
box 92 48 94 96
paint ptransistor
box 92 96 94 99
paint polysilicon
box 88 48 92 96
paint pdiffusion
box 98 32 100 35
paint polysilicon
box 99 33 99 33
label "B" right polysilicon
box 98 45 100 48
paint polysilicon
box 99 46 99 46
label "B" right polysilicon
box 84 48 88 84
paint pdiffusion
box 85 49 85 49
label "_YS" right pdiffusion
box 82 48 84 84
paint ptransistor
box 82 84 84 87
paint polysilicon
box 92 32 94 35
paint polysilicon
box 93 33 93 33
label "C" right polysilicon
box 92 45 94 48
paint polysilicon
box 93 46 93 46
label "C" right polysilicon
box 80 48 82 84
paint pdiffusion
box 114 27 120 32
paint ndiffusion
box 115 28 115 28
label "YC" right ndiffusion
box 76 48 80 88
paint pdiffusion
box 77 49 77 49
label "#12" right pdiffusion
box 112 24 114 27
paint polysilicon
box 112 27 114 32
paint ntransistor
box 82 32 84 35
paint polysilicon
box 83 33 83 33
label "_YC" right polysilicon
box 82 45 84 48
paint polysilicon
box 83 46 83 46
label "_YC" right polysilicon
box 74 48 76 88
paint ptransistor
box 74 88 76 91
paint polysilicon
box 110 27 112 32
paint ndiffusion
box 70 48 74 88
paint pdiffusion
box 106 12 110 32
paint ndiffusion
box 107 13 107 13
label "GND" right ndiffusion
box 74 32 76 35
paint polysilicon
box 75 33 75 33
label "A" right polysilicon
box 74 45 76 48
paint polysilicon
box 75 46 75 46
label "A" right polysilicon
box 66 48 70 84
paint pdiffusion
box 67 49 67 49
label "Vdd" right pdiffusion
box 104 9 106 12
paint polysilicon
box 104 12 106 32
paint ntransistor
box 64 48 66 84
paint ptransistor
box 64 84 66 87
paint polysilicon
box 100 12 104 32
paint ndiffusion
box 64 32 66 35
paint polysilicon
box 65 33 65 33
label "C" right polysilicon
box 64 45 66 48
paint polysilicon
box 65 46 65 46
label "C" right polysilicon
box 58 48 64 84
paint pdiffusion
box 59 49 59 49
label "#12" right pdiffusion
box 98 9 100 12
paint polysilicon
box 98 12 100 32
paint ntransistor
box 56 48 58 84
paint ptransistor
box 56 84 58 87
paint polysilicon
box 94 12 98 32
paint ndiffusion
box 56 32 58 35
paint polysilicon
box 57 33 57 33
label "B" right polysilicon
box 56 45 58 48
paint polysilicon
box 57 46 57 46
label "B" right polysilicon
box 52 48 56 84
paint pdiffusion
box 92 9 94 12
paint polysilicon
box 92 12 94 32
paint ntransistor
box 48 48 52 71
paint pdiffusion
box 49 49 49 49
label "Vdd" right pdiffusion
box 84 12 92 32
paint ndiffusion
box 85 13 85 13
label "_YS" right ndiffusion
box 48 22 52 32
paint ndiffusion
box 49 23 49 23
label "GND" right ndiffusion
box 46 48 48 71
paint ptransistor
box 46 71 48 74
paint polysilicon
box 82 9 84 12
paint polysilicon
box 82 12 84 32
paint ntransistor
box 46 19 48 22
paint polysilicon
box 46 22 48 32
paint ntransistor
box 46 32 48 35
paint polysilicon
box 47 33 47 33
label "A" right polysilicon
box 46 45 48 48
paint polysilicon
box 47 46 47 46
label "A" right polysilicon
box 40 48 46 71
paint pdiffusion
box 76 12 82 32
paint ndiffusion
box 77 13 77 13
label "#15" right ndiffusion
box 40 22 46 32
paint ndiffusion
box 41 23 41 23
label "#3" right ndiffusion
box 38 48 40 71
paint ptransistor
box 38 71 40 74
paint polysilicon
box 74 9 76 12
paint polysilicon
box 74 12 76 32
paint ntransistor
box 38 19 40 22
paint polysilicon
box 38 22 40 32
paint ntransistor
box 38 32 40 35
paint polysilicon
box 39 33 39 33
label "B" right polysilicon
box 38 45 40 48
paint polysilicon
box 39 46 39 46
label "B" right polysilicon
box 32 48 38 71
paint pdiffusion
box 33 49 33 49
label "#8" right pdiffusion
box 66 12 74 32
paint ndiffusion
box 67 13 67 13
label "GND" right ndiffusion
box 32 22 38 32
paint ndiffusion
box 33 23 33 23
label "GND" right ndiffusion
box 30 48 32 71
paint ptransistor
box 30 71 32 74
paint polysilicon
box 64 9 66 12
paint polysilicon
box 64 12 66 32
paint ntransistor
box 30 19 32 22
paint polysilicon
box 30 22 32 32
paint ntransistor
box 30 32 32 35
paint polysilicon
box 31 33 31 33
label "A" right polysilicon
box 30 45 32 48
paint polysilicon
box 31 46 31 46
label "A" right polysilicon
box 24 48 30 71
paint pdiffusion
box 25 49 25 49
label "_YC" right pdiffusion
box 58 12 64 32
paint ndiffusion
box 59 13 59 13
label "#15" right ndiffusion
box 24 22 30 32
paint ndiffusion
box 22 48 24 71
paint ptransistor
box 22 71 24 74
paint polysilicon
box 56 9 58 12
paint polysilicon
box 56 12 58 32
paint ntransistor
box 22 19 24 22
paint polysilicon
box 22 22 24 32
paint ntransistor
box 22 32 24 35
paint polysilicon
box 23 33 23 33
label "B" right polysilicon
box 22 45 24 48
paint polysilicon
box 23 46 23 46
label "B" right polysilicon
box 18 48 22 71
paint pdiffusion
box 52 12 56 32
paint ndiffusion
box 14 22 22 32
paint ndiffusion
box 15 23 15 23
label "_YC" right ndiffusion
box 14 48 18 59
paint pdiffusion
box 15 49 15 49
label "#8" right pdiffusion
box 12 19 14 22
paint polysilicon
box 12 22 14 32
paint ntransistor
box 12 32 14 35
paint polysilicon
box 13 33 13 33
label "C" right polysilicon
box 12 45 14 48
paint polysilicon
box 13 46 13 46
label "C" right polysilicon
box 12 48 14 59
paint ptransistor
box 12 59 14 62
paint polysilicon
box 6 22 12 32
paint ndiffusion
box 7 23 7 23
label "#3" right ndiffusion
box 6 48 12 59
paint pdiffusion
box 7 49 7 49
label "Vdd" right pdiffusion
box 132 27 138 32
paint ndiffusion
box 133 28 133 28
label "YS" right ndiffusion
box 132 48 138 56
paint pdiffusion
box 133 49 133 49
label "Vdd" right pdiffusion
box 130 24 132 27
paint polysilicon
box 130 27 132 32
paint ntransistor
box 130 32 132 35
paint polysilicon
box 131 33 131 33
label "_YS" right polysilicon
box 130 45 132 48
paint polysilicon
box 131 46 131 46
label "_YS" right polysilicon
box 130 48 132 56
paint ptransistor
box 130 56 132 59
paint polysilicon
box 124 27 130 32
paint ndiffusion
box 125 28 125 28
label "GND" right ndiffusion
box 124 48 130 56
paint pdiffusion
box 125 49 125 49
label "YS" right pdiffusion
box 126 107 129 110
paint m1
box 127 108 127 108
label "GND" right m1
port class input
port make
box 96 107 99 110
paint m1
box 97 108 97 108
label "Vdd" right m1
port class input
port make
box 66 107 69 110
paint m1
box 67 108 67 108
label "C" right m1
port class input
port make
box 72 10 75 13
paint m1
box 73 11 73 11
label "YS" right m1
port class output
port make
box 36 107 39 110
paint m1
box 37 108 37 108
label "B" right m1
port class input
port make
box 6 10 9 13
paint m1
box 7 11 7 11
label "YC" right m1
port class output
port make
box 6 107 9 110
paint m1
box 7 108 7 108
label "A" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
