Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Proyecto3/tb_Procesador_isim_beh.exe -prj E:/Proyecto3/tb_Procesador_beh.prj work.tb_Procesador 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Proyecto3/UnidadControl.vhd" into library work
Parsing VHDL file "E:/Proyecto3/Sumador.vhd" into library work
Parsing VHDL file "E:/Proyecto3/SEU.vhd" into library work
Parsing VHDL file "E:/Proyecto3/Register_File.vhd" into library work
Parsing VHDL file "E:/Proyecto3/PSR_Modifirer.vhd" into library work
Parsing VHDL file "E:/Proyecto3/Psr.vhd" into library work
Parsing VHDL file "E:/Proyecto3/pC.vhd" into library work
Parsing VHDL file "E:/Proyecto3/nPc.vhd" into library work
Parsing VHDL file "E:/Proyecto3/muxx.vhd" into library work
Parsing VHDL file "E:/Proyecto3/InstruccionesMemoria.vhd" into library work
Parsing VHDL file "E:/Proyecto3/Alu.vhd" into library work
Parsing VHDL file "E:/Proyecto3/Conexion_Procesador.vhd" into library work
Parsing VHDL file "E:/Proyecto3/tb_Procesador.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity Sumador [sumador_default]
Compiling architecture behavioral of entity nPc [npc_default]
Compiling architecture behavioral of entity pC [pc_default]
Compiling architecture behavioral of entity InstruccionesMemoria [instruccionesmemoria_default]
Compiling architecture behavioral of entity UnidadControl [unidadcontrol_default]
Compiling architecture behavioral of entity Register_File [register_file_default]
Compiling architecture behavioral of entity muxx [muxx_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity Alu [alu_default]
Compiling architecture behavioral of entity PSR_Modifirer [psr_modifirer_default]
Compiling architecture behavioral of entity Psr [psr_default]
Compiling architecture arq_conexion_procesador of entity Conexion_Procesador [conexion_procesador_default]
Compiling architecture behavior of entity tb_procesador
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable E:/Proyecto3/tb_Procesador_isim_beh.exe
Fuse Memory Usage: 37408 KB
Fuse CPU Usage: 733 ms
