
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  080061bc  080061bc  000161bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006338  08006338  000200c4  2**0
                  CONTENTS
  4 .ARM          00000000  08006338  08006338  000200c4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006338  08006338  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006338  08006338  00016338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800633c  0800633c  0001633c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  08006340  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b4  200000c8  08006404  000200c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08006404  0002047c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012818  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e3f  00000000  00000000  00032905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  00035748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001210  00000000  00000000  00036a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a52e  00000000  00000000  00037c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016dbd  00000000  00000000  000521c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094eca  00000000  00000000  00068f83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fde4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059ec  00000000  00000000  000fdea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c8 	.word	0x200000c8
 8000128:	00000000 	.word	0x00000000
 800012c:	080061a4 	.word	0x080061a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000cc 	.word	0x200000cc
 8000148:	080061a4 	.word	0x080061a4

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	4a06      	ldr	r2, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	8811      	ldrh	r1, [r2, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f003 fa0d 	bl	8003596 <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	200000e4 	.word	0x200000e4
 8000188:	200000e8 	.word	0x200000e8
 800018c:	200000ec 	.word	0x200000ec

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f004 f8a7 	bl	80042f8 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a0b      	ldr	r2, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	8811      	ldrh	r1, [r2, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4618      	mov	r0, r3
 80001b6:	f003 f9ee 	bl	8003596 <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a07      	ldr	r2, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	8811      	ldrh	r1, [r2, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4618      	mov	r0, r3
 80001c6:	f003 f9e6 	bl	8003596 <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	200000e4 	.word	0x200000e4
 80001d8:	200000e8 	.word	0x200000e8
 80001dc:	200000ec 	.word	0x200000ec

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f002 fbbf 	bl	80029a0 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f002 f802 	bl	8002230 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f002 fd6d 	bl	8002d1c <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f001 fff2 	bl	8002230 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	200000f0 	.word	0x200000f0
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f002 ffd0 	bl	8003260 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b088      	sub	sp, #32
 80002d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002da:	f107 0310 	add.w	r3, r7, #16
 80002de:	2200      	movs	r2, #0
 80002e0:	601a      	str	r2, [r3, #0]
 80002e2:	605a      	str	r2, [r3, #4]
 80002e4:	609a      	str	r2, [r3, #8]
 80002e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002e8:	4b3d      	ldr	r3, [pc, #244]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a3c      	ldr	r2, [pc, #240]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002ee:	f043 0310 	orr.w	r3, r3, #16
 80002f2:	6193      	str	r3, [r2, #24]
 80002f4:	4b3a      	ldr	r3, [pc, #232]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0310 	and.w	r3, r3, #16
 80002fc:	60fb      	str	r3, [r7, #12]
 80002fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000300:	4b37      	ldr	r3, [pc, #220]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	4a36      	ldr	r2, [pc, #216]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000306:	f043 0320 	orr.w	r3, r3, #32
 800030a:	6193      	str	r3, [r2, #24]
 800030c:	4b34      	ldr	r3, [pc, #208]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	f003 0320 	and.w	r3, r3, #32
 8000314:	60bb      	str	r3, [r7, #8]
 8000316:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000318:	4b31      	ldr	r3, [pc, #196]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	4a30      	ldr	r2, [pc, #192]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800031e:	f043 0304 	orr.w	r3, r3, #4
 8000322:	6193      	str	r3, [r2, #24]
 8000324:	4b2e      	ldr	r3, [pc, #184]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000326:	699b      	ldr	r3, [r3, #24]
 8000328:	f003 0304 	and.w	r3, r3, #4
 800032c:	607b      	str	r3, [r7, #4]
 800032e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000330:	4b2b      	ldr	r3, [pc, #172]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	4a2a      	ldr	r2, [pc, #168]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000336:	f043 0308 	orr.w	r3, r3, #8
 800033a:	6193      	str	r3, [r2, #24]
 800033c:	4b28      	ldr	r3, [pc, #160]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800033e:	699b      	ldr	r3, [r3, #24]
 8000340:	f003 0308 	and.w	r3, r3, #8
 8000344:	603b      	str	r3, [r7, #0]
 8000346:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800034e:	4825      	ldr	r0, [pc, #148]	; (80003e4 <MX_GPIO_Init+0x110>)
 8000350:	f003 f921 	bl	8003596 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2103      	movs	r1, #3
 8000358:	4823      	ldr	r0, [pc, #140]	; (80003e8 <MX_GPIO_Init+0x114>)
 800035a:	f003 f91c 	bl	8003596 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 800035e:	2200      	movs	r2, #0
 8000360:	2101      	movs	r1, #1
 8000362:	4822      	ldr	r0, [pc, #136]	; (80003ec <MX_GPIO_Init+0x118>)
 8000364:	f003 f917 	bl	8003596 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000368:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800036c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800036e:	2301      	movs	r3, #1
 8000370:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000372:	2300      	movs	r3, #0
 8000374:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000376:	2302      	movs	r3, #2
 8000378:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800037a:	f107 0310 	add.w	r3, r7, #16
 800037e:	4619      	mov	r1, r3
 8000380:	4818      	ldr	r0, [pc, #96]	; (80003e4 <MX_GPIO_Init+0x110>)
 8000382:	f002 ff6d 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 8000386:	2303      	movs	r3, #3
 8000388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800038a:	2301      	movs	r3, #1
 800038c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	2300      	movs	r3, #0
 8000390:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000392:	2302      	movs	r3, #2
 8000394:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000396:	f107 0310 	add.w	r3, r7, #16
 800039a:	4619      	mov	r1, r3
 800039c:	4812      	ldr	r0, [pc, #72]	; (80003e8 <MX_GPIO_Init+0x114>)
 800039e:	f002 ff5f 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 80003a2:	2301      	movs	r3, #1
 80003a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a6:	2301      	movs	r3, #1
 80003a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003aa:	2300      	movs	r3, #0
 80003ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ae:	2302      	movs	r3, #2
 80003b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 80003b2:	f107 0310 	add.w	r3, r7, #16
 80003b6:	4619      	mov	r1, r3
 80003b8:	480c      	ldr	r0, [pc, #48]	; (80003ec <MX_GPIO_Init+0x118>)
 80003ba:	f002 ff51 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 80003be:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80003c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003c4:	2300      	movs	r3, #0
 80003c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003c8:	2301      	movs	r3, #1
 80003ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003cc:	f107 0310 	add.w	r3, r7, #16
 80003d0:	4619      	mov	r1, r3
 80003d2:	4806      	ldr	r0, [pc, #24]	; (80003ec <MX_GPIO_Init+0x118>)
 80003d4:	f002 ff44 	bl	8003260 <HAL_GPIO_Init>

}
 80003d8:	bf00      	nop
 80003da:	3720      	adds	r7, #32
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40011000 	.word	0x40011000
 80003e8:	40010800 	.word	0x40010800
 80003ec:	40010c00 	.word	0x40010c00

080003f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <MX_I2C1_Init+0x50>)
 80003f6:	4a13      	ldr	r2, [pc, #76]	; (8000444 <MX_I2C1_Init+0x54>)
 80003f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80003fa:	4b11      	ldr	r3, [pc, #68]	; (8000440 <MX_I2C1_Init+0x50>)
 80003fc:	4a12      	ldr	r2, [pc, #72]	; (8000448 <MX_I2C1_Init+0x58>)
 80003fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000400:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <MX_I2C1_Init+0x50>)
 8000402:	2200      	movs	r2, #0
 8000404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <MX_I2C1_Init+0x50>)
 8000408:	2200      	movs	r2, #0
 800040a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800040c:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <MX_I2C1_Init+0x50>)
 800040e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000412:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000414:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <MX_I2C1_Init+0x50>)
 8000416:	2200      	movs	r2, #0
 8000418:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800041a:	4b09      	ldr	r3, [pc, #36]	; (8000440 <MX_I2C1_Init+0x50>)
 800041c:	2200      	movs	r2, #0
 800041e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000420:	4b07      	ldr	r3, [pc, #28]	; (8000440 <MX_I2C1_Init+0x50>)
 8000422:	2200      	movs	r2, #0
 8000424:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000426:	4b06      	ldr	r3, [pc, #24]	; (8000440 <MX_I2C1_Init+0x50>)
 8000428:	2200      	movs	r2, #0
 800042a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800042c:	4804      	ldr	r0, [pc, #16]	; (8000440 <MX_I2C1_Init+0x50>)
 800042e:	f003 f8cb 	bl	80035c8 <HAL_I2C_Init>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000438:	f001 fefa 	bl	8002230 <Error_Handler>
  }

}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000120 	.word	0x20000120
 8000444:	40005400 	.word	0x40005400
 8000448:	000186a0 	.word	0x000186a0

0800044c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b088      	sub	sp, #32
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000454:	f107 0310 	add.w	r3, r7, #16
 8000458:	2200      	movs	r2, #0
 800045a:	601a      	str	r2, [r3, #0]
 800045c:	605a      	str	r2, [r3, #4]
 800045e:	609a      	str	r2, [r3, #8]
 8000460:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4a15      	ldr	r2, [pc, #84]	; (80004bc <HAL_I2C_MspInit+0x70>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d123      	bne.n	80004b4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800046c:	4b14      	ldr	r3, [pc, #80]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a13      	ldr	r2, [pc, #76]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 8000472:	f043 0308 	orr.w	r3, r3, #8
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0308 	and.w	r3, r3, #8
 8000480:	60fb      	str	r3, [r7, #12]
 8000482:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000484:	23c0      	movs	r3, #192	; 0xc0
 8000486:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000488:	2312      	movs	r3, #18
 800048a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800048c:	2303      	movs	r3, #3
 800048e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000490:	f107 0310 	add.w	r3, r7, #16
 8000494:	4619      	mov	r1, r3
 8000496:	480b      	ldr	r0, [pc, #44]	; (80004c4 <HAL_I2C_MspInit+0x78>)
 8000498:	f002 fee2 	bl	8003260 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800049c:	4b08      	ldr	r3, [pc, #32]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800049e:	69db      	ldr	r3, [r3, #28]
 80004a0:	4a07      	ldr	r2, [pc, #28]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 80004a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004a6:	61d3      	str	r3, [r2, #28]
 80004a8:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 80004aa:	69db      	ldr	r3, [r3, #28]
 80004ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004b0:	60bb      	str	r3, [r7, #8]
 80004b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004b4:	bf00      	nop
 80004b6:	3720      	adds	r7, #32
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40005400 	.word	0x40005400
 80004c0:	40021000 	.word	0x40021000
 80004c4:	40010c00 	.word	0x40010c00

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b5b0      	push	{r4, r5, r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f002 f9e2 	bl	8002894 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f9b8 	bl	8000844 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f7ff fefe 	bl	80002d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d8:	f7ff ff8a 	bl	80003f0 <MX_I2C1_Init>
  MX_SPI1_Init();
 80004dc:	f001 feae 	bl	800223c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80004e0:	f002 f93c 	bl	800275c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80004e4:	f7ff fe7c 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80004e8:	f002 f85e 	bl	80025a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80004ec:	f002 f8a8 	bl	8002640 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 80004f0:	2201      	movs	r2, #1
 80004f2:	49b3      	ldr	r1, [pc, #716]	; (80007c0 <main+0x2f8>)
 80004f4:	48b3      	ldr	r0, [pc, #716]	; (80007c4 <main+0x2fc>)
 80004f6:	f7ff fe29 	bl	800014c <spi_74HC595_init>

  loading = 1;
 80004fa:	4bb3      	ldr	r3, [pc, #716]	; (80007c8 <main+0x300>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 8000500:	49b2      	ldr	r1, [pc, #712]	; (80007cc <main+0x304>)
 8000502:	f04f 0200 	mov.w	r2, #0
 8000506:	f04f 0300 	mov.w	r3, #0
 800050a:	e9c1 2300 	strd	r2, r3, [r1]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 800050e:	48b0      	ldr	r0, [pc, #704]	; (80007d0 <main+0x308>)
 8000510:	f002 fb1e 	bl	8002b50 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8000514:	48ae      	ldr	r0, [pc, #696]	; (80007d0 <main+0x308>)
 8000516:	f002 fbf5 	bl	8002d04 <HAL_ADC_GetValue>
 800051a:	4603      	mov	r3, r0
 800051c:	b29a      	uxth	r2, r3
 800051e:	4bad      	ldr	r3, [pc, #692]	; (80007d4 <main+0x30c>)
 8000520:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 8000522:	4bac      	ldr	r3, [pc, #688]	; (80007d4 <main+0x30c>)
 8000524:	881b      	ldrh	r3, [r3, #0]
 8000526:	4618      	mov	r0, r3
 8000528:	f004 fdd0 	bl	80050cc <srand>
  HAL_ADC_Stop(&hadc1);
 800052c:	48a8      	ldr	r0, [pc, #672]	; (80007d0 <main+0x308>)
 800052e:	f002 fbbd 	bl	8002cac <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000532:	2200      	movs	r2, #0
 8000534:	2101      	movs	r1, #1
 8000536:	48a8      	ldr	r0, [pc, #672]	; (80007d8 <main+0x310>)
 8000538:	f003 f82d 	bl	8003596 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 800053c:	2201      	movs	r2, #1
 800053e:	2102      	movs	r1, #2
 8000540:	48a5      	ldr	r0, [pc, #660]	; (80007d8 <main+0x310>)
 8000542:	f003 f828 	bl	8003596 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800054c:	48a3      	ldr	r0, [pc, #652]	; (80007dc <main+0x314>)
 800054e:	f003 f822 	bl	8003596 <HAL_GPIO_WritePin>

  read_boton[0] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 8000552:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000556:	489a      	ldr	r0, [pc, #616]	; (80007c0 <main+0x2f8>)
 8000558:	f003 f806 	bl	8003568 <HAL_GPIO_ReadPin>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b9f      	ldr	r3, [pc, #636]	; (80007e0 <main+0x318>)
 8000562:	701a      	strb	r2, [r3, #0]
  read_boton[1] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 8000564:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000568:	4895      	ldr	r0, [pc, #596]	; (80007c0 <main+0x2f8>)
 800056a:	f002 fffd 	bl	8003568 <HAL_GPIO_ReadPin>
 800056e:	4603      	mov	r3, r0
 8000570:	461a      	mov	r2, r3
 8000572:	4b9b      	ldr	r3, [pc, #620]	; (80007e0 <main+0x318>)
 8000574:	705a      	strb	r2, [r3, #1]
  read_boton[2] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 8000576:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800057a:	4891      	ldr	r0, [pc, #580]	; (80007c0 <main+0x2f8>)
 800057c:	f002 fff4 	bl	8003568 <HAL_GPIO_ReadPin>
 8000580:	4603      	mov	r3, r0
 8000582:	461a      	mov	r2, r3
 8000584:	4b96      	ldr	r3, [pc, #600]	; (80007e0 <main+0x318>)
 8000586:	709a      	strb	r2, [r3, #2]
  read_boton[3] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 8000588:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800058c:	488c      	ldr	r0, [pc, #560]	; (80007c0 <main+0x2f8>)
 800058e:	f002 ffeb 	bl	8003568 <HAL_GPIO_ReadPin>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	4b92      	ldr	r3, [pc, #584]	; (80007e0 <main+0x318>)
 8000598:	70da      	strb	r2, [r3, #3]

  last_boton[0] = read_boton[0];
 800059a:	4b91      	ldr	r3, [pc, #580]	; (80007e0 <main+0x318>)
 800059c:	781a      	ldrb	r2, [r3, #0]
 800059e:	4b91      	ldr	r3, [pc, #580]	; (80007e4 <main+0x31c>)
 80005a0:	701a      	strb	r2, [r3, #0]
  last_boton[1] = read_boton[1];
 80005a2:	4b8f      	ldr	r3, [pc, #572]	; (80007e0 <main+0x318>)
 80005a4:	785a      	ldrb	r2, [r3, #1]
 80005a6:	4b8f      	ldr	r3, [pc, #572]	; (80007e4 <main+0x31c>)
 80005a8:	705a      	strb	r2, [r3, #1]
  last_boton[2] = read_boton[2];
 80005aa:	4b8d      	ldr	r3, [pc, #564]	; (80007e0 <main+0x318>)
 80005ac:	789a      	ldrb	r2, [r3, #2]
 80005ae:	4b8d      	ldr	r3, [pc, #564]	; (80007e4 <main+0x31c>)
 80005b0:	709a      	strb	r2, [r3, #2]
  last_boton[3] = read_boton[3];
 80005b2:	4b8b      	ldr	r3, [pc, #556]	; (80007e0 <main+0x318>)
 80005b4:	78da      	ldrb	r2, [r3, #3]
 80005b6:	4b8b      	ldr	r3, [pc, #556]	; (80007e4 <main+0x31c>)
 80005b8:	70da      	strb	r2, [r3, #3]

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 80005ba:	488b      	ldr	r0, [pc, #556]	; (80007e8 <main+0x320>)
 80005bc:	f004 f8ce 	bl	800475c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 80005c0:	488a      	ldr	r0, [pc, #552]	; (80007ec <main+0x324>)
 80005c2:	f004 f8cb 	bl	800475c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_tim3 != 0){
 80005c6:	4b8a      	ldr	r3, [pc, #552]	; (80007f0 <main+0x328>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d034      	beq.n	8000638 <main+0x170>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 80005ce:	4b89      	ldr	r3, [pc, #548]	; (80007f4 <main+0x32c>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d006      	beq.n	80005e4 <main+0x11c>
			  antiRebote--;
 80005d6:	4b87      	ldr	r3, [pc, #540]	; (80007f4 <main+0x32c>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	3b01      	subs	r3, #1
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4b85      	ldr	r3, [pc, #532]	; (80007f4 <main+0x32c>)
 80005e0:	701a      	strb	r2, [r3, #0]
 80005e2:	e026      	b.n	8000632 <main+0x16a>
		  }else{
			  read_boton[0] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80005e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005e8:	4875      	ldr	r0, [pc, #468]	; (80007c0 <main+0x2f8>)
 80005ea:	f002 ffbd 	bl	8003568 <HAL_GPIO_ReadPin>
 80005ee:	4603      	mov	r3, r0
 80005f0:	461a      	mov	r2, r3
 80005f2:	4b7b      	ldr	r3, [pc, #492]	; (80007e0 <main+0x318>)
 80005f4:	701a      	strb	r2, [r3, #0]
			  read_boton[1] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 80005f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005fa:	4871      	ldr	r0, [pc, #452]	; (80007c0 <main+0x2f8>)
 80005fc:	f002 ffb4 	bl	8003568 <HAL_GPIO_ReadPin>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b76      	ldr	r3, [pc, #472]	; (80007e0 <main+0x318>)
 8000606:	705a      	strb	r2, [r3, #1]
			  read_boton[2] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 8000608:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800060c:	486c      	ldr	r0, [pc, #432]	; (80007c0 <main+0x2f8>)
 800060e:	f002 ffab 	bl	8003568 <HAL_GPIO_ReadPin>
 8000612:	4603      	mov	r3, r0
 8000614:	461a      	mov	r2, r3
 8000616:	4b72      	ldr	r3, [pc, #456]	; (80007e0 <main+0x318>)
 8000618:	709a      	strb	r2, [r3, #2]
			  read_boton[3] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 800061a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800061e:	4868      	ldr	r0, [pc, #416]	; (80007c0 <main+0x2f8>)
 8000620:	f002 ffa2 	bl	8003568 <HAL_GPIO_ReadPin>
 8000624:	4603      	mov	r3, r0
 8000626:	461a      	mov	r2, r3
 8000628:	4b6d      	ldr	r3, [pc, #436]	; (80007e0 <main+0x318>)
 800062a:	70da      	strb	r2, [r3, #3]

			  antiRebote = 1;
 800062c:	4b71      	ldr	r3, [pc, #452]	; (80007f4 <main+0x32c>)
 800062e:	2201      	movs	r2, #1
 8000630:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  flag_tim3 = 0;
 8000632:	4b6f      	ldr	r3, [pc, #444]	; (80007f0 <main+0x328>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 8000638:	4b64      	ldr	r3, [pc, #400]	; (80007cc <main+0x304>)
 800063a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800063e:	1c54      	adds	r4, r2, #1
 8000640:	f143 0500 	adc.w	r5, r3, #0
 8000644:	4b61      	ldr	r3, [pc, #388]	; (80007cc <main+0x304>)
 8000646:	e9c3 4500 	strd	r4, r5, [r3]

	  if (last_boton[0] != 0 && !read_boton[0]){ //UP
 800064a:	4b66      	ldr	r3, [pc, #408]	; (80007e4 <main+0x31c>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d03e      	beq.n	80006d0 <main+0x208>
 8000652:	4b63      	ldr	r3, [pc, #396]	; (80007e0 <main+0x318>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d13a      	bne.n	80006d0 <main+0x208>
		  clearCube();
 800065a:	f001 fda3 	bl	80021a4 <clearCube>
		  loading = 1;
 800065e:	4b5a      	ldr	r3, [pc, #360]	; (80007c8 <main+0x300>)
 8000660:	2201      	movs	r2, #1
 8000662:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8000664:	4b64      	ldr	r3, [pc, #400]	; (80007f8 <main+0x330>)
 8000666:	2200      	movs	r2, #0
 8000668:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 800066a:	4b64      	ldr	r3, [pc, #400]	; (80007fc <main+0x334>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	3301      	adds	r3, #1
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4b62      	ldr	r3, [pc, #392]	; (80007fc <main+0x334>)
 8000674:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 8000676:	4b61      	ldr	r3, [pc, #388]	; (80007fc <main+0x334>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b09      	cmp	r3, #9
 800067c:	d102      	bne.n	8000684 <main+0x1bc>
			  currentEffect = 0;
 800067e:	4b5f      	ldr	r3, [pc, #380]	; (80007fc <main+0x334>)
 8000680:	2200      	movs	r2, #0
 8000682:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8000684:	4b51      	ldr	r3, [pc, #324]	; (80007cc <main+0x304>)
 8000686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800068a:	4613      	mov	r3, r2
 800068c:	4618      	mov	r0, r3
 800068e:	f004 fd1d 	bl	80050cc <srand>
		  randomTimer = 0;
 8000692:	494e      	ldr	r1, [pc, #312]	; (80007cc <main+0x304>)
 8000694:	f04f 0200 	mov.w	r2, #0
 8000698:	f04f 0300 	mov.w	r3, #0
 800069c:	e9c1 2300 	strd	r2, r3, [r1]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 80006a0:	2201      	movs	r2, #1
 80006a2:	2101      	movs	r1, #1
 80006a4:	484c      	ldr	r0, [pc, #304]	; (80007d8 <main+0x310>)
 80006a6:	f002 ff76 	bl	8003596 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 80006aa:	2200      	movs	r2, #0
 80006ac:	2102      	movs	r1, #2
 80006ae:	484a      	ldr	r0, [pc, #296]	; (80007d8 <main+0x310>)
 80006b0:	f002 ff71 	bl	8003596 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 80006b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006b8:	f002 f94e 	bl	8002958 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80006bc:	2200      	movs	r2, #0
 80006be:	2101      	movs	r1, #1
 80006c0:	4845      	ldr	r0, [pc, #276]	; (80007d8 <main+0x310>)
 80006c2:	f002 ff68 	bl	8003596 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80006c6:	2201      	movs	r2, #1
 80006c8:	2102      	movs	r1, #2
 80006ca:	4843      	ldr	r0, [pc, #268]	; (80007d8 <main+0x310>)
 80006cc:	f002 ff63 	bl	8003596 <HAL_GPIO_WritePin>
	  } //end if last_boton[]...

	  if (last_boton[1] != 0 && !read_boton[1]){ //DOWN
 80006d0:	4b44      	ldr	r3, [pc, #272]	; (80007e4 <main+0x31c>)
 80006d2:	785b      	ldrb	r3, [r3, #1]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d045      	beq.n	8000764 <main+0x29c>
 80006d8:	4b41      	ldr	r3, [pc, #260]	; (80007e0 <main+0x318>)
 80006da:	785b      	ldrb	r3, [r3, #1]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d141      	bne.n	8000764 <main+0x29c>
		  clearCube();
 80006e0:	f001 fd60 	bl	80021a4 <clearCube>
		  loading = 1;
 80006e4:	4b38      	ldr	r3, [pc, #224]	; (80007c8 <main+0x300>)
 80006e6:	2201      	movs	r2, #1
 80006e8:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 80006ea:	4b43      	ldr	r3, [pc, #268]	; (80007f8 <main+0x330>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 80006f0:	4b42      	ldr	r3, [pc, #264]	; (80007fc <main+0x334>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	3b01      	subs	r3, #1
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	4b40      	ldr	r3, [pc, #256]	; (80007fc <main+0x334>)
 80006fa:	701a      	strb	r2, [r3, #0]
		  if (currentEffect != 0) {
 80006fc:	4b3f      	ldr	r3, [pc, #252]	; (80007fc <main+0x334>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d006      	beq.n	8000712 <main+0x24a>
			  currentEffect--;
 8000704:	4b3d      	ldr	r3, [pc, #244]	; (80007fc <main+0x334>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	3b01      	subs	r3, #1
 800070a:	b2da      	uxtb	r2, r3
 800070c:	4b3b      	ldr	r3, [pc, #236]	; (80007fc <main+0x334>)
 800070e:	701a      	strb	r2, [r3, #0]
 8000710:	e002      	b.n	8000718 <main+0x250>
		  }else{
			  currentEffect = TOTAL_EFFECTS - 1;
 8000712:	4b3a      	ldr	r3, [pc, #232]	; (80007fc <main+0x334>)
 8000714:	2208      	movs	r2, #8
 8000716:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8000718:	4b2c      	ldr	r3, [pc, #176]	; (80007cc <main+0x304>)
 800071a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800071e:	4613      	mov	r3, r2
 8000720:	4618      	mov	r0, r3
 8000722:	f004 fcd3 	bl	80050cc <srand>
		  randomTimer = 0;
 8000726:	4929      	ldr	r1, [pc, #164]	; (80007cc <main+0x304>)
 8000728:	f04f 0200 	mov.w	r2, #0
 800072c:	f04f 0300 	mov.w	r3, #0
 8000730:	e9c1 2300 	strd	r2, r3, [r1]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 8000734:	2201      	movs	r2, #1
 8000736:	2101      	movs	r1, #1
 8000738:	4827      	ldr	r0, [pc, #156]	; (80007d8 <main+0x310>)
 800073a:	f002 ff2c 	bl	8003596 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 800073e:	2200      	movs	r2, #0
 8000740:	2102      	movs	r1, #2
 8000742:	4825      	ldr	r0, [pc, #148]	; (80007d8 <main+0x310>)
 8000744:	f002 ff27 	bl	8003596 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8000748:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800074c:	f002 f904 	bl	8002958 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000750:	2200      	movs	r2, #0
 8000752:	2101      	movs	r1, #1
 8000754:	4820      	ldr	r0, [pc, #128]	; (80007d8 <main+0x310>)
 8000756:	f002 ff1e 	bl	8003596 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 800075a:	2201      	movs	r2, #1
 800075c:	2102      	movs	r1, #2
 800075e:	481e      	ldr	r0, [pc, #120]	; (80007d8 <main+0x310>)
 8000760:	f002 ff19 	bl	8003596 <HAL_GPIO_WritePin>
	  } //end if last_boton[]...

	  last_boton[0] = read_boton[0];
 8000764:	4b1e      	ldr	r3, [pc, #120]	; (80007e0 <main+0x318>)
 8000766:	781a      	ldrb	r2, [r3, #0]
 8000768:	4b1e      	ldr	r3, [pc, #120]	; (80007e4 <main+0x31c>)
 800076a:	701a      	strb	r2, [r3, #0]
	  last_boton[1] = read_boton[1];
 800076c:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <main+0x318>)
 800076e:	785a      	ldrb	r2, [r3, #1]
 8000770:	4b1c      	ldr	r3, [pc, #112]	; (80007e4 <main+0x31c>)
 8000772:	705a      	strb	r2, [r3, #1]


	  switch (currentEffect) {
 8000774:	4b21      	ldr	r3, [pc, #132]	; (80007fc <main+0x334>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b08      	cmp	r3, #8
 800077a:	d852      	bhi.n	8000822 <main+0x35a>
 800077c:	a201      	add	r2, pc, #4	; (adr r2, 8000784 <main+0x2bc>)
 800077e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000782:	bf00      	nop
 8000784:	080007a9 	.word	0x080007a9
 8000788:	080007af 	.word	0x080007af
 800078c:	080007b5 	.word	0x080007b5
 8000790:	080007bb 	.word	0x080007bb
 8000794:	08000801 	.word	0x08000801
 8000798:	08000807 	.word	0x08000807
 800079c:	0800080d 	.word	0x0800080d
 80007a0:	08000813 	.word	0x08000813
 80007a4:	0800081d 	.word	0x0800081d
		  case RAIN: rain(); break;
 80007a8:	f000 f8e6 	bl	8000978 <rain>
 80007ac:	e03b      	b.n	8000826 <main+0x35e>
		  case PLANE_BOING: planeBoing(); break;
 80007ae:	f000 f93f 	bl	8000a30 <planeBoing>
 80007b2:	e038      	b.n	8000826 <main+0x35e>
		  case SEND_VOXELS: sendVoxels(); break;
 80007b4:	f000 fa00 	bl	8000bb8 <sendVoxels>
 80007b8:	e035      	b.n	8000826 <main+0x35e>
		  case WOOP_WOOP: woopWoop(); break;
 80007ba:	f000 fadb 	bl	8000d74 <woopWoop>
 80007be:	e032      	b.n	8000826 <main+0x35e>
 80007c0:	40010c00 	.word	0x40010c00
 80007c4:	20000338 	.word	0x20000338
 80007c8:	200001d2 	.word	0x200001d2
 80007cc:	200001c8 	.word	0x200001c8
 80007d0:	200000f0 	.word	0x200000f0
 80007d4:	200001d0 	.word	0x200001d0
 80007d8:	40010800 	.word	0x40010800
 80007dc:	40011000 	.word	0x40011000
 80007e0:	200001d4 	.word	0x200001d4
 80007e4:	200001d8 	.word	0x200001d8
 80007e8:	20000394 	.word	0x20000394
 80007ec:	200003dc 	.word	0x200003dc
 80007f0:	200001d3 	.word	0x200001d3
 80007f4:	20000051 	.word	0x20000051
 80007f8:	200001c0 	.word	0x200001c0
 80007fc:	20000050 	.word	0x20000050
		  case CUBE_JUMP: cubeJump(); break;
 8000800:	f001 f836 	bl	8001870 <cubeJump>
 8000804:	e00f      	b.n	8000826 <main+0x35e>
		  case FIREWORKS: fireWork(); break;
 8000806:	f000 fc6d 	bl	80010e4 <fireWork>
 800080a:	e00c      	b.n	8000826 <main+0x35e>
		  case GLOW: glow(); break;
 800080c:	f000 fb16 	bl	8000e3c <glow>
 8000810:	e009      	b.n	8000826 <main+0x35e>
		  case TEXT: text("0123456789", 10); break;
 8000812:	210a      	movs	r1, #10
 8000814:	4809      	ldr	r0, [pc, #36]	; (800083c <main+0x374>)
 8000816:	f000 fbf3 	bl	8001000 <text>
 800081a:	e004      	b.n	8000826 <main+0x35e>
		  case LIT: lit(); break;
 800081c:	f000 fffa 	bl	8001814 <lit>
 8000820:	e001      	b.n	8000826 <main+0x35e>
		  default: cubeJump();
 8000822:	f001 f825 	bl	8001870 <cubeJump>
	  } //end switch currentEffect

//	  drawCube(0, 0, 0, 8);
//	  fireWork();

	  if (flag_nextLevel != 0){
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <main+0x378>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b00      	cmp	r3, #0
 800082c:	f43f aecb 	beq.w	80005c6 <main+0xfe>
		  renderCube();
 8000830:	f000 f864 	bl	80008fc <renderCube>
		  flag_nextLevel = 0;
 8000834:	4b02      	ldr	r3, [pc, #8]	; (8000840 <main+0x378>)
 8000836:	2200      	movs	r2, #0
 8000838:	701a      	strb	r2, [r3, #0]
	  if (flag_tim3 != 0){
 800083a:	e6c4      	b.n	80005c6 <main+0xfe>
 800083c:	080061bc 	.word	0x080061bc
 8000840:	200001be 	.word	0x200001be

08000844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b094      	sub	sp, #80	; 0x50
 8000848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800084e:	2228      	movs	r2, #40	; 0x28
 8000850:	2100      	movs	r1, #0
 8000852:	4618      	mov	r0, r3
 8000854:	f004 fc32 	bl	80050bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000868:	1d3b      	adds	r3, r7, #4
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000874:	2301      	movs	r3, #1
 8000876:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000878:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800087c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800087e:	2300      	movs	r3, #0
 8000880:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000882:	2301      	movs	r3, #1
 8000884:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000886:	2302      	movs	r3, #2
 8000888:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800088a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800088e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000890:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000894:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000896:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800089a:	4618      	mov	r0, r3
 800089c:	f002 ffd8 	bl	8003850 <HAL_RCC_OscConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80008a6:	f001 fcc3 	bl	8002230 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008aa:	230f      	movs	r3, #15
 80008ac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ae:	2302      	movs	r3, #2
 80008b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008ba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	2102      	movs	r1, #2
 80008c6:	4618      	mov	r0, r3
 80008c8:	f003 fa44 	bl	8003d54 <HAL_RCC_ClockConfig>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80008d2:	f001 fcad 	bl	8002230 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80008d6:	2302      	movs	r3, #2
 80008d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80008da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008de:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	4618      	mov	r0, r3
 80008e4:	f003 fbce 	bl	8004084 <HAL_RCCEx_PeriphCLKConfig>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80008ee:	f001 fc9f 	bl	8002230 <Error_Handler>
  }
}
 80008f2:	bf00      	nop
 80008f4:	3750      	adds	r7, #80	; 0x50
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
	...

080008fc <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 8000902:	4b1a      	ldr	r3, [pc, #104]	; (800096c <renderCube+0x70>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	461a      	mov	r2, r3
 8000908:	2301      	movs	r3, #1
 800090a:	4093      	lsls	r3, r2
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4b18      	ldr	r3, [pc, #96]	; (8000970 <renderCube+0x74>)
 8000910:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 8000912:	2300      	movs	r3, #0
 8000914:	71fb      	strb	r3, [r7, #7]
 8000916:	e00f      	b.n	8000938 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 8000918:	4b14      	ldr	r3, [pc, #80]	; (800096c <renderCube+0x70>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4619      	mov	r1, r3
 800091e:	79fa      	ldrb	r2, [r7, #7]
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	3301      	adds	r3, #1
 8000924:	4813      	ldr	r0, [pc, #76]	; (8000974 <renderCube+0x78>)
 8000926:	00c9      	lsls	r1, r1, #3
 8000928:	4401      	add	r1, r0
 800092a:	440a      	add	r2, r1
 800092c:	7811      	ldrb	r1, [r2, #0]
 800092e:	4a10      	ldr	r2, [pc, #64]	; (8000970 <renderCube+0x74>)
 8000930:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	3301      	adds	r3, #1
 8000936:	71fb      	strb	r3, [r7, #7]
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	2b07      	cmp	r3, #7
 800093c:	d9ec      	bls.n	8000918 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 800093e:	2109      	movs	r1, #9
 8000940:	480b      	ldr	r0, [pc, #44]	; (8000970 <renderCube+0x74>)
 8000942:	f7ff fc25 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 8000946:	4b09      	ldr	r3, [pc, #36]	; (800096c <renderCube+0x70>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	3301      	adds	r3, #1
 800094c:	b2da      	uxtb	r2, r3
 800094e:	4b07      	ldr	r3, [pc, #28]	; (800096c <renderCube+0x70>)
 8000950:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 8000952:	4b06      	ldr	r3, [pc, #24]	; (800096c <renderCube+0x70>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b08      	cmp	r3, #8
 8000958:	d102      	bne.n	8000960 <renderCube+0x64>
		cube_level = 0;
 800095a:	4b04      	ldr	r3, [pc, #16]	; (800096c <renderCube+0x70>)
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 8000960:	bf00      	nop

} //end renderCube()
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	200001bd 	.word	0x200001bd
 8000970:	200001b4 	.word	0x200001b4
 8000974:	20000174 	.word	0x20000174

08000978 <rain>:

void rain (void) {
 8000978:	b590      	push	{r4, r7, lr}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
  if (loading != 0) {
 800097e:	4b29      	ldr	r3, [pc, #164]	; (8000a24 <rain+0xac>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d004      	beq.n	8000990 <rain+0x18>
    clearCube();
 8000986:	f001 fc0d 	bl	80021a4 <clearCube>
    loading = 0;
 800098a:	4b26      	ldr	r3, [pc, #152]	; (8000a24 <rain+0xac>)
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8000990:	4b25      	ldr	r3, [pc, #148]	; (8000a28 <rain+0xb0>)
 8000992:	881b      	ldrh	r3, [r3, #0]
 8000994:	3301      	adds	r3, #1
 8000996:	b29a      	uxth	r2, r3
 8000998:	4b23      	ldr	r3, [pc, #140]	; (8000a28 <rain+0xb0>)
 800099a:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 800099c:	4b22      	ldr	r3, [pc, #136]	; (8000a28 <rain+0xb0>)
 800099e:	881b      	ldrh	r3, [r3, #0]
 80009a0:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d939      	bls.n	8000a1c <rain+0xa4>
    timer = 0;
 80009a8:	4b1f      	ldr	r3, [pc, #124]	; (8000a28 <rain+0xb0>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 80009ae:	2005      	movs	r0, #5
 80009b0:	f001 f9dc 	bl	8001d6c <shift>
    uint8_t numDrops = rand() % 5;
 80009b4:	f004 fbb8 	bl	8005128 <rand>
 80009b8:	4602      	mov	r2, r0
 80009ba:	4b1c      	ldr	r3, [pc, #112]	; (8000a2c <rain+0xb4>)
 80009bc:	fb83 1302 	smull	r1, r3, r3, r2
 80009c0:	1059      	asrs	r1, r3, #1
 80009c2:	17d3      	asrs	r3, r2, #31
 80009c4:	1ac9      	subs	r1, r1, r3
 80009c6:	460b      	mov	r3, r1
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	440b      	add	r3, r1
 80009cc:	1ad1      	subs	r1, r2, r3
 80009ce:	460b      	mov	r3, r1
 80009d0:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 80009d2:	2300      	movs	r3, #0
 80009d4:	71fb      	strb	r3, [r7, #7]
 80009d6:	e01d      	b.n	8000a14 <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 80009d8:	f004 fba6 	bl	8005128 <rand>
 80009dc:	4603      	mov	r3, r0
 80009de:	425a      	negs	r2, r3
 80009e0:	f003 0307 	and.w	r3, r3, #7
 80009e4:	f002 0207 	and.w	r2, r2, #7
 80009e8:	bf58      	it	pl
 80009ea:	4253      	negpl	r3, r2
 80009ec:	b2dc      	uxtb	r4, r3
 80009ee:	f004 fb9b 	bl	8005128 <rand>
 80009f2:	4603      	mov	r3, r0
 80009f4:	425a      	negs	r2, r3
 80009f6:	f003 0307 	and.w	r3, r3, #7
 80009fa:	f002 0207 	and.w	r2, r2, #7
 80009fe:	bf58      	it	pl
 8000a00:	4253      	negpl	r3, r2
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	461a      	mov	r2, r3
 8000a06:	2107      	movs	r1, #7
 8000a08:	4620      	mov	r0, r4
 8000a0a:	f001 f8e7 	bl	8001bdc <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	3301      	adds	r3, #1
 8000a12:	71fb      	strb	r3, [r7, #7]
 8000a14:	79fa      	ldrb	r2, [r7, #7]
 8000a16:	79bb      	ldrb	r3, [r7, #6]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d3dd      	bcc.n	80009d8 <rain+0x60>
    }
  }
} //end rain()
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd90      	pop	{r4, r7, pc}
 8000a24:	200001d2 	.word	0x200001d2
 8000a28:	200001c0 	.word	0x200001c0
 8000a2c:	66666667 	.word	0x66666667

08000a30 <planeBoing>:

void planeBoing (void) {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
  if (loading) {
 8000a36:	4b5a      	ldr	r3, [pc, #360]	; (8000ba0 <planeBoing+0x170>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d05a      	beq.n	8000af4 <planeBoing+0xc4>
    clearCube();
 8000a3e:	f001 fbb1 	bl	80021a4 <clearCube>
    uint8_t axis = rand() % 3;
 8000a42:	f004 fb71 	bl	8005128 <rand>
 8000a46:	4602      	mov	r2, r0
 8000a48:	4b56      	ldr	r3, [pc, #344]	; (8000ba4 <planeBoing+0x174>)
 8000a4a:	fb83 3102 	smull	r3, r1, r3, r2
 8000a4e:	17d3      	asrs	r3, r2, #31
 8000a50:	1ac9      	subs	r1, r1, r3
 8000a52:	460b      	mov	r3, r1
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	440b      	add	r3, r1
 8000a58:	1ad1      	subs	r1, r2, r3
 8000a5a:	460b      	mov	r3, r1
 8000a5c:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 8000a5e:	f004 fb63 	bl	8005128 <rand>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	bfb8      	it	lt
 8000a6c:	425b      	neglt	r3, r3
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	461a      	mov	r2, r3
 8000a72:	00d2      	lsls	r2, r2, #3
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	4b4b      	ldr	r3, [pc, #300]	; (8000ba8 <planeBoing+0x178>)
 8000a7a:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 8000a7c:	4b4a      	ldr	r3, [pc, #296]	; (8000ba8 <planeBoing+0x178>)
 8000a7e:	781a      	ldrb	r2, [r3, #0]
 8000a80:	79fb      	ldrb	r3, [r7, #7]
 8000a82:	4611      	mov	r1, r2
 8000a84:	4618      	mov	r0, r3
 8000a86:	f001 f935 	bl	8001cf4 <setPlane>
    if (axis == XAXIS) {
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d10b      	bne.n	8000aa8 <planeBoing+0x78>
      if (planePosition == 0) {
 8000a90:	4b45      	ldr	r3, [pc, #276]	; (8000ba8 <planeBoing+0x178>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d103      	bne.n	8000aa0 <planeBoing+0x70>
        planeDirection = POS_X;
 8000a98:	4b44      	ldr	r3, [pc, #272]	; (8000bac <planeBoing+0x17c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	701a      	strb	r2, [r3, #0]
 8000a9e:	e020      	b.n	8000ae2 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8000aa0:	4b42      	ldr	r3, [pc, #264]	; (8000bac <planeBoing+0x17c>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	701a      	strb	r2, [r3, #0]
 8000aa6:	e01c      	b.n	8000ae2 <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d10b      	bne.n	8000ac6 <planeBoing+0x96>
      if (planePosition == 0) {
 8000aae:	4b3e      	ldr	r3, [pc, #248]	; (8000ba8 <planeBoing+0x178>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d103      	bne.n	8000abe <planeBoing+0x8e>
        planeDirection = POS_Y;
 8000ab6:	4b3d      	ldr	r3, [pc, #244]	; (8000bac <planeBoing+0x17c>)
 8000ab8:	2204      	movs	r2, #4
 8000aba:	701a      	strb	r2, [r3, #0]
 8000abc:	e011      	b.n	8000ae2 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8000abe:	4b3b      	ldr	r3, [pc, #236]	; (8000bac <planeBoing+0x17c>)
 8000ac0:	2205      	movs	r2, #5
 8000ac2:	701a      	strb	r2, [r3, #0]
 8000ac4:	e00d      	b.n	8000ae2 <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d10a      	bne.n	8000ae2 <planeBoing+0xb2>
      if (planePosition == 0) {
 8000acc:	4b36      	ldr	r3, [pc, #216]	; (8000ba8 <planeBoing+0x178>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d103      	bne.n	8000adc <planeBoing+0xac>
        planeDirection = POS_Z;
 8000ad4:	4b35      	ldr	r3, [pc, #212]	; (8000bac <planeBoing+0x17c>)
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	701a      	strb	r2, [r3, #0]
 8000ada:	e002      	b.n	8000ae2 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8000adc:	4b33      	ldr	r3, [pc, #204]	; (8000bac <planeBoing+0x17c>)
 8000ade:	2203      	movs	r2, #3
 8000ae0:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8000ae2:	4b33      	ldr	r3, [pc, #204]	; (8000bb0 <planeBoing+0x180>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	801a      	strh	r2, [r3, #0]
    looped = 0;
 8000ae8:	4b32      	ldr	r3, [pc, #200]	; (8000bb4 <planeBoing+0x184>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000aee:	4b2c      	ldr	r3, [pc, #176]	; (8000ba0 <planeBoing+0x170>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000af4:	4b2e      	ldr	r3, [pc, #184]	; (8000bb0 <planeBoing+0x180>)
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	3301      	adds	r3, #1
 8000afa:	b29a      	uxth	r2, r3
 8000afc:	4b2c      	ldr	r3, [pc, #176]	; (8000bb0 <planeBoing+0x180>)
 8000afe:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8000b00:	4b2b      	ldr	r3, [pc, #172]	; (8000bb0 <planeBoing+0x180>)
 8000b02:	881b      	ldrh	r3, [r3, #0]
 8000b04:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d945      	bls.n	8000b98 <planeBoing+0x168>
    timer = 0;
 8000b0c:	4b28      	ldr	r3, [pc, #160]	; (8000bb0 <planeBoing+0x180>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8000b12:	4b26      	ldr	r3, [pc, #152]	; (8000bac <planeBoing+0x17c>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 f928 	bl	8001d6c <shift>
    if (planeDirection % 2 == 0) {
 8000b1c:	4b23      	ldr	r3, [pc, #140]	; (8000bac <planeBoing+0x17c>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d11b      	bne.n	8000b62 <planeBoing+0x132>
      planePosition++;
 8000b2a:	4b1f      	ldr	r3, [pc, #124]	; (8000ba8 <planeBoing+0x178>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	4b1d      	ldr	r3, [pc, #116]	; (8000ba8 <planeBoing+0x178>)
 8000b34:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 8000b36:	4b1c      	ldr	r3, [pc, #112]	; (8000ba8 <planeBoing+0x178>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b07      	cmp	r3, #7
 8000b3c:	d12c      	bne.n	8000b98 <planeBoing+0x168>
        if (looped != 0) {
 8000b3e:	4b1d      	ldr	r3, [pc, #116]	; (8000bb4 <planeBoing+0x184>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d003      	beq.n	8000b4e <planeBoing+0x11e>
          loading = 1;
 8000b46:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <planeBoing+0x170>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8000b4c:	e024      	b.n	8000b98 <planeBoing+0x168>
          planeDirection++;
 8000b4e:	4b17      	ldr	r3, [pc, #92]	; (8000bac <planeBoing+0x17c>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	3301      	adds	r3, #1
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	4b15      	ldr	r3, [pc, #84]	; (8000bac <planeBoing+0x17c>)
 8000b58:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000b5a:	4b16      	ldr	r3, [pc, #88]	; (8000bb4 <planeBoing+0x184>)
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000b60:	e01a      	b.n	8000b98 <planeBoing+0x168>
      planePosition--;
 8000b62:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <planeBoing+0x178>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <planeBoing+0x178>)
 8000b6c:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <planeBoing+0x178>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d110      	bne.n	8000b98 <planeBoing+0x168>
        if (looped != 0) {
 8000b76:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <planeBoing+0x184>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d003      	beq.n	8000b86 <planeBoing+0x156>
          loading = 1;
 8000b7e:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <planeBoing+0x170>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000b84:	e008      	b.n	8000b98 <planeBoing+0x168>
          planeDirection--;
 8000b86:	4b09      	ldr	r3, [pc, #36]	; (8000bac <planeBoing+0x17c>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4b07      	ldr	r3, [pc, #28]	; (8000bac <planeBoing+0x17c>)
 8000b90:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000b92:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <planeBoing+0x184>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000b98:	bf00      	nop
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	200001d2 	.word	0x200001d2
 8000ba4:	55555556 	.word	0x55555556
 8000ba8:	200001dc 	.word	0x200001dc
 8000bac:	200001dd 	.word	0x200001dd
 8000bb0:	200001c0 	.word	0x200001c0
 8000bb4:	200001de 	.word	0x200001de

08000bb8 <sendVoxels>:

void sendVoxels() {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8000bbe:	4b66      	ldr	r3, [pc, #408]	; (8000d58 <sendVoxels+0x1a0>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d028      	beq.n	8000c18 <sendVoxels+0x60>
    clearCube();
 8000bc6:	f001 faed 	bl	80021a4 <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8000bca:	2300      	movs	r3, #0
 8000bcc:	71fb      	strb	r3, [r7, #7]
 8000bce:	e01d      	b.n	8000c0c <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	71bb      	strb	r3, [r7, #6]
 8000bd4:	e014      	b.n	8000c00 <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 8000bd6:	f004 faa7 	bl	8005128 <rand>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	bfb8      	it	lt
 8000be4:	425b      	neglt	r3, r3
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	461a      	mov	r2, r3
 8000bea:	00d2      	lsls	r2, r2, #3
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	b2d9      	uxtb	r1, r3
 8000bf0:	79ba      	ldrb	r2, [r7, #6]
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f000 fff1 	bl	8001bdc <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8000bfa:	79bb      	ldrb	r3, [r7, #6]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	71bb      	strb	r3, [r7, #6]
 8000c00:	79bb      	ldrb	r3, [r7, #6]
 8000c02:	2b07      	cmp	r3, #7
 8000c04:	d9e7      	bls.n	8000bd6 <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	71fb      	strb	r3, [r7, #7]
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	2b07      	cmp	r3, #7
 8000c10:	d9de      	bls.n	8000bd0 <sendVoxels+0x18>
      }
    }
    loading = 0;
 8000c12:	4b51      	ldr	r3, [pc, #324]	; (8000d58 <sendVoxels+0x1a0>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000c18:	4b50      	ldr	r3, [pc, #320]	; (8000d5c <sendVoxels+0x1a4>)
 8000c1a:	881b      	ldrh	r3, [r3, #0]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	4b4e      	ldr	r3, [pc, #312]	; (8000d5c <sendVoxels+0x1a4>)
 8000c22:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 8000c24:	4b4d      	ldr	r3, [pc, #308]	; (8000d5c <sendVoxels+0x1a4>)
 8000c26:	881b      	ldrh	r3, [r3, #0]
 8000c28:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	f240 808f 	bls.w	8000d50 <sendVoxels+0x198>
    timer = 0;
 8000c32:	4b4a      	ldr	r3, [pc, #296]	; (8000d5c <sendVoxels+0x1a4>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8000c38:	4b49      	ldr	r3, [pc, #292]	; (8000d60 <sendVoxels+0x1a8>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d140      	bne.n	8000cc2 <sendVoxels+0x10a>
      selX = rand() % 8;
 8000c40:	f004 fa72 	bl	8005128 <rand>
 8000c44:	4603      	mov	r3, r0
 8000c46:	425a      	negs	r2, r3
 8000c48:	f003 0307 	and.w	r3, r3, #7
 8000c4c:	f002 0207 	and.w	r2, r2, #7
 8000c50:	bf58      	it	pl
 8000c52:	4253      	negpl	r3, r2
 8000c54:	b2da      	uxtb	r2, r3
 8000c56:	4b43      	ldr	r3, [pc, #268]	; (8000d64 <sendVoxels+0x1ac>)
 8000c58:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8000c5a:	f004 fa65 	bl	8005128 <rand>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	425a      	negs	r2, r3
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	f002 0207 	and.w	r2, r2, #7
 8000c6a:	bf58      	it	pl
 8000c6c:	4253      	negpl	r3, r2
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	4b3d      	ldr	r3, [pc, #244]	; (8000d68 <sendVoxels+0x1b0>)
 8000c72:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 8000c74:	4b3b      	ldr	r3, [pc, #236]	; (8000d64 <sendVoxels+0x1ac>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	4a3b      	ldr	r2, [pc, #236]	; (8000d68 <sendVoxels+0x1b0>)
 8000c7a:	7812      	ldrb	r2, [r2, #0]
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f001 f80c 	bl	8001c9c <getVoxel>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d006      	beq.n	8000c98 <sendVoxels+0xe0>
        selY = 0;
 8000c8a:	4b38      	ldr	r3, [pc, #224]	; (8000d6c <sendVoxels+0x1b4>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 8000c90:	4b37      	ldr	r3, [pc, #220]	; (8000d70 <sendVoxels+0x1b8>)
 8000c92:	2204      	movs	r2, #4
 8000c94:	701a      	strb	r2, [r3, #0]
 8000c96:	e010      	b.n	8000cba <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8000c98:	4b32      	ldr	r3, [pc, #200]	; (8000d64 <sendVoxels+0x1ac>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4a32      	ldr	r2, [pc, #200]	; (8000d68 <sendVoxels+0x1b0>)
 8000c9e:	7812      	ldrb	r2, [r2, #0]
 8000ca0:	2107      	movs	r1, #7
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 fffa 	bl	8001c9c <getVoxel>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d005      	beq.n	8000cba <sendVoxels+0x102>
        selY = 7;
 8000cae:	4b2f      	ldr	r3, [pc, #188]	; (8000d6c <sendVoxels+0x1b4>)
 8000cb0:	2207      	movs	r2, #7
 8000cb2:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 8000cb4:	4b2e      	ldr	r3, [pc, #184]	; (8000d70 <sendVoxels+0x1b8>)
 8000cb6:	2205      	movs	r2, #5
 8000cb8:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 8000cba:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <sendVoxels+0x1a8>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 8000cc0:	e046      	b.n	8000d50 <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 8000cc2:	4b2b      	ldr	r3, [pc, #172]	; (8000d70 <sendVoxels+0x1b8>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	2b04      	cmp	r3, #4
 8000cc8:	d121      	bne.n	8000d0e <sendVoxels+0x156>
        selY++;
 8000cca:	4b28      	ldr	r3, [pc, #160]	; (8000d6c <sendVoxels+0x1b4>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4b26      	ldr	r3, [pc, #152]	; (8000d6c <sendVoxels+0x1b4>)
 8000cd4:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000cd6:	4b23      	ldr	r3, [pc, #140]	; (8000d64 <sendVoxels+0x1ac>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	4a24      	ldr	r2, [pc, #144]	; (8000d6c <sendVoxels+0x1b4>)
 8000cdc:	7811      	ldrb	r1, [r2, #0]
 8000cde:	4a22      	ldr	r2, [pc, #136]	; (8000d68 <sendVoxels+0x1b0>)
 8000ce0:	7812      	ldrb	r2, [r2, #0]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 ff7a 	bl	8001bdc <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8000ce8:	4b1e      	ldr	r3, [pc, #120]	; (8000d64 <sendVoxels+0x1ac>)
 8000cea:	7818      	ldrb	r0, [r3, #0]
 8000cec:	4b1f      	ldr	r3, [pc, #124]	; (8000d6c <sendVoxels+0x1b4>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	4a1c      	ldr	r2, [pc, #112]	; (8000d68 <sendVoxels+0x1b0>)
 8000cf6:	7812      	ldrb	r2, [r2, #0]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	f000 ff9f 	bl	8001c3c <clearVoxel>
        if (selY == 7) {
 8000cfe:	4b1b      	ldr	r3, [pc, #108]	; (8000d6c <sendVoxels+0x1b4>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b07      	cmp	r3, #7
 8000d04:	d124      	bne.n	8000d50 <sendVoxels+0x198>
          sending = 0;
 8000d06:	4b16      	ldr	r3, [pc, #88]	; (8000d60 <sendVoxels+0x1a8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000d0c:	e020      	b.n	8000d50 <sendVoxels+0x198>
        selY--;
 8000d0e:	4b17      	ldr	r3, [pc, #92]	; (8000d6c <sendVoxels+0x1b4>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b15      	ldr	r3, [pc, #84]	; (8000d6c <sendVoxels+0x1b4>)
 8000d18:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d1a:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <sendVoxels+0x1ac>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	4a13      	ldr	r2, [pc, #76]	; (8000d6c <sendVoxels+0x1b4>)
 8000d20:	7811      	ldrb	r1, [r2, #0]
 8000d22:	4a11      	ldr	r2, [pc, #68]	; (8000d68 <sendVoxels+0x1b0>)
 8000d24:	7812      	ldrb	r2, [r2, #0]
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 ff58 	bl	8001bdc <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	; (8000d64 <sendVoxels+0x1ac>)
 8000d2e:	7818      	ldrb	r0, [r3, #0]
 8000d30:	4b0e      	ldr	r3, [pc, #56]	; (8000d6c <sendVoxels+0x1b4>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	3301      	adds	r3, #1
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	4a0b      	ldr	r2, [pc, #44]	; (8000d68 <sendVoxels+0x1b0>)
 8000d3a:	7812      	ldrb	r2, [r2, #0]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f000 ff7d 	bl	8001c3c <clearVoxel>
        if (selY == 0) {
 8000d42:	4b0a      	ldr	r3, [pc, #40]	; (8000d6c <sendVoxels+0x1b4>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d102      	bne.n	8000d50 <sendVoxels+0x198>
          sending = 0;
 8000d4a:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <sendVoxels+0x1a8>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000d50:	bf00      	nop
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200001d2 	.word	0x200001d2
 8000d5c:	200001c0 	.word	0x200001c0
 8000d60:	200001e3 	.word	0x200001e3
 8000d64:	200001df 	.word	0x200001df
 8000d68:	200001e1 	.word	0x200001e1
 8000d6c:	200001e0 	.word	0x200001e0
 8000d70:	200001e2 	.word	0x200001e2

08000d74 <woopWoop>:

void woopWoop() {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  if (loading) {
 8000d78:	4b2c      	ldr	r3, [pc, #176]	; (8000e2c <woopWoop+0xb8>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d00a      	beq.n	8000d96 <woopWoop+0x22>
    clearCube();
 8000d80:	f001 fa10 	bl	80021a4 <clearCube>
    cubeSize = 2;
 8000d84:	4b2a      	ldr	r3, [pc, #168]	; (8000e30 <woopWoop+0xbc>)
 8000d86:	2202      	movs	r2, #2
 8000d88:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 8000d8a:	4b2a      	ldr	r3, [pc, #168]	; (8000e34 <woopWoop+0xc0>)
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000d90:	4b26      	ldr	r3, [pc, #152]	; (8000e2c <woopWoop+0xb8>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000d96:	4b28      	ldr	r3, [pc, #160]	; (8000e38 <woopWoop+0xc4>)
 8000d98:	881b      	ldrh	r3, [r3, #0]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	4b26      	ldr	r3, [pc, #152]	; (8000e38 <woopWoop+0xc4>)
 8000da0:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 8000da2:	4b25      	ldr	r3, [pc, #148]	; (8000e38 <woopWoop+0xc4>)
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d93c      	bls.n	8000e28 <woopWoop+0xb4>
    timer = 0;
 8000dae:	4b22      	ldr	r3, [pc, #136]	; (8000e38 <woopWoop+0xc4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 8000db4:	4b1f      	ldr	r3, [pc, #124]	; (8000e34 <woopWoop+0xc0>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d00d      	beq.n	8000dd8 <woopWoop+0x64>
      cubeSize += 2;
 8000dbc:	4b1c      	ldr	r3, [pc, #112]	; (8000e30 <woopWoop+0xbc>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	3302      	adds	r3, #2
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	4b1a      	ldr	r3, [pc, #104]	; (8000e30 <woopWoop+0xbc>)
 8000dc6:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8000dc8:	4b19      	ldr	r3, [pc, #100]	; (8000e30 <woopWoop+0xbc>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b08      	cmp	r3, #8
 8000dce:	d110      	bne.n	8000df2 <woopWoop+0x7e>
        cubeExpanding = 0;
 8000dd0:	4b18      	ldr	r3, [pc, #96]	; (8000e34 <woopWoop+0xc0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	701a      	strb	r2, [r3, #0]
 8000dd6:	e00c      	b.n	8000df2 <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 8000dd8:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <woopWoop+0xbc>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	3b02      	subs	r3, #2
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	4b13      	ldr	r3, [pc, #76]	; (8000e30 <woopWoop+0xbc>)
 8000de2:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <woopWoop+0xbc>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d102      	bne.n	8000df2 <woopWoop+0x7e>
        cubeExpanding = 1;
 8000dec:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <woopWoop+0xc0>)
 8000dee:	2201      	movs	r2, #1
 8000df0:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 8000df2:	f001 f9d7 	bl	80021a4 <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 8000df6:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <woopWoop+0xbc>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	085b      	lsrs	r3, r3, #1
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	f1c3 0304 	rsb	r3, r3, #4
 8000e02:	b2d8      	uxtb	r0, r3
 8000e04:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <woopWoop+0xbc>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	085b      	lsrs	r3, r3, #1
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	f1c3 0304 	rsb	r3, r3, #4
 8000e10:	b2d9      	uxtb	r1, r3
 8000e12:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <woopWoop+0xbc>)
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	085b      	lsrs	r3, r3, #1
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	f1c3 0304 	rsb	r3, r3, #4
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	4b03      	ldr	r3, [pc, #12]	; (8000e30 <woopWoop+0xbc>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	f001 f8d0 	bl	8001fc8 <drawCube>
  }
} //end woopWoop()
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200001d2 	.word	0x200001d2
 8000e30:	200001e4 	.word	0x200001e4
 8000e34:	20000052 	.word	0x20000052
 8000e38:	200001c0 	.word	0x200001c0

08000e3c <glow>:

void glow() {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  if (loading) {
 8000e40:	4b68      	ldr	r3, [pc, #416]	; (8000fe4 <glow+0x1a8>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00a      	beq.n	8000e5e <glow+0x22>
    clearCube();
 8000e48:	f001 f9ac 	bl	80021a4 <clearCube>
    glowCount = 0;
 8000e4c:	4b66      	ldr	r3, [pc, #408]	; (8000fe8 <glow+0x1ac>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8000e52:	4b66      	ldr	r3, [pc, #408]	; (8000fec <glow+0x1b0>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000e58:	4b62      	ldr	r3, [pc, #392]	; (8000fe4 <glow+0x1a8>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000e5e:	4b64      	ldr	r3, [pc, #400]	; (8000ff0 <glow+0x1b4>)
 8000e60:	881b      	ldrh	r3, [r3, #0]
 8000e62:	3301      	adds	r3, #1
 8000e64:	b29a      	uxth	r2, r3
 8000e66:	4b62      	ldr	r3, [pc, #392]	; (8000ff0 <glow+0x1b4>)
 8000e68:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8000e6a:	4b61      	ldr	r3, [pc, #388]	; (8000ff0 <glow+0x1b4>)
 8000e6c:	881b      	ldrh	r3, [r3, #0]
 8000e6e:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000e72:	4293      	cmp	r3, r2
 8000e74:	f240 80b4 	bls.w	8000fe0 <glow+0x1a4>
    timer = 0;
 8000e78:	4b5d      	ldr	r3, [pc, #372]	; (8000ff0 <glow+0x1b4>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8000e7e:	4b5b      	ldr	r3, [pc, #364]	; (8000fec <glow+0x1b0>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d05c      	beq.n	8000f40 <glow+0x104>
      if (glowCount < 448) {
 8000e86:	4b58      	ldr	r3, [pc, #352]	; (8000fe8 <glow+0x1ac>)
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000e8e:	d242      	bcs.n	8000f16 <glow+0xda>
        do {
        	selX = rand() % 8;
 8000e90:	f004 f94a 	bl	8005128 <rand>
 8000e94:	4603      	mov	r3, r0
 8000e96:	425a      	negs	r2, r3
 8000e98:	f003 0307 	and.w	r3, r3, #7
 8000e9c:	f002 0207 	and.w	r2, r2, #7
 8000ea0:	bf58      	it	pl
 8000ea2:	4253      	negpl	r3, r2
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	4b53      	ldr	r3, [pc, #332]	; (8000ff4 <glow+0x1b8>)
 8000ea8:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 8000eaa:	f004 f93d 	bl	8005128 <rand>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	425a      	negs	r2, r3
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	f002 0207 	and.w	r2, r2, #7
 8000eba:	bf58      	it	pl
 8000ebc:	4253      	negpl	r3, r2
 8000ebe:	b2da      	uxtb	r2, r3
 8000ec0:	4b4d      	ldr	r3, [pc, #308]	; (8000ff8 <glow+0x1bc>)
 8000ec2:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 8000ec4:	f004 f930 	bl	8005128 <rand>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	425a      	negs	r2, r3
 8000ecc:	f003 0307 	and.w	r3, r3, #7
 8000ed0:	f002 0207 	and.w	r2, r2, #7
 8000ed4:	bf58      	it	pl
 8000ed6:	4253      	negpl	r3, r2
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4b48      	ldr	r3, [pc, #288]	; (8000ffc <glow+0x1c0>)
 8000edc:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 8000ede:	4b45      	ldr	r3, [pc, #276]	; (8000ff4 <glow+0x1b8>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	4a45      	ldr	r2, [pc, #276]	; (8000ff8 <glow+0x1bc>)
 8000ee4:	7811      	ldrb	r1, [r2, #0]
 8000ee6:	4a45      	ldr	r2, [pc, #276]	; (8000ffc <glow+0x1c0>)
 8000ee8:	7812      	ldrb	r2, [r2, #0]
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 fed6 	bl	8001c9c <getVoxel>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d1cc      	bne.n	8000e90 <glow+0x54>
        setVoxel(selX, selY, selZ);
 8000ef6:	4b3f      	ldr	r3, [pc, #252]	; (8000ff4 <glow+0x1b8>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	4a3f      	ldr	r2, [pc, #252]	; (8000ff8 <glow+0x1bc>)
 8000efc:	7811      	ldrb	r1, [r2, #0]
 8000efe:	4a3f      	ldr	r2, [pc, #252]	; (8000ffc <glow+0x1c0>)
 8000f00:	7812      	ldrb	r2, [r2, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f000 fe6a 	bl	8001bdc <setVoxel>
        glowCount++;
 8000f08:	4b37      	ldr	r3, [pc, #220]	; (8000fe8 <glow+0x1ac>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b35      	ldr	r3, [pc, #212]	; (8000fe8 <glow+0x1ac>)
 8000f12:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8000f14:	e064      	b.n	8000fe0 <glow+0x1a4>
      } else if (glowCount < 512) {
 8000f16:	4b34      	ldr	r3, [pc, #208]	; (8000fe8 <glow+0x1ac>)
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f1e:	d208      	bcs.n	8000f32 <glow+0xf6>
        lightCube();
 8000f20:	f001 f91a 	bl	8002158 <lightCube>
        glowCount++;
 8000f24:	4b30      	ldr	r3, [pc, #192]	; (8000fe8 <glow+0x1ac>)
 8000f26:	881b      	ldrh	r3, [r3, #0]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	4b2e      	ldr	r3, [pc, #184]	; (8000fe8 <glow+0x1ac>)
 8000f2e:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f30:	e056      	b.n	8000fe0 <glow+0x1a4>
        glowing = 0;
 8000f32:	4b2e      	ldr	r3, [pc, #184]	; (8000fec <glow+0x1b0>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000f38:	4b2b      	ldr	r3, [pc, #172]	; (8000fe8 <glow+0x1ac>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f3e:	e04f      	b.n	8000fe0 <glow+0x1a4>
      if (glowCount < 448) {
 8000f40:	4b29      	ldr	r3, [pc, #164]	; (8000fe8 <glow+0x1ac>)
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000f48:	d242      	bcs.n	8000fd0 <glow+0x194>
          selX = rand() % 8;
 8000f4a:	f004 f8ed 	bl	8005128 <rand>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	425a      	negs	r2, r3
 8000f52:	f003 0307 	and.w	r3, r3, #7
 8000f56:	f002 0207 	and.w	r2, r2, #7
 8000f5a:	bf58      	it	pl
 8000f5c:	4253      	negpl	r3, r2
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	4b24      	ldr	r3, [pc, #144]	; (8000ff4 <glow+0x1b8>)
 8000f62:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8000f64:	f004 f8e0 	bl	8005128 <rand>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	425a      	negs	r2, r3
 8000f6c:	f003 0307 	and.w	r3, r3, #7
 8000f70:	f002 0207 	and.w	r2, r2, #7
 8000f74:	bf58      	it	pl
 8000f76:	4253      	negpl	r3, r2
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	4b1f      	ldr	r3, [pc, #124]	; (8000ff8 <glow+0x1bc>)
 8000f7c:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8000f7e:	f004 f8d3 	bl	8005128 <rand>
 8000f82:	4603      	mov	r3, r0
 8000f84:	425a      	negs	r2, r3
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	f002 0207 	and.w	r2, r2, #7
 8000f8e:	bf58      	it	pl
 8000f90:	4253      	negpl	r3, r2
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <glow+0x1c0>)
 8000f96:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8000f98:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <glow+0x1b8>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	4a16      	ldr	r2, [pc, #88]	; (8000ff8 <glow+0x1bc>)
 8000f9e:	7811      	ldrb	r1, [r2, #0]
 8000fa0:	4a16      	ldr	r2, [pc, #88]	; (8000ffc <glow+0x1c0>)
 8000fa2:	7812      	ldrb	r2, [r2, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 fe79 	bl	8001c9c <getVoxel>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d0cc      	beq.n	8000f4a <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8000fb0:	4b10      	ldr	r3, [pc, #64]	; (8000ff4 <glow+0x1b8>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	4a10      	ldr	r2, [pc, #64]	; (8000ff8 <glow+0x1bc>)
 8000fb6:	7811      	ldrb	r1, [r2, #0]
 8000fb8:	4a10      	ldr	r2, [pc, #64]	; (8000ffc <glow+0x1c0>)
 8000fba:	7812      	ldrb	r2, [r2, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f000 fe3d 	bl	8001c3c <clearVoxel>
        glowCount++;
 8000fc2:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <glow+0x1ac>)
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <glow+0x1ac>)
 8000fcc:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000fce:	e007      	b.n	8000fe0 <glow+0x1a4>
        clearCube();
 8000fd0:	f001 f8e8 	bl	80021a4 <clearCube>
        glowing = 1;
 8000fd4:	4b05      	ldr	r3, [pc, #20]	; (8000fec <glow+0x1b0>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000fda:	4b03      	ldr	r3, [pc, #12]	; (8000fe8 <glow+0x1ac>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200001d2 	.word	0x200001d2
 8000fe8:	200001ea 	.word	0x200001ea
 8000fec:	200001e8 	.word	0x200001e8
 8000ff0:	200001c0 	.word	0x200001c0
 8000ff4:	200001df 	.word	0x200001df
 8000ff8:	200001e0 	.word	0x200001e0
 8000ffc:	200001e1 	.word	0x200001e1

08001000 <text>:

void text(char string[], uint8_t len) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
  if (loading) {
 800100c:	4b2f      	ldr	r3, [pc, #188]	; (80010cc <text+0xcc>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00a      	beq.n	800102a <text+0x2a>
    clearCube();
 8001014:	f001 f8c6 	bl	80021a4 <clearCube>
    charPosition = -1;
 8001018:	4b2d      	ldr	r3, [pc, #180]	; (80010d0 <text+0xd0>)
 800101a:	22ff      	movs	r2, #255	; 0xff
 800101c:	701a      	strb	r2, [r3, #0]
    charCounter = 0;
 800101e:	4b2d      	ldr	r3, [pc, #180]	; (80010d4 <text+0xd4>)
 8001020:	2200      	movs	r2, #0
 8001022:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8001024:	4b29      	ldr	r3, [pc, #164]	; (80010cc <text+0xcc>)
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 800102a:	4b2b      	ldr	r3, [pc, #172]	; (80010d8 <text+0xd8>)
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	3301      	adds	r3, #1
 8001030:	b29a      	uxth	r2, r3
 8001032:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <text+0xd8>)
 8001034:	801a      	strh	r2, [r3, #0]
  if (timer > TEXT_TIME) {
 8001036:	4b28      	ldr	r3, [pc, #160]	; (80010d8 <text+0xd8>)
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 800103e:	4293      	cmp	r3, r2
 8001040:	d93f      	bls.n	80010c2 <text+0xc2>
    timer = 0;
 8001042:	4b25      	ldr	r3, [pc, #148]	; (80010d8 <text+0xd8>)
 8001044:	2200      	movs	r2, #0
 8001046:	801a      	strh	r2, [r3, #0]

    shift(NEG_Z);
 8001048:	2003      	movs	r0, #3
 800104a:	f000 fe8f 	bl	8001d6c <shift>
    charPosition++;
 800104e:	4b20      	ldr	r3, [pc, #128]	; (80010d0 <text+0xd0>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	3301      	adds	r3, #1
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <text+0xd0>)
 8001058:	701a      	strb	r2, [r3, #0]

    if (charPosition == 7) {
 800105a:	4b1d      	ldr	r3, [pc, #116]	; (80010d0 <text+0xd0>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b07      	cmp	r3, #7
 8001060:	d110      	bne.n	8001084 <text+0x84>
      charCounter++;
 8001062:	4b1c      	ldr	r3, [pc, #112]	; (80010d4 <text+0xd4>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	3301      	adds	r3, #1
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4b1a      	ldr	r3, [pc, #104]	; (80010d4 <text+0xd4>)
 800106c:	701a      	strb	r2, [r3, #0]
      if (charCounter > len - 1) {
 800106e:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <text+0xd4>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	78fa      	ldrb	r2, [r7, #3]
 8001074:	429a      	cmp	r2, r3
 8001076:	d802      	bhi.n	800107e <text+0x7e>
        charCounter = 0;
 8001078:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <text+0xd4>)
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
      }
      charPosition = 0;
 800107e:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <text+0xd0>)
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
    }

    if (charPosition == 0) {
 8001084:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <text+0xd0>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d11a      	bne.n	80010c2 <text+0xc2>
      for (uint8_t i = 0; i < 8; i++) {
 800108c:	2300      	movs	r3, #0
 800108e:	73fb      	strb	r3, [r7, #15]
 8001090:	e014      	b.n	80010bc <text+0xbc>
        cube[i][0] = characters[string[charCounter] - '0'][i];
 8001092:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <text+0xd4>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4413      	add	r3, r2
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80010a2:	7bfa      	ldrb	r2, [r7, #15]
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	480d      	ldr	r0, [pc, #52]	; (80010dc <text+0xdc>)
 80010a8:	00c9      	lsls	r1, r1, #3
 80010aa:	4401      	add	r1, r0
 80010ac:	440a      	add	r2, r1
 80010ae:	7811      	ldrb	r1, [r2, #0]
 80010b0:	4a0b      	ldr	r2, [pc, #44]	; (80010e0 <text+0xe0>)
 80010b2:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
      for (uint8_t i = 0; i < 8; i++) {
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	3301      	adds	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
 80010be:	2b07      	cmp	r3, #7
 80010c0:	d9e7      	bls.n	8001092 <text+0x92>
      }
    }
  }
} //end text()
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	200001d2 	.word	0x200001d2
 80010d0:	200001ed 	.word	0x200001ed
 80010d4:	200001ec 	.word	0x200001ec
 80010d8:	200001c0 	.word	0x200001c0
 80010dc:	20000000 	.word	0x20000000
 80010e0:	20000174 	.word	0x20000174

080010e4 <fireWork>:

void fireWork (void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0

	if (loading != 0) {
 80010ea:	4b80      	ldr	r3, [pc, #512]	; (80012ec <fireWork+0x208>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d004      	beq.n	80010fc <fireWork+0x18>
	    clearCube();
 80010f2:	f001 f857 	bl	80021a4 <clearCube>
	    loading = 0;
 80010f6:	4b7d      	ldr	r3, [pc, #500]	; (80012ec <fireWork+0x208>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 80010fc:	4b7c      	ldr	r3, [pc, #496]	; (80012f0 <fireWork+0x20c>)
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	3301      	adds	r3, #1
 8001102:	b29a      	uxth	r2, r3
 8001104:	4b7a      	ldr	r3, [pc, #488]	; (80012f0 <fireWork+0x20c>)
 8001106:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 8001108:	4b79      	ldr	r3, [pc, #484]	; (80012f0 <fireWork+0x20c>)
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	f645 72fc 	movw	r2, #24572	; 0x5ffc
 8001110:	4293      	cmp	r3, r2
 8001112:	f240 836a 	bls.w	80017ea <fireWork+0x706>

		timer = 0;
 8001116:	4b76      	ldr	r3, [pc, #472]	; (80012f0 <fireWork+0x20c>)
 8001118:	2200      	movs	r2, #0
 800111a:	801a      	strh	r2, [r3, #0]
		clearCube();
 800111c:	f001 f842 	bl	80021a4 <clearCube>

		switch (statusFireWork){
 8001120:	4b74      	ldr	r3, [pc, #464]	; (80012f4 <fireWork+0x210>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b03      	cmp	r3, #3
 8001126:	f200 8362 	bhi.w	80017ee <fireWork+0x70a>
 800112a:	a201      	add	r2, pc, #4	; (adr r2, 8001130 <fireWork+0x4c>)
 800112c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001130:	08001141 	.word	0x08001141
 8001134:	0800119d 	.word	0x0800119d
 8001138:	080012db 	.word	0x080012db
 800113c:	080015f1 	.word	0x080015f1
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 8001140:	f003 fff2 	bl	8005128 <rand>
 8001144:	4603      	mov	r3, r0
 8001146:	425a      	negs	r2, r3
 8001148:	f003 0303 	and.w	r3, r3, #3
 800114c:	f002 0203 	and.w	r2, r2, #3
 8001150:	bf58      	it	pl
 8001152:	4253      	negpl	r3, r2
 8001154:	b2db      	uxtb	r3, r3
 8001156:	3302      	adds	r3, #2
 8001158:	b2da      	uxtb	r2, r3
 800115a:	4b67      	ldr	r3, [pc, #412]	; (80012f8 <fireWork+0x214>)
 800115c:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 800115e:	f003 ffe3 	bl	8005128 <rand>
 8001162:	4603      	mov	r3, r0
 8001164:	425a      	negs	r2, r3
 8001166:	f003 0303 	and.w	r3, r3, #3
 800116a:	f002 0203 	and.w	r2, r2, #3
 800116e:	bf58      	it	pl
 8001170:	4253      	negpl	r3, r2
 8001172:	b2db      	uxtb	r3, r3
 8001174:	3302      	adds	r3, #2
 8001176:	b2da      	uxtb	r2, r3
 8001178:	4b60      	ldr	r3, [pc, #384]	; (80012fc <fireWork+0x218>)
 800117a:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 800117c:	4b60      	ldr	r3, [pc, #384]	; (8001300 <fireWork+0x21c>)
 800117e:	2200      	movs	r2, #0
 8001180:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 8001182:	4b5d      	ldr	r3, [pc, #372]	; (80012f8 <fireWork+0x214>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	4a5e      	ldr	r2, [pc, #376]	; (8001300 <fireWork+0x21c>)
 8001188:	7811      	ldrb	r1, [r2, #0]
 800118a:	4a5c      	ldr	r2, [pc, #368]	; (80012fc <fireWork+0x218>)
 800118c:	7812      	ldrb	r2, [r2, #0]
 800118e:	4618      	mov	r0, r3
 8001190:	f000 fd24 	bl	8001bdc <setVoxel>
				statusFireWork = RISING_ROCKET;
 8001194:	4b57      	ldr	r3, [pc, #348]	; (80012f4 <fireWork+0x210>)
 8001196:	2201      	movs	r2, #1
 8001198:	701a      	strb	r2, [r3, #0]
			break;
 800119a:	e32d      	b.n	80017f8 <fireWork+0x714>
			case RISING_ROCKET:
				rocketZ++;
 800119c:	4b58      	ldr	r3, [pc, #352]	; (8001300 <fireWork+0x21c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	4b56      	ldr	r3, [pc, #344]	; (8001300 <fireWork+0x21c>)
 80011a6:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 80011a8:	4b55      	ldr	r3, [pc, #340]	; (8001300 <fireWork+0x21c>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b04      	cmp	r3, #4
 80011ae:	f240 808a 	bls.w	80012c6 <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 80011b2:	4b50      	ldr	r3, [pc, #320]	; (80012f4 <fireWork+0x210>)
 80011b4:	2202      	movs	r2, #2
 80011b6:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 80011b8:	4b52      	ldr	r3, [pc, #328]	; (8001304 <fireWork+0x220>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 80011be:	4b52      	ldr	r3, [pc, #328]	; (8001308 <fireWork+0x224>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 80011c4:	f003 ffb0 	bl	8005128 <rand>
 80011c8:	4602      	mov	r2, r0
 80011ca:	4b50      	ldr	r3, [pc, #320]	; (800130c <fireWork+0x228>)
 80011cc:	fb83 1302 	smull	r1, r3, r3, r2
 80011d0:	1099      	asrs	r1, r3, #2
 80011d2:	17d3      	asrs	r3, r2, #31
 80011d4:	1ac9      	subs	r1, r1, r3
 80011d6:	460b      	mov	r3, r1
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	440b      	add	r3, r1
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	1ad1      	subs	r1, r2, r3
 80011e0:	b2cb      	uxtb	r3, r1
 80011e2:	331e      	adds	r3, #30
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4b4a      	ldr	r3, [pc, #296]	; (8001310 <fireWork+0x22c>)
 80011e8:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 80011ea:	2300      	movs	r3, #0
 80011ec:	71fb      	strb	r3, [r7, #7]
 80011ee:	e065      	b.n	80012bc <fireWork+0x1d8>
						particle[i].partX = rocketX;
 80011f0:	4b41      	ldr	r3, [pc, #260]	; (80012f8 <fireWork+0x214>)
 80011f2:	781a      	ldrb	r2, [r3, #0]
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	b251      	sxtb	r1, r2
 80011f8:	4a46      	ldr	r2, [pc, #280]	; (8001314 <fireWork+0x230>)
 80011fa:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 80011fe:	4b3f      	ldr	r3, [pc, #252]	; (80012fc <fireWork+0x218>)
 8001200:	781a      	ldrb	r2, [r3, #0]
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	b251      	sxtb	r1, r2
 8001206:	4a43      	ldr	r2, [pc, #268]	; (8001314 <fireWork+0x230>)
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	4413      	add	r3, r2
 800120c:	460a      	mov	r2, r1
 800120e:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 8001210:	4b3b      	ldr	r3, [pc, #236]	; (8001300 <fireWork+0x21c>)
 8001212:	781a      	ldrb	r2, [r3, #0]
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	b251      	sxtb	r1, r2
 8001218:	4a3e      	ldr	r2, [pc, #248]	; (8001314 <fireWork+0x230>)
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	4413      	add	r3, r2
 800121e:	460a      	mov	r2, r1
 8001220:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 8001222:	f003 ff81 	bl	8005128 <rand>
 8001226:	4602      	mov	r2, r0
 8001228:	4b38      	ldr	r3, [pc, #224]	; (800130c <fireWork+0x228>)
 800122a:	fb83 1302 	smull	r1, r3, r3, r2
 800122e:	1059      	asrs	r1, r3, #1
 8001230:	17d3      	asrs	r3, r2, #31
 8001232:	1ac9      	subs	r1, r1, r3
 8001234:	460b      	mov	r3, r1
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	440b      	add	r3, r1
 800123a:	1ad1      	subs	r1, r2, r3
 800123c:	b2cb      	uxtb	r3, r1
 800123e:	3b02      	subs	r3, #2
 8001240:	b2da      	uxtb	r2, r3
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	b251      	sxtb	r1, r2
 8001246:	4a33      	ldr	r2, [pc, #204]	; (8001314 <fireWork+0x230>)
 8001248:	00db      	lsls	r3, r3, #3
 800124a:	4413      	add	r3, r2
 800124c:	460a      	mov	r2, r1
 800124e:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 8001250:	f003 ff6a 	bl	8005128 <rand>
 8001254:	4602      	mov	r2, r0
 8001256:	4b2d      	ldr	r3, [pc, #180]	; (800130c <fireWork+0x228>)
 8001258:	fb83 1302 	smull	r1, r3, r3, r2
 800125c:	1059      	asrs	r1, r3, #1
 800125e:	17d3      	asrs	r3, r2, #31
 8001260:	1ac9      	subs	r1, r1, r3
 8001262:	460b      	mov	r3, r1
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	440b      	add	r3, r1
 8001268:	1ad1      	subs	r1, r2, r3
 800126a:	b2cb      	uxtb	r3, r1
 800126c:	3b02      	subs	r3, #2
 800126e:	b2da      	uxtb	r2, r3
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	b251      	sxtb	r1, r2
 8001274:	4a27      	ldr	r2, [pc, #156]	; (8001314 <fireWork+0x230>)
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	4413      	add	r3, r2
 800127a:	460a      	mov	r2, r1
 800127c:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 800127e:	f003 ff53 	bl	8005128 <rand>
 8001282:	4602      	mov	r2, r0
 8001284:	4b24      	ldr	r3, [pc, #144]	; (8001318 <fireWork+0x234>)
 8001286:	fb83 3102 	smull	r3, r1, r3, r2
 800128a:	17d3      	asrs	r3, r2, #31
 800128c:	1ac9      	subs	r1, r1, r3
 800128e:	460b      	mov	r3, r1
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	440b      	add	r3, r1
 8001294:	1ad1      	subs	r1, r2, r3
 8001296:	b2cb      	uxtb	r3, r1
 8001298:	3b01      	subs	r3, #1
 800129a:	b2da      	uxtb	r2, r3
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	b251      	sxtb	r1, r2
 80012a0:	4a1c      	ldr	r2, [pc, #112]	; (8001314 <fireWork+0x230>)
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	4413      	add	r3, r2
 80012a6:	460a      	mov	r2, r1
 80012a8:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	4a19      	ldr	r2, [pc, #100]	; (8001314 <fireWork+0x230>)
 80012ae:	00db      	lsls	r3, r3, #3
 80012b0:	4413      	add	r3, r2
 80012b2:	2200      	movs	r2, #0
 80012b4:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	3301      	adds	r3, #1
 80012ba:	71fb      	strb	r3, [r7, #7]
 80012bc:	4b14      	ldr	r3, [pc, #80]	; (8001310 <fireWork+0x22c>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	79fa      	ldrb	r2, [r7, #7]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d394      	bcc.n	80011f0 <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 80012c6:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <fireWork+0x214>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	4a0d      	ldr	r2, [pc, #52]	; (8001300 <fireWork+0x21c>)
 80012cc:	7811      	ldrb	r1, [r2, #0]
 80012ce:	4a0b      	ldr	r2, [pc, #44]	; (80012fc <fireWork+0x218>)
 80012d0:	7812      	ldrb	r2, [r2, #0]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 fc82 	bl	8001bdc <setVoxel>
			break;
 80012d8:	e28e      	b.n	80017f8 <fireWork+0x714>
			case EXPLODING:
				explocionCicle++;
 80012da:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <fireWork+0x224>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	3301      	adds	r3, #1
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	4b09      	ldr	r3, [pc, #36]	; (8001308 <fireWork+0x224>)
 80012e4:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 80012e6:	2300      	movs	r3, #0
 80012e8:	71bb      	strb	r3, [r7, #6]
 80012ea:	e172      	b.n	80015d2 <fireWork+0x4ee>
 80012ec:	200001d2 	.word	0x200001d2
 80012f0:	200001c0 	.word	0x200001c0
 80012f4:	200001ee 	.word	0x200001ee
 80012f8:	200001ef 	.word	0x200001ef
 80012fc:	200001f0 	.word	0x200001f0
 8001300:	200001f1 	.word	0x200001f1
 8001304:	20000334 	.word	0x20000334
 8001308:	20000053 	.word	0x20000053
 800130c:	66666667 	.word	0x66666667
 8001310:	200001f2 	.word	0x200001f2
 8001314:	200001f4 	.word	0x200001f4
 8001318:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 800131c:	79bb      	ldrb	r3, [r7, #6]
 800131e:	4aa2      	ldr	r2, [pc, #648]	; (80015a8 <fireWork+0x4c4>)
 8001320:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001324:	b2da      	uxtb	r2, r3
 8001326:	79bb      	ldrb	r3, [r7, #6]
 8001328:	499f      	ldr	r1, [pc, #636]	; (80015a8 <fireWork+0x4c4>)
 800132a:	00db      	lsls	r3, r3, #3
 800132c:	440b      	add	r3, r1
 800132e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4413      	add	r3, r2
 8001336:	b2da      	uxtb	r2, r3
 8001338:	79bb      	ldrb	r3, [r7, #6]
 800133a:	b251      	sxtb	r1, r2
 800133c:	4a9a      	ldr	r2, [pc, #616]	; (80015a8 <fireWork+0x4c4>)
 800133e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8001342:	79bb      	ldrb	r3, [r7, #6]
 8001344:	4a98      	ldr	r2, [pc, #608]	; (80015a8 <fireWork+0x4c4>)
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	4413      	add	r3, r2
 800134a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800134e:	b2da      	uxtb	r2, r3
 8001350:	79bb      	ldrb	r3, [r7, #6]
 8001352:	4995      	ldr	r1, [pc, #596]	; (80015a8 <fireWork+0x4c4>)
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	440b      	add	r3, r1
 8001358:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	4413      	add	r3, r2
 8001360:	b2da      	uxtb	r2, r3
 8001362:	79bb      	ldrb	r3, [r7, #6]
 8001364:	b251      	sxtb	r1, r2
 8001366:	4a90      	ldr	r2, [pc, #576]	; (80015a8 <fireWork+0x4c4>)
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	4413      	add	r3, r2
 800136c:	460a      	mov	r2, r1
 800136e:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 8001370:	79bb      	ldrb	r3, [r7, #6]
 8001372:	4a8d      	ldr	r2, [pc, #564]	; (80015a8 <fireWork+0x4c4>)
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	4413      	add	r3, r2
 8001378:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800137c:	b2da      	uxtb	r2, r3
 800137e:	79bb      	ldrb	r3, [r7, #6]
 8001380:	4989      	ldr	r1, [pc, #548]	; (80015a8 <fireWork+0x4c4>)
 8001382:	00db      	lsls	r3, r3, #3
 8001384:	440b      	add	r3, r1
 8001386:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	4413      	add	r3, r2
 800138e:	b2da      	uxtb	r2, r3
 8001390:	79bb      	ldrb	r3, [r7, #6]
 8001392:	b251      	sxtb	r1, r2
 8001394:	4a84      	ldr	r2, [pc, #528]	; (80015a8 <fireWork+0x4c4>)
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	4413      	add	r3, r2
 800139a:	460a      	mov	r2, r1
 800139c:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 800139e:	79bb      	ldrb	r3, [r7, #6]
 80013a0:	4a81      	ldr	r2, [pc, #516]	; (80015a8 <fireWork+0x4c4>)
 80013a2:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80013a6:	461a      	mov	r2, r3
 80013a8:	4b80      	ldr	r3, [pc, #512]	; (80015ac <fireWork+0x4c8>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	4619      	mov	r1, r3
 80013ae:	4b80      	ldr	r3, [pc, #512]	; (80015b0 <fireWork+0x4cc>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	1acb      	subs	r3, r1, r3
 80013b4:	429a      	cmp	r2, r3
 80013b6:	da0a      	bge.n	80013ce <fireWork+0x2ea>
 80013b8:	4b7c      	ldr	r3, [pc, #496]	; (80015ac <fireWork+0x4c8>)
 80013ba:	781a      	ldrb	r2, [r3, #0]
 80013bc:	4b7c      	ldr	r3, [pc, #496]	; (80015b0 <fireWork+0x4cc>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	79bb      	ldrb	r3, [r7, #6]
 80013c6:	b251      	sxtb	r1, r2
 80013c8:	4a77      	ldr	r2, [pc, #476]	; (80015a8 <fireWork+0x4c4>)
 80013ca:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 80013ce:	79bb      	ldrb	r3, [r7, #6]
 80013d0:	4a75      	ldr	r2, [pc, #468]	; (80015a8 <fireWork+0x4c4>)
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	4413      	add	r3, r2
 80013d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80013da:	461a      	mov	r2, r3
 80013dc:	4b75      	ldr	r3, [pc, #468]	; (80015b4 <fireWork+0x4d0>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	4619      	mov	r1, r3
 80013e2:	4b73      	ldr	r3, [pc, #460]	; (80015b0 <fireWork+0x4cc>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	1acb      	subs	r3, r1, r3
 80013e8:	429a      	cmp	r2, r3
 80013ea:	da0c      	bge.n	8001406 <fireWork+0x322>
 80013ec:	4b71      	ldr	r3, [pc, #452]	; (80015b4 <fireWork+0x4d0>)
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	4b6f      	ldr	r3, [pc, #444]	; (80015b0 <fireWork+0x4cc>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	79bb      	ldrb	r3, [r7, #6]
 80013fa:	b251      	sxtb	r1, r2
 80013fc:	4a6a      	ldr	r2, [pc, #424]	; (80015a8 <fireWork+0x4c4>)
 80013fe:	00db      	lsls	r3, r3, #3
 8001400:	4413      	add	r3, r2
 8001402:	460a      	mov	r2, r1
 8001404:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 8001406:	79bb      	ldrb	r3, [r7, #6]
 8001408:	4a67      	ldr	r2, [pc, #412]	; (80015a8 <fireWork+0x4c4>)
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	4413      	add	r3, r2
 800140e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001412:	461a      	mov	r2, r3
 8001414:	4b68      	ldr	r3, [pc, #416]	; (80015b8 <fireWork+0x4d4>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	4619      	mov	r1, r3
 800141a:	4b65      	ldr	r3, [pc, #404]	; (80015b0 <fireWork+0x4cc>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	1acb      	subs	r3, r1, r3
 8001420:	429a      	cmp	r2, r3
 8001422:	da0c      	bge.n	800143e <fireWork+0x35a>
 8001424:	4b64      	ldr	r3, [pc, #400]	; (80015b8 <fireWork+0x4d4>)
 8001426:	781a      	ldrb	r2, [r3, #0]
 8001428:	4b61      	ldr	r3, [pc, #388]	; (80015b0 <fireWork+0x4cc>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	b2da      	uxtb	r2, r3
 8001430:	79bb      	ldrb	r3, [r7, #6]
 8001432:	b251      	sxtb	r1, r2
 8001434:	4a5c      	ldr	r2, [pc, #368]	; (80015a8 <fireWork+0x4c4>)
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	4413      	add	r3, r2
 800143a:	460a      	mov	r2, r1
 800143c:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 800143e:	79bb      	ldrb	r3, [r7, #6]
 8001440:	4a59      	ldr	r2, [pc, #356]	; (80015a8 <fireWork+0x4c4>)
 8001442:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001446:	461a      	mov	r2, r3
 8001448:	4b58      	ldr	r3, [pc, #352]	; (80015ac <fireWork+0x4c8>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	4619      	mov	r1, r3
 800144e:	4b58      	ldr	r3, [pc, #352]	; (80015b0 <fireWork+0x4cc>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	440b      	add	r3, r1
 8001454:	429a      	cmp	r2, r3
 8001456:	dd0a      	ble.n	800146e <fireWork+0x38a>
 8001458:	4b54      	ldr	r3, [pc, #336]	; (80015ac <fireWork+0x4c8>)
 800145a:	781a      	ldrb	r2, [r3, #0]
 800145c:	4b54      	ldr	r3, [pc, #336]	; (80015b0 <fireWork+0x4cc>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4413      	add	r3, r2
 8001462:	b2da      	uxtb	r2, r3
 8001464:	79bb      	ldrb	r3, [r7, #6]
 8001466:	b251      	sxtb	r1, r2
 8001468:	4a4f      	ldr	r2, [pc, #316]	; (80015a8 <fireWork+0x4c4>)
 800146a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 800146e:	79bb      	ldrb	r3, [r7, #6]
 8001470:	4a4d      	ldr	r2, [pc, #308]	; (80015a8 <fireWork+0x4c4>)
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	4413      	add	r3, r2
 8001476:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800147a:	461a      	mov	r2, r3
 800147c:	4b4d      	ldr	r3, [pc, #308]	; (80015b4 <fireWork+0x4d0>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	4619      	mov	r1, r3
 8001482:	4b4b      	ldr	r3, [pc, #300]	; (80015b0 <fireWork+0x4cc>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	440b      	add	r3, r1
 8001488:	429a      	cmp	r2, r3
 800148a:	dd0c      	ble.n	80014a6 <fireWork+0x3c2>
 800148c:	4b49      	ldr	r3, [pc, #292]	; (80015b4 <fireWork+0x4d0>)
 800148e:	781a      	ldrb	r2, [r3, #0]
 8001490:	4b47      	ldr	r3, [pc, #284]	; (80015b0 <fireWork+0x4cc>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	4413      	add	r3, r2
 8001496:	b2da      	uxtb	r2, r3
 8001498:	79bb      	ldrb	r3, [r7, #6]
 800149a:	b251      	sxtb	r1, r2
 800149c:	4a42      	ldr	r2, [pc, #264]	; (80015a8 <fireWork+0x4c4>)
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	4413      	add	r3, r2
 80014a2:	460a      	mov	r2, r1
 80014a4:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 80014a6:	79bb      	ldrb	r3, [r7, #6]
 80014a8:	4a3f      	ldr	r2, [pc, #252]	; (80015a8 <fireWork+0x4c4>)
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	4413      	add	r3, r2
 80014ae:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014b2:	461a      	mov	r2, r3
 80014b4:	4b40      	ldr	r3, [pc, #256]	; (80015b8 <fireWork+0x4d4>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4619      	mov	r1, r3
 80014ba:	4b3d      	ldr	r3, [pc, #244]	; (80015b0 <fireWork+0x4cc>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	440b      	add	r3, r1
 80014c0:	429a      	cmp	r2, r3
 80014c2:	dd0c      	ble.n	80014de <fireWork+0x3fa>
 80014c4:	4b3c      	ldr	r3, [pc, #240]	; (80015b8 <fireWork+0x4d4>)
 80014c6:	781a      	ldrb	r2, [r3, #0]
 80014c8:	4b39      	ldr	r3, [pc, #228]	; (80015b0 <fireWork+0x4cc>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4413      	add	r3, r2
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	79bb      	ldrb	r3, [r7, #6]
 80014d2:	b251      	sxtb	r1, r2
 80014d4:	4a34      	ldr	r2, [pc, #208]	; (80015a8 <fireWork+0x4c4>)
 80014d6:	00db      	lsls	r3, r3, #3
 80014d8:	4413      	add	r3, r2
 80014da:	460a      	mov	r2, r1
 80014dc:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 80014de:	f003 fe23 	bl	8005128 <rand>
 80014e2:	4602      	mov	r2, r0
 80014e4:	4b35      	ldr	r3, [pc, #212]	; (80015bc <fireWork+0x4d8>)
 80014e6:	fb83 1302 	smull	r1, r3, r3, r2
 80014ea:	1059      	asrs	r1, r3, #1
 80014ec:	17d3      	asrs	r3, r2, #31
 80014ee:	1ac9      	subs	r1, r1, r3
 80014f0:	460b      	mov	r3, r1
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	440b      	add	r3, r1
 80014f6:	1ad1      	subs	r1, r2, r3
 80014f8:	b2cb      	uxtb	r3, r1
 80014fa:	3b02      	subs	r3, #2
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	79bb      	ldrb	r3, [r7, #6]
 8001500:	b251      	sxtb	r1, r2
 8001502:	4a29      	ldr	r2, [pc, #164]	; (80015a8 <fireWork+0x4c4>)
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	4413      	add	r3, r2
 8001508:	460a      	mov	r2, r1
 800150a:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 800150c:	f003 fe0c 	bl	8005128 <rand>
 8001510:	4602      	mov	r2, r0
 8001512:	4b2a      	ldr	r3, [pc, #168]	; (80015bc <fireWork+0x4d8>)
 8001514:	fb83 1302 	smull	r1, r3, r3, r2
 8001518:	1059      	asrs	r1, r3, #1
 800151a:	17d3      	asrs	r3, r2, #31
 800151c:	1ac9      	subs	r1, r1, r3
 800151e:	460b      	mov	r3, r1
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	440b      	add	r3, r1
 8001524:	1ad1      	subs	r1, r2, r3
 8001526:	b2cb      	uxtb	r3, r1
 8001528:	3b02      	subs	r3, #2
 800152a:	b2da      	uxtb	r2, r3
 800152c:	79bb      	ldrb	r3, [r7, #6]
 800152e:	b251      	sxtb	r1, r2
 8001530:	4a1d      	ldr	r2, [pc, #116]	; (80015a8 <fireWork+0x4c4>)
 8001532:	00db      	lsls	r3, r3, #3
 8001534:	4413      	add	r3, r2
 8001536:	460a      	mov	r2, r1
 8001538:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 800153a:	f003 fdf5 	bl	8005128 <rand>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	bfb8      	it	lt
 8001548:	425b      	neglt	r3, r3
 800154a:	461a      	mov	r2, r3
 800154c:	79bb      	ldrb	r3, [r7, #6]
 800154e:	b251      	sxtb	r1, r2
 8001550:	4a15      	ldr	r2, [pc, #84]	; (80015a8 <fireWork+0x4c4>)
 8001552:	00db      	lsls	r3, r3, #3
 8001554:	4413      	add	r3, r2
 8001556:	460a      	mov	r2, r1
 8001558:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 800155a:	79bb      	ldrb	r3, [r7, #6]
 800155c:	4a12      	ldr	r2, [pc, #72]	; (80015a8 <fireWork+0x4c4>)
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	4413      	add	r3, r2
 8001562:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001566:	2b00      	cmp	r3, #0
 8001568:	db2a      	blt.n	80015c0 <fireWork+0x4dc>
						if(particle[i].partZ < 8)
 800156a:	79bb      	ldrb	r3, [r7, #6]
 800156c:	4a0e      	ldr	r2, [pc, #56]	; (80015a8 <fireWork+0x4c4>)
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	4413      	add	r3, r2
 8001572:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001576:	2b07      	cmp	r3, #7
 8001578:	dc28      	bgt.n	80015cc <fireWork+0x4e8>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 800157a:	79bb      	ldrb	r3, [r7, #6]
 800157c:	4a0a      	ldr	r2, [pc, #40]	; (80015a8 <fireWork+0x4c4>)
 800157e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001582:	b2d8      	uxtb	r0, r3
 8001584:	79bb      	ldrb	r3, [r7, #6]
 8001586:	4a08      	ldr	r2, [pc, #32]	; (80015a8 <fireWork+0x4c4>)
 8001588:	00db      	lsls	r3, r3, #3
 800158a:	4413      	add	r3, r2
 800158c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001590:	b2d9      	uxtb	r1, r3
 8001592:	79bb      	ldrb	r3, [r7, #6]
 8001594:	4a04      	ldr	r2, [pc, #16]	; (80015a8 <fireWork+0x4c4>)
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	4413      	add	r3, r2
 800159a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	461a      	mov	r2, r3
 80015a2:	f000 fb1b 	bl	8001bdc <setVoxel>
 80015a6:	e011      	b.n	80015cc <fireWork+0x4e8>
 80015a8:	200001f4 	.word	0x200001f4
 80015ac:	200001ef 	.word	0x200001ef
 80015b0:	20000053 	.word	0x20000053
 80015b4:	200001f0 	.word	0x200001f0
 80015b8:	200001f1 	.word	0x200001f1
 80015bc:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 80015c0:	4b8f      	ldr	r3, [pc, #572]	; (8001800 <fireWork+0x71c>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	3301      	adds	r3, #1
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	4b8d      	ldr	r3, [pc, #564]	; (8001800 <fireWork+0x71c>)
 80015ca:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 80015cc:	79bb      	ldrb	r3, [r7, #6]
 80015ce:	3301      	adds	r3, #1
 80015d0:	71bb      	strb	r3, [r7, #6]
 80015d2:	4b8c      	ldr	r3, [pc, #560]	; (8001804 <fireWork+0x720>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	79ba      	ldrb	r2, [r7, #6]
 80015d8:	429a      	cmp	r2, r3
 80015da:	f4ff ae9f 	bcc.w	800131c <fireWork+0x238>
					}
				}

				if (explocionCicle == 3){
 80015de:	4b8a      	ldr	r3, [pc, #552]	; (8001808 <fireWork+0x724>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	f040 8105 	bne.w	80017f2 <fireWork+0x70e>
					statusFireWork = FALLING;
 80015e8:	4b88      	ldr	r3, [pc, #544]	; (800180c <fireWork+0x728>)
 80015ea:	2203      	movs	r2, #3
 80015ec:	701a      	strb	r2, [r3, #0]
				}

			break;
 80015ee:	e100      	b.n	80017f2 <fireWork+0x70e>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 80015f0:	2300      	movs	r3, #0
 80015f2:	717b      	strb	r3, [r7, #5]
 80015f4:	e0e9      	b.n	80017ca <fireWork+0x6e6>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 80015f6:	797b      	ldrb	r3, [r7, #5]
 80015f8:	4a85      	ldr	r2, [pc, #532]	; (8001810 <fireWork+0x72c>)
 80015fa:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80015fe:	b2da      	uxtb	r2, r3
 8001600:	797b      	ldrb	r3, [r7, #5]
 8001602:	4983      	ldr	r1, [pc, #524]	; (8001810 <fireWork+0x72c>)
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	440b      	add	r3, r1
 8001608:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	4413      	add	r3, r2
 8001610:	b2da      	uxtb	r2, r3
 8001612:	797b      	ldrb	r3, [r7, #5]
 8001614:	b251      	sxtb	r1, r2
 8001616:	4a7e      	ldr	r2, [pc, #504]	; (8001810 <fireWork+0x72c>)
 8001618:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 800161c:	797b      	ldrb	r3, [r7, #5]
 800161e:	4a7c      	ldr	r2, [pc, #496]	; (8001810 <fireWork+0x72c>)
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	4413      	add	r3, r2
 8001624:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	797b      	ldrb	r3, [r7, #5]
 800162c:	4978      	ldr	r1, [pc, #480]	; (8001810 <fireWork+0x72c>)
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	440b      	add	r3, r1
 8001632:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001636:	b2db      	uxtb	r3, r3
 8001638:	4413      	add	r3, r2
 800163a:	b2da      	uxtb	r2, r3
 800163c:	797b      	ldrb	r3, [r7, #5]
 800163e:	b251      	sxtb	r1, r2
 8001640:	4a73      	ldr	r2, [pc, #460]	; (8001810 <fireWork+0x72c>)
 8001642:	00db      	lsls	r3, r3, #3
 8001644:	4413      	add	r3, r2
 8001646:	460a      	mov	r2, r1
 8001648:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 800164a:	797b      	ldrb	r3, [r7, #5]
 800164c:	4a70      	ldr	r2, [pc, #448]	; (8001810 <fireWork+0x72c>)
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	4413      	add	r3, r2
 8001652:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001656:	b2da      	uxtb	r2, r3
 8001658:	797b      	ldrb	r3, [r7, #5]
 800165a:	496d      	ldr	r1, [pc, #436]	; (8001810 <fireWork+0x72c>)
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	440b      	add	r3, r1
 8001660:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	4413      	add	r3, r2
 8001668:	b2da      	uxtb	r2, r3
 800166a:	797b      	ldrb	r3, [r7, #5]
 800166c:	b251      	sxtb	r1, r2
 800166e:	4a68      	ldr	r2, [pc, #416]	; (8001810 <fireWork+0x72c>)
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	4413      	add	r3, r2
 8001674:	460a      	mov	r2, r1
 8001676:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 8001678:	797b      	ldrb	r3, [r7, #5]
 800167a:	4a65      	ldr	r2, [pc, #404]	; (8001810 <fireWork+0x72c>)
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	4413      	add	r3, r2
 8001680:	2200      	movs	r2, #0
 8001682:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 8001684:	797b      	ldrb	r3, [r7, #5]
 8001686:	4a62      	ldr	r2, [pc, #392]	; (8001810 <fireWork+0x72c>)
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	4413      	add	r3, r2
 800168c:	2200      	movs	r2, #0
 800168e:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 8001690:	797b      	ldrb	r3, [r7, #5]
 8001692:	4a5f      	ldr	r2, [pc, #380]	; (8001810 <fireWork+0x72c>)
 8001694:	00db      	lsls	r3, r3, #3
 8001696:	4413      	add	r3, r2
 8001698:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800169c:	2b00      	cmp	r3, #0
 800169e:	db0e      	blt.n	80016be <fireWork+0x5da>
 80016a0:	797a      	ldrb	r2, [r7, #5]
 80016a2:	495b      	ldr	r1, [pc, #364]	; (8001810 <fireWork+0x72c>)
 80016a4:	00d3      	lsls	r3, r2, #3
 80016a6:	440b      	add	r3, r1
 80016a8:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	3b01      	subs	r3, #1
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	b258      	sxtb	r0, r3
 80016b4:	4956      	ldr	r1, [pc, #344]	; (8001810 <fireWork+0x72c>)
 80016b6:	00d3      	lsls	r3, r2, #3
 80016b8:	440b      	add	r3, r1
 80016ba:	4602      	mov	r2, r0
 80016bc:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 80016be:	797b      	ldrb	r3, [r7, #5]
 80016c0:	4a53      	ldr	r2, [pc, #332]	; (8001810 <fireWork+0x72c>)
 80016c2:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	da04      	bge.n	80016d4 <fireWork+0x5f0>
 80016ca:	797b      	ldrb	r3, [r7, #5]
 80016cc:	4a50      	ldr	r2, [pc, #320]	; (8001810 <fireWork+0x72c>)
 80016ce:	2100      	movs	r1, #0
 80016d0:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 80016d4:	797b      	ldrb	r3, [r7, #5]
 80016d6:	4a4e      	ldr	r2, [pc, #312]	; (8001810 <fireWork+0x72c>)
 80016d8:	00db      	lsls	r3, r3, #3
 80016da:	4413      	add	r3, r2
 80016dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	da05      	bge.n	80016f0 <fireWork+0x60c>
 80016e4:	797b      	ldrb	r3, [r7, #5]
 80016e6:	4a4a      	ldr	r2, [pc, #296]	; (8001810 <fireWork+0x72c>)
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	4413      	add	r3, r2
 80016ec:	2200      	movs	r2, #0
 80016ee:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 80016f0:	797b      	ldrb	r3, [r7, #5]
 80016f2:	4a47      	ldr	r2, [pc, #284]	; (8001810 <fireWork+0x72c>)
 80016f4:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80016f8:	2b07      	cmp	r3, #7
 80016fa:	dd04      	ble.n	8001706 <fireWork+0x622>
 80016fc:	797b      	ldrb	r3, [r7, #5]
 80016fe:	4a44      	ldr	r2, [pc, #272]	; (8001810 <fireWork+0x72c>)
 8001700:	2107      	movs	r1, #7
 8001702:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 8001706:	797b      	ldrb	r3, [r7, #5]
 8001708:	4a41      	ldr	r2, [pc, #260]	; (8001810 <fireWork+0x72c>)
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	4413      	add	r3, r2
 800170e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001712:	2b07      	cmp	r3, #7
 8001714:	dd05      	ble.n	8001722 <fireWork+0x63e>
 8001716:	797b      	ldrb	r3, [r7, #5]
 8001718:	4a3d      	ldr	r2, [pc, #244]	; (8001810 <fireWork+0x72c>)
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	4413      	add	r3, r2
 800171e:	2207      	movs	r2, #7
 8001720:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 8001722:	797b      	ldrb	r3, [r7, #5]
 8001724:	4a3a      	ldr	r2, [pc, #232]	; (8001810 <fireWork+0x72c>)
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	4413      	add	r3, r2
 800172a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800172e:	2b00      	cmp	r3, #0
 8001730:	db1e      	blt.n	8001770 <fireWork+0x68c>
						if(particle[i].partZ < 8)
 8001732:	797b      	ldrb	r3, [r7, #5]
 8001734:	4a36      	ldr	r2, [pc, #216]	; (8001810 <fireWork+0x72c>)
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	4413      	add	r3, r2
 800173a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800173e:	2b07      	cmp	r3, #7
 8001740:	dc40      	bgt.n	80017c4 <fireWork+0x6e0>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 8001742:	797b      	ldrb	r3, [r7, #5]
 8001744:	4a32      	ldr	r2, [pc, #200]	; (8001810 <fireWork+0x72c>)
 8001746:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800174a:	b2d8      	uxtb	r0, r3
 800174c:	797b      	ldrb	r3, [r7, #5]
 800174e:	4a30      	ldr	r2, [pc, #192]	; (8001810 <fireWork+0x72c>)
 8001750:	00db      	lsls	r3, r3, #3
 8001752:	4413      	add	r3, r2
 8001754:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001758:	b2d9      	uxtb	r1, r3
 800175a:	797b      	ldrb	r3, [r7, #5]
 800175c:	4a2c      	ldr	r2, [pc, #176]	; (8001810 <fireWork+0x72c>)
 800175e:	00db      	lsls	r3, r3, #3
 8001760:	4413      	add	r3, r2
 8001762:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001766:	b2db      	uxtb	r3, r3
 8001768:	461a      	mov	r2, r3
 800176a:	f000 fa37 	bl	8001bdc <setVoxel>
 800176e:	e029      	b.n	80017c4 <fireWork+0x6e0>
					}else{

						if (particle[i].resting < 6){
 8001770:	797b      	ldrb	r3, [r7, #5]
 8001772:	4a27      	ldr	r2, [pc, #156]	; (8001810 <fireWork+0x72c>)
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	4413      	add	r3, r2
 8001778:	79db      	ldrb	r3, [r3, #7]
 800177a:	2b05      	cmp	r3, #5
 800177c:	d81c      	bhi.n	80017b8 <fireWork+0x6d4>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 800177e:	797b      	ldrb	r3, [r7, #5]
 8001780:	4a23      	ldr	r2, [pc, #140]	; (8001810 <fireWork+0x72c>)
 8001782:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001786:	b2d8      	uxtb	r0, r3
 8001788:	797b      	ldrb	r3, [r7, #5]
 800178a:	4a21      	ldr	r2, [pc, #132]	; (8001810 <fireWork+0x72c>)
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	4413      	add	r3, r2
 8001790:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	461a      	mov	r2, r3
 8001798:	2100      	movs	r1, #0
 800179a:	f000 fa1f 	bl	8001bdc <setVoxel>
							particle[i].resting++;
 800179e:	797a      	ldrb	r2, [r7, #5]
 80017a0:	491b      	ldr	r1, [pc, #108]	; (8001810 <fireWork+0x72c>)
 80017a2:	00d3      	lsls	r3, r2, #3
 80017a4:	440b      	add	r3, r1
 80017a6:	79db      	ldrb	r3, [r3, #7]
 80017a8:	3301      	adds	r3, #1
 80017aa:	b2d8      	uxtb	r0, r3
 80017ac:	4918      	ldr	r1, [pc, #96]	; (8001810 <fireWork+0x72c>)
 80017ae:	00d3      	lsls	r3, r2, #3
 80017b0:	440b      	add	r3, r1
 80017b2:	4602      	mov	r2, r0
 80017b4:	71da      	strb	r2, [r3, #7]
 80017b6:	e005      	b.n	80017c4 <fireWork+0x6e0>
						}else{
							deadParticles++;
 80017b8:	4b11      	ldr	r3, [pc, #68]	; (8001800 <fireWork+0x71c>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	3301      	adds	r3, #1
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <fireWork+0x71c>)
 80017c2:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 80017c4:	797b      	ldrb	r3, [r7, #5]
 80017c6:	3301      	adds	r3, #1
 80017c8:	717b      	strb	r3, [r7, #5]
 80017ca:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <fireWork+0x720>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	797a      	ldrb	r2, [r7, #5]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	f4ff af10 	bcc.w	80015f6 <fireWork+0x512>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 80017d6:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <fireWork+0x71c>)
 80017d8:	781a      	ldrb	r2, [r3, #0]
 80017da:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <fireWork+0x720>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d309      	bcc.n	80017f6 <fireWork+0x712>
					statusFireWork = NEW_FW;
 80017e2:	4b0a      	ldr	r3, [pc, #40]	; (800180c <fireWork+0x728>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
			break;
 80017e8:	e005      	b.n	80017f6 <fireWork+0x712>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 80017ea:	bf00      	nop
 80017ec:	e004      	b.n	80017f8 <fireWork+0x714>
			break;
 80017ee:	bf00      	nop
 80017f0:	e002      	b.n	80017f8 <fireWork+0x714>
			break;
 80017f2:	bf00      	nop
 80017f4:	e000      	b.n	80017f8 <fireWork+0x714>
			break;
 80017f6:	bf00      	nop
} //end fireWork ()
 80017f8:	bf00      	nop
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	20000334 	.word	0x20000334
 8001804:	200001f2 	.word	0x200001f2
 8001808:	20000053 	.word	0x20000053
 800180c:	200001ee 	.word	0x200001ee
 8001810:	200001f4 	.word	0x200001f4

08001814 <lit>:

void lit() {
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
  if (loading) {
 800181a:	4b13      	ldr	r3, [pc, #76]	; (8001868 <lit+0x54>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d01e      	beq.n	8001860 <lit+0x4c>
    clearCube();
 8001822:	f000 fcbf 	bl	80021a4 <clearCube>
    for(uint8_t i=0; i<8; i++) {
 8001826:	2300      	movs	r3, #0
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	e013      	b.n	8001854 <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 800182c:	2300      	movs	r3, #0
 800182e:	71bb      	strb	r3, [r7, #6]
 8001830:	e00a      	b.n	8001848 <lit+0x34>
        cube[i][j] = 0xFF;
 8001832:	79fa      	ldrb	r2, [r7, #7]
 8001834:	79bb      	ldrb	r3, [r7, #6]
 8001836:	490d      	ldr	r1, [pc, #52]	; (800186c <lit+0x58>)
 8001838:	00d2      	lsls	r2, r2, #3
 800183a:	440a      	add	r2, r1
 800183c:	4413      	add	r3, r2
 800183e:	22ff      	movs	r2, #255	; 0xff
 8001840:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 8001842:	79bb      	ldrb	r3, [r7, #6]
 8001844:	3301      	adds	r3, #1
 8001846:	71bb      	strb	r3, [r7, #6]
 8001848:	79bb      	ldrb	r3, [r7, #6]
 800184a:	2b07      	cmp	r3, #7
 800184c:	d9f1      	bls.n	8001832 <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	3301      	adds	r3, #1
 8001852:	71fb      	strb	r3, [r7, #7]
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	2b07      	cmp	r3, #7
 8001858:	d9e8      	bls.n	800182c <lit+0x18>
      }
    }
    loading = 0;
 800185a:	4b03      	ldr	r3, [pc, #12]	; (8001868 <lit+0x54>)
 800185c:	2200      	movs	r2, #0
 800185e:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	200001d2 	.word	0x200001d2
 800186c:	20000174 	.word	0x20000174

08001870 <cubeJump>:

void cubeJump() {
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  if (loading) {
 8001874:	4b83      	ldr	r3, [pc, #524]	; (8001a84 <cubeJump+0x214>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d037      	beq.n	80018ec <cubeJump+0x7c>
    clearCube();
 800187c:	f000 fc92 	bl	80021a4 <clearCube>
    xPos = (rand() % 2) * 7;
 8001880:	f003 fc52 	bl	8005128 <rand>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	bfb8      	it	lt
 800188e:	425b      	neglt	r3, r3
 8001890:	b2db      	uxtb	r3, r3
 8001892:	461a      	mov	r2, r3
 8001894:	00d2      	lsls	r2, r2, #3
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	b2da      	uxtb	r2, r3
 800189a:	4b7b      	ldr	r3, [pc, #492]	; (8001a88 <cubeJump+0x218>)
 800189c:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 800189e:	f003 fc43 	bl	8005128 <rand>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	bfb8      	it	lt
 80018ac:	425b      	neglt	r3, r3
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	461a      	mov	r2, r3
 80018b2:	00d2      	lsls	r2, r2, #3
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	4b74      	ldr	r3, [pc, #464]	; (8001a8c <cubeJump+0x21c>)
 80018ba:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 80018bc:	f003 fc34 	bl	8005128 <rand>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	bfb8      	it	lt
 80018ca:	425b      	neglt	r3, r3
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	461a      	mov	r2, r3
 80018d0:	00d2      	lsls	r2, r2, #3
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	4b6e      	ldr	r3, [pc, #440]	; (8001a90 <cubeJump+0x220>)
 80018d8:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 80018da:	4b6e      	ldr	r3, [pc, #440]	; (8001a94 <cubeJump+0x224>)
 80018dc:	2208      	movs	r2, #8
 80018de:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 80018e0:	4b6d      	ldr	r3, [pc, #436]	; (8001a98 <cubeJump+0x228>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
    loading = 0;
 80018e6:	4b67      	ldr	r3, [pc, #412]	; (8001a84 <cubeJump+0x214>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 80018ec:	4b6b      	ldr	r3, [pc, #428]	; (8001a9c <cubeJump+0x22c>)
 80018ee:	881b      	ldrh	r3, [r3, #0]
 80018f0:	3301      	adds	r3, #1
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	4b69      	ldr	r3, [pc, #420]	; (8001a9c <cubeJump+0x22c>)
 80018f6:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 80018f8:	4b68      	ldr	r3, [pc, #416]	; (8001a9c <cubeJump+0x22c>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	b21b      	sxth	r3, r3
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f280 815f 	bge.w	8001bc2 <cubeJump+0x352>
    timer = 0;
 8001904:	4b65      	ldr	r3, [pc, #404]	; (8001a9c <cubeJump+0x22c>)
 8001906:	2200      	movs	r2, #0
 8001908:	801a      	strh	r2, [r3, #0]
    clearCube();
 800190a:	f000 fc4b 	bl	80021a4 <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 800190e:	4b5e      	ldr	r3, [pc, #376]	; (8001a88 <cubeJump+0x218>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d112      	bne.n	800193c <cubeJump+0xcc>
 8001916:	4b5d      	ldr	r3, [pc, #372]	; (8001a8c <cubeJump+0x21c>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10e      	bne.n	800193c <cubeJump+0xcc>
 800191e:	4b5c      	ldr	r3, [pc, #368]	; (8001a90 <cubeJump+0x220>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10a      	bne.n	800193c <cubeJump+0xcc>
      drawCube(xPos, yPos, zPos, cubeSize);
 8001926:	4b58      	ldr	r3, [pc, #352]	; (8001a88 <cubeJump+0x218>)
 8001928:	7818      	ldrb	r0, [r3, #0]
 800192a:	4b58      	ldr	r3, [pc, #352]	; (8001a8c <cubeJump+0x21c>)
 800192c:	7819      	ldrb	r1, [r3, #0]
 800192e:	4b58      	ldr	r3, [pc, #352]	; (8001a90 <cubeJump+0x220>)
 8001930:	781a      	ldrb	r2, [r3, #0]
 8001932:	4b58      	ldr	r3, [pc, #352]	; (8001a94 <cubeJump+0x224>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	f000 fb47 	bl	8001fc8 <drawCube>
 800193a:	e0f6      	b.n	8001b2a <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 800193c:	4b52      	ldr	r3, [pc, #328]	; (8001a88 <cubeJump+0x218>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b07      	cmp	r3, #7
 8001942:	d124      	bne.n	800198e <cubeJump+0x11e>
 8001944:	4b51      	ldr	r3, [pc, #324]	; (8001a8c <cubeJump+0x21c>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b07      	cmp	r3, #7
 800194a:	d120      	bne.n	800198e <cubeJump+0x11e>
 800194c:	4b50      	ldr	r3, [pc, #320]	; (8001a90 <cubeJump+0x220>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b07      	cmp	r3, #7
 8001952:	d11c      	bne.n	800198e <cubeJump+0x11e>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8001954:	4b4c      	ldr	r3, [pc, #304]	; (8001a88 <cubeJump+0x218>)
 8001956:	781a      	ldrb	r2, [r3, #0]
 8001958:	4b4e      	ldr	r3, [pc, #312]	; (8001a94 <cubeJump+0x224>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	b2db      	uxtb	r3, r3
 8001960:	3301      	adds	r3, #1
 8001962:	b2d8      	uxtb	r0, r3
 8001964:	4b49      	ldr	r3, [pc, #292]	; (8001a8c <cubeJump+0x21c>)
 8001966:	781a      	ldrb	r2, [r3, #0]
 8001968:	4b4a      	ldr	r3, [pc, #296]	; (8001a94 <cubeJump+0x224>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	b2db      	uxtb	r3, r3
 8001970:	3301      	adds	r3, #1
 8001972:	b2d9      	uxtb	r1, r3
 8001974:	4b46      	ldr	r3, [pc, #280]	; (8001a90 <cubeJump+0x220>)
 8001976:	781a      	ldrb	r2, [r3, #0]
 8001978:	4b46      	ldr	r3, [pc, #280]	; (8001a94 <cubeJump+0x224>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	b2db      	uxtb	r3, r3
 8001980:	3301      	adds	r3, #1
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b43      	ldr	r3, [pc, #268]	; (8001a94 <cubeJump+0x224>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	f000 fb1e 	bl	8001fc8 <drawCube>
 800198c:	e0cd      	b.n	8001b2a <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 800198e:	4b3e      	ldr	r3, [pc, #248]	; (8001a88 <cubeJump+0x218>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b07      	cmp	r3, #7
 8001994:	d118      	bne.n	80019c8 <cubeJump+0x158>
 8001996:	4b3d      	ldr	r3, [pc, #244]	; (8001a8c <cubeJump+0x21c>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d114      	bne.n	80019c8 <cubeJump+0x158>
 800199e:	4b3c      	ldr	r3, [pc, #240]	; (8001a90 <cubeJump+0x220>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d110      	bne.n	80019c8 <cubeJump+0x158>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 80019a6:	4b38      	ldr	r3, [pc, #224]	; (8001a88 <cubeJump+0x218>)
 80019a8:	781a      	ldrb	r2, [r3, #0]
 80019aa:	4b3a      	ldr	r3, [pc, #232]	; (8001a94 <cubeJump+0x224>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	3301      	adds	r3, #1
 80019b4:	b2d8      	uxtb	r0, r3
 80019b6:	4b35      	ldr	r3, [pc, #212]	; (8001a8c <cubeJump+0x21c>)
 80019b8:	7819      	ldrb	r1, [r3, #0]
 80019ba:	4b35      	ldr	r3, [pc, #212]	; (8001a90 <cubeJump+0x220>)
 80019bc:	781a      	ldrb	r2, [r3, #0]
 80019be:	4b35      	ldr	r3, [pc, #212]	; (8001a94 <cubeJump+0x224>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	f000 fb01 	bl	8001fc8 <drawCube>
 80019c6:	e0b0      	b.n	8001b2a <cubeJump+0x2ba>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 80019c8:	4b2f      	ldr	r3, [pc, #188]	; (8001a88 <cubeJump+0x218>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d118      	bne.n	8001a02 <cubeJump+0x192>
 80019d0:	4b2e      	ldr	r3, [pc, #184]	; (8001a8c <cubeJump+0x21c>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b07      	cmp	r3, #7
 80019d6:	d114      	bne.n	8001a02 <cubeJump+0x192>
 80019d8:	4b2d      	ldr	r3, [pc, #180]	; (8001a90 <cubeJump+0x220>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d110      	bne.n	8001a02 <cubeJump+0x192>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 80019e0:	4b29      	ldr	r3, [pc, #164]	; (8001a88 <cubeJump+0x218>)
 80019e2:	7818      	ldrb	r0, [r3, #0]
 80019e4:	4b29      	ldr	r3, [pc, #164]	; (8001a8c <cubeJump+0x21c>)
 80019e6:	781a      	ldrb	r2, [r3, #0]
 80019e8:	4b2a      	ldr	r3, [pc, #168]	; (8001a94 <cubeJump+0x224>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	3301      	adds	r3, #1
 80019f2:	b2d9      	uxtb	r1, r3
 80019f4:	4b26      	ldr	r3, [pc, #152]	; (8001a90 <cubeJump+0x220>)
 80019f6:	781a      	ldrb	r2, [r3, #0]
 80019f8:	4b26      	ldr	r3, [pc, #152]	; (8001a94 <cubeJump+0x224>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	f000 fae4 	bl	8001fc8 <drawCube>
 8001a00:	e093      	b.n	8001b2a <cubeJump+0x2ba>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8001a02:	4b21      	ldr	r3, [pc, #132]	; (8001a88 <cubeJump+0x218>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d118      	bne.n	8001a3c <cubeJump+0x1cc>
 8001a0a:	4b20      	ldr	r3, [pc, #128]	; (8001a8c <cubeJump+0x21c>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d114      	bne.n	8001a3c <cubeJump+0x1cc>
 8001a12:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <cubeJump+0x220>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b07      	cmp	r3, #7
 8001a18:	d110      	bne.n	8001a3c <cubeJump+0x1cc>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	; (8001a88 <cubeJump+0x218>)
 8001a1c:	7818      	ldrb	r0, [r3, #0]
 8001a1e:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <cubeJump+0x21c>)
 8001a20:	7819      	ldrb	r1, [r3, #0]
 8001a22:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <cubeJump+0x220>)
 8001a24:	781a      	ldrb	r2, [r3, #0]
 8001a26:	4b1b      	ldr	r3, [pc, #108]	; (8001a94 <cubeJump+0x224>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	3301      	adds	r3, #1
 8001a30:	b2da      	uxtb	r2, r3
 8001a32:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <cubeJump+0x224>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	f000 fac7 	bl	8001fc8 <drawCube>
 8001a3a:	e076      	b.n	8001b2a <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 8001a3c:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <cubeJump+0x218>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b07      	cmp	r3, #7
 8001a42:	d12d      	bne.n	8001aa0 <cubeJump+0x230>
 8001a44:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <cubeJump+0x21c>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b07      	cmp	r3, #7
 8001a4a:	d129      	bne.n	8001aa0 <cubeJump+0x230>
 8001a4c:	4b10      	ldr	r3, [pc, #64]	; (8001a90 <cubeJump+0x220>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d125      	bne.n	8001aa0 <cubeJump+0x230>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 8001a54:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <cubeJump+0x218>)
 8001a56:	781a      	ldrb	r2, [r3, #0]
 8001a58:	4b0e      	ldr	r3, [pc, #56]	; (8001a94 <cubeJump+0x224>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	3301      	adds	r3, #1
 8001a62:	b2d8      	uxtb	r0, r3
 8001a64:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <cubeJump+0x21c>)
 8001a66:	781a      	ldrb	r2, [r3, #0]
 8001a68:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <cubeJump+0x224>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	3301      	adds	r3, #1
 8001a72:	b2d9      	uxtb	r1, r3
 8001a74:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <cubeJump+0x220>)
 8001a76:	781a      	ldrb	r2, [r3, #0]
 8001a78:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <cubeJump+0x224>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	f000 faa4 	bl	8001fc8 <drawCube>
 8001a80:	e053      	b.n	8001b2a <cubeJump+0x2ba>
 8001a82:	bf00      	nop
 8001a84:	200001d2 	.word	0x200001d2
 8001a88:	200001e5 	.word	0x200001e5
 8001a8c:	200001e6 	.word	0x200001e6
 8001a90:	200001e7 	.word	0x200001e7
 8001a94:	200001e4 	.word	0x200001e4
 8001a98:	20000052 	.word	0x20000052
 8001a9c:	200001c0 	.word	0x200001c0
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 8001aa0:	4b49      	ldr	r3, [pc, #292]	; (8001bc8 <cubeJump+0x358>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d11e      	bne.n	8001ae6 <cubeJump+0x276>
 8001aa8:	4b48      	ldr	r3, [pc, #288]	; (8001bcc <cubeJump+0x35c>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b07      	cmp	r3, #7
 8001aae:	d11a      	bne.n	8001ae6 <cubeJump+0x276>
 8001ab0:	4b47      	ldr	r3, [pc, #284]	; (8001bd0 <cubeJump+0x360>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b07      	cmp	r3, #7
 8001ab6:	d116      	bne.n	8001ae6 <cubeJump+0x276>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8001ab8:	4b43      	ldr	r3, [pc, #268]	; (8001bc8 <cubeJump+0x358>)
 8001aba:	7818      	ldrb	r0, [r3, #0]
 8001abc:	4b43      	ldr	r3, [pc, #268]	; (8001bcc <cubeJump+0x35c>)
 8001abe:	781a      	ldrb	r2, [r3, #0]
 8001ac0:	4b44      	ldr	r3, [pc, #272]	; (8001bd4 <cubeJump+0x364>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	3301      	adds	r3, #1
 8001aca:	b2d9      	uxtb	r1, r3
 8001acc:	4b40      	ldr	r3, [pc, #256]	; (8001bd0 <cubeJump+0x360>)
 8001ace:	781a      	ldrb	r2, [r3, #0]
 8001ad0:	4b40      	ldr	r3, [pc, #256]	; (8001bd4 <cubeJump+0x364>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	3301      	adds	r3, #1
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	4b3d      	ldr	r3, [pc, #244]	; (8001bd4 <cubeJump+0x364>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	f000 fa72 	bl	8001fc8 <drawCube>
 8001ae4:	e021      	b.n	8001b2a <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 8001ae6:	4b38      	ldr	r3, [pc, #224]	; (8001bc8 <cubeJump+0x358>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b07      	cmp	r3, #7
 8001aec:	d11d      	bne.n	8001b2a <cubeJump+0x2ba>
 8001aee:	4b37      	ldr	r3, [pc, #220]	; (8001bcc <cubeJump+0x35c>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d119      	bne.n	8001b2a <cubeJump+0x2ba>
 8001af6:	4b36      	ldr	r3, [pc, #216]	; (8001bd0 <cubeJump+0x360>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b07      	cmp	r3, #7
 8001afc:	d115      	bne.n	8001b2a <cubeJump+0x2ba>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 8001afe:	4b32      	ldr	r3, [pc, #200]	; (8001bc8 <cubeJump+0x358>)
 8001b00:	781a      	ldrb	r2, [r3, #0]
 8001b02:	4b34      	ldr	r3, [pc, #208]	; (8001bd4 <cubeJump+0x364>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	b2d8      	uxtb	r0, r3
 8001b0e:	4b2f      	ldr	r3, [pc, #188]	; (8001bcc <cubeJump+0x35c>)
 8001b10:	7819      	ldrb	r1, [r3, #0]
 8001b12:	4b2f      	ldr	r3, [pc, #188]	; (8001bd0 <cubeJump+0x360>)
 8001b14:	781a      	ldrb	r2, [r3, #0]
 8001b16:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <cubeJump+0x364>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	3301      	adds	r3, #1
 8001b20:	b2da      	uxtb	r2, r3
 8001b22:	4b2c      	ldr	r3, [pc, #176]	; (8001bd4 <cubeJump+0x364>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	f000 fa4f 	bl	8001fc8 <drawCube>
    }
    if (cubeExpanding) {
 8001b2a:	4b2b      	ldr	r3, [pc, #172]	; (8001bd8 <cubeJump+0x368>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d03a      	beq.n	8001ba8 <cubeJump+0x338>
      cubeSize++;
 8001b32:	4b28      	ldr	r3, [pc, #160]	; (8001bd4 <cubeJump+0x364>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	3301      	adds	r3, #1
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	4b26      	ldr	r3, [pc, #152]	; (8001bd4 <cubeJump+0x364>)
 8001b3c:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8001b3e:	4b25      	ldr	r3, [pc, #148]	; (8001bd4 <cubeJump+0x364>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b08      	cmp	r3, #8
 8001b44:	d13d      	bne.n	8001bc2 <cubeJump+0x352>
        cubeExpanding = 0;
 8001b46:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <cubeJump+0x368>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 8001b4c:	f003 faec 	bl	8005128 <rand>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	bfb8      	it	lt
 8001b5a:	425b      	neglt	r3, r3
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	461a      	mov	r2, r3
 8001b60:	00d2      	lsls	r2, r2, #3
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	4b18      	ldr	r3, [pc, #96]	; (8001bc8 <cubeJump+0x358>)
 8001b68:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 8001b6a:	f003 fadd 	bl	8005128 <rand>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	bfb8      	it	lt
 8001b78:	425b      	neglt	r3, r3
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	00d2      	lsls	r2, r2, #3
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	b2da      	uxtb	r2, r3
 8001b84:	4b11      	ldr	r3, [pc, #68]	; (8001bcc <cubeJump+0x35c>)
 8001b86:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 8001b88:	f003 face 	bl	8005128 <rand>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f003 0301 	and.w	r3, r3, #1
 8001b94:	bfb8      	it	lt
 8001b96:	425b      	neglt	r3, r3
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	00d2      	lsls	r2, r2, #3
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <cubeJump+0x360>)
 8001ba4:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 8001ba6:	e00c      	b.n	8001bc2 <cubeJump+0x352>
      cubeSize--;
 8001ba8:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <cubeJump+0x364>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	3b01      	subs	r3, #1
 8001bae:	b2da      	uxtb	r2, r3
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <cubeJump+0x364>)
 8001bb2:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8001bb4:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <cubeJump+0x364>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d102      	bne.n	8001bc2 <cubeJump+0x352>
        cubeExpanding = 1;
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <cubeJump+0x368>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	200001e5 	.word	0x200001e5
 8001bcc:	200001e6 	.word	0x200001e6
 8001bd0:	200001e7 	.word	0x200001e7
 8001bd4:	200001e4 	.word	0x200001e4
 8001bd8:	20000052 	.word	0x20000052

08001bdc <setVoxel>:


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
 8001be6:	460b      	mov	r3, r1
 8001be8:	71bb      	strb	r3, [r7, #6]
 8001bea:	4613      	mov	r3, r2
 8001bec:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 8001bee:	79bb      	ldrb	r3, [r7, #6]
 8001bf0:	f1c3 0207 	rsb	r2, r3, #7
 8001bf4:	797b      	ldrb	r3, [r7, #5]
 8001bf6:	f1c3 0307 	rsb	r3, r3, #7
 8001bfa:	490f      	ldr	r1, [pc, #60]	; (8001c38 <setVoxel+0x5c>)
 8001bfc:	00d2      	lsls	r2, r2, #3
 8001bfe:	440a      	add	r2, r1
 8001c00:	4413      	add	r3, r2
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	b25a      	sxtb	r2, r3
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	2101      	movs	r1, #1
 8001c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0e:	b25b      	sxtb	r3, r3
 8001c10:	4313      	orrs	r3, r2
 8001c12:	b259      	sxtb	r1, r3
 8001c14:	79bb      	ldrb	r3, [r7, #6]
 8001c16:	f1c3 0207 	rsb	r2, r3, #7
 8001c1a:	797b      	ldrb	r3, [r7, #5]
 8001c1c:	f1c3 0307 	rsb	r3, r3, #7
 8001c20:	b2c8      	uxtb	r0, r1
 8001c22:	4905      	ldr	r1, [pc, #20]	; (8001c38 <setVoxel+0x5c>)
 8001c24:	00d2      	lsls	r2, r2, #3
 8001c26:	440a      	add	r2, r1
 8001c28:	4413      	add	r3, r2
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	701a      	strb	r2, [r3, #0]
}
 8001c2e:	bf00      	nop
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr
 8001c38:	20000174 	.word	0x20000174

08001c3c <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
 8001c46:	460b      	mov	r3, r1
 8001c48:	71bb      	strb	r3, [r7, #6]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 8001c4e:	79bb      	ldrb	r3, [r7, #6]
 8001c50:	f1c3 0207 	rsb	r2, r3, #7
 8001c54:	797b      	ldrb	r3, [r7, #5]
 8001c56:	f1c3 0307 	rsb	r3, r3, #7
 8001c5a:	490f      	ldr	r1, [pc, #60]	; (8001c98 <clearVoxel+0x5c>)
 8001c5c:	00d2      	lsls	r2, r2, #3
 8001c5e:	440a      	add	r2, r1
 8001c60:	4413      	add	r3, r2
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	b25a      	sxtb	r2, r3
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	2101      	movs	r1, #1
 8001c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6e:	b25b      	sxtb	r3, r3
 8001c70:	4053      	eors	r3, r2
 8001c72:	b259      	sxtb	r1, r3
 8001c74:	79bb      	ldrb	r3, [r7, #6]
 8001c76:	f1c3 0207 	rsb	r2, r3, #7
 8001c7a:	797b      	ldrb	r3, [r7, #5]
 8001c7c:	f1c3 0307 	rsb	r3, r3, #7
 8001c80:	b2c8      	uxtb	r0, r1
 8001c82:	4905      	ldr	r1, [pc, #20]	; (8001c98 <clearVoxel+0x5c>)
 8001c84:	00d2      	lsls	r2, r2, #3
 8001c86:	440a      	add	r2, r1
 8001c88:	4413      	add	r3, r2
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	701a      	strb	r2, [r3, #0]
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr
 8001c98:	20000174 	.word	0x20000174

08001c9c <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	71fb      	strb	r3, [r7, #7]
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	71bb      	strb	r3, [r7, #6]
 8001caa:	4613      	mov	r3, r2
 8001cac:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 8001cae:	79bb      	ldrb	r3, [r7, #6]
 8001cb0:	f1c3 0207 	rsb	r2, r3, #7
 8001cb4:	797b      	ldrb	r3, [r7, #5]
 8001cb6:	f1c3 0307 	rsb	r3, r3, #7
 8001cba:	490d      	ldr	r1, [pc, #52]	; (8001cf0 <getVoxel+0x54>)
 8001cbc:	00d2      	lsls	r2, r2, #3
 8001cbe:	440a      	add	r2, r1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	79fb      	ldrb	r3, [r7, #7]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	fa02 f303 	lsl.w	r3, r2, r3
 8001cce:	ea01 0203 	and.w	r2, r1, r3
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	bf0c      	ite	eq
 8001cde:	2301      	moveq	r3, #1
 8001ce0:	2300      	movne	r3, #0
 8001ce2:	b2db      	uxtb	r3, r3
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	20000174 	.word	0x20000174

08001cf4 <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	460a      	mov	r2, r1
 8001cfe:	71fb      	strb	r3, [r7, #7]
 8001d00:	4613      	mov	r3, r2
 8001d02:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8001d04:	2300      	movs	r3, #0
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	e028      	b.n	8001d5c <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	73bb      	strb	r3, [r7, #14]
 8001d0e:	e01f      	b.n	8001d50 <setPlane+0x5c>
      if (axis == XAXIS) {
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d106      	bne.n	8001d24 <setPlane+0x30>
        setVoxel(i, j, k);
 8001d16:	7bba      	ldrb	r2, [r7, #14]
 8001d18:	7bf9      	ldrb	r1, [r7, #15]
 8001d1a:	79bb      	ldrb	r3, [r7, #6]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff5d 	bl	8001bdc <setVoxel>
 8001d22:	e012      	b.n	8001d4a <setPlane+0x56>
      } else if (axis == YAXIS) {
 8001d24:	79fb      	ldrb	r3, [r7, #7]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d106      	bne.n	8001d38 <setPlane+0x44>
        setVoxel(j, i, k);
 8001d2a:	7bba      	ldrb	r2, [r7, #14]
 8001d2c:	79b9      	ldrb	r1, [r7, #6]
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ff53 	bl	8001bdc <setVoxel>
 8001d36:	e008      	b.n	8001d4a <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d105      	bne.n	8001d4a <setPlane+0x56>
        setVoxel(j, k, i);
 8001d3e:	79ba      	ldrb	r2, [r7, #6]
 8001d40:	7bb9      	ldrb	r1, [r7, #14]
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff ff49 	bl	8001bdc <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 8001d4a:	7bbb      	ldrb	r3, [r7, #14]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	73bb      	strb	r3, [r7, #14]
 8001d50:	7bbb      	ldrb	r3, [r7, #14]
 8001d52:	2b07      	cmp	r3, #7
 8001d54:	d9dc      	bls.n	8001d10 <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	73fb      	strb	r3, [r7, #15]
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
 8001d5e:	2b07      	cmp	r3, #7
 8001d60:	d9d3      	bls.n	8001d0a <setPlane+0x16>
      }
    }
  }
}
 8001d62:	bf00      	nop
 8001d64:	bf00      	nop
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <shift>:

void shift(uint8_t dir) {
 8001d6c:	b490      	push	{r4, r7}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	2b05      	cmp	r3, #5
 8001d7a:	f200 811c 	bhi.w	8001fb6 <shift+0x24a>
 8001d7e:	a201      	add	r2, pc, #4	; (adr r2, 8001d84 <shift+0x18>)
 8001d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d84:	08001d9d 	.word	0x08001d9d
 8001d88:	08001de5 	.word	0x08001de5
 8001d8c:	08001ef1 	.word	0x08001ef1
 8001d90:	08001f55 	.word	0x08001f55
 8001d94:	08001e2d 	.word	0x08001e2d
 8001d98:	08001e91 	.word	0x08001e91
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	75fb      	strb	r3, [r7, #23]
 8001da0:	e01c      	b.n	8001ddc <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 8001da2:	2300      	movs	r3, #0
 8001da4:	75bb      	strb	r3, [r7, #22]
 8001da6:	e013      	b.n	8001dd0 <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 8001da8:	7dfa      	ldrb	r2, [r7, #23]
 8001daa:	7dbb      	ldrb	r3, [r7, #22]
 8001dac:	4985      	ldr	r1, [pc, #532]	; (8001fc4 <shift+0x258>)
 8001dae:	00d2      	lsls	r2, r2, #3
 8001db0:	440a      	add	r2, r1
 8001db2:	4413      	add	r3, r2
 8001db4:	7819      	ldrb	r1, [r3, #0]
 8001db6:	7dfa      	ldrb	r2, [r7, #23]
 8001db8:	7dbb      	ldrb	r3, [r7, #22]
 8001dba:	0049      	lsls	r1, r1, #1
 8001dbc:	b2c8      	uxtb	r0, r1
 8001dbe:	4981      	ldr	r1, [pc, #516]	; (8001fc4 <shift+0x258>)
 8001dc0:	00d2      	lsls	r2, r2, #3
 8001dc2:	440a      	add	r2, r1
 8001dc4:	4413      	add	r3, r2
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 8001dca:	7dbb      	ldrb	r3, [r7, #22]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	75bb      	strb	r3, [r7, #22]
 8001dd0:	7dbb      	ldrb	r3, [r7, #22]
 8001dd2:	2b07      	cmp	r3, #7
 8001dd4:	d9e8      	bls.n	8001da8 <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8001dd6:	7dfb      	ldrb	r3, [r7, #23]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	75fb      	strb	r3, [r7, #23]
 8001ddc:	7dfb      	ldrb	r3, [r7, #23]
 8001dde:	2b07      	cmp	r3, #7
 8001de0:	d9df      	bls.n	8001da2 <shift+0x36>
			}
		}
	  break;
 8001de2:	e0e9      	b.n	8001fb8 <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001de4:	2300      	movs	r3, #0
 8001de6:	757b      	strb	r3, [r7, #21]
 8001de8:	e01c      	b.n	8001e24 <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8001dea:	2300      	movs	r3, #0
 8001dec:	753b      	strb	r3, [r7, #20]
 8001dee:	e013      	b.n	8001e18 <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8001df0:	7d7a      	ldrb	r2, [r7, #21]
 8001df2:	7d3b      	ldrb	r3, [r7, #20]
 8001df4:	4973      	ldr	r1, [pc, #460]	; (8001fc4 <shift+0x258>)
 8001df6:	00d2      	lsls	r2, r2, #3
 8001df8:	440a      	add	r2, r1
 8001dfa:	4413      	add	r3, r2
 8001dfc:	7819      	ldrb	r1, [r3, #0]
 8001dfe:	7d7a      	ldrb	r2, [r7, #21]
 8001e00:	7d3b      	ldrb	r3, [r7, #20]
 8001e02:	0849      	lsrs	r1, r1, #1
 8001e04:	b2c8      	uxtb	r0, r1
 8001e06:	496f      	ldr	r1, [pc, #444]	; (8001fc4 <shift+0x258>)
 8001e08:	00d2      	lsls	r2, r2, #3
 8001e0a:	440a      	add	r2, r1
 8001e0c:	4413      	add	r3, r2
 8001e0e:	4602      	mov	r2, r0
 8001e10:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001e12:	7d3b      	ldrb	r3, [r7, #20]
 8001e14:	3301      	adds	r3, #1
 8001e16:	753b      	strb	r3, [r7, #20]
 8001e18:	7d3b      	ldrb	r3, [r7, #20]
 8001e1a:	2b07      	cmp	r3, #7
 8001e1c:	d9e8      	bls.n	8001df0 <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8001e1e:	7d7b      	ldrb	r3, [r7, #21]
 8001e20:	3301      	adds	r3, #1
 8001e22:	757b      	strb	r3, [r7, #21]
 8001e24:	7d7b      	ldrb	r3, [r7, #21]
 8001e26:	2b07      	cmp	r3, #7
 8001e28:	d9df      	bls.n	8001dea <shift+0x7e>
		  }
		}
	  break;
 8001e2a:	e0c5      	b.n	8001fb8 <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	74fb      	strb	r3, [r7, #19]
 8001e30:	e01b      	b.n	8001e6a <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e32:	2300      	movs	r3, #0
 8001e34:	74bb      	strb	r3, [r7, #18]
 8001e36:	e012      	b.n	8001e5e <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8001e38:	7cf8      	ldrb	r0, [r7, #19]
 8001e3a:	7cb9      	ldrb	r1, [r7, #18]
 8001e3c:	7cfb      	ldrb	r3, [r7, #19]
 8001e3e:	1e5a      	subs	r2, r3, #1
 8001e40:	7cbb      	ldrb	r3, [r7, #18]
 8001e42:	4c60      	ldr	r4, [pc, #384]	; (8001fc4 <shift+0x258>)
 8001e44:	00c0      	lsls	r0, r0, #3
 8001e46:	4420      	add	r0, r4
 8001e48:	4401      	add	r1, r0
 8001e4a:	7808      	ldrb	r0, [r1, #0]
 8001e4c:	495d      	ldr	r1, [pc, #372]	; (8001fc4 <shift+0x258>)
 8001e4e:	00d2      	lsls	r2, r2, #3
 8001e50:	440a      	add	r2, r1
 8001e52:	4413      	add	r3, r2
 8001e54:	4602      	mov	r2, r0
 8001e56:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001e58:	7cbb      	ldrb	r3, [r7, #18]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	74bb      	strb	r3, [r7, #18]
 8001e5e:	7cbb      	ldrb	r3, [r7, #18]
 8001e60:	2b07      	cmp	r3, #7
 8001e62:	d9e9      	bls.n	8001e38 <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8001e64:	7cfb      	ldrb	r3, [r7, #19]
 8001e66:	3301      	adds	r3, #1
 8001e68:	74fb      	strb	r3, [r7, #19]
 8001e6a:	7cfb      	ldrb	r3, [r7, #19]
 8001e6c:	2b07      	cmp	r3, #7
 8001e6e:	d9e0      	bls.n	8001e32 <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001e70:	2300      	movs	r3, #0
 8001e72:	747b      	strb	r3, [r7, #17]
 8001e74:	e008      	b.n	8001e88 <shift+0x11c>
		  cube[7][i] = 0;
 8001e76:	7c7b      	ldrb	r3, [r7, #17]
 8001e78:	4a52      	ldr	r2, [pc, #328]	; (8001fc4 <shift+0x258>)
 8001e7a:	4413      	add	r3, r2
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 8001e82:	7c7b      	ldrb	r3, [r7, #17]
 8001e84:	3301      	adds	r3, #1
 8001e86:	747b      	strb	r3, [r7, #17]
 8001e88:	7c7b      	ldrb	r3, [r7, #17]
 8001e8a:	2b07      	cmp	r3, #7
 8001e8c:	d9f3      	bls.n	8001e76 <shift+0x10a>
		}
	  break;
 8001e8e:	e093      	b.n	8001fb8 <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 8001e90:	2307      	movs	r3, #7
 8001e92:	743b      	strb	r3, [r7, #16]
 8001e94:	e01b      	b.n	8001ece <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e96:	2300      	movs	r3, #0
 8001e98:	73fb      	strb	r3, [r7, #15]
 8001e9a:	e012      	b.n	8001ec2 <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 8001e9c:	7c3b      	ldrb	r3, [r7, #16]
 8001e9e:	1e58      	subs	r0, r3, #1
 8001ea0:	7bf9      	ldrb	r1, [r7, #15]
 8001ea2:	7c3a      	ldrb	r2, [r7, #16]
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	4c47      	ldr	r4, [pc, #284]	; (8001fc4 <shift+0x258>)
 8001ea8:	00c0      	lsls	r0, r0, #3
 8001eaa:	4420      	add	r0, r4
 8001eac:	4401      	add	r1, r0
 8001eae:	7808      	ldrb	r0, [r1, #0]
 8001eb0:	4944      	ldr	r1, [pc, #272]	; (8001fc4 <shift+0x258>)
 8001eb2:	00d2      	lsls	r2, r2, #3
 8001eb4:	440a      	add	r2, r1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	4602      	mov	r2, r0
 8001eba:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001ebc:	7bfb      	ldrb	r3, [r7, #15]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	73fb      	strb	r3, [r7, #15]
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
 8001ec4:	2b07      	cmp	r3, #7
 8001ec6:	d9e9      	bls.n	8001e9c <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 8001ec8:	7c3b      	ldrb	r3, [r7, #16]
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	743b      	strb	r3, [r7, #16]
 8001ece:	7c3b      	ldrb	r3, [r7, #16]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1e0      	bne.n	8001e96 <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	73bb      	strb	r3, [r7, #14]
 8001ed8:	e006      	b.n	8001ee8 <shift+0x17c>
		  cube[0][i] = 0;
 8001eda:	7bbb      	ldrb	r3, [r7, #14]
 8001edc:	4a39      	ldr	r2, [pc, #228]	; (8001fc4 <shift+0x258>)
 8001ede:	2100      	movs	r1, #0
 8001ee0:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8001ee2:	7bbb      	ldrb	r3, [r7, #14]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	73bb      	strb	r3, [r7, #14]
 8001ee8:	7bbb      	ldrb	r3, [r7, #14]
 8001eea:	2b07      	cmp	r3, #7
 8001eec:	d9f5      	bls.n	8001eda <shift+0x16e>
		}
	  break;
 8001eee:	e063      	b.n	8001fb8 <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	737b      	strb	r3, [r7, #13]
 8001ef4:	e01b      	b.n	8001f2e <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	733b      	strb	r3, [r7, #12]
 8001efa:	e012      	b.n	8001f22 <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8001efc:	7b78      	ldrb	r0, [r7, #13]
 8001efe:	7b39      	ldrb	r1, [r7, #12]
 8001f00:	7b7a      	ldrb	r2, [r7, #13]
 8001f02:	7b3b      	ldrb	r3, [r7, #12]
 8001f04:	3b01      	subs	r3, #1
 8001f06:	4c2f      	ldr	r4, [pc, #188]	; (8001fc4 <shift+0x258>)
 8001f08:	00c0      	lsls	r0, r0, #3
 8001f0a:	4420      	add	r0, r4
 8001f0c:	4401      	add	r1, r0
 8001f0e:	7808      	ldrb	r0, [r1, #0]
 8001f10:	492c      	ldr	r1, [pc, #176]	; (8001fc4 <shift+0x258>)
 8001f12:	00d2      	lsls	r2, r2, #3
 8001f14:	440a      	add	r2, r1
 8001f16:	4413      	add	r3, r2
 8001f18:	4602      	mov	r2, r0
 8001f1a:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8001f1c:	7b3b      	ldrb	r3, [r7, #12]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	733b      	strb	r3, [r7, #12]
 8001f22:	7b3b      	ldrb	r3, [r7, #12]
 8001f24:	2b07      	cmp	r3, #7
 8001f26:	d9e9      	bls.n	8001efc <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8001f28:	7b7b      	ldrb	r3, [r7, #13]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	737b      	strb	r3, [r7, #13]
 8001f2e:	7b7b      	ldrb	r3, [r7, #13]
 8001f30:	2b07      	cmp	r3, #7
 8001f32:	d9e0      	bls.n	8001ef6 <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f34:	2300      	movs	r3, #0
 8001f36:	72fb      	strb	r3, [r7, #11]
 8001f38:	e008      	b.n	8001f4c <shift+0x1e0>
		  cube[i][7] = 0;
 8001f3a:	7afb      	ldrb	r3, [r7, #11]
 8001f3c:	4a21      	ldr	r2, [pc, #132]	; (8001fc4 <shift+0x258>)
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4413      	add	r3, r2
 8001f42:	2200      	movs	r2, #0
 8001f44:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8001f46:	7afb      	ldrb	r3, [r7, #11]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	72fb      	strb	r3, [r7, #11]
 8001f4c:	7afb      	ldrb	r3, [r7, #11]
 8001f4e:	2b07      	cmp	r3, #7
 8001f50:	d9f3      	bls.n	8001f3a <shift+0x1ce>
		}
	  break;
 8001f52:	e031      	b.n	8001fb8 <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001f54:	2300      	movs	r3, #0
 8001f56:	72bb      	strb	r3, [r7, #10]
 8001f58:	e01b      	b.n	8001f92 <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8001f5a:	2307      	movs	r3, #7
 8001f5c:	727b      	strb	r3, [r7, #9]
 8001f5e:	e012      	b.n	8001f86 <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 8001f60:	7ab8      	ldrb	r0, [r7, #10]
 8001f62:	7a7b      	ldrb	r3, [r7, #9]
 8001f64:	1e59      	subs	r1, r3, #1
 8001f66:	7aba      	ldrb	r2, [r7, #10]
 8001f68:	7a7b      	ldrb	r3, [r7, #9]
 8001f6a:	4c16      	ldr	r4, [pc, #88]	; (8001fc4 <shift+0x258>)
 8001f6c:	00c0      	lsls	r0, r0, #3
 8001f6e:	4420      	add	r0, r4
 8001f70:	4401      	add	r1, r0
 8001f72:	7808      	ldrb	r0, [r1, #0]
 8001f74:	4913      	ldr	r1, [pc, #76]	; (8001fc4 <shift+0x258>)
 8001f76:	00d2      	lsls	r2, r2, #3
 8001f78:	440a      	add	r2, r1
 8001f7a:	4413      	add	r3, r2
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 8001f80:	7a7b      	ldrb	r3, [r7, #9]
 8001f82:	3b01      	subs	r3, #1
 8001f84:	727b      	strb	r3, [r7, #9]
 8001f86:	7a7b      	ldrb	r3, [r7, #9]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1e9      	bne.n	8001f60 <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 8001f8c:	7abb      	ldrb	r3, [r7, #10]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	72bb      	strb	r3, [r7, #10]
 8001f92:	7abb      	ldrb	r3, [r7, #10]
 8001f94:	2b07      	cmp	r3, #7
 8001f96:	d9e0      	bls.n	8001f5a <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f98:	2300      	movs	r3, #0
 8001f9a:	723b      	strb	r3, [r7, #8]
 8001f9c:	e007      	b.n	8001fae <shift+0x242>
		  cube[i][0] = 0;
 8001f9e:	7a3b      	ldrb	r3, [r7, #8]
 8001fa0:	4a08      	ldr	r2, [pc, #32]	; (8001fc4 <shift+0x258>)
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 8001fa8:	7a3b      	ldrb	r3, [r7, #8]
 8001faa:	3301      	adds	r3, #1
 8001fac:	723b      	strb	r3, [r7, #8]
 8001fae:	7a3b      	ldrb	r3, [r7, #8]
 8001fb0:	2b07      	cmp	r3, #7
 8001fb2:	d9f4      	bls.n	8001f9e <shift+0x232>
		}
	  break;
 8001fb4:	e000      	b.n	8001fb8 <shift+0x24c>
	  default:
	  break;
 8001fb6:	bf00      	nop
  } //end switch dir

} //end shift()
 8001fb8:	bf00      	nop
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc90      	pop	{r4, r7}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	20000174 	.word	0x20000174

08001fc8 <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4604      	mov	r4, r0
 8001fd0:	4608      	mov	r0, r1
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4623      	mov	r3, r4
 8001fd8:	71fb      	strb	r3, [r7, #7]
 8001fda:	4603      	mov	r3, r0
 8001fdc:	71bb      	strb	r3, [r7, #6]
 8001fde:	460b      	mov	r3, r1
 8001fe0:	717b      	strb	r3, [r7, #5]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	73fb      	strb	r3, [r7, #15]
 8001fea:	e0aa      	b.n	8002142 <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8001fec:	79ba      	ldrb	r2, [r7, #6]
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	b2d9      	uxtb	r1, r3
 8001ff4:	797a      	ldrb	r2, [r7, #5]
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff fdef 	bl	8001bdc <setVoxel>
    setVoxel(x + i, y, z);
 8001ffe:	79fa      	ldrb	r2, [r7, #7]
 8002000:	7bfb      	ldrb	r3, [r7, #15]
 8002002:	4413      	add	r3, r2
 8002004:	b2db      	uxtb	r3, r3
 8002006:	797a      	ldrb	r2, [r7, #5]
 8002008:	79b9      	ldrb	r1, [r7, #6]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff fde6 	bl	8001bdc <setVoxel>
    setVoxel(x, y, z + i);
 8002010:	797a      	ldrb	r2, [r7, #5]
 8002012:	7bfb      	ldrb	r3, [r7, #15]
 8002014:	4413      	add	r3, r2
 8002016:	b2da      	uxtb	r2, r3
 8002018:	79b9      	ldrb	r1, [r7, #6]
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff fddd 	bl	8001bdc <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 8002022:	79fa      	ldrb	r2, [r7, #7]
 8002024:	793b      	ldrb	r3, [r7, #4]
 8002026:	4413      	add	r3, r2
 8002028:	b2db      	uxtb	r3, r3
 800202a:	3b01      	subs	r3, #1
 800202c:	b2d8      	uxtb	r0, r3
 800202e:	79ba      	ldrb	r2, [r7, #6]
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	4413      	add	r3, r2
 8002034:	b2d9      	uxtb	r1, r3
 8002036:	797a      	ldrb	r2, [r7, #5]
 8002038:	793b      	ldrb	r3, [r7, #4]
 800203a:	4413      	add	r3, r2
 800203c:	b2db      	uxtb	r3, r3
 800203e:	3b01      	subs	r3, #1
 8002040:	b2db      	uxtb	r3, r3
 8002042:	461a      	mov	r2, r3
 8002044:	f7ff fdca 	bl	8001bdc <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 8002048:	79fa      	ldrb	r2, [r7, #7]
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	4413      	add	r3, r2
 800204e:	b2d8      	uxtb	r0, r3
 8002050:	79ba      	ldrb	r2, [r7, #6]
 8002052:	793b      	ldrb	r3, [r7, #4]
 8002054:	4413      	add	r3, r2
 8002056:	b2db      	uxtb	r3, r3
 8002058:	3b01      	subs	r3, #1
 800205a:	b2d9      	uxtb	r1, r3
 800205c:	797a      	ldrb	r2, [r7, #5]
 800205e:	793b      	ldrb	r3, [r7, #4]
 8002060:	4413      	add	r3, r2
 8002062:	b2db      	uxtb	r3, r3
 8002064:	3b01      	subs	r3, #1
 8002066:	b2db      	uxtb	r3, r3
 8002068:	461a      	mov	r2, r3
 800206a:	f7ff fdb7 	bl	8001bdc <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 800206e:	79fa      	ldrb	r2, [r7, #7]
 8002070:	793b      	ldrb	r3, [r7, #4]
 8002072:	4413      	add	r3, r2
 8002074:	b2db      	uxtb	r3, r3
 8002076:	3b01      	subs	r3, #1
 8002078:	b2d8      	uxtb	r0, r3
 800207a:	79ba      	ldrb	r2, [r7, #6]
 800207c:	793b      	ldrb	r3, [r7, #4]
 800207e:	4413      	add	r3, r2
 8002080:	b2db      	uxtb	r3, r3
 8002082:	3b01      	subs	r3, #1
 8002084:	b2d9      	uxtb	r1, r3
 8002086:	797a      	ldrb	r2, [r7, #5]
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	4413      	add	r3, r2
 800208c:	b2db      	uxtb	r3, r3
 800208e:	461a      	mov	r2, r3
 8002090:	f7ff fda4 	bl	8001bdc <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 8002094:	79fa      	ldrb	r2, [r7, #7]
 8002096:	793b      	ldrb	r3, [r7, #4]
 8002098:	4413      	add	r3, r2
 800209a:	b2db      	uxtb	r3, r3
 800209c:	3b01      	subs	r3, #1
 800209e:	b2d8      	uxtb	r0, r3
 80020a0:	79ba      	ldrb	r2, [r7, #6]
 80020a2:	7bfb      	ldrb	r3, [r7, #15]
 80020a4:	4413      	add	r3, r2
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	797a      	ldrb	r2, [r7, #5]
 80020aa:	4619      	mov	r1, r3
 80020ac:	f7ff fd96 	bl	8001bdc <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 80020b0:	79ba      	ldrb	r2, [r7, #6]
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
 80020b4:	4413      	add	r3, r2
 80020b6:	b2d9      	uxtb	r1, r3
 80020b8:	797a      	ldrb	r2, [r7, #5]
 80020ba:	793b      	ldrb	r3, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	3b01      	subs	r3, #1
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fd88 	bl	8001bdc <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 80020cc:	79fa      	ldrb	r2, [r7, #7]
 80020ce:	7bfb      	ldrb	r3, [r7, #15]
 80020d0:	4413      	add	r3, r2
 80020d2:	b2d8      	uxtb	r0, r3
 80020d4:	79ba      	ldrb	r2, [r7, #6]
 80020d6:	793b      	ldrb	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	3b01      	subs	r3, #1
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	797a      	ldrb	r2, [r7, #5]
 80020e2:	4619      	mov	r1, r3
 80020e4:	f7ff fd7a 	bl	8001bdc <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 80020e8:	79fa      	ldrb	r2, [r7, #7]
 80020ea:	7bfb      	ldrb	r3, [r7, #15]
 80020ec:	4413      	add	r3, r2
 80020ee:	b2d8      	uxtb	r0, r3
 80020f0:	797a      	ldrb	r2, [r7, #5]
 80020f2:	793b      	ldrb	r3, [r7, #4]
 80020f4:	4413      	add	r3, r2
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	3b01      	subs	r3, #1
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	79bb      	ldrb	r3, [r7, #6]
 80020fe:	4619      	mov	r1, r3
 8002100:	f7ff fd6c 	bl	8001bdc <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 8002104:	79fa      	ldrb	r2, [r7, #7]
 8002106:	793b      	ldrb	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	b2db      	uxtb	r3, r3
 800210c:	3b01      	subs	r3, #1
 800210e:	b2d8      	uxtb	r0, r3
 8002110:	797a      	ldrb	r2, [r7, #5]
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	4413      	add	r3, r2
 8002116:	b2da      	uxtb	r2, r3
 8002118:	79bb      	ldrb	r3, [r7, #6]
 800211a:	4619      	mov	r1, r3
 800211c:	f7ff fd5e 	bl	8001bdc <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 8002120:	79ba      	ldrb	r2, [r7, #6]
 8002122:	793b      	ldrb	r3, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	b2db      	uxtb	r3, r3
 8002128:	3b01      	subs	r3, #1
 800212a:	b2d9      	uxtb	r1, r3
 800212c:	797a      	ldrb	r2, [r7, #5]
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	4413      	add	r3, r2
 8002132:	b2da      	uxtb	r2, r3
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fd50 	bl	8001bdc <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 800213c:	7bfb      	ldrb	r3, [r7, #15]
 800213e:	3301      	adds	r3, #1
 8002140:	73fb      	strb	r3, [r7, #15]
 8002142:	7bfa      	ldrb	r2, [r7, #15]
 8002144:	793b      	ldrb	r3, [r7, #4]
 8002146:	429a      	cmp	r2, r3
 8002148:	f4ff af50 	bcc.w	8001fec <drawCube+0x24>
  }
} //end drawCube()
 800214c:	bf00      	nop
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	bd90      	pop	{r4, r7, pc}
	...

08002158 <lightCube>:

void lightCube() {
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 800215e:	2300      	movs	r3, #0
 8002160:	71fb      	strb	r3, [r7, #7]
 8002162:	e013      	b.n	800218c <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 8002164:	2300      	movs	r3, #0
 8002166:	71bb      	strb	r3, [r7, #6]
 8002168:	e00a      	b.n	8002180 <lightCube+0x28>
      cube[i][j] = 0xFF;
 800216a:	79fa      	ldrb	r2, [r7, #7]
 800216c:	79bb      	ldrb	r3, [r7, #6]
 800216e:	490c      	ldr	r1, [pc, #48]	; (80021a0 <lightCube+0x48>)
 8002170:	00d2      	lsls	r2, r2, #3
 8002172:	440a      	add	r2, r1
 8002174:	4413      	add	r3, r2
 8002176:	22ff      	movs	r2, #255	; 0xff
 8002178:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 800217a:	79bb      	ldrb	r3, [r7, #6]
 800217c:	3301      	adds	r3, #1
 800217e:	71bb      	strb	r3, [r7, #6]
 8002180:	79bb      	ldrb	r3, [r7, #6]
 8002182:	2b07      	cmp	r3, #7
 8002184:	d9f1      	bls.n	800216a <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	3301      	adds	r3, #1
 800218a:	71fb      	strb	r3, [r7, #7]
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	2b07      	cmp	r3, #7
 8002190:	d9e8      	bls.n	8002164 <lightCube+0xc>
    }
  }
} //end lightCube()
 8002192:	bf00      	nop
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	20000174 	.word	0x20000174

080021a4 <clearCube>:

void clearCube(void) {
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80021aa:	2300      	movs	r3, #0
 80021ac:	71fb      	strb	r3, [r7, #7]
 80021ae:	e013      	b.n	80021d8 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80021b0:	2300      	movs	r3, #0
 80021b2:	71bb      	strb	r3, [r7, #6]
 80021b4:	e00a      	b.n	80021cc <clearCube+0x28>
      cube[i][j] = 0;
 80021b6:	79fa      	ldrb	r2, [r7, #7]
 80021b8:	79bb      	ldrb	r3, [r7, #6]
 80021ba:	490c      	ldr	r1, [pc, #48]	; (80021ec <clearCube+0x48>)
 80021bc:	00d2      	lsls	r2, r2, #3
 80021be:	440a      	add	r2, r1
 80021c0:	4413      	add	r3, r2
 80021c2:	2200      	movs	r2, #0
 80021c4:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80021c6:	79bb      	ldrb	r3, [r7, #6]
 80021c8:	3301      	adds	r3, #1
 80021ca:	71bb      	strb	r3, [r7, #6]
 80021cc:	79bb      	ldrb	r3, [r7, #6]
 80021ce:	2b07      	cmp	r3, #7
 80021d0:	d9f1      	bls.n	80021b6 <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	3301      	adds	r3, #1
 80021d6:	71fb      	strb	r3, [r7, #7]
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	2b07      	cmp	r3, #7
 80021dc:	d9e8      	bls.n	80021b0 <clearCube+0xc>
    }
  }
} //end clearCube()
 80021de:	bf00      	nop
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	20000174 	.word	0x20000174

080021f0 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002200:	d102      	bne.n	8002208 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002204:	2201      	movs	r2, #1
 8002206:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a06      	ldr	r2, [pc, #24]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d102      	bne.n	8002218 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002214:	2201      	movs	r2, #1
 8002216:	701a      	strb	r2, [r3, #0]
	}
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	200001be 	.word	0x200001be
 8002228:	40000400 	.word	0x40000400
 800222c:	200001d3 	.word	0x200001d3

08002230 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002240:	4b18      	ldr	r3, [pc, #96]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002242:	4a19      	ldr	r2, [pc, #100]	; (80022a8 <MX_SPI1_Init+0x6c>)
 8002244:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002246:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002248:	f44f 7282 	mov.w	r2, #260	; 0x104
 800224c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002250:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002254:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002256:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002258:	2200      	movs	r2, #0
 800225a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800225c:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <MX_SPI1_Init+0x68>)
 800225e:	2200      	movs	r2, #0
 8002260:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002264:	2200      	movs	r2, #0
 8002266:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002268:	4b0e      	ldr	r3, [pc, #56]	; (80022a4 <MX_SPI1_Init+0x68>)
 800226a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800226e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002270:	4b0c      	ldr	r3, [pc, #48]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002272:	2230      	movs	r2, #48	; 0x30
 8002274:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002276:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002278:	2200      	movs	r2, #0
 800227a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800227c:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <MX_SPI1_Init+0x68>)
 800227e:	2200      	movs	r2, #0
 8002280:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002282:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002284:	2200      	movs	r2, #0
 8002286:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002288:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <MX_SPI1_Init+0x68>)
 800228a:	220a      	movs	r2, #10
 800228c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800228e:	4805      	ldr	r0, [pc, #20]	; (80022a4 <MX_SPI1_Init+0x68>)
 8002290:	f001 ffae 	bl	80041f0 <HAL_SPI_Init>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800229a:	f7ff ffc9 	bl	8002230 <Error_Handler>
  }

}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000338 	.word	0x20000338
 80022a8:	40013000 	.word	0x40013000

080022ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b088      	sub	sp, #32
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 0310 	add.w	r3, r7, #16
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a15      	ldr	r2, [pc, #84]	; (800231c <HAL_SPI_MspInit+0x70>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d123      	bne.n	8002314 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022cc:	4b14      	ldr	r3, [pc, #80]	; (8002320 <HAL_SPI_MspInit+0x74>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	4a13      	ldr	r2, [pc, #76]	; (8002320 <HAL_SPI_MspInit+0x74>)
 80022d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022d6:	6193      	str	r3, [r2, #24]
 80022d8:	4b11      	ldr	r3, [pc, #68]	; (8002320 <HAL_SPI_MspInit+0x74>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e4:	4b0e      	ldr	r3, [pc, #56]	; (8002320 <HAL_SPI_MspInit+0x74>)
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	4a0d      	ldr	r2, [pc, #52]	; (8002320 <HAL_SPI_MspInit+0x74>)
 80022ea:	f043 0304 	orr.w	r3, r3, #4
 80022ee:	6193      	str	r3, [r2, #24]
 80022f0:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <HAL_SPI_MspInit+0x74>)
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80022fc:	23a0      	movs	r3, #160	; 0xa0
 80022fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002304:	2303      	movs	r3, #3
 8002306:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002308:	f107 0310 	add.w	r3, r7, #16
 800230c:	4619      	mov	r1, r3
 800230e:	4805      	ldr	r0, [pc, #20]	; (8002324 <HAL_SPI_MspInit+0x78>)
 8002310:	f000 ffa6 	bl	8003260 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002314:	bf00      	nop
 8002316:	3720      	adds	r7, #32
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40013000 	.word	0x40013000
 8002320:	40021000 	.word	0x40021000
 8002324:	40010800 	.word	0x40010800

08002328 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800232e:	4b15      	ldr	r3, [pc, #84]	; (8002384 <HAL_MspInit+0x5c>)
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	4a14      	ldr	r2, [pc, #80]	; (8002384 <HAL_MspInit+0x5c>)
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	6193      	str	r3, [r2, #24]
 800233a:	4b12      	ldr	r3, [pc, #72]	; (8002384 <HAL_MspInit+0x5c>)
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	60bb      	str	r3, [r7, #8]
 8002344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002346:	4b0f      	ldr	r3, [pc, #60]	; (8002384 <HAL_MspInit+0x5c>)
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	4a0e      	ldr	r2, [pc, #56]	; (8002384 <HAL_MspInit+0x5c>)
 800234c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002350:	61d3      	str	r3, [r2, #28]
 8002352:	4b0c      	ldr	r3, [pc, #48]	; (8002384 <HAL_MspInit+0x5c>)
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800235e:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <HAL_MspInit+0x60>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	4a04      	ldr	r2, [pc, #16]	; (8002388 <HAL_MspInit+0x60>)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800237a:	bf00      	nop
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr
 8002384:	40021000 	.word	0x40021000
 8002388:	40010000 	.word	0x40010000

0800238c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002390:	bf00      	nop
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 800239c:	2200      	movs	r2, #0
 800239e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023a2:	4802      	ldr	r0, [pc, #8]	; (80023ac <HardFault_Handler+0x14>)
 80023a4:	f001 f8f7 	bl	8003596 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <HardFault_Handler+0x10>
 80023aa:	bf00      	nop
 80023ac:	40011000 	.word	0x40011000

080023b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b4:	e7fe      	b.n	80023b4 <MemManage_Handler+0x4>

080023b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <BusFault_Handler+0x4>

080023bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <UsageFault_Handler+0x4>

080023c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr

080023ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bc80      	pop	{r7}
 80023d8:	4770      	bx	lr

080023da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr

080023e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ea:	f000 fa99 	bl	8002920 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023f8:	4802      	ldr	r0, [pc, #8]	; (8002404 <TIM2_IRQHandler+0x10>)
 80023fa:	f002 fa01 	bl	8004800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000394 	.word	0x20000394

08002408 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800240c:	4802      	ldr	r0, [pc, #8]	; (8002418 <TIM3_IRQHandler+0x10>)
 800240e:	f002 f9f7 	bl	8004800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200003dc 	.word	0x200003dc

0800241c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
	return 1;
 8002420:	2301      	movs	r3, #1
}
 8002422:	4618      	mov	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr

0800242a <_kill>:

int _kill(int pid, int sig)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
 8002432:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002434:	f002 fe18 	bl	8005068 <__errno>
 8002438:	4603      	mov	r3, r0
 800243a:	2216      	movs	r2, #22
 800243c:	601a      	str	r2, [r3, #0]
	return -1;
 800243e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <_exit>:

void _exit (int status)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002452:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f7ff ffe7 	bl	800242a <_kill>
	while (1) {}		/* Make sure we hang here */
 800245c:	e7fe      	b.n	800245c <_exit+0x12>

0800245e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b086      	sub	sp, #24
 8002462:	af00      	add	r7, sp, #0
 8002464:	60f8      	str	r0, [r7, #12]
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246a:	2300      	movs	r3, #0
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	e00a      	b.n	8002486 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002470:	f3af 8000 	nop.w
 8002474:	4601      	mov	r1, r0
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	1c5a      	adds	r2, r3, #1
 800247a:	60ba      	str	r2, [r7, #8]
 800247c:	b2ca      	uxtb	r2, r1
 800247e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	3301      	adds	r3, #1
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	429a      	cmp	r2, r3
 800248c:	dbf0      	blt.n	8002470 <_read+0x12>
	}

return len;
 800248e:	687b      	ldr	r3, [r7, #4]
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a4:	2300      	movs	r3, #0
 80024a6:	617b      	str	r3, [r7, #20]
 80024a8:	e009      	b.n	80024be <_write+0x26>
	{
		__io_putchar(*ptr++);
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1c5a      	adds	r2, r3, #1
 80024ae:	60ba      	str	r2, [r7, #8]
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	3301      	adds	r3, #1
 80024bc:	617b      	str	r3, [r7, #20]
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	dbf1      	blt.n	80024aa <_write+0x12>
	}
	return len;
 80024c6:	687b      	ldr	r3, [r7, #4]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3718      	adds	r7, #24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <_close>:

int _close(int file)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
	return -1;
 80024d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80024dc:	4618      	mov	r0, r3
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr

080024e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
 80024ee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024f6:	605a      	str	r2, [r3, #4]
	return 0;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <_isatty>:

int _isatty(int file)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
	return 1;
 800250c:	2301      	movs	r3, #1
}
 800250e:	4618      	mov	r0, r3
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	bc80      	pop	{r7}
 8002516:	4770      	bx	lr

08002518 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
	return 0;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr

08002530 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002538:	4a14      	ldr	r2, [pc, #80]	; (800258c <_sbrk+0x5c>)
 800253a:	4b15      	ldr	r3, [pc, #84]	; (8002590 <_sbrk+0x60>)
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002544:	4b13      	ldr	r3, [pc, #76]	; (8002594 <_sbrk+0x64>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d102      	bne.n	8002552 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800254c:	4b11      	ldr	r3, [pc, #68]	; (8002594 <_sbrk+0x64>)
 800254e:	4a12      	ldr	r2, [pc, #72]	; (8002598 <_sbrk+0x68>)
 8002550:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <_sbrk+0x64>)
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4413      	add	r3, r2
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	429a      	cmp	r2, r3
 800255e:	d207      	bcs.n	8002570 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002560:	f002 fd82 	bl	8005068 <__errno>
 8002564:	4603      	mov	r3, r0
 8002566:	220c      	movs	r2, #12
 8002568:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800256a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800256e:	e009      	b.n	8002584 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002570:	4b08      	ldr	r3, [pc, #32]	; (8002594 <_sbrk+0x64>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002576:	4b07      	ldr	r3, [pc, #28]	; (8002594 <_sbrk+0x64>)
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4413      	add	r3, r2
 800257e:	4a05      	ldr	r2, [pc, #20]	; (8002594 <_sbrk+0x64>)
 8002580:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002582:	68fb      	ldr	r3, [r7, #12]
}
 8002584:	4618      	mov	r0, r3
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	20005000 	.word	0x20005000
 8002590:	00000400 	.word	0x00000400
 8002594:	20000390 	.word	0x20000390
 8002598:	20000480 	.word	0x20000480

0800259c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr

080025a8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ae:	f107 0308 	add.w	r3, r7, #8
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	605a      	str	r2, [r3, #4]
 80025b8:	609a      	str	r2, [r3, #8]
 80025ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025bc:	463b      	mov	r3, r7
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80025c4:	4b1d      	ldr	r3, [pc, #116]	; (800263c <MX_TIM2_Init+0x94>)
 80025c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 80025cc:	4b1b      	ldr	r3, [pc, #108]	; (800263c <MX_TIM2_Init+0x94>)
 80025ce:	22e0      	movs	r2, #224	; 0xe0
 80025d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d2:	4b1a      	ldr	r3, [pc, #104]	; (800263c <MX_TIM2_Init+0x94>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80025d8:	4b18      	ldr	r3, [pc, #96]	; (800263c <MX_TIM2_Init+0x94>)
 80025da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e0:	4b16      	ldr	r3, [pc, #88]	; (800263c <MX_TIM2_Init+0x94>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e6:	4b15      	ldr	r3, [pc, #84]	; (800263c <MX_TIM2_Init+0x94>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025ec:	4813      	ldr	r0, [pc, #76]	; (800263c <MX_TIM2_Init+0x94>)
 80025ee:	f002 f865 	bl	80046bc <HAL_TIM_Base_Init>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80025f8:	f7ff fe1a 	bl	8002230 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002600:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002602:	f107 0308 	add.w	r3, r7, #8
 8002606:	4619      	mov	r1, r3
 8002608:	480c      	ldr	r0, [pc, #48]	; (800263c <MX_TIM2_Init+0x94>)
 800260a:	f002 fa01 	bl	8004a10 <HAL_TIM_ConfigClockSource>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002614:	f7ff fe0c 	bl	8002230 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002618:	2300      	movs	r3, #0
 800261a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800261c:	2300      	movs	r3, #0
 800261e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002620:	463b      	mov	r3, r7
 8002622:	4619      	mov	r1, r3
 8002624:	4805      	ldr	r0, [pc, #20]	; (800263c <MX_TIM2_Init+0x94>)
 8002626:	f002 fbd3 	bl	8004dd0 <HAL_TIMEx_MasterConfigSynchronization>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002630:	f7ff fdfe 	bl	8002230 <Error_Handler>
  }

}
 8002634:	bf00      	nop
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20000394 	.word	0x20000394

08002640 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002646:	f107 0308 	add.w	r3, r7, #8
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	605a      	str	r2, [r3, #4]
 8002650:	609a      	str	r2, [r3, #8]
 8002652:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002654:	463b      	mov	r3, r7
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 800265c:	4b1d      	ldr	r3, [pc, #116]	; (80026d4 <MX_TIM3_Init+0x94>)
 800265e:	4a1e      	ldr	r2, [pc, #120]	; (80026d8 <MX_TIM3_Init+0x98>)
 8002660:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 8002662:	4b1c      	ldr	r3, [pc, #112]	; (80026d4 <MX_TIM3_Init+0x94>)
 8002664:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002668:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800266a:	4b1a      	ldr	r3, [pc, #104]	; (80026d4 <MX_TIM3_Init+0x94>)
 800266c:	2200      	movs	r2, #0
 800266e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002670:	4b18      	ldr	r3, [pc, #96]	; (80026d4 <MX_TIM3_Init+0x94>)
 8002672:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002676:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002678:	4b16      	ldr	r3, [pc, #88]	; (80026d4 <MX_TIM3_Init+0x94>)
 800267a:	2200      	movs	r2, #0
 800267c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800267e:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <MX_TIM3_Init+0x94>)
 8002680:	2200      	movs	r2, #0
 8002682:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002684:	4813      	ldr	r0, [pc, #76]	; (80026d4 <MX_TIM3_Init+0x94>)
 8002686:	f002 f819 	bl	80046bc <HAL_TIM_Base_Init>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002690:	f7ff fdce 	bl	8002230 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002694:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002698:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800269a:	f107 0308 	add.w	r3, r7, #8
 800269e:	4619      	mov	r1, r3
 80026a0:	480c      	ldr	r0, [pc, #48]	; (80026d4 <MX_TIM3_Init+0x94>)
 80026a2:	f002 f9b5 	bl	8004a10 <HAL_TIM_ConfigClockSource>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80026ac:	f7ff fdc0 	bl	8002230 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b0:	2300      	movs	r3, #0
 80026b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026b4:	2300      	movs	r3, #0
 80026b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026b8:	463b      	mov	r3, r7
 80026ba:	4619      	mov	r1, r3
 80026bc:	4805      	ldr	r0, [pc, #20]	; (80026d4 <MX_TIM3_Init+0x94>)
 80026be:	f002 fb87 	bl	8004dd0 <HAL_TIMEx_MasterConfigSynchronization>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80026c8:	f7ff fdb2 	bl	8002230 <Error_Handler>
  }

}
 80026cc:	bf00      	nop
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	200003dc 	.word	0x200003dc
 80026d8:	40000400 	.word	0x40000400

080026dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ec:	d114      	bne.n	8002718 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026ee:	4b19      	ldr	r3, [pc, #100]	; (8002754 <HAL_TIM_Base_MspInit+0x78>)
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	4a18      	ldr	r2, [pc, #96]	; (8002754 <HAL_TIM_Base_MspInit+0x78>)
 80026f4:	f043 0301 	orr.w	r3, r3, #1
 80026f8:	61d3      	str	r3, [r2, #28]
 80026fa:	4b16      	ldr	r3, [pc, #88]	; (8002754 <HAL_TIM_Base_MspInit+0x78>)
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	60fb      	str	r3, [r7, #12]
 8002704:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002706:	2200      	movs	r2, #0
 8002708:	2100      	movs	r1, #0
 800270a:	201c      	movs	r0, #28
 800270c:	f000 fd71 	bl	80031f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002710:	201c      	movs	r0, #28
 8002712:	f000 fd8a 	bl	800322a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002716:	e018      	b.n	800274a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a0e      	ldr	r2, [pc, #56]	; (8002758 <HAL_TIM_Base_MspInit+0x7c>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d113      	bne.n	800274a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002722:	4b0c      	ldr	r3, [pc, #48]	; (8002754 <HAL_TIM_Base_MspInit+0x78>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	4a0b      	ldr	r2, [pc, #44]	; (8002754 <HAL_TIM_Base_MspInit+0x78>)
 8002728:	f043 0302 	orr.w	r3, r3, #2
 800272c:	61d3      	str	r3, [r2, #28]
 800272e:	4b09      	ldr	r3, [pc, #36]	; (8002754 <HAL_TIM_Base_MspInit+0x78>)
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	60bb      	str	r3, [r7, #8]
 8002738:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800273a:	2200      	movs	r2, #0
 800273c:	2100      	movs	r1, #0
 800273e:	201d      	movs	r0, #29
 8002740:	f000 fd57 	bl	80031f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002744:	201d      	movs	r0, #29
 8002746:	f000 fd70 	bl	800322a <HAL_NVIC_EnableIRQ>
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40021000 	.word	0x40021000
 8002758:	40000400 	.word	0x40000400

0800275c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002760:	4b11      	ldr	r3, [pc, #68]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 8002762:	4a12      	ldr	r2, [pc, #72]	; (80027ac <MX_USART1_UART_Init+0x50>)
 8002764:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002766:	4b10      	ldr	r3, [pc, #64]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 8002768:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800276c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800276e:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 8002770:	2200      	movs	r2, #0
 8002772:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002774:	4b0c      	ldr	r3, [pc, #48]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 8002776:	2200      	movs	r2, #0
 8002778:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800277a:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 800277c:	2200      	movs	r2, #0
 800277e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002780:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 8002782:	220c      	movs	r2, #12
 8002784:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002786:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 8002788:	2200      	movs	r2, #0
 800278a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800278c:	4b06      	ldr	r3, [pc, #24]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 800278e:	2200      	movs	r2, #0
 8002790:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002792:	4805      	ldr	r0, [pc, #20]	; (80027a8 <MX_USART1_UART_Init+0x4c>)
 8002794:	f002 fb8c 	bl	8004eb0 <HAL_UART_Init>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800279e:	f7ff fd47 	bl	8002230 <Error_Handler>
  }

}
 80027a2:	bf00      	nop
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000424 	.word	0x20000424
 80027ac:	40013800 	.word	0x40013800

080027b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b8:	f107 0310 	add.w	r3, r7, #16
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a1c      	ldr	r2, [pc, #112]	; (800283c <HAL_UART_MspInit+0x8c>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d131      	bne.n	8002834 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027d0:	4b1b      	ldr	r3, [pc, #108]	; (8002840 <HAL_UART_MspInit+0x90>)
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	4a1a      	ldr	r2, [pc, #104]	; (8002840 <HAL_UART_MspInit+0x90>)
 80027d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027da:	6193      	str	r3, [r2, #24]
 80027dc:	4b18      	ldr	r3, [pc, #96]	; (8002840 <HAL_UART_MspInit+0x90>)
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027e8:	4b15      	ldr	r3, [pc, #84]	; (8002840 <HAL_UART_MspInit+0x90>)
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	4a14      	ldr	r2, [pc, #80]	; (8002840 <HAL_UART_MspInit+0x90>)
 80027ee:	f043 0304 	orr.w	r3, r3, #4
 80027f2:	6193      	str	r3, [r2, #24]
 80027f4:	4b12      	ldr	r3, [pc, #72]	; (8002840 <HAL_UART_MspInit+0x90>)
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	60bb      	str	r3, [r7, #8]
 80027fe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002800:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002804:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002806:	2302      	movs	r3, #2
 8002808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800280a:	2303      	movs	r3, #3
 800280c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280e:	f107 0310 	add.w	r3, r7, #16
 8002812:	4619      	mov	r1, r3
 8002814:	480b      	ldr	r0, [pc, #44]	; (8002844 <HAL_UART_MspInit+0x94>)
 8002816:	f000 fd23 	bl	8003260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800281a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800281e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002820:	2300      	movs	r3, #0
 8002822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	2300      	movs	r3, #0
 8002826:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002828:	f107 0310 	add.w	r3, r7, #16
 800282c:	4619      	mov	r1, r3
 800282e:	4805      	ldr	r0, [pc, #20]	; (8002844 <HAL_UART_MspInit+0x94>)
 8002830:	f000 fd16 	bl	8003260 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002834:	bf00      	nop
 8002836:	3720      	adds	r7, #32
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40013800 	.word	0x40013800
 8002840:	40021000 	.word	0x40021000
 8002844:	40010800 	.word	0x40010800

08002848 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002848:	480c      	ldr	r0, [pc, #48]	; (800287c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800284a:	490d      	ldr	r1, [pc, #52]	; (8002880 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800284c:	4a0d      	ldr	r2, [pc, #52]	; (8002884 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800284e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002850:	e002      	b.n	8002858 <LoopCopyDataInit>

08002852 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002852:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002854:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002856:	3304      	adds	r3, #4

08002858 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002858:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800285a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800285c:	d3f9      	bcc.n	8002852 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800285e:	4a0a      	ldr	r2, [pc, #40]	; (8002888 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002860:	4c0a      	ldr	r4, [pc, #40]	; (800288c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002862:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002864:	e001      	b.n	800286a <LoopFillZerobss>

08002866 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002866:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002868:	3204      	adds	r2, #4

0800286a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800286a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800286c:	d3fb      	bcc.n	8002866 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800286e:	f7ff fe95 	bl	800259c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002872:	f002 fbff 	bl	8005074 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002876:	f7fd fe27 	bl	80004c8 <main>
  bx lr
 800287a:	4770      	bx	lr
  ldr r0, =_sdata
 800287c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002880:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8002884:	08006340 	.word	0x08006340
  ldr r2, =_sbss
 8002888:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 800288c:	2000047c 	.word	0x2000047c

08002890 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002890:	e7fe      	b.n	8002890 <ADC1_2_IRQHandler>
	...

08002894 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002898:	4b08      	ldr	r3, [pc, #32]	; (80028bc <HAL_Init+0x28>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a07      	ldr	r2, [pc, #28]	; (80028bc <HAL_Init+0x28>)
 800289e:	f043 0310 	orr.w	r3, r3, #16
 80028a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028a4:	2003      	movs	r0, #3
 80028a6:	f000 fc99 	bl	80031dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028aa:	2000      	movs	r0, #0
 80028ac:	f000 f808 	bl	80028c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028b0:	f7ff fd3a 	bl	8002328 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	40022000 	.word	0x40022000

080028c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028c8:	4b12      	ldr	r3, [pc, #72]	; (8002914 <HAL_InitTick+0x54>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	4b12      	ldr	r3, [pc, #72]	; (8002918 <HAL_InitTick+0x58>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	4619      	mov	r1, r3
 80028d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028da:	fbb2 f3f3 	udiv	r3, r2, r3
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 fcb1 	bl	8003246 <HAL_SYSTICK_Config>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e00e      	b.n	800290c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b0f      	cmp	r3, #15
 80028f2:	d80a      	bhi.n	800290a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028f4:	2200      	movs	r2, #0
 80028f6:	6879      	ldr	r1, [r7, #4]
 80028f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028fc:	f000 fc79 	bl	80031f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002900:	4a06      	ldr	r2, [pc, #24]	; (800291c <HAL_InitTick+0x5c>)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	e000      	b.n	800290c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	20000054 	.word	0x20000054
 8002918:	2000005c 	.word	0x2000005c
 800291c:	20000058 	.word	0x20000058

08002920 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002924:	4b05      	ldr	r3, [pc, #20]	; (800293c <HAL_IncTick+0x1c>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	461a      	mov	r2, r3
 800292a:	4b05      	ldr	r3, [pc, #20]	; (8002940 <HAL_IncTick+0x20>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4413      	add	r3, r2
 8002930:	4a03      	ldr	r2, [pc, #12]	; (8002940 <HAL_IncTick+0x20>)
 8002932:	6013      	str	r3, [r2, #0]
}
 8002934:	bf00      	nop
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr
 800293c:	2000005c 	.word	0x2000005c
 8002940:	20000468 	.word	0x20000468

08002944 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  return uwTick;
 8002948:	4b02      	ldr	r3, [pc, #8]	; (8002954 <HAL_GetTick+0x10>)
 800294a:	681b      	ldr	r3, [r3, #0]
}
 800294c:	4618      	mov	r0, r3
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr
 8002954:	20000468 	.word	0x20000468

08002958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002960:	f7ff fff0 	bl	8002944 <HAL_GetTick>
 8002964:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002970:	d005      	beq.n	800297e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002972:	4b0a      	ldr	r3, [pc, #40]	; (800299c <HAL_Delay+0x44>)
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	461a      	mov	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	4413      	add	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800297e:	bf00      	nop
 8002980:	f7ff ffe0 	bl	8002944 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	429a      	cmp	r2, r3
 800298e:	d8f7      	bhi.n	8002980 <HAL_Delay+0x28>
  {
  }
}
 8002990:	bf00      	nop
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	2000005c 	.word	0x2000005c

080029a0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029a8:	2300      	movs	r3, #0
 80029aa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80029ac:	2300      	movs	r3, #0
 80029ae:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e0be      	b.n	8002b40 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d109      	bne.n	80029e4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7fd fc3c 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 faeb 	bl	8002fc0 <ADC_ConversionStop_Disable>
 80029ea:	4603      	mov	r3, r0
 80029ec:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f2:	f003 0310 	and.w	r3, r3, #16
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f040 8099 	bne.w	8002b2e <HAL_ADC_Init+0x18e>
 80029fc:	7dfb      	ldrb	r3, [r7, #23]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f040 8095 	bne.w	8002b2e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a08:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a0c:	f023 0302 	bic.w	r3, r3, #2
 8002a10:	f043 0202 	orr.w	r2, r3, #2
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a20:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	7b1b      	ldrb	r3, [r3, #12]
 8002a26:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a28:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a38:	d003      	beq.n	8002a42 <HAL_ADC_Init+0xa2>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d102      	bne.n	8002a48 <HAL_ADC_Init+0xa8>
 8002a42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a46:	e000      	b.n	8002a4a <HAL_ADC_Init+0xaa>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	7d1b      	ldrb	r3, [r3, #20]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d119      	bne.n	8002a8c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	7b1b      	ldrb	r3, [r3, #12]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d109      	bne.n	8002a74 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	035a      	lsls	r2, r3, #13
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	e00b      	b.n	8002a8c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a78:	f043 0220 	orr.w	r2, r3, #32
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689a      	ldr	r2, [r3, #8]
 8002aa6:	4b28      	ldr	r3, [pc, #160]	; (8002b48 <HAL_ADC_Init+0x1a8>)
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	6812      	ldr	r2, [r2, #0]
 8002aae:	68b9      	ldr	r1, [r7, #8]
 8002ab0:	430b      	orrs	r3, r1
 8002ab2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002abc:	d003      	beq.n	8002ac6 <HAL_ADC_Init+0x126>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d104      	bne.n	8002ad0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	3b01      	subs	r3, #1
 8002acc:	051b      	lsls	r3, r3, #20
 8002ace:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <HAL_ADC_Init+0x1ac>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d10b      	bne.n	8002b0c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afe:	f023 0303 	bic.w	r3, r3, #3
 8002b02:	f043 0201 	orr.w	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b0a:	e018      	b.n	8002b3e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b10:	f023 0312 	bic.w	r3, r3, #18
 8002b14:	f043 0210 	orr.w	r2, r3, #16
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b20:	f043 0201 	orr.w	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b2c:	e007      	b.n	8002b3e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b32:	f043 0210 	orr.w	r2, r3, #16
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	ffe1f7fd 	.word	0xffe1f7fd
 8002b4c:	ff1f0efe 	.word	0xff1f0efe

08002b50 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d101      	bne.n	8002b6a <HAL_ADC_Start+0x1a>
 8002b66:	2302      	movs	r3, #2
 8002b68:	e098      	b.n	8002c9c <HAL_ADC_Start+0x14c>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f9ca 	bl	8002f0c <ADC_Enable>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002b7c:	7bfb      	ldrb	r3, [r7, #15]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f040 8087 	bne.w	8002c92 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b8c:	f023 0301 	bic.w	r3, r3, #1
 8002b90:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a41      	ldr	r2, [pc, #260]	; (8002ca4 <HAL_ADC_Start+0x154>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d105      	bne.n	8002bae <HAL_ADC_Start+0x5e>
 8002ba2:	4b41      	ldr	r3, [pc, #260]	; (8002ca8 <HAL_ADC_Start+0x158>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d115      	bne.n	8002bda <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d026      	beq.n	8002c16 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bcc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bd0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bd8:	e01d      	b.n	8002c16 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bde:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a2f      	ldr	r2, [pc, #188]	; (8002ca8 <HAL_ADC_Start+0x158>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d004      	beq.n	8002bfa <HAL_ADC_Start+0xaa>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a2b      	ldr	r2, [pc, #172]	; (8002ca4 <HAL_ADC_Start+0x154>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d10d      	bne.n	8002c16 <HAL_ADC_Start+0xc6>
 8002bfa:	4b2b      	ldr	r3, [pc, #172]	; (8002ca8 <HAL_ADC_Start+0x158>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d007      	beq.n	8002c16 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c0e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d006      	beq.n	8002c30 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c26:	f023 0206 	bic.w	r2, r3, #6
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c2e:	e002      	b.n	8002c36 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f06f 0202 	mvn.w	r2, #2
 8002c46:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c52:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c56:	d113      	bne.n	8002c80 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c5c:	4a11      	ldr	r2, [pc, #68]	; (8002ca4 <HAL_ADC_Start+0x154>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d105      	bne.n	8002c6e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002c62:	4b11      	ldr	r3, [pc, #68]	; (8002ca8 <HAL_ADC_Start+0x158>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d108      	bne.n	8002c80 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002c7c:	609a      	str	r2, [r3, #8]
 8002c7e:	e00c      	b.n	8002c9a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002c8e:	609a      	str	r2, [r3, #8]
 8002c90:	e003      	b.n	8002c9a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40012800 	.word	0x40012800
 8002ca8:	40012400 	.word	0x40012400

08002cac <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d101      	bne.n	8002cc6 <HAL_ADC_Stop+0x1a>
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e01a      	b.n	8002cfc <HAL_ADC_Stop+0x50>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f976 	bl	8002fc0 <ADC_ConversionStop_Disable>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002cd8:	7bfb      	ldrb	r3, [r7, #15]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d109      	bne.n	8002cf2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ce6:	f023 0301 	bic.w	r3, r3, #1
 8002cea:	f043 0201 	orr.w	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bc80      	pop	{r7}
 8002d1a:	4770      	bx	lr

08002d1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d26:	2300      	movs	r3, #0
 8002d28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d101      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x20>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e0dc      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x1da>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b06      	cmp	r3, #6
 8002d4a:	d81c      	bhi.n	8002d86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685a      	ldr	r2, [r3, #4]
 8002d56:	4613      	mov	r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4413      	add	r3, r2
 8002d5c:	3b05      	subs	r3, #5
 8002d5e:	221f      	movs	r2, #31
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	4019      	ands	r1, r3
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	3b05      	subs	r3, #5
 8002d78:	fa00 f203 	lsl.w	r2, r0, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	430a      	orrs	r2, r1
 8002d82:	635a      	str	r2, [r3, #52]	; 0x34
 8002d84:	e03c      	b.n	8002e00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	2b0c      	cmp	r3, #12
 8002d8c:	d81c      	bhi.n	8002dc8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4413      	add	r3, r2
 8002d9e:	3b23      	subs	r3, #35	; 0x23
 8002da0:	221f      	movs	r2, #31
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43db      	mvns	r3, r3
 8002da8:	4019      	ands	r1, r3
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	6818      	ldr	r0, [r3, #0]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	3b23      	subs	r3, #35	; 0x23
 8002dba:	fa00 f203 	lsl.w	r2, r0, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	631a      	str	r2, [r3, #48]	; 0x30
 8002dc6:	e01b      	b.n	8002e00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	4413      	add	r3, r2
 8002dd8:	3b41      	subs	r3, #65	; 0x41
 8002dda:	221f      	movs	r2, #31
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	43db      	mvns	r3, r3
 8002de2:	4019      	ands	r1, r3
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	6818      	ldr	r0, [r3, #0]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	3b41      	subs	r3, #65	; 0x41
 8002df4:	fa00 f203 	lsl.w	r2, r0, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2b09      	cmp	r3, #9
 8002e06:	d91c      	bls.n	8002e42 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68d9      	ldr	r1, [r3, #12]
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	4613      	mov	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4413      	add	r3, r2
 8002e18:	3b1e      	subs	r3, #30
 8002e1a:	2207      	movs	r2, #7
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	4019      	ands	r1, r3
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	6898      	ldr	r0, [r3, #8]
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4413      	add	r3, r2
 8002e32:	3b1e      	subs	r3, #30
 8002e34:	fa00 f203 	lsl.w	r2, r0, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	60da      	str	r2, [r3, #12]
 8002e40:	e019      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6919      	ldr	r1, [r3, #16]
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	4413      	add	r3, r2
 8002e52:	2207      	movs	r2, #7
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	4019      	ands	r1, r3
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	6898      	ldr	r0, [r3, #8]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	4613      	mov	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	4413      	add	r3, r2
 8002e6a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2b10      	cmp	r3, #16
 8002e7c:	d003      	beq.n	8002e86 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e82:	2b11      	cmp	r3, #17
 8002e84:	d132      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a1d      	ldr	r2, [pc, #116]	; (8002f00 <HAL_ADC_ConfigChannel+0x1e4>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d125      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d126      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002eac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2b10      	cmp	r3, #16
 8002eb4:	d11a      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eb6:	4b13      	ldr	r3, [pc, #76]	; (8002f04 <HAL_ADC_ConfigChannel+0x1e8>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a13      	ldr	r2, [pc, #76]	; (8002f08 <HAL_ADC_ConfigChannel+0x1ec>)
 8002ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec0:	0c9a      	lsrs	r2, r3, #18
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4413      	add	r3, r2
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ecc:	e002      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1f9      	bne.n	8002ece <HAL_ADC_ConfigChannel+0x1b2>
 8002eda:	e007      	b.n	8002eec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee0:	f043 0220 	orr.w	r2, r3, #32
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3714      	adds	r7, #20
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr
 8002f00:	40012400 	.word	0x40012400
 8002f04:	20000054 	.word	0x20000054
 8002f08:	431bde83 	.word	0x431bde83

08002f0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d040      	beq.n	8002fac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f042 0201 	orr.w	r2, r2, #1
 8002f38:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f3a:	4b1f      	ldr	r3, [pc, #124]	; (8002fb8 <ADC_Enable+0xac>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a1f      	ldr	r2, [pc, #124]	; (8002fbc <ADC_Enable+0xb0>)
 8002f40:	fba2 2303 	umull	r2, r3, r2, r3
 8002f44:	0c9b      	lsrs	r3, r3, #18
 8002f46:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f48:	e002      	b.n	8002f50 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f9      	bne.n	8002f4a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f56:	f7ff fcf5 	bl	8002944 <HAL_GetTick>
 8002f5a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f5c:	e01f      	b.n	8002f9e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f5e:	f7ff fcf1 	bl	8002944 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d918      	bls.n	8002f9e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d011      	beq.n	8002f9e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7e:	f043 0210 	orr.w	r2, r3, #16
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8a:	f043 0201 	orr.w	r2, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e007      	b.n	8002fae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d1d8      	bne.n	8002f5e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	20000054 	.word	0x20000054
 8002fbc:	431bde83 	.word	0x431bde83

08002fc0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d12e      	bne.n	8003038 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0201 	bic.w	r2, r2, #1
 8002fe8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002fea:	f7ff fcab 	bl	8002944 <HAL_GetTick>
 8002fee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ff0:	e01b      	b.n	800302a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ff2:	f7ff fca7 	bl	8002944 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d914      	bls.n	800302a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b01      	cmp	r3, #1
 800300c:	d10d      	bne.n	800302a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003012:	f043 0210 	orr.w	r2, r3, #16
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301e:	f043 0201 	orr.w	r2, r3, #1
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e007      	b.n	800303a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b01      	cmp	r3, #1
 8003036:	d0dc      	beq.n	8002ff2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
	...

08003044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003054:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003060:	4013      	ands	r3, r2
 8003062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800306c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003070:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003076:	4a04      	ldr	r2, [pc, #16]	; (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	60d3      	str	r3, [r2, #12]
}
 800307c:	bf00      	nop
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	bc80      	pop	{r7}
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003090:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	0a1b      	lsrs	r3, r3, #8
 8003096:	f003 0307 	and.w	r3, r3, #7
}
 800309a:	4618      	mov	r0, r3
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	e000ed00 	.word	0xe000ed00

080030a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	db0b      	blt.n	80030d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	f003 021f 	and.w	r2, r3, #31
 80030c0:	4906      	ldr	r1, [pc, #24]	; (80030dc <__NVIC_EnableIRQ+0x34>)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	2001      	movs	r0, #1
 80030ca:	fa00 f202 	lsl.w	r2, r0, r2
 80030ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bc80      	pop	{r7}
 80030da:	4770      	bx	lr
 80030dc:	e000e100 	.word	0xe000e100

080030e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	6039      	str	r1, [r7, #0]
 80030ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	db0a      	blt.n	800310a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	b2da      	uxtb	r2, r3
 80030f8:	490c      	ldr	r1, [pc, #48]	; (800312c <__NVIC_SetPriority+0x4c>)
 80030fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fe:	0112      	lsls	r2, r2, #4
 8003100:	b2d2      	uxtb	r2, r2
 8003102:	440b      	add	r3, r1
 8003104:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003108:	e00a      	b.n	8003120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	b2da      	uxtb	r2, r3
 800310e:	4908      	ldr	r1, [pc, #32]	; (8003130 <__NVIC_SetPriority+0x50>)
 8003110:	79fb      	ldrb	r3, [r7, #7]
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	3b04      	subs	r3, #4
 8003118:	0112      	lsls	r2, r2, #4
 800311a:	b2d2      	uxtb	r2, r2
 800311c:	440b      	add	r3, r1
 800311e:	761a      	strb	r2, [r3, #24]
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	bc80      	pop	{r7}
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	e000e100 	.word	0xe000e100
 8003130:	e000ed00 	.word	0xe000ed00

08003134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003134:	b480      	push	{r7}
 8003136:	b089      	sub	sp, #36	; 0x24
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f003 0307 	and.w	r3, r3, #7
 8003146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	f1c3 0307 	rsb	r3, r3, #7
 800314e:	2b04      	cmp	r3, #4
 8003150:	bf28      	it	cs
 8003152:	2304      	movcs	r3, #4
 8003154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	3304      	adds	r3, #4
 800315a:	2b06      	cmp	r3, #6
 800315c:	d902      	bls.n	8003164 <NVIC_EncodePriority+0x30>
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	3b03      	subs	r3, #3
 8003162:	e000      	b.n	8003166 <NVIC_EncodePriority+0x32>
 8003164:	2300      	movs	r3, #0
 8003166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003168:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	43da      	mvns	r2, r3
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	401a      	ands	r2, r3
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800317c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	fa01 f303 	lsl.w	r3, r1, r3
 8003186:	43d9      	mvns	r1, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800318c:	4313      	orrs	r3, r2
         );
}
 800318e:	4618      	mov	r0, r3
 8003190:	3724      	adds	r7, #36	; 0x24
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr

08003198 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031a8:	d301      	bcc.n	80031ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031aa:	2301      	movs	r3, #1
 80031ac:	e00f      	b.n	80031ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031ae:	4a0a      	ldr	r2, [pc, #40]	; (80031d8 <SysTick_Config+0x40>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3b01      	subs	r3, #1
 80031b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031b6:	210f      	movs	r1, #15
 80031b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80031bc:	f7ff ff90 	bl	80030e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031c0:	4b05      	ldr	r3, [pc, #20]	; (80031d8 <SysTick_Config+0x40>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031c6:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <SysTick_Config+0x40>)
 80031c8:	2207      	movs	r2, #7
 80031ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	e000e010 	.word	0xe000e010

080031dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f7ff ff2d 	bl	8003044 <__NVIC_SetPriorityGrouping>
}
 80031ea:	bf00      	nop
 80031ec:	3708      	adds	r7, #8
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b086      	sub	sp, #24
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	4603      	mov	r3, r0
 80031fa:	60b9      	str	r1, [r7, #8]
 80031fc:	607a      	str	r2, [r7, #4]
 80031fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003200:	2300      	movs	r3, #0
 8003202:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003204:	f7ff ff42 	bl	800308c <__NVIC_GetPriorityGrouping>
 8003208:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	68b9      	ldr	r1, [r7, #8]
 800320e:	6978      	ldr	r0, [r7, #20]
 8003210:	f7ff ff90 	bl	8003134 <NVIC_EncodePriority>
 8003214:	4602      	mov	r2, r0
 8003216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800321a:	4611      	mov	r1, r2
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff ff5f 	bl	80030e0 <__NVIC_SetPriority>
}
 8003222:	bf00      	nop
 8003224:	3718      	adds	r7, #24
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}

0800322a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800322a:	b580      	push	{r7, lr}
 800322c:	b082      	sub	sp, #8
 800322e:	af00      	add	r7, sp, #0
 8003230:	4603      	mov	r3, r0
 8003232:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff ff35 	bl	80030a8 <__NVIC_EnableIRQ>
}
 800323e:	bf00      	nop
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b082      	sub	sp, #8
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7ff ffa2 	bl	8003198 <SysTick_Config>
 8003254:	4603      	mov	r3, r0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
	...

08003260 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003260:	b480      	push	{r7}
 8003262:	b08b      	sub	sp, #44	; 0x2c
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800326a:	2300      	movs	r3, #0
 800326c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800326e:	2300      	movs	r3, #0
 8003270:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003272:	e169      	b.n	8003548 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003274:	2201      	movs	r2, #1
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	69fa      	ldr	r2, [r7, #28]
 8003284:	4013      	ands	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	429a      	cmp	r2, r3
 800328e:	f040 8158 	bne.w	8003542 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	4a9a      	ldr	r2, [pc, #616]	; (8003500 <HAL_GPIO_Init+0x2a0>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d05e      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 800329c:	4a98      	ldr	r2, [pc, #608]	; (8003500 <HAL_GPIO_Init+0x2a0>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d875      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032a2:	4a98      	ldr	r2, [pc, #608]	; (8003504 <HAL_GPIO_Init+0x2a4>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d058      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 80032a8:	4a96      	ldr	r2, [pc, #600]	; (8003504 <HAL_GPIO_Init+0x2a4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d86f      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032ae:	4a96      	ldr	r2, [pc, #600]	; (8003508 <HAL_GPIO_Init+0x2a8>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d052      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 80032b4:	4a94      	ldr	r2, [pc, #592]	; (8003508 <HAL_GPIO_Init+0x2a8>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d869      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032ba:	4a94      	ldr	r2, [pc, #592]	; (800350c <HAL_GPIO_Init+0x2ac>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d04c      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 80032c0:	4a92      	ldr	r2, [pc, #584]	; (800350c <HAL_GPIO_Init+0x2ac>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d863      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032c6:	4a92      	ldr	r2, [pc, #584]	; (8003510 <HAL_GPIO_Init+0x2b0>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d046      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 80032cc:	4a90      	ldr	r2, [pc, #576]	; (8003510 <HAL_GPIO_Init+0x2b0>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d85d      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032d2:	2b12      	cmp	r3, #18
 80032d4:	d82a      	bhi.n	800332c <HAL_GPIO_Init+0xcc>
 80032d6:	2b12      	cmp	r3, #18
 80032d8:	d859      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032da:	a201      	add	r2, pc, #4	; (adr r2, 80032e0 <HAL_GPIO_Init+0x80>)
 80032dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e0:	0800335b 	.word	0x0800335b
 80032e4:	08003335 	.word	0x08003335
 80032e8:	08003347 	.word	0x08003347
 80032ec:	08003389 	.word	0x08003389
 80032f0:	0800338f 	.word	0x0800338f
 80032f4:	0800338f 	.word	0x0800338f
 80032f8:	0800338f 	.word	0x0800338f
 80032fc:	0800338f 	.word	0x0800338f
 8003300:	0800338f 	.word	0x0800338f
 8003304:	0800338f 	.word	0x0800338f
 8003308:	0800338f 	.word	0x0800338f
 800330c:	0800338f 	.word	0x0800338f
 8003310:	0800338f 	.word	0x0800338f
 8003314:	0800338f 	.word	0x0800338f
 8003318:	0800338f 	.word	0x0800338f
 800331c:	0800338f 	.word	0x0800338f
 8003320:	0800338f 	.word	0x0800338f
 8003324:	0800333d 	.word	0x0800333d
 8003328:	08003351 	.word	0x08003351
 800332c:	4a79      	ldr	r2, [pc, #484]	; (8003514 <HAL_GPIO_Init+0x2b4>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d013      	beq.n	800335a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003332:	e02c      	b.n	800338e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	623b      	str	r3, [r7, #32]
          break;
 800333a:	e029      	b.n	8003390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	3304      	adds	r3, #4
 8003342:	623b      	str	r3, [r7, #32]
          break;
 8003344:	e024      	b.n	8003390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	3308      	adds	r3, #8
 800334c:	623b      	str	r3, [r7, #32]
          break;
 800334e:	e01f      	b.n	8003390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	330c      	adds	r3, #12
 8003356:	623b      	str	r3, [r7, #32]
          break;
 8003358:	e01a      	b.n	8003390 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d102      	bne.n	8003368 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003362:	2304      	movs	r3, #4
 8003364:	623b      	str	r3, [r7, #32]
          break;
 8003366:	e013      	b.n	8003390 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d105      	bne.n	800337c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003370:	2308      	movs	r3, #8
 8003372:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	611a      	str	r2, [r3, #16]
          break;
 800337a:	e009      	b.n	8003390 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800337c:	2308      	movs	r3, #8
 800337e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69fa      	ldr	r2, [r7, #28]
 8003384:	615a      	str	r2, [r3, #20]
          break;
 8003386:	e003      	b.n	8003390 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003388:	2300      	movs	r3, #0
 800338a:	623b      	str	r3, [r7, #32]
          break;
 800338c:	e000      	b.n	8003390 <HAL_GPIO_Init+0x130>
          break;
 800338e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2bff      	cmp	r3, #255	; 0xff
 8003394:	d801      	bhi.n	800339a <HAL_GPIO_Init+0x13a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	e001      	b.n	800339e <HAL_GPIO_Init+0x13e>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3304      	adds	r3, #4
 800339e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	2bff      	cmp	r3, #255	; 0xff
 80033a4:	d802      	bhi.n	80033ac <HAL_GPIO_Init+0x14c>
 80033a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	e002      	b.n	80033b2 <HAL_GPIO_Init+0x152>
 80033ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ae:	3b08      	subs	r3, #8
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	210f      	movs	r1, #15
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	fa01 f303 	lsl.w	r3, r1, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	401a      	ands	r2, r3
 80033c4:	6a39      	ldr	r1, [r7, #32]
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	fa01 f303 	lsl.w	r3, r1, r3
 80033cc:	431a      	orrs	r2, r3
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 80b1 	beq.w	8003542 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033e0:	4b4d      	ldr	r3, [pc, #308]	; (8003518 <HAL_GPIO_Init+0x2b8>)
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	4a4c      	ldr	r2, [pc, #304]	; (8003518 <HAL_GPIO_Init+0x2b8>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	6193      	str	r3, [r2, #24]
 80033ec:	4b4a      	ldr	r3, [pc, #296]	; (8003518 <HAL_GPIO_Init+0x2b8>)
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	60bb      	str	r3, [r7, #8]
 80033f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033f8:	4a48      	ldr	r2, [pc, #288]	; (800351c <HAL_GPIO_Init+0x2bc>)
 80033fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fc:	089b      	lsrs	r3, r3, #2
 80033fe:	3302      	adds	r3, #2
 8003400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003404:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003408:	f003 0303 	and.w	r3, r3, #3
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	220f      	movs	r2, #15
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	4013      	ands	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a40      	ldr	r2, [pc, #256]	; (8003520 <HAL_GPIO_Init+0x2c0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d013      	beq.n	800344c <HAL_GPIO_Init+0x1ec>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a3f      	ldr	r2, [pc, #252]	; (8003524 <HAL_GPIO_Init+0x2c4>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d00d      	beq.n	8003448 <HAL_GPIO_Init+0x1e8>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a3e      	ldr	r2, [pc, #248]	; (8003528 <HAL_GPIO_Init+0x2c8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d007      	beq.n	8003444 <HAL_GPIO_Init+0x1e4>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a3d      	ldr	r2, [pc, #244]	; (800352c <HAL_GPIO_Init+0x2cc>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d101      	bne.n	8003440 <HAL_GPIO_Init+0x1e0>
 800343c:	2303      	movs	r3, #3
 800343e:	e006      	b.n	800344e <HAL_GPIO_Init+0x1ee>
 8003440:	2304      	movs	r3, #4
 8003442:	e004      	b.n	800344e <HAL_GPIO_Init+0x1ee>
 8003444:	2302      	movs	r3, #2
 8003446:	e002      	b.n	800344e <HAL_GPIO_Init+0x1ee>
 8003448:	2301      	movs	r3, #1
 800344a:	e000      	b.n	800344e <HAL_GPIO_Init+0x1ee>
 800344c:	2300      	movs	r3, #0
 800344e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003450:	f002 0203 	and.w	r2, r2, #3
 8003454:	0092      	lsls	r2, r2, #2
 8003456:	4093      	lsls	r3, r2
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	4313      	orrs	r3, r2
 800345c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800345e:	492f      	ldr	r1, [pc, #188]	; (800351c <HAL_GPIO_Init+0x2bc>)
 8003460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003462:	089b      	lsrs	r3, r3, #2
 8003464:	3302      	adds	r3, #2
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d006      	beq.n	8003486 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003478:	4b2d      	ldr	r3, [pc, #180]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	492c      	ldr	r1, [pc, #176]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	4313      	orrs	r3, r2
 8003482:	600b      	str	r3, [r1, #0]
 8003484:	e006      	b.n	8003494 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003486:	4b2a      	ldr	r3, [pc, #168]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	43db      	mvns	r3, r3
 800348e:	4928      	ldr	r1, [pc, #160]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 8003490:	4013      	ands	r3, r2
 8003492:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d006      	beq.n	80034ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034a0:	4b23      	ldr	r3, [pc, #140]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	4922      	ldr	r1, [pc, #136]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	604b      	str	r3, [r1, #4]
 80034ac:	e006      	b.n	80034bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034ae:	4b20      	ldr	r3, [pc, #128]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	43db      	mvns	r3, r3
 80034b6:	491e      	ldr	r1, [pc, #120]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d006      	beq.n	80034d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034c8:	4b19      	ldr	r3, [pc, #100]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	4918      	ldr	r1, [pc, #96]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	608b      	str	r3, [r1, #8]
 80034d4:	e006      	b.n	80034e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034d6:	4b16      	ldr	r3, [pc, #88]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034d8:	689a      	ldr	r2, [r3, #8]
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	43db      	mvns	r3, r3
 80034de:	4914      	ldr	r1, [pc, #80]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d021      	beq.n	8003534 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034f0:	4b0f      	ldr	r3, [pc, #60]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034f2:	68da      	ldr	r2, [r3, #12]
 80034f4:	490e      	ldr	r1, [pc, #56]	; (8003530 <HAL_GPIO_Init+0x2d0>)
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	60cb      	str	r3, [r1, #12]
 80034fc:	e021      	b.n	8003542 <HAL_GPIO_Init+0x2e2>
 80034fe:	bf00      	nop
 8003500:	10320000 	.word	0x10320000
 8003504:	10310000 	.word	0x10310000
 8003508:	10220000 	.word	0x10220000
 800350c:	10210000 	.word	0x10210000
 8003510:	10120000 	.word	0x10120000
 8003514:	10110000 	.word	0x10110000
 8003518:	40021000 	.word	0x40021000
 800351c:	40010000 	.word	0x40010000
 8003520:	40010800 	.word	0x40010800
 8003524:	40010c00 	.word	0x40010c00
 8003528:	40011000 	.word	0x40011000
 800352c:	40011400 	.word	0x40011400
 8003530:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003534:	4b0b      	ldr	r3, [pc, #44]	; (8003564 <HAL_GPIO_Init+0x304>)
 8003536:	68da      	ldr	r2, [r3, #12]
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	43db      	mvns	r3, r3
 800353c:	4909      	ldr	r1, [pc, #36]	; (8003564 <HAL_GPIO_Init+0x304>)
 800353e:	4013      	ands	r3, r2
 8003540:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	3301      	adds	r3, #1
 8003546:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354e:	fa22 f303 	lsr.w	r3, r2, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	f47f ae8e 	bne.w	8003274 <HAL_GPIO_Init+0x14>
  }
}
 8003558:	bf00      	nop
 800355a:	bf00      	nop
 800355c:	372c      	adds	r7, #44	; 0x2c
 800355e:	46bd      	mov	sp, r7
 8003560:	bc80      	pop	{r7}
 8003562:	4770      	bx	lr
 8003564:	40010400 	.word	0x40010400

08003568 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	887b      	ldrh	r3, [r7, #2]
 800357a:	4013      	ands	r3, r2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d002      	beq.n	8003586 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003580:	2301      	movs	r3, #1
 8003582:	73fb      	strb	r3, [r7, #15]
 8003584:	e001      	b.n	800358a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003586:	2300      	movs	r3, #0
 8003588:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800358a:	7bfb      	ldrb	r3, [r7, #15]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3714      	adds	r7, #20
 8003590:	46bd      	mov	sp, r7
 8003592:	bc80      	pop	{r7}
 8003594:	4770      	bx	lr

08003596 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003596:	b480      	push	{r7}
 8003598:	b083      	sub	sp, #12
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
 800359e:	460b      	mov	r3, r1
 80035a0:	807b      	strh	r3, [r7, #2]
 80035a2:	4613      	mov	r3, r2
 80035a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035a6:	787b      	ldrb	r3, [r7, #1]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d003      	beq.n	80035b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035ac:	887a      	ldrh	r2, [r7, #2]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80035b2:	e003      	b.n	80035bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80035b4:	887b      	ldrh	r3, [r7, #2]
 80035b6:	041a      	lsls	r2, r3, #16
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	611a      	str	r2, [r3, #16]
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bc80      	pop	{r7}
 80035c4:	4770      	bx	lr
	...

080035c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e12b      	b.n	8003832 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d106      	bne.n	80035f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7fc ff2c 	bl	800044c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2224      	movs	r2, #36	; 0x24
 80035f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 0201 	bic.w	r2, r2, #1
 800360a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800361a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800362a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800362c:	f000 fce4 	bl	8003ff8 <HAL_RCC_GetPCLK1Freq>
 8003630:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	4a81      	ldr	r2, [pc, #516]	; (800383c <HAL_I2C_Init+0x274>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d807      	bhi.n	800364c <HAL_I2C_Init+0x84>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4a80      	ldr	r2, [pc, #512]	; (8003840 <HAL_I2C_Init+0x278>)
 8003640:	4293      	cmp	r3, r2
 8003642:	bf94      	ite	ls
 8003644:	2301      	movls	r3, #1
 8003646:	2300      	movhi	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	e006      	b.n	800365a <HAL_I2C_Init+0x92>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4a7d      	ldr	r2, [pc, #500]	; (8003844 <HAL_I2C_Init+0x27c>)
 8003650:	4293      	cmp	r3, r2
 8003652:	bf94      	ite	ls
 8003654:	2301      	movls	r3, #1
 8003656:	2300      	movhi	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e0e7      	b.n	8003832 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	4a78      	ldr	r2, [pc, #480]	; (8003848 <HAL_I2C_Init+0x280>)
 8003666:	fba2 2303 	umull	r2, r3, r2, r3
 800366a:	0c9b      	lsrs	r3, r3, #18
 800366c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68ba      	ldr	r2, [r7, #8]
 800367e:	430a      	orrs	r2, r1
 8003680:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	4a6a      	ldr	r2, [pc, #424]	; (800383c <HAL_I2C_Init+0x274>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d802      	bhi.n	800369c <HAL_I2C_Init+0xd4>
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	3301      	adds	r3, #1
 800369a:	e009      	b.n	80036b0 <HAL_I2C_Init+0xe8>
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80036a2:	fb02 f303 	mul.w	r3, r2, r3
 80036a6:	4a69      	ldr	r2, [pc, #420]	; (800384c <HAL_I2C_Init+0x284>)
 80036a8:	fba2 2303 	umull	r2, r3, r2, r3
 80036ac:	099b      	lsrs	r3, r3, #6
 80036ae:	3301      	adds	r3, #1
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	6812      	ldr	r2, [r2, #0]
 80036b4:	430b      	orrs	r3, r1
 80036b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	495c      	ldr	r1, [pc, #368]	; (800383c <HAL_I2C_Init+0x274>)
 80036cc:	428b      	cmp	r3, r1
 80036ce:	d819      	bhi.n	8003704 <HAL_I2C_Init+0x13c>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	1e59      	subs	r1, r3, #1
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	fbb1 f3f3 	udiv	r3, r1, r3
 80036de:	1c59      	adds	r1, r3, #1
 80036e0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036e4:	400b      	ands	r3, r1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00a      	beq.n	8003700 <HAL_I2C_Init+0x138>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	1e59      	subs	r1, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036f8:	3301      	adds	r3, #1
 80036fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036fe:	e051      	b.n	80037a4 <HAL_I2C_Init+0x1dc>
 8003700:	2304      	movs	r3, #4
 8003702:	e04f      	b.n	80037a4 <HAL_I2C_Init+0x1dc>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d111      	bne.n	8003730 <HAL_I2C_Init+0x168>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	1e58      	subs	r0, r3, #1
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6859      	ldr	r1, [r3, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	440b      	add	r3, r1
 800371a:	fbb0 f3f3 	udiv	r3, r0, r3
 800371e:	3301      	adds	r3, #1
 8003720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	e012      	b.n	8003756 <HAL_I2C_Init+0x18e>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	1e58      	subs	r0, r3, #1
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	460b      	mov	r3, r1
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	440b      	add	r3, r1
 800373e:	0099      	lsls	r1, r3, #2
 8003740:	440b      	add	r3, r1
 8003742:	fbb0 f3f3 	udiv	r3, r0, r3
 8003746:	3301      	adds	r3, #1
 8003748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374c:	2b00      	cmp	r3, #0
 800374e:	bf0c      	ite	eq
 8003750:	2301      	moveq	r3, #1
 8003752:	2300      	movne	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <HAL_I2C_Init+0x196>
 800375a:	2301      	movs	r3, #1
 800375c:	e022      	b.n	80037a4 <HAL_I2C_Init+0x1dc>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10e      	bne.n	8003784 <HAL_I2C_Init+0x1bc>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	1e58      	subs	r0, r3, #1
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6859      	ldr	r1, [r3, #4]
 800376e:	460b      	mov	r3, r1
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	440b      	add	r3, r1
 8003774:	fbb0 f3f3 	udiv	r3, r0, r3
 8003778:	3301      	adds	r3, #1
 800377a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800377e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003782:	e00f      	b.n	80037a4 <HAL_I2C_Init+0x1dc>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	1e58      	subs	r0, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6859      	ldr	r1, [r3, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	0099      	lsls	r1, r3, #2
 8003794:	440b      	add	r3, r1
 8003796:	fbb0 f3f3 	udiv	r3, r0, r3
 800379a:	3301      	adds	r3, #1
 800379c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	6809      	ldr	r1, [r1, #0]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	69da      	ldr	r2, [r3, #28]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	430a      	orrs	r2, r1
 80037c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6911      	ldr	r1, [r2, #16]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	68d2      	ldr	r2, [r2, #12]
 80037de:	4311      	orrs	r1, r2
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6812      	ldr	r2, [r2, #0]
 80037e4:	430b      	orrs	r3, r1
 80037e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695a      	ldr	r2, [r3, #20]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	431a      	orrs	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0201 	orr.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2220      	movs	r2, #32
 800381e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	000186a0 	.word	0x000186a0
 8003840:	001e847f 	.word	0x001e847f
 8003844:	003d08ff 	.word	0x003d08ff
 8003848:	431bde83 	.word	0x431bde83
 800384c:	10624dd3 	.word	0x10624dd3

08003850 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e272      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 8087 	beq.w	800397e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003870:	4b92      	ldr	r3, [pc, #584]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 030c 	and.w	r3, r3, #12
 8003878:	2b04      	cmp	r3, #4
 800387a:	d00c      	beq.n	8003896 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800387c:	4b8f      	ldr	r3, [pc, #572]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f003 030c 	and.w	r3, r3, #12
 8003884:	2b08      	cmp	r3, #8
 8003886:	d112      	bne.n	80038ae <HAL_RCC_OscConfig+0x5e>
 8003888:	4b8c      	ldr	r3, [pc, #560]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003894:	d10b      	bne.n	80038ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003896:	4b89      	ldr	r3, [pc, #548]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d06c      	beq.n	800397c <HAL_RCC_OscConfig+0x12c>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d168      	bne.n	800397c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e24c      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038b6:	d106      	bne.n	80038c6 <HAL_RCC_OscConfig+0x76>
 80038b8:	4b80      	ldr	r3, [pc, #512]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a7f      	ldr	r2, [pc, #508]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80038be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c2:	6013      	str	r3, [r2, #0]
 80038c4:	e02e      	b.n	8003924 <HAL_RCC_OscConfig+0xd4>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCC_OscConfig+0x98>
 80038ce:	4b7b      	ldr	r3, [pc, #492]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a7a      	ldr	r2, [pc, #488]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80038d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	4b78      	ldr	r3, [pc, #480]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a77      	ldr	r2, [pc, #476]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80038e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038e4:	6013      	str	r3, [r2, #0]
 80038e6:	e01d      	b.n	8003924 <HAL_RCC_OscConfig+0xd4>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038f0:	d10c      	bne.n	800390c <HAL_RCC_OscConfig+0xbc>
 80038f2:	4b72      	ldr	r3, [pc, #456]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a71      	ldr	r2, [pc, #452]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80038f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	4b6f      	ldr	r3, [pc, #444]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a6e      	ldr	r2, [pc, #440]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	e00b      	b.n	8003924 <HAL_RCC_OscConfig+0xd4>
 800390c:	4b6b      	ldr	r3, [pc, #428]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a6a      	ldr	r2, [pc, #424]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003912:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	4b68      	ldr	r3, [pc, #416]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a67      	ldr	r2, [pc, #412]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 800391e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003922:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d013      	beq.n	8003954 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392c:	f7ff f80a 	bl	8002944 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003934:	f7ff f806 	bl	8002944 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b64      	cmp	r3, #100	; 0x64
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e200      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003946:	4b5d      	ldr	r3, [pc, #372]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d0f0      	beq.n	8003934 <HAL_RCC_OscConfig+0xe4>
 8003952:	e014      	b.n	800397e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003954:	f7fe fff6 	bl	8002944 <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800395c:	f7fe fff2 	bl	8002944 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b64      	cmp	r3, #100	; 0x64
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e1ec      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800396e:	4b53      	ldr	r3, [pc, #332]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f0      	bne.n	800395c <HAL_RCC_OscConfig+0x10c>
 800397a:	e000      	b.n	800397e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800397c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d063      	beq.n	8003a52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800398a:	4b4c      	ldr	r3, [pc, #304]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003996:	4b49      	ldr	r3, [pc, #292]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f003 030c 	and.w	r3, r3, #12
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d11c      	bne.n	80039dc <HAL_RCC_OscConfig+0x18c>
 80039a2:	4b46      	ldr	r3, [pc, #280]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d116      	bne.n	80039dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ae:	4b43      	ldr	r3, [pc, #268]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d005      	beq.n	80039c6 <HAL_RCC_OscConfig+0x176>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d001      	beq.n	80039c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e1c0      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c6:	4b3d      	ldr	r3, [pc, #244]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	4939      	ldr	r1, [pc, #228]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039da:	e03a      	b.n	8003a52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d020      	beq.n	8003a26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039e4:	4b36      	ldr	r3, [pc, #216]	; (8003ac0 <HAL_RCC_OscConfig+0x270>)
 80039e6:	2201      	movs	r2, #1
 80039e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ea:	f7fe ffab 	bl	8002944 <HAL_GetTick>
 80039ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f0:	e008      	b.n	8003a04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039f2:	f7fe ffa7 	bl	8002944 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d901      	bls.n	8003a04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e1a1      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a04:	4b2d      	ldr	r3, [pc, #180]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0f0      	beq.n	80039f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a10:	4b2a      	ldr	r3, [pc, #168]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	00db      	lsls	r3, r3, #3
 8003a1e:	4927      	ldr	r1, [pc, #156]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	600b      	str	r3, [r1, #0]
 8003a24:	e015      	b.n	8003a52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a26:	4b26      	ldr	r3, [pc, #152]	; (8003ac0 <HAL_RCC_OscConfig+0x270>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2c:	f7fe ff8a 	bl	8002944 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a34:	f7fe ff86 	bl	8002944 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e180      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a46:	4b1d      	ldr	r3, [pc, #116]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1f0      	bne.n	8003a34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d03a      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d019      	beq.n	8003a9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a66:	4b17      	ldr	r3, [pc, #92]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003a68:	2201      	movs	r2, #1
 8003a6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a6c:	f7fe ff6a 	bl	8002944 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a74:	f7fe ff66 	bl	8002944 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e160      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a86:	4b0d      	ldr	r3, [pc, #52]	; (8003abc <HAL_RCC_OscConfig+0x26c>)
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d0f0      	beq.n	8003a74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a92:	2001      	movs	r0, #1
 8003a94:	f000 fad8 	bl	8004048 <RCC_Delay>
 8003a98:	e01c      	b.n	8003ad4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa0:	f7fe ff50 	bl	8002944 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa6:	e00f      	b.n	8003ac8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aa8:	f7fe ff4c 	bl	8002944 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d908      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e146      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
 8003aba:	bf00      	nop
 8003abc:	40021000 	.word	0x40021000
 8003ac0:	42420000 	.word	0x42420000
 8003ac4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac8:	4b92      	ldr	r3, [pc, #584]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1e9      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0304 	and.w	r3, r3, #4
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	f000 80a6 	beq.w	8003c2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ae6:	4b8b      	ldr	r3, [pc, #556]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003ae8:	69db      	ldr	r3, [r3, #28]
 8003aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10d      	bne.n	8003b0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003af2:	4b88      	ldr	r3, [pc, #544]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	4a87      	ldr	r2, [pc, #540]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003afc:	61d3      	str	r3, [r2, #28]
 8003afe:	4b85      	ldr	r3, [pc, #532]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b00:	69db      	ldr	r3, [r3, #28]
 8003b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b06:	60bb      	str	r3, [r7, #8]
 8003b08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0e:	4b82      	ldr	r3, [pc, #520]	; (8003d18 <HAL_RCC_OscConfig+0x4c8>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d118      	bne.n	8003b4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b1a:	4b7f      	ldr	r3, [pc, #508]	; (8003d18 <HAL_RCC_OscConfig+0x4c8>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a7e      	ldr	r2, [pc, #504]	; (8003d18 <HAL_RCC_OscConfig+0x4c8>)
 8003b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b26:	f7fe ff0d 	bl	8002944 <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2c:	e008      	b.n	8003b40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b2e:	f7fe ff09 	bl	8002944 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b64      	cmp	r3, #100	; 0x64
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e103      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b40:	4b75      	ldr	r3, [pc, #468]	; (8003d18 <HAL_RCC_OscConfig+0x4c8>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0f0      	beq.n	8003b2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d106      	bne.n	8003b62 <HAL_RCC_OscConfig+0x312>
 8003b54:	4b6f      	ldr	r3, [pc, #444]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	4a6e      	ldr	r2, [pc, #440]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b5a:	f043 0301 	orr.w	r3, r3, #1
 8003b5e:	6213      	str	r3, [r2, #32]
 8003b60:	e02d      	b.n	8003bbe <HAL_RCC_OscConfig+0x36e>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10c      	bne.n	8003b84 <HAL_RCC_OscConfig+0x334>
 8003b6a:	4b6a      	ldr	r3, [pc, #424]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	4a69      	ldr	r2, [pc, #420]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b70:	f023 0301 	bic.w	r3, r3, #1
 8003b74:	6213      	str	r3, [r2, #32]
 8003b76:	4b67      	ldr	r3, [pc, #412]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	4a66      	ldr	r2, [pc, #408]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b7c:	f023 0304 	bic.w	r3, r3, #4
 8003b80:	6213      	str	r3, [r2, #32]
 8003b82:	e01c      	b.n	8003bbe <HAL_RCC_OscConfig+0x36e>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2b05      	cmp	r3, #5
 8003b8a:	d10c      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x356>
 8003b8c:	4b61      	ldr	r3, [pc, #388]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4a60      	ldr	r2, [pc, #384]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b92:	f043 0304 	orr.w	r3, r3, #4
 8003b96:	6213      	str	r3, [r2, #32]
 8003b98:	4b5e      	ldr	r3, [pc, #376]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	4a5d      	ldr	r2, [pc, #372]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	6213      	str	r3, [r2, #32]
 8003ba4:	e00b      	b.n	8003bbe <HAL_RCC_OscConfig+0x36e>
 8003ba6:	4b5b      	ldr	r3, [pc, #364]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	4a5a      	ldr	r2, [pc, #360]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003bac:	f023 0301 	bic.w	r3, r3, #1
 8003bb0:	6213      	str	r3, [r2, #32]
 8003bb2:	4b58      	ldr	r3, [pc, #352]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	4a57      	ldr	r2, [pc, #348]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003bb8:	f023 0304 	bic.w	r3, r3, #4
 8003bbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d015      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bc6:	f7fe febd 	bl	8002944 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bcc:	e00a      	b.n	8003be4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bce:	f7fe feb9 	bl	8002944 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e0b1      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be4:	4b4b      	ldr	r3, [pc, #300]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0ee      	beq.n	8003bce <HAL_RCC_OscConfig+0x37e>
 8003bf0:	e014      	b.n	8003c1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf2:	f7fe fea7 	bl	8002944 <HAL_GetTick>
 8003bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bf8:	e00a      	b.n	8003c10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfa:	f7fe fea3 	bl	8002944 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e09b      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c10:	4b40      	ldr	r3, [pc, #256]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	f003 0302 	and.w	r3, r3, #2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1ee      	bne.n	8003bfa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c1c:	7dfb      	ldrb	r3, [r7, #23]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d105      	bne.n	8003c2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c22:	4b3c      	ldr	r3, [pc, #240]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	4a3b      	ldr	r2, [pc, #236]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003c28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 8087 	beq.w	8003d46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c38:	4b36      	ldr	r3, [pc, #216]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f003 030c 	and.w	r3, r3, #12
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d061      	beq.n	8003d08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	69db      	ldr	r3, [r3, #28]
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d146      	bne.n	8003cda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4c:	4b33      	ldr	r3, [pc, #204]	; (8003d1c <HAL_RCC_OscConfig+0x4cc>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c52:	f7fe fe77 	bl	8002944 <HAL_GetTick>
 8003c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c58:	e008      	b.n	8003c6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5a:	f7fe fe73 	bl	8002944 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e06d      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c6c:	4b29      	ldr	r3, [pc, #164]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1f0      	bne.n	8003c5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c80:	d108      	bne.n	8003c94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c82:	4b24      	ldr	r3, [pc, #144]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	4921      	ldr	r1, [pc, #132]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c94:	4b1f      	ldr	r3, [pc, #124]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a19      	ldr	r1, [r3, #32]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca4:	430b      	orrs	r3, r1
 8003ca6:	491b      	ldr	r1, [pc, #108]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cac:	4b1b      	ldr	r3, [pc, #108]	; (8003d1c <HAL_RCC_OscConfig+0x4cc>)
 8003cae:	2201      	movs	r2, #1
 8003cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb2:	f7fe fe47 	bl	8002944 <HAL_GetTick>
 8003cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cb8:	e008      	b.n	8003ccc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cba:	f7fe fe43 	bl	8002944 <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e03d      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ccc:	4b11      	ldr	r3, [pc, #68]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d0f0      	beq.n	8003cba <HAL_RCC_OscConfig+0x46a>
 8003cd8:	e035      	b.n	8003d46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cda:	4b10      	ldr	r3, [pc, #64]	; (8003d1c <HAL_RCC_OscConfig+0x4cc>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce0:	f7fe fe30 	bl	8002944 <HAL_GetTick>
 8003ce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ce6:	e008      	b.n	8003cfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce8:	f7fe fe2c 	bl	8002944 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e026      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cfa:	4b06      	ldr	r3, [pc, #24]	; (8003d14 <HAL_RCC_OscConfig+0x4c4>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1f0      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x498>
 8003d06:	e01e      	b.n	8003d46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	69db      	ldr	r3, [r3, #28]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d107      	bne.n	8003d20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e019      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
 8003d14:	40021000 	.word	0x40021000
 8003d18:	40007000 	.word	0x40007000
 8003d1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d20:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <HAL_RCC_OscConfig+0x500>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d106      	bne.n	8003d42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d001      	beq.n	8003d46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e000      	b.n	8003d48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3718      	adds	r7, #24
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	40021000 	.word	0x40021000

08003d54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d101      	bne.n	8003d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e0d0      	b.n	8003f0a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d68:	4b6a      	ldr	r3, [pc, #424]	; (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d910      	bls.n	8003d98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d76:	4b67      	ldr	r3, [pc, #412]	; (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f023 0207 	bic.w	r2, r3, #7
 8003d7e:	4965      	ldr	r1, [pc, #404]	; (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d86:	4b63      	ldr	r3, [pc, #396]	; (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0307 	and.w	r3, r3, #7
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d001      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e0b8      	b.n	8003f0a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d020      	beq.n	8003de6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d005      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003db0:	4b59      	ldr	r3, [pc, #356]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	4a58      	ldr	r2, [pc, #352]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003db6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003dba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0308 	and.w	r3, r3, #8
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d005      	beq.n	8003dd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dc8:	4b53      	ldr	r3, [pc, #332]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	4a52      	ldr	r2, [pc, #328]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003dce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003dd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd4:	4b50      	ldr	r3, [pc, #320]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	494d      	ldr	r1, [pc, #308]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d040      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d107      	bne.n	8003e0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfa:	4b47      	ldr	r3, [pc, #284]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d115      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e07f      	b.n	8003f0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d107      	bne.n	8003e22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e12:	4b41      	ldr	r3, [pc, #260]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d109      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e073      	b.n	8003f0a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e22:	4b3d      	ldr	r3, [pc, #244]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e06b      	b.n	8003f0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e32:	4b39      	ldr	r3, [pc, #228]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f023 0203 	bic.w	r2, r3, #3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	4936      	ldr	r1, [pc, #216]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e44:	f7fe fd7e 	bl	8002944 <HAL_GetTick>
 8003e48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e4a:	e00a      	b.n	8003e62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e4c:	f7fe fd7a 	bl	8002944 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e053      	b.n	8003f0a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e62:	4b2d      	ldr	r3, [pc, #180]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f003 020c 	and.w	r2, r3, #12
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d1eb      	bne.n	8003e4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e74:	4b27      	ldr	r3, [pc, #156]	; (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d210      	bcs.n	8003ea4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e82:	4b24      	ldr	r3, [pc, #144]	; (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f023 0207 	bic.w	r2, r3, #7
 8003e8a:	4922      	ldr	r1, [pc, #136]	; (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e92:	4b20      	ldr	r3, [pc, #128]	; (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d001      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e032      	b.n	8003f0a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d008      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb0:	4b19      	ldr	r3, [pc, #100]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	4916      	ldr	r1, [pc, #88]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d009      	beq.n	8003ee2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ece:	4b12      	ldr	r3, [pc, #72]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	490e      	ldr	r1, [pc, #56]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ee2:	f000 f821 	bl	8003f28 <HAL_RCC_GetSysClockFreq>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	091b      	lsrs	r3, r3, #4
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	490a      	ldr	r1, [pc, #40]	; (8003f1c <HAL_RCC_ClockConfig+0x1c8>)
 8003ef4:	5ccb      	ldrb	r3, [r1, r3]
 8003ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8003efa:	4a09      	ldr	r2, [pc, #36]	; (8003f20 <HAL_RCC_ClockConfig+0x1cc>)
 8003efc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003efe:	4b09      	ldr	r3, [pc, #36]	; (8003f24 <HAL_RCC_ClockConfig+0x1d0>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7fe fcdc 	bl	80028c0 <HAL_InitTick>

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	40022000 	.word	0x40022000
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	080061d8 	.word	0x080061d8
 8003f20:	20000054 	.word	0x20000054
 8003f24:	20000058 	.word	0x20000058

08003f28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f28:	b490      	push	{r4, r7}
 8003f2a:	b08a      	sub	sp, #40	; 0x28
 8003f2c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f2e:	4b29      	ldr	r3, [pc, #164]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0xac>)
 8003f30:	1d3c      	adds	r4, r7, #4
 8003f32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f38:	f240 2301 	movw	r3, #513	; 0x201
 8003f3c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61fb      	str	r3, [r7, #28]
 8003f42:	2300      	movs	r3, #0
 8003f44:	61bb      	str	r3, [r7, #24]
 8003f46:	2300      	movs	r3, #0
 8003f48:	627b      	str	r3, [r7, #36]	; 0x24
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f52:	4b21      	ldr	r3, [pc, #132]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f003 030c 	and.w	r3, r3, #12
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	d002      	beq.n	8003f68 <HAL_RCC_GetSysClockFreq+0x40>
 8003f62:	2b08      	cmp	r3, #8
 8003f64:	d003      	beq.n	8003f6e <HAL_RCC_GetSysClockFreq+0x46>
 8003f66:	e02b      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f68:	4b1c      	ldr	r3, [pc, #112]	; (8003fdc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f6a:	623b      	str	r3, [r7, #32]
      break;
 8003f6c:	e02b      	b.n	8003fc6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	0c9b      	lsrs	r3, r3, #18
 8003f72:	f003 030f 	and.w	r3, r3, #15
 8003f76:	3328      	adds	r3, #40	; 0x28
 8003f78:	443b      	add	r3, r7
 8003f7a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003f7e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d012      	beq.n	8003fb0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f8a:	4b13      	ldr	r3, [pc, #76]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	0c5b      	lsrs	r3, r3, #17
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	3328      	adds	r3, #40	; 0x28
 8003f96:	443b      	add	r3, r7
 8003f98:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003f9c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	4a0e      	ldr	r2, [pc, #56]	; (8003fdc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003fa2:	fb03 f202 	mul.w	r2, r3, r2
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fac:	627b      	str	r3, [r7, #36]	; 0x24
 8003fae:	e004      	b.n	8003fba <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	4a0b      	ldr	r2, [pc, #44]	; (8003fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fb4:	fb02 f303 	mul.w	r3, r2, r3
 8003fb8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fbc:	623b      	str	r3, [r7, #32]
      break;
 8003fbe:	e002      	b.n	8003fc6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003fc0:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003fc2:	623b      	str	r3, [r7, #32]
      break;
 8003fc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3728      	adds	r7, #40	; 0x28
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bc90      	pop	{r4, r7}
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	080061c8 	.word	0x080061c8
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	007a1200 	.word	0x007a1200
 8003fe0:	003d0900 	.word	0x003d0900

08003fe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fe8:	4b02      	ldr	r3, [pc, #8]	; (8003ff4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003fea:	681b      	ldr	r3, [r3, #0]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr
 8003ff4:	20000054 	.word	0x20000054

08003ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ffc:	f7ff fff2 	bl	8003fe4 <HAL_RCC_GetHCLKFreq>
 8004000:	4602      	mov	r2, r0
 8004002:	4b05      	ldr	r3, [pc, #20]	; (8004018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	0a1b      	lsrs	r3, r3, #8
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	4903      	ldr	r1, [pc, #12]	; (800401c <HAL_RCC_GetPCLK1Freq+0x24>)
 800400e:	5ccb      	ldrb	r3, [r1, r3]
 8004010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004014:	4618      	mov	r0, r3
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40021000 	.word	0x40021000
 800401c:	080061e8 	.word	0x080061e8

08004020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004024:	f7ff ffde 	bl	8003fe4 <HAL_RCC_GetHCLKFreq>
 8004028:	4602      	mov	r2, r0
 800402a:	4b05      	ldr	r3, [pc, #20]	; (8004040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	0adb      	lsrs	r3, r3, #11
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	4903      	ldr	r1, [pc, #12]	; (8004044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004036:	5ccb      	ldrb	r3, [r1, r3]
 8004038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800403c:	4618      	mov	r0, r3
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40021000 	.word	0x40021000
 8004044:	080061e8 	.word	0x080061e8

08004048 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004050:	4b0a      	ldr	r3, [pc, #40]	; (800407c <RCC_Delay+0x34>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a0a      	ldr	r2, [pc, #40]	; (8004080 <RCC_Delay+0x38>)
 8004056:	fba2 2303 	umull	r2, r3, r2, r3
 800405a:	0a5b      	lsrs	r3, r3, #9
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	fb02 f303 	mul.w	r3, r2, r3
 8004062:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004064:	bf00      	nop
  }
  while (Delay --);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	1e5a      	subs	r2, r3, #1
 800406a:	60fa      	str	r2, [r7, #12]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1f9      	bne.n	8004064 <RCC_Delay+0x1c>
}
 8004070:	bf00      	nop
 8004072:	bf00      	nop
 8004074:	3714      	adds	r7, #20
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr
 800407c:	20000054 	.word	0x20000054
 8004080:	10624dd3 	.word	0x10624dd3

08004084 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	2300      	movs	r3, #0
 8004092:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d07d      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80040a0:	2300      	movs	r3, #0
 80040a2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a4:	4b4f      	ldr	r3, [pc, #316]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040a6:	69db      	ldr	r3, [r3, #28]
 80040a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10d      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040b0:	4b4c      	ldr	r3, [pc, #304]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	4a4b      	ldr	r2, [pc, #300]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040ba:	61d3      	str	r3, [r2, #28]
 80040bc:	4b49      	ldr	r3, [pc, #292]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040be:	69db      	ldr	r3, [r3, #28]
 80040c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c4:	60bb      	str	r3, [r7, #8]
 80040c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040c8:	2301      	movs	r3, #1
 80040ca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040cc:	4b46      	ldr	r3, [pc, #280]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d118      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040d8:	4b43      	ldr	r3, [pc, #268]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a42      	ldr	r2, [pc, #264]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040e4:	f7fe fc2e 	bl	8002944 <HAL_GetTick>
 80040e8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ea:	e008      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ec:	f7fe fc2a 	bl	8002944 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b64      	cmp	r3, #100	; 0x64
 80040f8:	d901      	bls.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e06d      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040fe:	4b3a      	ldr	r3, [pc, #232]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004106:	2b00      	cmp	r3, #0
 8004108:	d0f0      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800410a:	4b36      	ldr	r3, [pc, #216]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004112:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d02e      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	429a      	cmp	r2, r3
 8004126:	d027      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004128:	4b2e      	ldr	r3, [pc, #184]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004130:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004132:	4b2e      	ldr	r3, [pc, #184]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004134:	2201      	movs	r2, #1
 8004136:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004138:	4b2c      	ldr	r3, [pc, #176]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800413e:	4a29      	ldr	r2, [pc, #164]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	d014      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414e:	f7fe fbf9 	bl	8002944 <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004154:	e00a      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004156:	f7fe fbf5 	bl	8002944 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	f241 3288 	movw	r2, #5000	; 0x1388
 8004164:	4293      	cmp	r3, r2
 8004166:	d901      	bls.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e036      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416c:	4b1d      	ldr	r3, [pc, #116]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0ee      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004178:	4b1a      	ldr	r3, [pc, #104]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	4917      	ldr	r1, [pc, #92]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004186:	4313      	orrs	r3, r2
 8004188:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800418a:	7dfb      	ldrb	r3, [r7, #23]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d105      	bne.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004190:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	4a13      	ldr	r2, [pc, #76]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004196:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800419a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d008      	beq.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041a8:	4b0e      	ldr	r3, [pc, #56]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	490b      	ldr	r1, [pc, #44]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0310 	and.w	r3, r3, #16
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d008      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041c6:	4b07      	ldr	r3, [pc, #28]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	4904      	ldr	r1, [pc, #16]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3718      	adds	r7, #24
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40021000 	.word	0x40021000
 80041e8:	40007000 	.word	0x40007000
 80041ec:	42420440 	.word	0x42420440

080041f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e076      	b.n	80042f0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004206:	2b00      	cmp	r3, #0
 8004208:	d108      	bne.n	800421c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004212:	d009      	beq.n	8004228 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	61da      	str	r2, [r3, #28]
 800421a:	e005      	b.n	8004228 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d106      	bne.n	8004248 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f7fe f832 	bl	80022ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800425e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004270:	431a      	orrs	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800427a:	431a      	orrs	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	431a      	orrs	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004298:	431a      	orrs	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69db      	ldr	r3, [r3, #28]
 800429e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a1b      	ldr	r3, [r3, #32]
 80042a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ac:	ea42 0103 	orr.w	r1, r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	0c1a      	lsrs	r2, r3, #16
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f002 0204 	and.w	r2, r2, #4
 80042ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	69da      	ldr	r2, [r3, #28]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b088      	sub	sp, #32
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	603b      	str	r3, [r7, #0]
 8004304:	4613      	mov	r3, r2
 8004306:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004308:	2300      	movs	r3, #0
 800430a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004312:	2b01      	cmp	r3, #1
 8004314:	d101      	bne.n	800431a <HAL_SPI_Transmit+0x22>
 8004316:	2302      	movs	r3, #2
 8004318:	e126      	b.n	8004568 <HAL_SPI_Transmit+0x270>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2201      	movs	r2, #1
 800431e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004322:	f7fe fb0f 	bl	8002944 <HAL_GetTick>
 8004326:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004328:	88fb      	ldrh	r3, [r7, #6]
 800432a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b01      	cmp	r3, #1
 8004336:	d002      	beq.n	800433e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004338:	2302      	movs	r3, #2
 800433a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800433c:	e10b      	b.n	8004556 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d002      	beq.n	800434a <HAL_SPI_Transmit+0x52>
 8004344:	88fb      	ldrh	r3, [r7, #6]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d102      	bne.n	8004350 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800434e:	e102      	b.n	8004556 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2203      	movs	r2, #3
 8004354:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	88fa      	ldrh	r2, [r7, #6]
 8004368:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	88fa      	ldrh	r2, [r7, #6]
 800436e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004396:	d10f      	bne.n	80043b8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c2:	2b40      	cmp	r3, #64	; 0x40
 80043c4:	d007      	beq.n	80043d6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043de:	d14b      	bne.n	8004478 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <HAL_SPI_Transmit+0xf6>
 80043e8:	8afb      	ldrh	r3, [r7, #22]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d13e      	bne.n	800446c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f2:	881a      	ldrh	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fe:	1c9a      	adds	r2, r3, #2
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004408:	b29b      	uxth	r3, r3
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004412:	e02b      	b.n	800446c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b02      	cmp	r3, #2
 8004420:	d112      	bne.n	8004448 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004426:	881a      	ldrh	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004432:	1c9a      	adds	r2, r3, #2
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800443c:	b29b      	uxth	r3, r3
 800443e:	3b01      	subs	r3, #1
 8004440:	b29a      	uxth	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	86da      	strh	r2, [r3, #54]	; 0x36
 8004446:	e011      	b.n	800446c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004448:	f7fe fa7c 	bl	8002944 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d803      	bhi.n	8004460 <HAL_SPI_Transmit+0x168>
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800445e:	d102      	bne.n	8004466 <HAL_SPI_Transmit+0x16e>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d102      	bne.n	800446c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	77fb      	strb	r3, [r7, #31]
          goto error;
 800446a:	e074      	b.n	8004556 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1ce      	bne.n	8004414 <HAL_SPI_Transmit+0x11c>
 8004476:	e04c      	b.n	8004512 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d002      	beq.n	8004486 <HAL_SPI_Transmit+0x18e>
 8004480:	8afb      	ldrh	r3, [r7, #22]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d140      	bne.n	8004508 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	330c      	adds	r3, #12
 8004490:	7812      	ldrb	r2, [r2, #0]
 8004492:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80044ac:	e02c      	b.n	8004508 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d113      	bne.n	80044e4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	330c      	adds	r3, #12
 80044c6:	7812      	ldrb	r2, [r2, #0]
 80044c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ce:	1c5a      	adds	r2, r3, #1
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044d8:	b29b      	uxth	r3, r3
 80044da:	3b01      	subs	r3, #1
 80044dc:	b29a      	uxth	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	86da      	strh	r2, [r3, #54]	; 0x36
 80044e2:	e011      	b.n	8004508 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044e4:	f7fe fa2e 	bl	8002944 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d803      	bhi.n	80044fc <HAL_SPI_Transmit+0x204>
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044fa:	d102      	bne.n	8004502 <HAL_SPI_Transmit+0x20a>
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d102      	bne.n	8004508 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004506:	e026      	b.n	8004556 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800450c:	b29b      	uxth	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1cd      	bne.n	80044ae <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004512:	69ba      	ldr	r2, [r7, #24]
 8004514:	6839      	ldr	r1, [r7, #0]
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f000 f8b2 	bl	8004680 <SPI_EndRxTxTransaction>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d002      	beq.n	8004528 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2220      	movs	r2, #32
 8004526:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10a      	bne.n	8004546 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004530:	2300      	movs	r3, #0
 8004532:	613b      	str	r3, [r7, #16]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	613b      	str	r3, [r7, #16]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	613b      	str	r3, [r7, #16]
 8004544:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800454a:	2b00      	cmp	r3, #0
 800454c:	d002      	beq.n	8004554 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	77fb      	strb	r3, [r7, #31]
 8004552:	e000      	b.n	8004556 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004554:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004566:	7ffb      	ldrb	r3, [r7, #31]
}
 8004568:	4618      	mov	r0, r3
 800456a:	3720      	adds	r7, #32
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	603b      	str	r3, [r7, #0]
 800457c:	4613      	mov	r3, r2
 800457e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004580:	f7fe f9e0 	bl	8002944 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004588:	1a9b      	subs	r3, r3, r2
 800458a:	683a      	ldr	r2, [r7, #0]
 800458c:	4413      	add	r3, r2
 800458e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004590:	f7fe f9d8 	bl	8002944 <HAL_GetTick>
 8004594:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004596:	4b39      	ldr	r3, [pc, #228]	; (800467c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	015b      	lsls	r3, r3, #5
 800459c:	0d1b      	lsrs	r3, r3, #20
 800459e:	69fa      	ldr	r2, [r7, #28]
 80045a0:	fb02 f303 	mul.w	r3, r2, r3
 80045a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045a6:	e054      	b.n	8004652 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045ae:	d050      	beq.n	8004652 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045b0:	f7fe f9c8 	bl	8002944 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	69fa      	ldr	r2, [r7, #28]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d902      	bls.n	80045c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d13d      	bne.n	8004642 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80045d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045de:	d111      	bne.n	8004604 <SPI_WaitFlagStateUntilTimeout+0x94>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045e8:	d004      	beq.n	80045f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045f2:	d107      	bne.n	8004604 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004602:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004608:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800460c:	d10f      	bne.n	800462e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800462c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e017      	b.n	8004672 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	3b01      	subs	r3, #1
 8004650:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	4013      	ands	r3, r2
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	429a      	cmp	r2, r3
 8004660:	bf0c      	ite	eq
 8004662:	2301      	moveq	r3, #1
 8004664:	2300      	movne	r3, #0
 8004666:	b2db      	uxtb	r3, r3
 8004668:	461a      	mov	r2, r3
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	429a      	cmp	r2, r3
 800466e:	d19b      	bne.n	80045a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3720      	adds	r7, #32
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	20000054 	.word	0x20000054

08004680 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af02      	add	r7, sp, #8
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	2200      	movs	r2, #0
 8004694:	2180      	movs	r1, #128	; 0x80
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f7ff ff6a 	bl	8004570 <SPI_WaitFlagStateUntilTimeout>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d007      	beq.n	80046b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a6:	f043 0220 	orr.w	r2, r3, #32
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e000      	b.n	80046b4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e041      	b.n	8004752 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d106      	bne.n	80046e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7fd fffa 	bl	80026dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3304      	adds	r3, #4
 80046f8:	4619      	mov	r1, r3
 80046fa:	4610      	mov	r0, r2
 80046fc:	f000 fa70 	bl	8004be0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
	...

0800475c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	d001      	beq.n	8004774 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e03a      	b.n	80047ea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68da      	ldr	r2, [r3, #12]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0201 	orr.w	r2, r2, #1
 800478a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a18      	ldr	r2, [pc, #96]	; (80047f4 <HAL_TIM_Base_Start_IT+0x98>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d00e      	beq.n	80047b4 <HAL_TIM_Base_Start_IT+0x58>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800479e:	d009      	beq.n	80047b4 <HAL_TIM_Base_Start_IT+0x58>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a14      	ldr	r2, [pc, #80]	; (80047f8 <HAL_TIM_Base_Start_IT+0x9c>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d004      	beq.n	80047b4 <HAL_TIM_Base_Start_IT+0x58>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a13      	ldr	r2, [pc, #76]	; (80047fc <HAL_TIM_Base_Start_IT+0xa0>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d111      	bne.n	80047d8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f003 0307 	and.w	r3, r3, #7
 80047be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2b06      	cmp	r3, #6
 80047c4:	d010      	beq.n	80047e8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f042 0201 	orr.w	r2, r2, #1
 80047d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d6:	e007      	b.n	80047e8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 0201 	orr.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr
 80047f4:	40012c00 	.word	0x40012c00
 80047f8:	40000400 	.word	0x40000400
 80047fc:	40000800 	.word	0x40000800

08004800 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b02      	cmp	r3, #2
 8004814:	d122      	bne.n	800485c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	2b02      	cmp	r3, #2
 8004822:	d11b      	bne.n	800485c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f06f 0202 	mvn.w	r2, #2
 800482c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2201      	movs	r2, #1
 8004832:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d003      	beq.n	800484a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 f9b1 	bl	8004baa <HAL_TIM_IC_CaptureCallback>
 8004848:	e005      	b.n	8004856 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 f9a4 	bl	8004b98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f9b3 	bl	8004bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	f003 0304 	and.w	r3, r3, #4
 8004866:	2b04      	cmp	r3, #4
 8004868:	d122      	bne.n	80048b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b04      	cmp	r3, #4
 8004876:	d11b      	bne.n	80048b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f06f 0204 	mvn.w	r2, #4
 8004880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2202      	movs	r2, #2
 8004886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004892:	2b00      	cmp	r3, #0
 8004894:	d003      	beq.n	800489e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f987 	bl	8004baa <HAL_TIM_IC_CaptureCallback>
 800489c:	e005      	b.n	80048aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 f97a 	bl	8004b98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 f989 	bl	8004bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	f003 0308 	and.w	r3, r3, #8
 80048ba:	2b08      	cmp	r3, #8
 80048bc:	d122      	bne.n	8004904 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	2b08      	cmp	r3, #8
 80048ca:	d11b      	bne.n	8004904 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f06f 0208 	mvn.w	r2, #8
 80048d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2204      	movs	r2, #4
 80048da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	f003 0303 	and.w	r3, r3, #3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f95d 	bl	8004baa <HAL_TIM_IC_CaptureCallback>
 80048f0:	e005      	b.n	80048fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f950 	bl	8004b98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 f95f 	bl	8004bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	f003 0310 	and.w	r3, r3, #16
 800490e:	2b10      	cmp	r3, #16
 8004910:	d122      	bne.n	8004958 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	f003 0310 	and.w	r3, r3, #16
 800491c:	2b10      	cmp	r3, #16
 800491e:	d11b      	bne.n	8004958 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f06f 0210 	mvn.w	r2, #16
 8004928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2208      	movs	r2, #8
 800492e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	69db      	ldr	r3, [r3, #28]
 8004936:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800493a:	2b00      	cmp	r3, #0
 800493c:	d003      	beq.n	8004946 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 f933 	bl	8004baa <HAL_TIM_IC_CaptureCallback>
 8004944:	e005      	b.n	8004952 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f926 	bl	8004b98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f935 	bl	8004bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	2b01      	cmp	r3, #1
 8004964:	d10e      	bne.n	8004984 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b01      	cmp	r3, #1
 8004972:	d107      	bne.n	8004984 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f06f 0201 	mvn.w	r2, #1
 800497c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f7fd fc36 	bl	80021f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800498e:	2b80      	cmp	r3, #128	; 0x80
 8004990:	d10e      	bne.n	80049b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800499c:	2b80      	cmp	r3, #128	; 0x80
 800499e:	d107      	bne.n	80049b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fa77 	bl	8004e9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ba:	2b40      	cmp	r3, #64	; 0x40
 80049bc:	d10e      	bne.n	80049dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049c8:	2b40      	cmp	r3, #64	; 0x40
 80049ca:	d107      	bne.n	80049dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 f8f9 	bl	8004bce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f003 0320 	and.w	r3, r3, #32
 80049e6:	2b20      	cmp	r3, #32
 80049e8:	d10e      	bne.n	8004a08 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f003 0320 	and.w	r3, r3, #32
 80049f4:	2b20      	cmp	r3, #32
 80049f6:	d107      	bne.n	8004a08 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f06f 0220 	mvn.w	r2, #32
 8004a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 fa42 	bl	8004e8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a08:	bf00      	nop
 8004a0a:	3708      	adds	r7, #8
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d101      	bne.n	8004a28 <HAL_TIM_ConfigClockSource+0x18>
 8004a24:	2302      	movs	r3, #2
 8004a26:	e0b3      	b.n	8004b90 <HAL_TIM_ConfigClockSource+0x180>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a4e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a60:	d03e      	beq.n	8004ae0 <HAL_TIM_ConfigClockSource+0xd0>
 8004a62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a66:	f200 8087 	bhi.w	8004b78 <HAL_TIM_ConfigClockSource+0x168>
 8004a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a6e:	f000 8085 	beq.w	8004b7c <HAL_TIM_ConfigClockSource+0x16c>
 8004a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a76:	d87f      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x168>
 8004a78:	2b70      	cmp	r3, #112	; 0x70
 8004a7a:	d01a      	beq.n	8004ab2 <HAL_TIM_ConfigClockSource+0xa2>
 8004a7c:	2b70      	cmp	r3, #112	; 0x70
 8004a7e:	d87b      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x168>
 8004a80:	2b60      	cmp	r3, #96	; 0x60
 8004a82:	d050      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x116>
 8004a84:	2b60      	cmp	r3, #96	; 0x60
 8004a86:	d877      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x168>
 8004a88:	2b50      	cmp	r3, #80	; 0x50
 8004a8a:	d03c      	beq.n	8004b06 <HAL_TIM_ConfigClockSource+0xf6>
 8004a8c:	2b50      	cmp	r3, #80	; 0x50
 8004a8e:	d873      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x168>
 8004a90:	2b40      	cmp	r3, #64	; 0x40
 8004a92:	d058      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x136>
 8004a94:	2b40      	cmp	r3, #64	; 0x40
 8004a96:	d86f      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x168>
 8004a98:	2b30      	cmp	r3, #48	; 0x30
 8004a9a:	d064      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x156>
 8004a9c:	2b30      	cmp	r3, #48	; 0x30
 8004a9e:	d86b      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x168>
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d060      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x156>
 8004aa4:	2b20      	cmp	r3, #32
 8004aa6:	d867      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x168>
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d05c      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x156>
 8004aac:	2b10      	cmp	r3, #16
 8004aae:	d05a      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004ab0:	e062      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6818      	ldr	r0, [r3, #0]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	6899      	ldr	r1, [r3, #8]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	685a      	ldr	r2, [r3, #4]
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	f000 f966 	bl	8004d92 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ad4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	609a      	str	r2, [r3, #8]
      break;
 8004ade:	e04e      	b.n	8004b7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6818      	ldr	r0, [r3, #0]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	6899      	ldr	r1, [r3, #8]
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685a      	ldr	r2, [r3, #4]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f000 f94f 	bl	8004d92 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b02:	609a      	str	r2, [r3, #8]
      break;
 8004b04:	e03b      	b.n	8004b7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6818      	ldr	r0, [r3, #0]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	6859      	ldr	r1, [r3, #4]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	461a      	mov	r2, r3
 8004b14:	f000 f8c6 	bl	8004ca4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2150      	movs	r1, #80	; 0x50
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 f91d 	bl	8004d5e <TIM_ITRx_SetConfig>
      break;
 8004b24:	e02b      	b.n	8004b7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6818      	ldr	r0, [r3, #0]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	6859      	ldr	r1, [r3, #4]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	461a      	mov	r2, r3
 8004b34:	f000 f8e4 	bl	8004d00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2160      	movs	r1, #96	; 0x60
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 f90d 	bl	8004d5e <TIM_ITRx_SetConfig>
      break;
 8004b44:	e01b      	b.n	8004b7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	6859      	ldr	r1, [r3, #4]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f000 f8a6 	bl	8004ca4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2140      	movs	r1, #64	; 0x40
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 f8fd 	bl	8004d5e <TIM_ITRx_SetConfig>
      break;
 8004b64:	e00b      	b.n	8004b7e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4619      	mov	r1, r3
 8004b70:	4610      	mov	r0, r2
 8004b72:	f000 f8f4 	bl	8004d5e <TIM_ITRx_SetConfig>
        break;
 8004b76:	e002      	b.n	8004b7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004b78:	bf00      	nop
 8004b7a:	e000      	b.n	8004b7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004b7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr

08004baa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bc80      	pop	{r7}
 8004bba:	4770      	bx	lr

08004bbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bc80      	pop	{r7}
 8004bcc:	4770      	bx	lr

08004bce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bc80      	pop	{r7}
 8004bde:	4770      	bx	lr

08004be0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b085      	sub	sp, #20
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a29      	ldr	r2, [pc, #164]	; (8004c98 <TIM_Base_SetConfig+0xb8>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d00b      	beq.n	8004c10 <TIM_Base_SetConfig+0x30>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bfe:	d007      	beq.n	8004c10 <TIM_Base_SetConfig+0x30>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a26      	ldr	r2, [pc, #152]	; (8004c9c <TIM_Base_SetConfig+0xbc>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d003      	beq.n	8004c10 <TIM_Base_SetConfig+0x30>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a25      	ldr	r2, [pc, #148]	; (8004ca0 <TIM_Base_SetConfig+0xc0>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d108      	bne.n	8004c22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a1c      	ldr	r2, [pc, #112]	; (8004c98 <TIM_Base_SetConfig+0xb8>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d00b      	beq.n	8004c42 <TIM_Base_SetConfig+0x62>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c30:	d007      	beq.n	8004c42 <TIM_Base_SetConfig+0x62>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a19      	ldr	r2, [pc, #100]	; (8004c9c <TIM_Base_SetConfig+0xbc>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d003      	beq.n	8004c42 <TIM_Base_SetConfig+0x62>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a18      	ldr	r2, [pc, #96]	; (8004ca0 <TIM_Base_SetConfig+0xc0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d108      	bne.n	8004c54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	689a      	ldr	r2, [r3, #8]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a07      	ldr	r2, [pc, #28]	; (8004c98 <TIM_Base_SetConfig+0xb8>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d103      	bne.n	8004c88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	691a      	ldr	r2, [r3, #16]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	615a      	str	r2, [r3, #20]
}
 8004c8e:	bf00      	nop
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bc80      	pop	{r7}
 8004c96:	4770      	bx	lr
 8004c98:	40012c00 	.word	0x40012c00
 8004c9c:	40000400 	.word	0x40000400
 8004ca0:	40000800 	.word	0x40000800

08004ca4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b087      	sub	sp, #28
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6a1b      	ldr	r3, [r3, #32]
 8004cb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	f023 0201 	bic.w	r2, r3, #1
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f023 030a 	bic.w	r3, r3, #10
 8004ce0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	697a      	ldr	r2, [r7, #20]
 8004cf4:	621a      	str	r2, [r3, #32]
}
 8004cf6:	bf00      	nop
 8004cf8:	371c      	adds	r7, #28
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bc80      	pop	{r7}
 8004cfe:	4770      	bx	lr

08004d00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	f023 0210 	bic.w	r2, r3, #16
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	031b      	lsls	r3, r3, #12
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	697a      	ldr	r2, [r7, #20]
 8004d4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	621a      	str	r2, [r3, #32]
}
 8004d54:	bf00      	nop
 8004d56:	371c      	adds	r7, #28
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bc80      	pop	{r7}
 8004d5c:	4770      	bx	lr

08004d5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d5e:	b480      	push	{r7}
 8004d60:	b085      	sub	sp, #20
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
 8004d66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	f043 0307 	orr.w	r3, r3, #7
 8004d80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	609a      	str	r2, [r3, #8]
}
 8004d88:	bf00      	nop
 8004d8a:	3714      	adds	r7, #20
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bc80      	pop	{r7}
 8004d90:	4770      	bx	lr

08004d92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b087      	sub	sp, #28
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	60f8      	str	r0, [r7, #12]
 8004d9a:	60b9      	str	r1, [r7, #8]
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	021a      	lsls	r2, r3, #8
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	431a      	orrs	r2, r3
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	609a      	str	r2, [r3, #8]
}
 8004dc6:	bf00      	nop
 8004dc8:	371c      	adds	r7, #28
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bc80      	pop	{r7}
 8004dce:	4770      	bx	lr

08004dd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004de4:	2302      	movs	r3, #2
 8004de6:	e046      	b.n	8004e76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a16      	ldr	r2, [pc, #88]	; (8004e80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d00e      	beq.n	8004e4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e34:	d009      	beq.n	8004e4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a12      	ldr	r2, [pc, #72]	; (8004e84 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d004      	beq.n	8004e4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a10      	ldr	r2, [pc, #64]	; (8004e88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d10c      	bne.n	8004e64 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	68ba      	ldr	r2, [r7, #8]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68ba      	ldr	r2, [r7, #8]
 8004e62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3714      	adds	r7, #20
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bc80      	pop	{r7}
 8004e7e:	4770      	bx	lr
 8004e80:	40012c00 	.word	0x40012c00
 8004e84:	40000400 	.word	0x40000400
 8004e88:	40000800 	.word	0x40000800

08004e8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bc80      	pop	{r7}
 8004e9c:	4770      	bx	lr

08004e9e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b083      	sub	sp, #12
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ea6:	bf00      	nop
 8004ea8:	370c      	adds	r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bc80      	pop	{r7}
 8004eae:	4770      	bx	lr

08004eb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d101      	bne.n	8004ec2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e03f      	b.n	8004f42 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d106      	bne.n	8004edc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f7fd fc6a 	bl	80027b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2224      	movs	r2, #36	; 0x24
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ef2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 f829 	bl	8004f4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	691a      	ldr	r2, [r3, #16]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	695a      	ldr	r2, [r3, #20]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68da      	ldr	r2, [r3, #12]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2220      	movs	r2, #32
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2220      	movs	r2, #32
 8004f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f40:	2300      	movs	r3, #0
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3708      	adds	r7, #8
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
	...

08004f4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	68da      	ldr	r2, [r3, #12]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	430a      	orrs	r2, r1
 8004f68:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689a      	ldr	r2, [r3, #8]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004f86:	f023 030c 	bic.w	r3, r3, #12
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6812      	ldr	r2, [r2, #0]
 8004f8e:	68b9      	ldr	r1, [r7, #8]
 8004f90:	430b      	orrs	r3, r1
 8004f92:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	699a      	ldr	r2, [r3, #24]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a2c      	ldr	r2, [pc, #176]	; (8005060 <UART_SetConfig+0x114>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d103      	bne.n	8004fbc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004fb4:	f7ff f834 	bl	8004020 <HAL_RCC_GetPCLK2Freq>
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	e002      	b.n	8004fc2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004fbc:	f7ff f81c 	bl	8003ff8 <HAL_RCC_GetPCLK1Freq>
 8004fc0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4413      	add	r3, r2
 8004fca:	009a      	lsls	r2, r3, #2
 8004fcc:	441a      	add	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd8:	4a22      	ldr	r2, [pc, #136]	; (8005064 <UART_SetConfig+0x118>)
 8004fda:	fba2 2303 	umull	r2, r3, r2, r3
 8004fde:	095b      	lsrs	r3, r3, #5
 8004fe0:	0119      	lsls	r1, r3, #4
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	009a      	lsls	r2, r3, #2
 8004fec:	441a      	add	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ff8:	4b1a      	ldr	r3, [pc, #104]	; (8005064 <UART_SetConfig+0x118>)
 8004ffa:	fba3 0302 	umull	r0, r3, r3, r2
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	2064      	movs	r0, #100	; 0x64
 8005002:	fb00 f303 	mul.w	r3, r0, r3
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	011b      	lsls	r3, r3, #4
 800500a:	3332      	adds	r3, #50	; 0x32
 800500c:	4a15      	ldr	r2, [pc, #84]	; (8005064 <UART_SetConfig+0x118>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005018:	4419      	add	r1, r3
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	4613      	mov	r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	009a      	lsls	r2, r3, #2
 8005024:	441a      	add	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005030:	4b0c      	ldr	r3, [pc, #48]	; (8005064 <UART_SetConfig+0x118>)
 8005032:	fba3 0302 	umull	r0, r3, r3, r2
 8005036:	095b      	lsrs	r3, r3, #5
 8005038:	2064      	movs	r0, #100	; 0x64
 800503a:	fb00 f303 	mul.w	r3, r0, r3
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	3332      	adds	r3, #50	; 0x32
 8005044:	4a07      	ldr	r2, [pc, #28]	; (8005064 <UART_SetConfig+0x118>)
 8005046:	fba2 2303 	umull	r2, r3, r2, r3
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	f003 020f 	and.w	r2, r3, #15
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	440a      	add	r2, r1
 8005056:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005058:	bf00      	nop
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	40013800 	.word	0x40013800
 8005064:	51eb851f 	.word	0x51eb851f

08005068 <__errno>:
 8005068:	4b01      	ldr	r3, [pc, #4]	; (8005070 <__errno+0x8>)
 800506a:	6818      	ldr	r0, [r3, #0]
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	20000060 	.word	0x20000060

08005074 <__libc_init_array>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	2600      	movs	r6, #0
 8005078:	4d0c      	ldr	r5, [pc, #48]	; (80050ac <__libc_init_array+0x38>)
 800507a:	4c0d      	ldr	r4, [pc, #52]	; (80050b0 <__libc_init_array+0x3c>)
 800507c:	1b64      	subs	r4, r4, r5
 800507e:	10a4      	asrs	r4, r4, #2
 8005080:	42a6      	cmp	r6, r4
 8005082:	d109      	bne.n	8005098 <__libc_init_array+0x24>
 8005084:	f001 f88e 	bl	80061a4 <_init>
 8005088:	2600      	movs	r6, #0
 800508a:	4d0a      	ldr	r5, [pc, #40]	; (80050b4 <__libc_init_array+0x40>)
 800508c:	4c0a      	ldr	r4, [pc, #40]	; (80050b8 <__libc_init_array+0x44>)
 800508e:	1b64      	subs	r4, r4, r5
 8005090:	10a4      	asrs	r4, r4, #2
 8005092:	42a6      	cmp	r6, r4
 8005094:	d105      	bne.n	80050a2 <__libc_init_array+0x2e>
 8005096:	bd70      	pop	{r4, r5, r6, pc}
 8005098:	f855 3b04 	ldr.w	r3, [r5], #4
 800509c:	4798      	blx	r3
 800509e:	3601      	adds	r6, #1
 80050a0:	e7ee      	b.n	8005080 <__libc_init_array+0xc>
 80050a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80050a6:	4798      	blx	r3
 80050a8:	3601      	adds	r6, #1
 80050aa:	e7f2      	b.n	8005092 <__libc_init_array+0x1e>
 80050ac:	08006338 	.word	0x08006338
 80050b0:	08006338 	.word	0x08006338
 80050b4:	08006338 	.word	0x08006338
 80050b8:	0800633c 	.word	0x0800633c

080050bc <memset>:
 80050bc:	4603      	mov	r3, r0
 80050be:	4402      	add	r2, r0
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d100      	bne.n	80050c6 <memset+0xa>
 80050c4:	4770      	bx	lr
 80050c6:	f803 1b01 	strb.w	r1, [r3], #1
 80050ca:	e7f9      	b.n	80050c0 <memset+0x4>

080050cc <srand>:
 80050cc:	b538      	push	{r3, r4, r5, lr}
 80050ce:	4b10      	ldr	r3, [pc, #64]	; (8005110 <srand+0x44>)
 80050d0:	4604      	mov	r4, r0
 80050d2:	681d      	ldr	r5, [r3, #0]
 80050d4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80050d6:	b9b3      	cbnz	r3, 8005106 <srand+0x3a>
 80050d8:	2018      	movs	r0, #24
 80050da:	f000 f893 	bl	8005204 <malloc>
 80050de:	4602      	mov	r2, r0
 80050e0:	63a8      	str	r0, [r5, #56]	; 0x38
 80050e2:	b920      	cbnz	r0, 80050ee <srand+0x22>
 80050e4:	2142      	movs	r1, #66	; 0x42
 80050e6:	4b0b      	ldr	r3, [pc, #44]	; (8005114 <srand+0x48>)
 80050e8:	480b      	ldr	r0, [pc, #44]	; (8005118 <srand+0x4c>)
 80050ea:	f000 f85b 	bl	80051a4 <__assert_func>
 80050ee:	490b      	ldr	r1, [pc, #44]	; (800511c <srand+0x50>)
 80050f0:	4b0b      	ldr	r3, [pc, #44]	; (8005120 <srand+0x54>)
 80050f2:	e9c0 1300 	strd	r1, r3, [r0]
 80050f6:	4b0b      	ldr	r3, [pc, #44]	; (8005124 <srand+0x58>)
 80050f8:	2100      	movs	r1, #0
 80050fa:	6083      	str	r3, [r0, #8]
 80050fc:	230b      	movs	r3, #11
 80050fe:	8183      	strh	r3, [r0, #12]
 8005100:	2001      	movs	r0, #1
 8005102:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005106:	2200      	movs	r2, #0
 8005108:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800510a:	611c      	str	r4, [r3, #16]
 800510c:	615a      	str	r2, [r3, #20]
 800510e:	bd38      	pop	{r3, r4, r5, pc}
 8005110:	20000060 	.word	0x20000060
 8005114:	080061f4 	.word	0x080061f4
 8005118:	0800620b 	.word	0x0800620b
 800511c:	abcd330e 	.word	0xabcd330e
 8005120:	e66d1234 	.word	0xe66d1234
 8005124:	0005deec 	.word	0x0005deec

08005128 <rand>:
 8005128:	4b16      	ldr	r3, [pc, #88]	; (8005184 <rand+0x5c>)
 800512a:	b510      	push	{r4, lr}
 800512c:	681c      	ldr	r4, [r3, #0]
 800512e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005130:	b9b3      	cbnz	r3, 8005160 <rand+0x38>
 8005132:	2018      	movs	r0, #24
 8005134:	f000 f866 	bl	8005204 <malloc>
 8005138:	4602      	mov	r2, r0
 800513a:	63a0      	str	r0, [r4, #56]	; 0x38
 800513c:	b920      	cbnz	r0, 8005148 <rand+0x20>
 800513e:	214e      	movs	r1, #78	; 0x4e
 8005140:	4b11      	ldr	r3, [pc, #68]	; (8005188 <rand+0x60>)
 8005142:	4812      	ldr	r0, [pc, #72]	; (800518c <rand+0x64>)
 8005144:	f000 f82e 	bl	80051a4 <__assert_func>
 8005148:	4911      	ldr	r1, [pc, #68]	; (8005190 <rand+0x68>)
 800514a:	4b12      	ldr	r3, [pc, #72]	; (8005194 <rand+0x6c>)
 800514c:	e9c0 1300 	strd	r1, r3, [r0]
 8005150:	4b11      	ldr	r3, [pc, #68]	; (8005198 <rand+0x70>)
 8005152:	2100      	movs	r1, #0
 8005154:	6083      	str	r3, [r0, #8]
 8005156:	230b      	movs	r3, #11
 8005158:	8183      	strh	r3, [r0, #12]
 800515a:	2001      	movs	r0, #1
 800515c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005160:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8005162:	4a0e      	ldr	r2, [pc, #56]	; (800519c <rand+0x74>)
 8005164:	6920      	ldr	r0, [r4, #16]
 8005166:	6963      	ldr	r3, [r4, #20]
 8005168:	4342      	muls	r2, r0
 800516a:	490d      	ldr	r1, [pc, #52]	; (80051a0 <rand+0x78>)
 800516c:	fb01 2203 	mla	r2, r1, r3, r2
 8005170:	fba0 0101 	umull	r0, r1, r0, r1
 8005174:	1c43      	adds	r3, r0, #1
 8005176:	eb42 0001 	adc.w	r0, r2, r1
 800517a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800517e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005182:	bd10      	pop	{r4, pc}
 8005184:	20000060 	.word	0x20000060
 8005188:	080061f4 	.word	0x080061f4
 800518c:	0800620b 	.word	0x0800620b
 8005190:	abcd330e 	.word	0xabcd330e
 8005194:	e66d1234 	.word	0xe66d1234
 8005198:	0005deec 	.word	0x0005deec
 800519c:	5851f42d 	.word	0x5851f42d
 80051a0:	4c957f2d 	.word	0x4c957f2d

080051a4 <__assert_func>:
 80051a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80051a6:	4614      	mov	r4, r2
 80051a8:	461a      	mov	r2, r3
 80051aa:	4b09      	ldr	r3, [pc, #36]	; (80051d0 <__assert_func+0x2c>)
 80051ac:	4605      	mov	r5, r0
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68d8      	ldr	r0, [r3, #12]
 80051b2:	b14c      	cbz	r4, 80051c8 <__assert_func+0x24>
 80051b4:	4b07      	ldr	r3, [pc, #28]	; (80051d4 <__assert_func+0x30>)
 80051b6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80051ba:	9100      	str	r1, [sp, #0]
 80051bc:	462b      	mov	r3, r5
 80051be:	4906      	ldr	r1, [pc, #24]	; (80051d8 <__assert_func+0x34>)
 80051c0:	f000 f80e 	bl	80051e0 <fiprintf>
 80051c4:	f000 fcc0 	bl	8005b48 <abort>
 80051c8:	4b04      	ldr	r3, [pc, #16]	; (80051dc <__assert_func+0x38>)
 80051ca:	461c      	mov	r4, r3
 80051cc:	e7f3      	b.n	80051b6 <__assert_func+0x12>
 80051ce:	bf00      	nop
 80051d0:	20000060 	.word	0x20000060
 80051d4:	08006266 	.word	0x08006266
 80051d8:	08006273 	.word	0x08006273
 80051dc:	080062a1 	.word	0x080062a1

080051e0 <fiprintf>:
 80051e0:	b40e      	push	{r1, r2, r3}
 80051e2:	b503      	push	{r0, r1, lr}
 80051e4:	4601      	mov	r1, r0
 80051e6:	ab03      	add	r3, sp, #12
 80051e8:	4805      	ldr	r0, [pc, #20]	; (8005200 <fiprintf+0x20>)
 80051ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80051ee:	6800      	ldr	r0, [r0, #0]
 80051f0:	9301      	str	r3, [sp, #4]
 80051f2:	f000 f913 	bl	800541c <_vfiprintf_r>
 80051f6:	b002      	add	sp, #8
 80051f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80051fc:	b003      	add	sp, #12
 80051fe:	4770      	bx	lr
 8005200:	20000060 	.word	0x20000060

08005204 <malloc>:
 8005204:	4b02      	ldr	r3, [pc, #8]	; (8005210 <malloc+0xc>)
 8005206:	4601      	mov	r1, r0
 8005208:	6818      	ldr	r0, [r3, #0]
 800520a:	f000 b86b 	b.w	80052e4 <_malloc_r>
 800520e:	bf00      	nop
 8005210:	20000060 	.word	0x20000060

08005214 <_free_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	4605      	mov	r5, r0
 8005218:	2900      	cmp	r1, #0
 800521a:	d040      	beq.n	800529e <_free_r+0x8a>
 800521c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005220:	1f0c      	subs	r4, r1, #4
 8005222:	2b00      	cmp	r3, #0
 8005224:	bfb8      	it	lt
 8005226:	18e4      	addlt	r4, r4, r3
 8005228:	f000 fec0 	bl	8005fac <__malloc_lock>
 800522c:	4a1c      	ldr	r2, [pc, #112]	; (80052a0 <_free_r+0x8c>)
 800522e:	6813      	ldr	r3, [r2, #0]
 8005230:	b933      	cbnz	r3, 8005240 <_free_r+0x2c>
 8005232:	6063      	str	r3, [r4, #4]
 8005234:	6014      	str	r4, [r2, #0]
 8005236:	4628      	mov	r0, r5
 8005238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800523c:	f000 bebc 	b.w	8005fb8 <__malloc_unlock>
 8005240:	42a3      	cmp	r3, r4
 8005242:	d908      	bls.n	8005256 <_free_r+0x42>
 8005244:	6820      	ldr	r0, [r4, #0]
 8005246:	1821      	adds	r1, r4, r0
 8005248:	428b      	cmp	r3, r1
 800524a:	bf01      	itttt	eq
 800524c:	6819      	ldreq	r1, [r3, #0]
 800524e:	685b      	ldreq	r3, [r3, #4]
 8005250:	1809      	addeq	r1, r1, r0
 8005252:	6021      	streq	r1, [r4, #0]
 8005254:	e7ed      	b.n	8005232 <_free_r+0x1e>
 8005256:	461a      	mov	r2, r3
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	b10b      	cbz	r3, 8005260 <_free_r+0x4c>
 800525c:	42a3      	cmp	r3, r4
 800525e:	d9fa      	bls.n	8005256 <_free_r+0x42>
 8005260:	6811      	ldr	r1, [r2, #0]
 8005262:	1850      	adds	r0, r2, r1
 8005264:	42a0      	cmp	r0, r4
 8005266:	d10b      	bne.n	8005280 <_free_r+0x6c>
 8005268:	6820      	ldr	r0, [r4, #0]
 800526a:	4401      	add	r1, r0
 800526c:	1850      	adds	r0, r2, r1
 800526e:	4283      	cmp	r3, r0
 8005270:	6011      	str	r1, [r2, #0]
 8005272:	d1e0      	bne.n	8005236 <_free_r+0x22>
 8005274:	6818      	ldr	r0, [r3, #0]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	4401      	add	r1, r0
 800527a:	6011      	str	r1, [r2, #0]
 800527c:	6053      	str	r3, [r2, #4]
 800527e:	e7da      	b.n	8005236 <_free_r+0x22>
 8005280:	d902      	bls.n	8005288 <_free_r+0x74>
 8005282:	230c      	movs	r3, #12
 8005284:	602b      	str	r3, [r5, #0]
 8005286:	e7d6      	b.n	8005236 <_free_r+0x22>
 8005288:	6820      	ldr	r0, [r4, #0]
 800528a:	1821      	adds	r1, r4, r0
 800528c:	428b      	cmp	r3, r1
 800528e:	bf01      	itttt	eq
 8005290:	6819      	ldreq	r1, [r3, #0]
 8005292:	685b      	ldreq	r3, [r3, #4]
 8005294:	1809      	addeq	r1, r1, r0
 8005296:	6021      	streq	r1, [r4, #0]
 8005298:	6063      	str	r3, [r4, #4]
 800529a:	6054      	str	r4, [r2, #4]
 800529c:	e7cb      	b.n	8005236 <_free_r+0x22>
 800529e:	bd38      	pop	{r3, r4, r5, pc}
 80052a0:	2000046c 	.word	0x2000046c

080052a4 <sbrk_aligned>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	4e0e      	ldr	r6, [pc, #56]	; (80052e0 <sbrk_aligned+0x3c>)
 80052a8:	460c      	mov	r4, r1
 80052aa:	6831      	ldr	r1, [r6, #0]
 80052ac:	4605      	mov	r5, r0
 80052ae:	b911      	cbnz	r1, 80052b6 <sbrk_aligned+0x12>
 80052b0:	f000 fb7a 	bl	80059a8 <_sbrk_r>
 80052b4:	6030      	str	r0, [r6, #0]
 80052b6:	4621      	mov	r1, r4
 80052b8:	4628      	mov	r0, r5
 80052ba:	f000 fb75 	bl	80059a8 <_sbrk_r>
 80052be:	1c43      	adds	r3, r0, #1
 80052c0:	d00a      	beq.n	80052d8 <sbrk_aligned+0x34>
 80052c2:	1cc4      	adds	r4, r0, #3
 80052c4:	f024 0403 	bic.w	r4, r4, #3
 80052c8:	42a0      	cmp	r0, r4
 80052ca:	d007      	beq.n	80052dc <sbrk_aligned+0x38>
 80052cc:	1a21      	subs	r1, r4, r0
 80052ce:	4628      	mov	r0, r5
 80052d0:	f000 fb6a 	bl	80059a8 <_sbrk_r>
 80052d4:	3001      	adds	r0, #1
 80052d6:	d101      	bne.n	80052dc <sbrk_aligned+0x38>
 80052d8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80052dc:	4620      	mov	r0, r4
 80052de:	bd70      	pop	{r4, r5, r6, pc}
 80052e0:	20000470 	.word	0x20000470

080052e4 <_malloc_r>:
 80052e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e8:	1ccd      	adds	r5, r1, #3
 80052ea:	f025 0503 	bic.w	r5, r5, #3
 80052ee:	3508      	adds	r5, #8
 80052f0:	2d0c      	cmp	r5, #12
 80052f2:	bf38      	it	cc
 80052f4:	250c      	movcc	r5, #12
 80052f6:	2d00      	cmp	r5, #0
 80052f8:	4607      	mov	r7, r0
 80052fa:	db01      	blt.n	8005300 <_malloc_r+0x1c>
 80052fc:	42a9      	cmp	r1, r5
 80052fe:	d905      	bls.n	800530c <_malloc_r+0x28>
 8005300:	230c      	movs	r3, #12
 8005302:	2600      	movs	r6, #0
 8005304:	603b      	str	r3, [r7, #0]
 8005306:	4630      	mov	r0, r6
 8005308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800530c:	4e2e      	ldr	r6, [pc, #184]	; (80053c8 <_malloc_r+0xe4>)
 800530e:	f000 fe4d 	bl	8005fac <__malloc_lock>
 8005312:	6833      	ldr	r3, [r6, #0]
 8005314:	461c      	mov	r4, r3
 8005316:	bb34      	cbnz	r4, 8005366 <_malloc_r+0x82>
 8005318:	4629      	mov	r1, r5
 800531a:	4638      	mov	r0, r7
 800531c:	f7ff ffc2 	bl	80052a4 <sbrk_aligned>
 8005320:	1c43      	adds	r3, r0, #1
 8005322:	4604      	mov	r4, r0
 8005324:	d14d      	bne.n	80053c2 <_malloc_r+0xde>
 8005326:	6834      	ldr	r4, [r6, #0]
 8005328:	4626      	mov	r6, r4
 800532a:	2e00      	cmp	r6, #0
 800532c:	d140      	bne.n	80053b0 <_malloc_r+0xcc>
 800532e:	6823      	ldr	r3, [r4, #0]
 8005330:	4631      	mov	r1, r6
 8005332:	4638      	mov	r0, r7
 8005334:	eb04 0803 	add.w	r8, r4, r3
 8005338:	f000 fb36 	bl	80059a8 <_sbrk_r>
 800533c:	4580      	cmp	r8, r0
 800533e:	d13a      	bne.n	80053b6 <_malloc_r+0xd2>
 8005340:	6821      	ldr	r1, [r4, #0]
 8005342:	3503      	adds	r5, #3
 8005344:	1a6d      	subs	r5, r5, r1
 8005346:	f025 0503 	bic.w	r5, r5, #3
 800534a:	3508      	adds	r5, #8
 800534c:	2d0c      	cmp	r5, #12
 800534e:	bf38      	it	cc
 8005350:	250c      	movcc	r5, #12
 8005352:	4638      	mov	r0, r7
 8005354:	4629      	mov	r1, r5
 8005356:	f7ff ffa5 	bl	80052a4 <sbrk_aligned>
 800535a:	3001      	adds	r0, #1
 800535c:	d02b      	beq.n	80053b6 <_malloc_r+0xd2>
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	442b      	add	r3, r5
 8005362:	6023      	str	r3, [r4, #0]
 8005364:	e00e      	b.n	8005384 <_malloc_r+0xa0>
 8005366:	6822      	ldr	r2, [r4, #0]
 8005368:	1b52      	subs	r2, r2, r5
 800536a:	d41e      	bmi.n	80053aa <_malloc_r+0xc6>
 800536c:	2a0b      	cmp	r2, #11
 800536e:	d916      	bls.n	800539e <_malloc_r+0xba>
 8005370:	1961      	adds	r1, r4, r5
 8005372:	42a3      	cmp	r3, r4
 8005374:	6025      	str	r5, [r4, #0]
 8005376:	bf18      	it	ne
 8005378:	6059      	strne	r1, [r3, #4]
 800537a:	6863      	ldr	r3, [r4, #4]
 800537c:	bf08      	it	eq
 800537e:	6031      	streq	r1, [r6, #0]
 8005380:	5162      	str	r2, [r4, r5]
 8005382:	604b      	str	r3, [r1, #4]
 8005384:	4638      	mov	r0, r7
 8005386:	f104 060b 	add.w	r6, r4, #11
 800538a:	f000 fe15 	bl	8005fb8 <__malloc_unlock>
 800538e:	f026 0607 	bic.w	r6, r6, #7
 8005392:	1d23      	adds	r3, r4, #4
 8005394:	1af2      	subs	r2, r6, r3
 8005396:	d0b6      	beq.n	8005306 <_malloc_r+0x22>
 8005398:	1b9b      	subs	r3, r3, r6
 800539a:	50a3      	str	r3, [r4, r2]
 800539c:	e7b3      	b.n	8005306 <_malloc_r+0x22>
 800539e:	6862      	ldr	r2, [r4, #4]
 80053a0:	42a3      	cmp	r3, r4
 80053a2:	bf0c      	ite	eq
 80053a4:	6032      	streq	r2, [r6, #0]
 80053a6:	605a      	strne	r2, [r3, #4]
 80053a8:	e7ec      	b.n	8005384 <_malloc_r+0xa0>
 80053aa:	4623      	mov	r3, r4
 80053ac:	6864      	ldr	r4, [r4, #4]
 80053ae:	e7b2      	b.n	8005316 <_malloc_r+0x32>
 80053b0:	4634      	mov	r4, r6
 80053b2:	6876      	ldr	r6, [r6, #4]
 80053b4:	e7b9      	b.n	800532a <_malloc_r+0x46>
 80053b6:	230c      	movs	r3, #12
 80053b8:	4638      	mov	r0, r7
 80053ba:	603b      	str	r3, [r7, #0]
 80053bc:	f000 fdfc 	bl	8005fb8 <__malloc_unlock>
 80053c0:	e7a1      	b.n	8005306 <_malloc_r+0x22>
 80053c2:	6025      	str	r5, [r4, #0]
 80053c4:	e7de      	b.n	8005384 <_malloc_r+0xa0>
 80053c6:	bf00      	nop
 80053c8:	2000046c 	.word	0x2000046c

080053cc <__sfputc_r>:
 80053cc:	6893      	ldr	r3, [r2, #8]
 80053ce:	b410      	push	{r4}
 80053d0:	3b01      	subs	r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	6093      	str	r3, [r2, #8]
 80053d6:	da07      	bge.n	80053e8 <__sfputc_r+0x1c>
 80053d8:	6994      	ldr	r4, [r2, #24]
 80053da:	42a3      	cmp	r3, r4
 80053dc:	db01      	blt.n	80053e2 <__sfputc_r+0x16>
 80053de:	290a      	cmp	r1, #10
 80053e0:	d102      	bne.n	80053e8 <__sfputc_r+0x1c>
 80053e2:	bc10      	pop	{r4}
 80053e4:	f000 baf0 	b.w	80059c8 <__swbuf_r>
 80053e8:	6813      	ldr	r3, [r2, #0]
 80053ea:	1c58      	adds	r0, r3, #1
 80053ec:	6010      	str	r0, [r2, #0]
 80053ee:	7019      	strb	r1, [r3, #0]
 80053f0:	4608      	mov	r0, r1
 80053f2:	bc10      	pop	{r4}
 80053f4:	4770      	bx	lr

080053f6 <__sfputs_r>:
 80053f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f8:	4606      	mov	r6, r0
 80053fa:	460f      	mov	r7, r1
 80053fc:	4614      	mov	r4, r2
 80053fe:	18d5      	adds	r5, r2, r3
 8005400:	42ac      	cmp	r4, r5
 8005402:	d101      	bne.n	8005408 <__sfputs_r+0x12>
 8005404:	2000      	movs	r0, #0
 8005406:	e007      	b.n	8005418 <__sfputs_r+0x22>
 8005408:	463a      	mov	r2, r7
 800540a:	4630      	mov	r0, r6
 800540c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005410:	f7ff ffdc 	bl	80053cc <__sfputc_r>
 8005414:	1c43      	adds	r3, r0, #1
 8005416:	d1f3      	bne.n	8005400 <__sfputs_r+0xa>
 8005418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800541c <_vfiprintf_r>:
 800541c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005420:	460d      	mov	r5, r1
 8005422:	4614      	mov	r4, r2
 8005424:	4698      	mov	r8, r3
 8005426:	4606      	mov	r6, r0
 8005428:	b09d      	sub	sp, #116	; 0x74
 800542a:	b118      	cbz	r0, 8005434 <_vfiprintf_r+0x18>
 800542c:	6983      	ldr	r3, [r0, #24]
 800542e:	b90b      	cbnz	r3, 8005434 <_vfiprintf_r+0x18>
 8005430:	f000 fca8 	bl	8005d84 <__sinit>
 8005434:	4b89      	ldr	r3, [pc, #548]	; (800565c <_vfiprintf_r+0x240>)
 8005436:	429d      	cmp	r5, r3
 8005438:	d11b      	bne.n	8005472 <_vfiprintf_r+0x56>
 800543a:	6875      	ldr	r5, [r6, #4]
 800543c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800543e:	07d9      	lsls	r1, r3, #31
 8005440:	d405      	bmi.n	800544e <_vfiprintf_r+0x32>
 8005442:	89ab      	ldrh	r3, [r5, #12]
 8005444:	059a      	lsls	r2, r3, #22
 8005446:	d402      	bmi.n	800544e <_vfiprintf_r+0x32>
 8005448:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800544a:	f000 fd39 	bl	8005ec0 <__retarget_lock_acquire_recursive>
 800544e:	89ab      	ldrh	r3, [r5, #12]
 8005450:	071b      	lsls	r3, r3, #28
 8005452:	d501      	bpl.n	8005458 <_vfiprintf_r+0x3c>
 8005454:	692b      	ldr	r3, [r5, #16]
 8005456:	b9eb      	cbnz	r3, 8005494 <_vfiprintf_r+0x78>
 8005458:	4629      	mov	r1, r5
 800545a:	4630      	mov	r0, r6
 800545c:	f000 fb06 	bl	8005a6c <__swsetup_r>
 8005460:	b1c0      	cbz	r0, 8005494 <_vfiprintf_r+0x78>
 8005462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005464:	07dc      	lsls	r4, r3, #31
 8005466:	d50e      	bpl.n	8005486 <_vfiprintf_r+0x6a>
 8005468:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800546c:	b01d      	add	sp, #116	; 0x74
 800546e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005472:	4b7b      	ldr	r3, [pc, #492]	; (8005660 <_vfiprintf_r+0x244>)
 8005474:	429d      	cmp	r5, r3
 8005476:	d101      	bne.n	800547c <_vfiprintf_r+0x60>
 8005478:	68b5      	ldr	r5, [r6, #8]
 800547a:	e7df      	b.n	800543c <_vfiprintf_r+0x20>
 800547c:	4b79      	ldr	r3, [pc, #484]	; (8005664 <_vfiprintf_r+0x248>)
 800547e:	429d      	cmp	r5, r3
 8005480:	bf08      	it	eq
 8005482:	68f5      	ldreq	r5, [r6, #12]
 8005484:	e7da      	b.n	800543c <_vfiprintf_r+0x20>
 8005486:	89ab      	ldrh	r3, [r5, #12]
 8005488:	0598      	lsls	r0, r3, #22
 800548a:	d4ed      	bmi.n	8005468 <_vfiprintf_r+0x4c>
 800548c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800548e:	f000 fd18 	bl	8005ec2 <__retarget_lock_release_recursive>
 8005492:	e7e9      	b.n	8005468 <_vfiprintf_r+0x4c>
 8005494:	2300      	movs	r3, #0
 8005496:	9309      	str	r3, [sp, #36]	; 0x24
 8005498:	2320      	movs	r3, #32
 800549a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800549e:	2330      	movs	r3, #48	; 0x30
 80054a0:	f04f 0901 	mov.w	r9, #1
 80054a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80054a8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005668 <_vfiprintf_r+0x24c>
 80054ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054b0:	4623      	mov	r3, r4
 80054b2:	469a      	mov	sl, r3
 80054b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054b8:	b10a      	cbz	r2, 80054be <_vfiprintf_r+0xa2>
 80054ba:	2a25      	cmp	r2, #37	; 0x25
 80054bc:	d1f9      	bne.n	80054b2 <_vfiprintf_r+0x96>
 80054be:	ebba 0b04 	subs.w	fp, sl, r4
 80054c2:	d00b      	beq.n	80054dc <_vfiprintf_r+0xc0>
 80054c4:	465b      	mov	r3, fp
 80054c6:	4622      	mov	r2, r4
 80054c8:	4629      	mov	r1, r5
 80054ca:	4630      	mov	r0, r6
 80054cc:	f7ff ff93 	bl	80053f6 <__sfputs_r>
 80054d0:	3001      	adds	r0, #1
 80054d2:	f000 80aa 	beq.w	800562a <_vfiprintf_r+0x20e>
 80054d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054d8:	445a      	add	r2, fp
 80054da:	9209      	str	r2, [sp, #36]	; 0x24
 80054dc:	f89a 3000 	ldrb.w	r3, [sl]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f000 80a2 	beq.w	800562a <_vfiprintf_r+0x20e>
 80054e6:	2300      	movs	r3, #0
 80054e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80054ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054f0:	f10a 0a01 	add.w	sl, sl, #1
 80054f4:	9304      	str	r3, [sp, #16]
 80054f6:	9307      	str	r3, [sp, #28]
 80054f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054fc:	931a      	str	r3, [sp, #104]	; 0x68
 80054fe:	4654      	mov	r4, sl
 8005500:	2205      	movs	r2, #5
 8005502:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005506:	4858      	ldr	r0, [pc, #352]	; (8005668 <_vfiprintf_r+0x24c>)
 8005508:	f000 fd42 	bl	8005f90 <memchr>
 800550c:	9a04      	ldr	r2, [sp, #16]
 800550e:	b9d8      	cbnz	r0, 8005548 <_vfiprintf_r+0x12c>
 8005510:	06d1      	lsls	r1, r2, #27
 8005512:	bf44      	itt	mi
 8005514:	2320      	movmi	r3, #32
 8005516:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800551a:	0713      	lsls	r3, r2, #28
 800551c:	bf44      	itt	mi
 800551e:	232b      	movmi	r3, #43	; 0x2b
 8005520:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005524:	f89a 3000 	ldrb.w	r3, [sl]
 8005528:	2b2a      	cmp	r3, #42	; 0x2a
 800552a:	d015      	beq.n	8005558 <_vfiprintf_r+0x13c>
 800552c:	4654      	mov	r4, sl
 800552e:	2000      	movs	r0, #0
 8005530:	f04f 0c0a 	mov.w	ip, #10
 8005534:	9a07      	ldr	r2, [sp, #28]
 8005536:	4621      	mov	r1, r4
 8005538:	f811 3b01 	ldrb.w	r3, [r1], #1
 800553c:	3b30      	subs	r3, #48	; 0x30
 800553e:	2b09      	cmp	r3, #9
 8005540:	d94e      	bls.n	80055e0 <_vfiprintf_r+0x1c4>
 8005542:	b1b0      	cbz	r0, 8005572 <_vfiprintf_r+0x156>
 8005544:	9207      	str	r2, [sp, #28]
 8005546:	e014      	b.n	8005572 <_vfiprintf_r+0x156>
 8005548:	eba0 0308 	sub.w	r3, r0, r8
 800554c:	fa09 f303 	lsl.w	r3, r9, r3
 8005550:	4313      	orrs	r3, r2
 8005552:	46a2      	mov	sl, r4
 8005554:	9304      	str	r3, [sp, #16]
 8005556:	e7d2      	b.n	80054fe <_vfiprintf_r+0xe2>
 8005558:	9b03      	ldr	r3, [sp, #12]
 800555a:	1d19      	adds	r1, r3, #4
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	9103      	str	r1, [sp, #12]
 8005560:	2b00      	cmp	r3, #0
 8005562:	bfbb      	ittet	lt
 8005564:	425b      	neglt	r3, r3
 8005566:	f042 0202 	orrlt.w	r2, r2, #2
 800556a:	9307      	strge	r3, [sp, #28]
 800556c:	9307      	strlt	r3, [sp, #28]
 800556e:	bfb8      	it	lt
 8005570:	9204      	strlt	r2, [sp, #16]
 8005572:	7823      	ldrb	r3, [r4, #0]
 8005574:	2b2e      	cmp	r3, #46	; 0x2e
 8005576:	d10c      	bne.n	8005592 <_vfiprintf_r+0x176>
 8005578:	7863      	ldrb	r3, [r4, #1]
 800557a:	2b2a      	cmp	r3, #42	; 0x2a
 800557c:	d135      	bne.n	80055ea <_vfiprintf_r+0x1ce>
 800557e:	9b03      	ldr	r3, [sp, #12]
 8005580:	3402      	adds	r4, #2
 8005582:	1d1a      	adds	r2, r3, #4
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	9203      	str	r2, [sp, #12]
 8005588:	2b00      	cmp	r3, #0
 800558a:	bfb8      	it	lt
 800558c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005590:	9305      	str	r3, [sp, #20]
 8005592:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800566c <_vfiprintf_r+0x250>
 8005596:	2203      	movs	r2, #3
 8005598:	4650      	mov	r0, sl
 800559a:	7821      	ldrb	r1, [r4, #0]
 800559c:	f000 fcf8 	bl	8005f90 <memchr>
 80055a0:	b140      	cbz	r0, 80055b4 <_vfiprintf_r+0x198>
 80055a2:	2340      	movs	r3, #64	; 0x40
 80055a4:	eba0 000a 	sub.w	r0, r0, sl
 80055a8:	fa03 f000 	lsl.w	r0, r3, r0
 80055ac:	9b04      	ldr	r3, [sp, #16]
 80055ae:	3401      	adds	r4, #1
 80055b0:	4303      	orrs	r3, r0
 80055b2:	9304      	str	r3, [sp, #16]
 80055b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055b8:	2206      	movs	r2, #6
 80055ba:	482d      	ldr	r0, [pc, #180]	; (8005670 <_vfiprintf_r+0x254>)
 80055bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80055c0:	f000 fce6 	bl	8005f90 <memchr>
 80055c4:	2800      	cmp	r0, #0
 80055c6:	d03f      	beq.n	8005648 <_vfiprintf_r+0x22c>
 80055c8:	4b2a      	ldr	r3, [pc, #168]	; (8005674 <_vfiprintf_r+0x258>)
 80055ca:	bb1b      	cbnz	r3, 8005614 <_vfiprintf_r+0x1f8>
 80055cc:	9b03      	ldr	r3, [sp, #12]
 80055ce:	3307      	adds	r3, #7
 80055d0:	f023 0307 	bic.w	r3, r3, #7
 80055d4:	3308      	adds	r3, #8
 80055d6:	9303      	str	r3, [sp, #12]
 80055d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055da:	443b      	add	r3, r7
 80055dc:	9309      	str	r3, [sp, #36]	; 0x24
 80055de:	e767      	b.n	80054b0 <_vfiprintf_r+0x94>
 80055e0:	460c      	mov	r4, r1
 80055e2:	2001      	movs	r0, #1
 80055e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80055e8:	e7a5      	b.n	8005536 <_vfiprintf_r+0x11a>
 80055ea:	2300      	movs	r3, #0
 80055ec:	f04f 0c0a 	mov.w	ip, #10
 80055f0:	4619      	mov	r1, r3
 80055f2:	3401      	adds	r4, #1
 80055f4:	9305      	str	r3, [sp, #20]
 80055f6:	4620      	mov	r0, r4
 80055f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055fc:	3a30      	subs	r2, #48	; 0x30
 80055fe:	2a09      	cmp	r2, #9
 8005600:	d903      	bls.n	800560a <_vfiprintf_r+0x1ee>
 8005602:	2b00      	cmp	r3, #0
 8005604:	d0c5      	beq.n	8005592 <_vfiprintf_r+0x176>
 8005606:	9105      	str	r1, [sp, #20]
 8005608:	e7c3      	b.n	8005592 <_vfiprintf_r+0x176>
 800560a:	4604      	mov	r4, r0
 800560c:	2301      	movs	r3, #1
 800560e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005612:	e7f0      	b.n	80055f6 <_vfiprintf_r+0x1da>
 8005614:	ab03      	add	r3, sp, #12
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	462a      	mov	r2, r5
 800561a:	4630      	mov	r0, r6
 800561c:	4b16      	ldr	r3, [pc, #88]	; (8005678 <_vfiprintf_r+0x25c>)
 800561e:	a904      	add	r1, sp, #16
 8005620:	f3af 8000 	nop.w
 8005624:	4607      	mov	r7, r0
 8005626:	1c78      	adds	r0, r7, #1
 8005628:	d1d6      	bne.n	80055d8 <_vfiprintf_r+0x1bc>
 800562a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800562c:	07d9      	lsls	r1, r3, #31
 800562e:	d405      	bmi.n	800563c <_vfiprintf_r+0x220>
 8005630:	89ab      	ldrh	r3, [r5, #12]
 8005632:	059a      	lsls	r2, r3, #22
 8005634:	d402      	bmi.n	800563c <_vfiprintf_r+0x220>
 8005636:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005638:	f000 fc43 	bl	8005ec2 <__retarget_lock_release_recursive>
 800563c:	89ab      	ldrh	r3, [r5, #12]
 800563e:	065b      	lsls	r3, r3, #25
 8005640:	f53f af12 	bmi.w	8005468 <_vfiprintf_r+0x4c>
 8005644:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005646:	e711      	b.n	800546c <_vfiprintf_r+0x50>
 8005648:	ab03      	add	r3, sp, #12
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	462a      	mov	r2, r5
 800564e:	4630      	mov	r0, r6
 8005650:	4b09      	ldr	r3, [pc, #36]	; (8005678 <_vfiprintf_r+0x25c>)
 8005652:	a904      	add	r1, sp, #16
 8005654:	f000 f882 	bl	800575c <_printf_i>
 8005658:	e7e4      	b.n	8005624 <_vfiprintf_r+0x208>
 800565a:	bf00      	nop
 800565c:	080062f8 	.word	0x080062f8
 8005660:	08006318 	.word	0x08006318
 8005664:	080062d8 	.word	0x080062d8
 8005668:	080062a2 	.word	0x080062a2
 800566c:	080062a8 	.word	0x080062a8
 8005670:	080062ac 	.word	0x080062ac
 8005674:	00000000 	.word	0x00000000
 8005678:	080053f7 	.word	0x080053f7

0800567c <_printf_common>:
 800567c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005680:	4616      	mov	r6, r2
 8005682:	4699      	mov	r9, r3
 8005684:	688a      	ldr	r2, [r1, #8]
 8005686:	690b      	ldr	r3, [r1, #16]
 8005688:	4607      	mov	r7, r0
 800568a:	4293      	cmp	r3, r2
 800568c:	bfb8      	it	lt
 800568e:	4613      	movlt	r3, r2
 8005690:	6033      	str	r3, [r6, #0]
 8005692:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005696:	460c      	mov	r4, r1
 8005698:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800569c:	b10a      	cbz	r2, 80056a2 <_printf_common+0x26>
 800569e:	3301      	adds	r3, #1
 80056a0:	6033      	str	r3, [r6, #0]
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	0699      	lsls	r1, r3, #26
 80056a6:	bf42      	ittt	mi
 80056a8:	6833      	ldrmi	r3, [r6, #0]
 80056aa:	3302      	addmi	r3, #2
 80056ac:	6033      	strmi	r3, [r6, #0]
 80056ae:	6825      	ldr	r5, [r4, #0]
 80056b0:	f015 0506 	ands.w	r5, r5, #6
 80056b4:	d106      	bne.n	80056c4 <_printf_common+0x48>
 80056b6:	f104 0a19 	add.w	sl, r4, #25
 80056ba:	68e3      	ldr	r3, [r4, #12]
 80056bc:	6832      	ldr	r2, [r6, #0]
 80056be:	1a9b      	subs	r3, r3, r2
 80056c0:	42ab      	cmp	r3, r5
 80056c2:	dc28      	bgt.n	8005716 <_printf_common+0x9a>
 80056c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056c8:	1e13      	subs	r3, r2, #0
 80056ca:	6822      	ldr	r2, [r4, #0]
 80056cc:	bf18      	it	ne
 80056ce:	2301      	movne	r3, #1
 80056d0:	0692      	lsls	r2, r2, #26
 80056d2:	d42d      	bmi.n	8005730 <_printf_common+0xb4>
 80056d4:	4649      	mov	r1, r9
 80056d6:	4638      	mov	r0, r7
 80056d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056dc:	47c0      	blx	r8
 80056de:	3001      	adds	r0, #1
 80056e0:	d020      	beq.n	8005724 <_printf_common+0xa8>
 80056e2:	6823      	ldr	r3, [r4, #0]
 80056e4:	68e5      	ldr	r5, [r4, #12]
 80056e6:	f003 0306 	and.w	r3, r3, #6
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	bf18      	it	ne
 80056ee:	2500      	movne	r5, #0
 80056f0:	6832      	ldr	r2, [r6, #0]
 80056f2:	f04f 0600 	mov.w	r6, #0
 80056f6:	68a3      	ldr	r3, [r4, #8]
 80056f8:	bf08      	it	eq
 80056fa:	1aad      	subeq	r5, r5, r2
 80056fc:	6922      	ldr	r2, [r4, #16]
 80056fe:	bf08      	it	eq
 8005700:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005704:	4293      	cmp	r3, r2
 8005706:	bfc4      	itt	gt
 8005708:	1a9b      	subgt	r3, r3, r2
 800570a:	18ed      	addgt	r5, r5, r3
 800570c:	341a      	adds	r4, #26
 800570e:	42b5      	cmp	r5, r6
 8005710:	d11a      	bne.n	8005748 <_printf_common+0xcc>
 8005712:	2000      	movs	r0, #0
 8005714:	e008      	b.n	8005728 <_printf_common+0xac>
 8005716:	2301      	movs	r3, #1
 8005718:	4652      	mov	r2, sl
 800571a:	4649      	mov	r1, r9
 800571c:	4638      	mov	r0, r7
 800571e:	47c0      	blx	r8
 8005720:	3001      	adds	r0, #1
 8005722:	d103      	bne.n	800572c <_printf_common+0xb0>
 8005724:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800572c:	3501      	adds	r5, #1
 800572e:	e7c4      	b.n	80056ba <_printf_common+0x3e>
 8005730:	2030      	movs	r0, #48	; 0x30
 8005732:	18e1      	adds	r1, r4, r3
 8005734:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005738:	1c5a      	adds	r2, r3, #1
 800573a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800573e:	4422      	add	r2, r4
 8005740:	3302      	adds	r3, #2
 8005742:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005746:	e7c5      	b.n	80056d4 <_printf_common+0x58>
 8005748:	2301      	movs	r3, #1
 800574a:	4622      	mov	r2, r4
 800574c:	4649      	mov	r1, r9
 800574e:	4638      	mov	r0, r7
 8005750:	47c0      	blx	r8
 8005752:	3001      	adds	r0, #1
 8005754:	d0e6      	beq.n	8005724 <_printf_common+0xa8>
 8005756:	3601      	adds	r6, #1
 8005758:	e7d9      	b.n	800570e <_printf_common+0x92>
	...

0800575c <_printf_i>:
 800575c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005760:	7e0f      	ldrb	r7, [r1, #24]
 8005762:	4691      	mov	r9, r2
 8005764:	2f78      	cmp	r7, #120	; 0x78
 8005766:	4680      	mov	r8, r0
 8005768:	460c      	mov	r4, r1
 800576a:	469a      	mov	sl, r3
 800576c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800576e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005772:	d807      	bhi.n	8005784 <_printf_i+0x28>
 8005774:	2f62      	cmp	r7, #98	; 0x62
 8005776:	d80a      	bhi.n	800578e <_printf_i+0x32>
 8005778:	2f00      	cmp	r7, #0
 800577a:	f000 80d9 	beq.w	8005930 <_printf_i+0x1d4>
 800577e:	2f58      	cmp	r7, #88	; 0x58
 8005780:	f000 80a4 	beq.w	80058cc <_printf_i+0x170>
 8005784:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005788:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800578c:	e03a      	b.n	8005804 <_printf_i+0xa8>
 800578e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005792:	2b15      	cmp	r3, #21
 8005794:	d8f6      	bhi.n	8005784 <_printf_i+0x28>
 8005796:	a101      	add	r1, pc, #4	; (adr r1, 800579c <_printf_i+0x40>)
 8005798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800579c:	080057f5 	.word	0x080057f5
 80057a0:	08005809 	.word	0x08005809
 80057a4:	08005785 	.word	0x08005785
 80057a8:	08005785 	.word	0x08005785
 80057ac:	08005785 	.word	0x08005785
 80057b0:	08005785 	.word	0x08005785
 80057b4:	08005809 	.word	0x08005809
 80057b8:	08005785 	.word	0x08005785
 80057bc:	08005785 	.word	0x08005785
 80057c0:	08005785 	.word	0x08005785
 80057c4:	08005785 	.word	0x08005785
 80057c8:	08005917 	.word	0x08005917
 80057cc:	08005839 	.word	0x08005839
 80057d0:	080058f9 	.word	0x080058f9
 80057d4:	08005785 	.word	0x08005785
 80057d8:	08005785 	.word	0x08005785
 80057dc:	08005939 	.word	0x08005939
 80057e0:	08005785 	.word	0x08005785
 80057e4:	08005839 	.word	0x08005839
 80057e8:	08005785 	.word	0x08005785
 80057ec:	08005785 	.word	0x08005785
 80057f0:	08005901 	.word	0x08005901
 80057f4:	682b      	ldr	r3, [r5, #0]
 80057f6:	1d1a      	adds	r2, r3, #4
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	602a      	str	r2, [r5, #0]
 80057fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005800:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005804:	2301      	movs	r3, #1
 8005806:	e0a4      	b.n	8005952 <_printf_i+0x1f6>
 8005808:	6820      	ldr	r0, [r4, #0]
 800580a:	6829      	ldr	r1, [r5, #0]
 800580c:	0606      	lsls	r6, r0, #24
 800580e:	f101 0304 	add.w	r3, r1, #4
 8005812:	d50a      	bpl.n	800582a <_printf_i+0xce>
 8005814:	680e      	ldr	r6, [r1, #0]
 8005816:	602b      	str	r3, [r5, #0]
 8005818:	2e00      	cmp	r6, #0
 800581a:	da03      	bge.n	8005824 <_printf_i+0xc8>
 800581c:	232d      	movs	r3, #45	; 0x2d
 800581e:	4276      	negs	r6, r6
 8005820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005824:	230a      	movs	r3, #10
 8005826:	485e      	ldr	r0, [pc, #376]	; (80059a0 <_printf_i+0x244>)
 8005828:	e019      	b.n	800585e <_printf_i+0x102>
 800582a:	680e      	ldr	r6, [r1, #0]
 800582c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005830:	602b      	str	r3, [r5, #0]
 8005832:	bf18      	it	ne
 8005834:	b236      	sxthne	r6, r6
 8005836:	e7ef      	b.n	8005818 <_printf_i+0xbc>
 8005838:	682b      	ldr	r3, [r5, #0]
 800583a:	6820      	ldr	r0, [r4, #0]
 800583c:	1d19      	adds	r1, r3, #4
 800583e:	6029      	str	r1, [r5, #0]
 8005840:	0601      	lsls	r1, r0, #24
 8005842:	d501      	bpl.n	8005848 <_printf_i+0xec>
 8005844:	681e      	ldr	r6, [r3, #0]
 8005846:	e002      	b.n	800584e <_printf_i+0xf2>
 8005848:	0646      	lsls	r6, r0, #25
 800584a:	d5fb      	bpl.n	8005844 <_printf_i+0xe8>
 800584c:	881e      	ldrh	r6, [r3, #0]
 800584e:	2f6f      	cmp	r7, #111	; 0x6f
 8005850:	bf0c      	ite	eq
 8005852:	2308      	moveq	r3, #8
 8005854:	230a      	movne	r3, #10
 8005856:	4852      	ldr	r0, [pc, #328]	; (80059a0 <_printf_i+0x244>)
 8005858:	2100      	movs	r1, #0
 800585a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800585e:	6865      	ldr	r5, [r4, #4]
 8005860:	2d00      	cmp	r5, #0
 8005862:	bfa8      	it	ge
 8005864:	6821      	ldrge	r1, [r4, #0]
 8005866:	60a5      	str	r5, [r4, #8]
 8005868:	bfa4      	itt	ge
 800586a:	f021 0104 	bicge.w	r1, r1, #4
 800586e:	6021      	strge	r1, [r4, #0]
 8005870:	b90e      	cbnz	r6, 8005876 <_printf_i+0x11a>
 8005872:	2d00      	cmp	r5, #0
 8005874:	d04d      	beq.n	8005912 <_printf_i+0x1b6>
 8005876:	4615      	mov	r5, r2
 8005878:	fbb6 f1f3 	udiv	r1, r6, r3
 800587c:	fb03 6711 	mls	r7, r3, r1, r6
 8005880:	5dc7      	ldrb	r7, [r0, r7]
 8005882:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005886:	4637      	mov	r7, r6
 8005888:	42bb      	cmp	r3, r7
 800588a:	460e      	mov	r6, r1
 800588c:	d9f4      	bls.n	8005878 <_printf_i+0x11c>
 800588e:	2b08      	cmp	r3, #8
 8005890:	d10b      	bne.n	80058aa <_printf_i+0x14e>
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	07de      	lsls	r6, r3, #31
 8005896:	d508      	bpl.n	80058aa <_printf_i+0x14e>
 8005898:	6923      	ldr	r3, [r4, #16]
 800589a:	6861      	ldr	r1, [r4, #4]
 800589c:	4299      	cmp	r1, r3
 800589e:	bfde      	ittt	le
 80058a0:	2330      	movle	r3, #48	; 0x30
 80058a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058a6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80058aa:	1b52      	subs	r2, r2, r5
 80058ac:	6122      	str	r2, [r4, #16]
 80058ae:	464b      	mov	r3, r9
 80058b0:	4621      	mov	r1, r4
 80058b2:	4640      	mov	r0, r8
 80058b4:	f8cd a000 	str.w	sl, [sp]
 80058b8:	aa03      	add	r2, sp, #12
 80058ba:	f7ff fedf 	bl	800567c <_printf_common>
 80058be:	3001      	adds	r0, #1
 80058c0:	d14c      	bne.n	800595c <_printf_i+0x200>
 80058c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058c6:	b004      	add	sp, #16
 80058c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058cc:	4834      	ldr	r0, [pc, #208]	; (80059a0 <_printf_i+0x244>)
 80058ce:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058d2:	6829      	ldr	r1, [r5, #0]
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	f851 6b04 	ldr.w	r6, [r1], #4
 80058da:	6029      	str	r1, [r5, #0]
 80058dc:	061d      	lsls	r5, r3, #24
 80058de:	d514      	bpl.n	800590a <_printf_i+0x1ae>
 80058e0:	07df      	lsls	r7, r3, #31
 80058e2:	bf44      	itt	mi
 80058e4:	f043 0320 	orrmi.w	r3, r3, #32
 80058e8:	6023      	strmi	r3, [r4, #0]
 80058ea:	b91e      	cbnz	r6, 80058f4 <_printf_i+0x198>
 80058ec:	6823      	ldr	r3, [r4, #0]
 80058ee:	f023 0320 	bic.w	r3, r3, #32
 80058f2:	6023      	str	r3, [r4, #0]
 80058f4:	2310      	movs	r3, #16
 80058f6:	e7af      	b.n	8005858 <_printf_i+0xfc>
 80058f8:	6823      	ldr	r3, [r4, #0]
 80058fa:	f043 0320 	orr.w	r3, r3, #32
 80058fe:	6023      	str	r3, [r4, #0]
 8005900:	2378      	movs	r3, #120	; 0x78
 8005902:	4828      	ldr	r0, [pc, #160]	; (80059a4 <_printf_i+0x248>)
 8005904:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005908:	e7e3      	b.n	80058d2 <_printf_i+0x176>
 800590a:	0659      	lsls	r1, r3, #25
 800590c:	bf48      	it	mi
 800590e:	b2b6      	uxthmi	r6, r6
 8005910:	e7e6      	b.n	80058e0 <_printf_i+0x184>
 8005912:	4615      	mov	r5, r2
 8005914:	e7bb      	b.n	800588e <_printf_i+0x132>
 8005916:	682b      	ldr	r3, [r5, #0]
 8005918:	6826      	ldr	r6, [r4, #0]
 800591a:	1d18      	adds	r0, r3, #4
 800591c:	6961      	ldr	r1, [r4, #20]
 800591e:	6028      	str	r0, [r5, #0]
 8005920:	0635      	lsls	r5, r6, #24
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	d501      	bpl.n	800592a <_printf_i+0x1ce>
 8005926:	6019      	str	r1, [r3, #0]
 8005928:	e002      	b.n	8005930 <_printf_i+0x1d4>
 800592a:	0670      	lsls	r0, r6, #25
 800592c:	d5fb      	bpl.n	8005926 <_printf_i+0x1ca>
 800592e:	8019      	strh	r1, [r3, #0]
 8005930:	2300      	movs	r3, #0
 8005932:	4615      	mov	r5, r2
 8005934:	6123      	str	r3, [r4, #16]
 8005936:	e7ba      	b.n	80058ae <_printf_i+0x152>
 8005938:	682b      	ldr	r3, [r5, #0]
 800593a:	2100      	movs	r1, #0
 800593c:	1d1a      	adds	r2, r3, #4
 800593e:	602a      	str	r2, [r5, #0]
 8005940:	681d      	ldr	r5, [r3, #0]
 8005942:	6862      	ldr	r2, [r4, #4]
 8005944:	4628      	mov	r0, r5
 8005946:	f000 fb23 	bl	8005f90 <memchr>
 800594a:	b108      	cbz	r0, 8005950 <_printf_i+0x1f4>
 800594c:	1b40      	subs	r0, r0, r5
 800594e:	6060      	str	r0, [r4, #4]
 8005950:	6863      	ldr	r3, [r4, #4]
 8005952:	6123      	str	r3, [r4, #16]
 8005954:	2300      	movs	r3, #0
 8005956:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800595a:	e7a8      	b.n	80058ae <_printf_i+0x152>
 800595c:	462a      	mov	r2, r5
 800595e:	4649      	mov	r1, r9
 8005960:	4640      	mov	r0, r8
 8005962:	6923      	ldr	r3, [r4, #16]
 8005964:	47d0      	blx	sl
 8005966:	3001      	adds	r0, #1
 8005968:	d0ab      	beq.n	80058c2 <_printf_i+0x166>
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	079b      	lsls	r3, r3, #30
 800596e:	d413      	bmi.n	8005998 <_printf_i+0x23c>
 8005970:	68e0      	ldr	r0, [r4, #12]
 8005972:	9b03      	ldr	r3, [sp, #12]
 8005974:	4298      	cmp	r0, r3
 8005976:	bfb8      	it	lt
 8005978:	4618      	movlt	r0, r3
 800597a:	e7a4      	b.n	80058c6 <_printf_i+0x16a>
 800597c:	2301      	movs	r3, #1
 800597e:	4632      	mov	r2, r6
 8005980:	4649      	mov	r1, r9
 8005982:	4640      	mov	r0, r8
 8005984:	47d0      	blx	sl
 8005986:	3001      	adds	r0, #1
 8005988:	d09b      	beq.n	80058c2 <_printf_i+0x166>
 800598a:	3501      	adds	r5, #1
 800598c:	68e3      	ldr	r3, [r4, #12]
 800598e:	9903      	ldr	r1, [sp, #12]
 8005990:	1a5b      	subs	r3, r3, r1
 8005992:	42ab      	cmp	r3, r5
 8005994:	dcf2      	bgt.n	800597c <_printf_i+0x220>
 8005996:	e7eb      	b.n	8005970 <_printf_i+0x214>
 8005998:	2500      	movs	r5, #0
 800599a:	f104 0619 	add.w	r6, r4, #25
 800599e:	e7f5      	b.n	800598c <_printf_i+0x230>
 80059a0:	080062b3 	.word	0x080062b3
 80059a4:	080062c4 	.word	0x080062c4

080059a8 <_sbrk_r>:
 80059a8:	b538      	push	{r3, r4, r5, lr}
 80059aa:	2300      	movs	r3, #0
 80059ac:	4d05      	ldr	r5, [pc, #20]	; (80059c4 <_sbrk_r+0x1c>)
 80059ae:	4604      	mov	r4, r0
 80059b0:	4608      	mov	r0, r1
 80059b2:	602b      	str	r3, [r5, #0]
 80059b4:	f7fc fdbc 	bl	8002530 <_sbrk>
 80059b8:	1c43      	adds	r3, r0, #1
 80059ba:	d102      	bne.n	80059c2 <_sbrk_r+0x1a>
 80059bc:	682b      	ldr	r3, [r5, #0]
 80059be:	b103      	cbz	r3, 80059c2 <_sbrk_r+0x1a>
 80059c0:	6023      	str	r3, [r4, #0]
 80059c2:	bd38      	pop	{r3, r4, r5, pc}
 80059c4:	20000478 	.word	0x20000478

080059c8 <__swbuf_r>:
 80059c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ca:	460e      	mov	r6, r1
 80059cc:	4614      	mov	r4, r2
 80059ce:	4605      	mov	r5, r0
 80059d0:	b118      	cbz	r0, 80059da <__swbuf_r+0x12>
 80059d2:	6983      	ldr	r3, [r0, #24]
 80059d4:	b90b      	cbnz	r3, 80059da <__swbuf_r+0x12>
 80059d6:	f000 f9d5 	bl	8005d84 <__sinit>
 80059da:	4b21      	ldr	r3, [pc, #132]	; (8005a60 <__swbuf_r+0x98>)
 80059dc:	429c      	cmp	r4, r3
 80059de:	d12b      	bne.n	8005a38 <__swbuf_r+0x70>
 80059e0:	686c      	ldr	r4, [r5, #4]
 80059e2:	69a3      	ldr	r3, [r4, #24]
 80059e4:	60a3      	str	r3, [r4, #8]
 80059e6:	89a3      	ldrh	r3, [r4, #12]
 80059e8:	071a      	lsls	r2, r3, #28
 80059ea:	d52f      	bpl.n	8005a4c <__swbuf_r+0x84>
 80059ec:	6923      	ldr	r3, [r4, #16]
 80059ee:	b36b      	cbz	r3, 8005a4c <__swbuf_r+0x84>
 80059f0:	6923      	ldr	r3, [r4, #16]
 80059f2:	6820      	ldr	r0, [r4, #0]
 80059f4:	b2f6      	uxtb	r6, r6
 80059f6:	1ac0      	subs	r0, r0, r3
 80059f8:	6963      	ldr	r3, [r4, #20]
 80059fa:	4637      	mov	r7, r6
 80059fc:	4283      	cmp	r3, r0
 80059fe:	dc04      	bgt.n	8005a0a <__swbuf_r+0x42>
 8005a00:	4621      	mov	r1, r4
 8005a02:	4628      	mov	r0, r5
 8005a04:	f000 f92a 	bl	8005c5c <_fflush_r>
 8005a08:	bb30      	cbnz	r0, 8005a58 <__swbuf_r+0x90>
 8005a0a:	68a3      	ldr	r3, [r4, #8]
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	60a3      	str	r3, [r4, #8]
 8005a12:	6823      	ldr	r3, [r4, #0]
 8005a14:	1c5a      	adds	r2, r3, #1
 8005a16:	6022      	str	r2, [r4, #0]
 8005a18:	701e      	strb	r6, [r3, #0]
 8005a1a:	6963      	ldr	r3, [r4, #20]
 8005a1c:	4283      	cmp	r3, r0
 8005a1e:	d004      	beq.n	8005a2a <__swbuf_r+0x62>
 8005a20:	89a3      	ldrh	r3, [r4, #12]
 8005a22:	07db      	lsls	r3, r3, #31
 8005a24:	d506      	bpl.n	8005a34 <__swbuf_r+0x6c>
 8005a26:	2e0a      	cmp	r6, #10
 8005a28:	d104      	bne.n	8005a34 <__swbuf_r+0x6c>
 8005a2a:	4621      	mov	r1, r4
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	f000 f915 	bl	8005c5c <_fflush_r>
 8005a32:	b988      	cbnz	r0, 8005a58 <__swbuf_r+0x90>
 8005a34:	4638      	mov	r0, r7
 8005a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a38:	4b0a      	ldr	r3, [pc, #40]	; (8005a64 <__swbuf_r+0x9c>)
 8005a3a:	429c      	cmp	r4, r3
 8005a3c:	d101      	bne.n	8005a42 <__swbuf_r+0x7a>
 8005a3e:	68ac      	ldr	r4, [r5, #8]
 8005a40:	e7cf      	b.n	80059e2 <__swbuf_r+0x1a>
 8005a42:	4b09      	ldr	r3, [pc, #36]	; (8005a68 <__swbuf_r+0xa0>)
 8005a44:	429c      	cmp	r4, r3
 8005a46:	bf08      	it	eq
 8005a48:	68ec      	ldreq	r4, [r5, #12]
 8005a4a:	e7ca      	b.n	80059e2 <__swbuf_r+0x1a>
 8005a4c:	4621      	mov	r1, r4
 8005a4e:	4628      	mov	r0, r5
 8005a50:	f000 f80c 	bl	8005a6c <__swsetup_r>
 8005a54:	2800      	cmp	r0, #0
 8005a56:	d0cb      	beq.n	80059f0 <__swbuf_r+0x28>
 8005a58:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005a5c:	e7ea      	b.n	8005a34 <__swbuf_r+0x6c>
 8005a5e:	bf00      	nop
 8005a60:	080062f8 	.word	0x080062f8
 8005a64:	08006318 	.word	0x08006318
 8005a68:	080062d8 	.word	0x080062d8

08005a6c <__swsetup_r>:
 8005a6c:	4b32      	ldr	r3, [pc, #200]	; (8005b38 <__swsetup_r+0xcc>)
 8005a6e:	b570      	push	{r4, r5, r6, lr}
 8005a70:	681d      	ldr	r5, [r3, #0]
 8005a72:	4606      	mov	r6, r0
 8005a74:	460c      	mov	r4, r1
 8005a76:	b125      	cbz	r5, 8005a82 <__swsetup_r+0x16>
 8005a78:	69ab      	ldr	r3, [r5, #24]
 8005a7a:	b913      	cbnz	r3, 8005a82 <__swsetup_r+0x16>
 8005a7c:	4628      	mov	r0, r5
 8005a7e:	f000 f981 	bl	8005d84 <__sinit>
 8005a82:	4b2e      	ldr	r3, [pc, #184]	; (8005b3c <__swsetup_r+0xd0>)
 8005a84:	429c      	cmp	r4, r3
 8005a86:	d10f      	bne.n	8005aa8 <__swsetup_r+0x3c>
 8005a88:	686c      	ldr	r4, [r5, #4]
 8005a8a:	89a3      	ldrh	r3, [r4, #12]
 8005a8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a90:	0719      	lsls	r1, r3, #28
 8005a92:	d42c      	bmi.n	8005aee <__swsetup_r+0x82>
 8005a94:	06dd      	lsls	r5, r3, #27
 8005a96:	d411      	bmi.n	8005abc <__swsetup_r+0x50>
 8005a98:	2309      	movs	r3, #9
 8005a9a:	6033      	str	r3, [r6, #0]
 8005a9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005aa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005aa4:	81a3      	strh	r3, [r4, #12]
 8005aa6:	e03e      	b.n	8005b26 <__swsetup_r+0xba>
 8005aa8:	4b25      	ldr	r3, [pc, #148]	; (8005b40 <__swsetup_r+0xd4>)
 8005aaa:	429c      	cmp	r4, r3
 8005aac:	d101      	bne.n	8005ab2 <__swsetup_r+0x46>
 8005aae:	68ac      	ldr	r4, [r5, #8]
 8005ab0:	e7eb      	b.n	8005a8a <__swsetup_r+0x1e>
 8005ab2:	4b24      	ldr	r3, [pc, #144]	; (8005b44 <__swsetup_r+0xd8>)
 8005ab4:	429c      	cmp	r4, r3
 8005ab6:	bf08      	it	eq
 8005ab8:	68ec      	ldreq	r4, [r5, #12]
 8005aba:	e7e6      	b.n	8005a8a <__swsetup_r+0x1e>
 8005abc:	0758      	lsls	r0, r3, #29
 8005abe:	d512      	bpl.n	8005ae6 <__swsetup_r+0x7a>
 8005ac0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ac2:	b141      	cbz	r1, 8005ad6 <__swsetup_r+0x6a>
 8005ac4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ac8:	4299      	cmp	r1, r3
 8005aca:	d002      	beq.n	8005ad2 <__swsetup_r+0x66>
 8005acc:	4630      	mov	r0, r6
 8005ace:	f7ff fba1 	bl	8005214 <_free_r>
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	6363      	str	r3, [r4, #52]	; 0x34
 8005ad6:	89a3      	ldrh	r3, [r4, #12]
 8005ad8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005adc:	81a3      	strh	r3, [r4, #12]
 8005ade:	2300      	movs	r3, #0
 8005ae0:	6063      	str	r3, [r4, #4]
 8005ae2:	6923      	ldr	r3, [r4, #16]
 8005ae4:	6023      	str	r3, [r4, #0]
 8005ae6:	89a3      	ldrh	r3, [r4, #12]
 8005ae8:	f043 0308 	orr.w	r3, r3, #8
 8005aec:	81a3      	strh	r3, [r4, #12]
 8005aee:	6923      	ldr	r3, [r4, #16]
 8005af0:	b94b      	cbnz	r3, 8005b06 <__swsetup_r+0x9a>
 8005af2:	89a3      	ldrh	r3, [r4, #12]
 8005af4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005af8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005afc:	d003      	beq.n	8005b06 <__swsetup_r+0x9a>
 8005afe:	4621      	mov	r1, r4
 8005b00:	4630      	mov	r0, r6
 8005b02:	f000 fa05 	bl	8005f10 <__smakebuf_r>
 8005b06:	89a0      	ldrh	r0, [r4, #12]
 8005b08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b0c:	f010 0301 	ands.w	r3, r0, #1
 8005b10:	d00a      	beq.n	8005b28 <__swsetup_r+0xbc>
 8005b12:	2300      	movs	r3, #0
 8005b14:	60a3      	str	r3, [r4, #8]
 8005b16:	6963      	ldr	r3, [r4, #20]
 8005b18:	425b      	negs	r3, r3
 8005b1a:	61a3      	str	r3, [r4, #24]
 8005b1c:	6923      	ldr	r3, [r4, #16]
 8005b1e:	b943      	cbnz	r3, 8005b32 <__swsetup_r+0xc6>
 8005b20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b24:	d1ba      	bne.n	8005a9c <__swsetup_r+0x30>
 8005b26:	bd70      	pop	{r4, r5, r6, pc}
 8005b28:	0781      	lsls	r1, r0, #30
 8005b2a:	bf58      	it	pl
 8005b2c:	6963      	ldrpl	r3, [r4, #20]
 8005b2e:	60a3      	str	r3, [r4, #8]
 8005b30:	e7f4      	b.n	8005b1c <__swsetup_r+0xb0>
 8005b32:	2000      	movs	r0, #0
 8005b34:	e7f7      	b.n	8005b26 <__swsetup_r+0xba>
 8005b36:	bf00      	nop
 8005b38:	20000060 	.word	0x20000060
 8005b3c:	080062f8 	.word	0x080062f8
 8005b40:	08006318 	.word	0x08006318
 8005b44:	080062d8 	.word	0x080062d8

08005b48 <abort>:
 8005b48:	2006      	movs	r0, #6
 8005b4a:	b508      	push	{r3, lr}
 8005b4c:	f000 fa62 	bl	8006014 <raise>
 8005b50:	2001      	movs	r0, #1
 8005b52:	f7fc fc7a 	bl	800244a <_exit>
	...

08005b58 <__sflush_r>:
 8005b58:	898a      	ldrh	r2, [r1, #12]
 8005b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5c:	4605      	mov	r5, r0
 8005b5e:	0710      	lsls	r0, r2, #28
 8005b60:	460c      	mov	r4, r1
 8005b62:	d457      	bmi.n	8005c14 <__sflush_r+0xbc>
 8005b64:	684b      	ldr	r3, [r1, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	dc04      	bgt.n	8005b74 <__sflush_r+0x1c>
 8005b6a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	dc01      	bgt.n	8005b74 <__sflush_r+0x1c>
 8005b70:	2000      	movs	r0, #0
 8005b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b76:	2e00      	cmp	r6, #0
 8005b78:	d0fa      	beq.n	8005b70 <__sflush_r+0x18>
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005b80:	682f      	ldr	r7, [r5, #0]
 8005b82:	602b      	str	r3, [r5, #0]
 8005b84:	d032      	beq.n	8005bec <__sflush_r+0x94>
 8005b86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b88:	89a3      	ldrh	r3, [r4, #12]
 8005b8a:	075a      	lsls	r2, r3, #29
 8005b8c:	d505      	bpl.n	8005b9a <__sflush_r+0x42>
 8005b8e:	6863      	ldr	r3, [r4, #4]
 8005b90:	1ac0      	subs	r0, r0, r3
 8005b92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b94:	b10b      	cbz	r3, 8005b9a <__sflush_r+0x42>
 8005b96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b98:	1ac0      	subs	r0, r0, r3
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	6a21      	ldr	r1, [r4, #32]
 8005ba4:	47b0      	blx	r6
 8005ba6:	1c43      	adds	r3, r0, #1
 8005ba8:	89a3      	ldrh	r3, [r4, #12]
 8005baa:	d106      	bne.n	8005bba <__sflush_r+0x62>
 8005bac:	6829      	ldr	r1, [r5, #0]
 8005bae:	291d      	cmp	r1, #29
 8005bb0:	d82c      	bhi.n	8005c0c <__sflush_r+0xb4>
 8005bb2:	4a29      	ldr	r2, [pc, #164]	; (8005c58 <__sflush_r+0x100>)
 8005bb4:	40ca      	lsrs	r2, r1
 8005bb6:	07d6      	lsls	r6, r2, #31
 8005bb8:	d528      	bpl.n	8005c0c <__sflush_r+0xb4>
 8005bba:	2200      	movs	r2, #0
 8005bbc:	6062      	str	r2, [r4, #4]
 8005bbe:	6922      	ldr	r2, [r4, #16]
 8005bc0:	04d9      	lsls	r1, r3, #19
 8005bc2:	6022      	str	r2, [r4, #0]
 8005bc4:	d504      	bpl.n	8005bd0 <__sflush_r+0x78>
 8005bc6:	1c42      	adds	r2, r0, #1
 8005bc8:	d101      	bne.n	8005bce <__sflush_r+0x76>
 8005bca:	682b      	ldr	r3, [r5, #0]
 8005bcc:	b903      	cbnz	r3, 8005bd0 <__sflush_r+0x78>
 8005bce:	6560      	str	r0, [r4, #84]	; 0x54
 8005bd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bd2:	602f      	str	r7, [r5, #0]
 8005bd4:	2900      	cmp	r1, #0
 8005bd6:	d0cb      	beq.n	8005b70 <__sflush_r+0x18>
 8005bd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bdc:	4299      	cmp	r1, r3
 8005bde:	d002      	beq.n	8005be6 <__sflush_r+0x8e>
 8005be0:	4628      	mov	r0, r5
 8005be2:	f7ff fb17 	bl	8005214 <_free_r>
 8005be6:	2000      	movs	r0, #0
 8005be8:	6360      	str	r0, [r4, #52]	; 0x34
 8005bea:	e7c2      	b.n	8005b72 <__sflush_r+0x1a>
 8005bec:	6a21      	ldr	r1, [r4, #32]
 8005bee:	2301      	movs	r3, #1
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	47b0      	blx	r6
 8005bf4:	1c41      	adds	r1, r0, #1
 8005bf6:	d1c7      	bne.n	8005b88 <__sflush_r+0x30>
 8005bf8:	682b      	ldr	r3, [r5, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d0c4      	beq.n	8005b88 <__sflush_r+0x30>
 8005bfe:	2b1d      	cmp	r3, #29
 8005c00:	d001      	beq.n	8005c06 <__sflush_r+0xae>
 8005c02:	2b16      	cmp	r3, #22
 8005c04:	d101      	bne.n	8005c0a <__sflush_r+0xb2>
 8005c06:	602f      	str	r7, [r5, #0]
 8005c08:	e7b2      	b.n	8005b70 <__sflush_r+0x18>
 8005c0a:	89a3      	ldrh	r3, [r4, #12]
 8005c0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c10:	81a3      	strh	r3, [r4, #12]
 8005c12:	e7ae      	b.n	8005b72 <__sflush_r+0x1a>
 8005c14:	690f      	ldr	r7, [r1, #16]
 8005c16:	2f00      	cmp	r7, #0
 8005c18:	d0aa      	beq.n	8005b70 <__sflush_r+0x18>
 8005c1a:	0793      	lsls	r3, r2, #30
 8005c1c:	bf18      	it	ne
 8005c1e:	2300      	movne	r3, #0
 8005c20:	680e      	ldr	r6, [r1, #0]
 8005c22:	bf08      	it	eq
 8005c24:	694b      	ldreq	r3, [r1, #20]
 8005c26:	1bf6      	subs	r6, r6, r7
 8005c28:	600f      	str	r7, [r1, #0]
 8005c2a:	608b      	str	r3, [r1, #8]
 8005c2c:	2e00      	cmp	r6, #0
 8005c2e:	dd9f      	ble.n	8005b70 <__sflush_r+0x18>
 8005c30:	4633      	mov	r3, r6
 8005c32:	463a      	mov	r2, r7
 8005c34:	4628      	mov	r0, r5
 8005c36:	6a21      	ldr	r1, [r4, #32]
 8005c38:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005c3c:	47e0      	blx	ip
 8005c3e:	2800      	cmp	r0, #0
 8005c40:	dc06      	bgt.n	8005c50 <__sflush_r+0xf8>
 8005c42:	89a3      	ldrh	r3, [r4, #12]
 8005c44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c4c:	81a3      	strh	r3, [r4, #12]
 8005c4e:	e790      	b.n	8005b72 <__sflush_r+0x1a>
 8005c50:	4407      	add	r7, r0
 8005c52:	1a36      	subs	r6, r6, r0
 8005c54:	e7ea      	b.n	8005c2c <__sflush_r+0xd4>
 8005c56:	bf00      	nop
 8005c58:	20400001 	.word	0x20400001

08005c5c <_fflush_r>:
 8005c5c:	b538      	push	{r3, r4, r5, lr}
 8005c5e:	690b      	ldr	r3, [r1, #16]
 8005c60:	4605      	mov	r5, r0
 8005c62:	460c      	mov	r4, r1
 8005c64:	b913      	cbnz	r3, 8005c6c <_fflush_r+0x10>
 8005c66:	2500      	movs	r5, #0
 8005c68:	4628      	mov	r0, r5
 8005c6a:	bd38      	pop	{r3, r4, r5, pc}
 8005c6c:	b118      	cbz	r0, 8005c76 <_fflush_r+0x1a>
 8005c6e:	6983      	ldr	r3, [r0, #24]
 8005c70:	b90b      	cbnz	r3, 8005c76 <_fflush_r+0x1a>
 8005c72:	f000 f887 	bl	8005d84 <__sinit>
 8005c76:	4b14      	ldr	r3, [pc, #80]	; (8005cc8 <_fflush_r+0x6c>)
 8005c78:	429c      	cmp	r4, r3
 8005c7a:	d11b      	bne.n	8005cb4 <_fflush_r+0x58>
 8005c7c:	686c      	ldr	r4, [r5, #4]
 8005c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d0ef      	beq.n	8005c66 <_fflush_r+0xa>
 8005c86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c88:	07d0      	lsls	r0, r2, #31
 8005c8a:	d404      	bmi.n	8005c96 <_fflush_r+0x3a>
 8005c8c:	0599      	lsls	r1, r3, #22
 8005c8e:	d402      	bmi.n	8005c96 <_fflush_r+0x3a>
 8005c90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c92:	f000 f915 	bl	8005ec0 <__retarget_lock_acquire_recursive>
 8005c96:	4628      	mov	r0, r5
 8005c98:	4621      	mov	r1, r4
 8005c9a:	f7ff ff5d 	bl	8005b58 <__sflush_r>
 8005c9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ca0:	4605      	mov	r5, r0
 8005ca2:	07da      	lsls	r2, r3, #31
 8005ca4:	d4e0      	bmi.n	8005c68 <_fflush_r+0xc>
 8005ca6:	89a3      	ldrh	r3, [r4, #12]
 8005ca8:	059b      	lsls	r3, r3, #22
 8005caa:	d4dd      	bmi.n	8005c68 <_fflush_r+0xc>
 8005cac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cae:	f000 f908 	bl	8005ec2 <__retarget_lock_release_recursive>
 8005cb2:	e7d9      	b.n	8005c68 <_fflush_r+0xc>
 8005cb4:	4b05      	ldr	r3, [pc, #20]	; (8005ccc <_fflush_r+0x70>)
 8005cb6:	429c      	cmp	r4, r3
 8005cb8:	d101      	bne.n	8005cbe <_fflush_r+0x62>
 8005cba:	68ac      	ldr	r4, [r5, #8]
 8005cbc:	e7df      	b.n	8005c7e <_fflush_r+0x22>
 8005cbe:	4b04      	ldr	r3, [pc, #16]	; (8005cd0 <_fflush_r+0x74>)
 8005cc0:	429c      	cmp	r4, r3
 8005cc2:	bf08      	it	eq
 8005cc4:	68ec      	ldreq	r4, [r5, #12]
 8005cc6:	e7da      	b.n	8005c7e <_fflush_r+0x22>
 8005cc8:	080062f8 	.word	0x080062f8
 8005ccc:	08006318 	.word	0x08006318
 8005cd0:	080062d8 	.word	0x080062d8

08005cd4 <std>:
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	b510      	push	{r4, lr}
 8005cd8:	4604      	mov	r4, r0
 8005cda:	e9c0 3300 	strd	r3, r3, [r0]
 8005cde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ce2:	6083      	str	r3, [r0, #8]
 8005ce4:	8181      	strh	r1, [r0, #12]
 8005ce6:	6643      	str	r3, [r0, #100]	; 0x64
 8005ce8:	81c2      	strh	r2, [r0, #14]
 8005cea:	6183      	str	r3, [r0, #24]
 8005cec:	4619      	mov	r1, r3
 8005cee:	2208      	movs	r2, #8
 8005cf0:	305c      	adds	r0, #92	; 0x5c
 8005cf2:	f7ff f9e3 	bl	80050bc <memset>
 8005cf6:	4b05      	ldr	r3, [pc, #20]	; (8005d0c <std+0x38>)
 8005cf8:	6224      	str	r4, [r4, #32]
 8005cfa:	6263      	str	r3, [r4, #36]	; 0x24
 8005cfc:	4b04      	ldr	r3, [pc, #16]	; (8005d10 <std+0x3c>)
 8005cfe:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d00:	4b04      	ldr	r3, [pc, #16]	; (8005d14 <std+0x40>)
 8005d02:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d04:	4b04      	ldr	r3, [pc, #16]	; (8005d18 <std+0x44>)
 8005d06:	6323      	str	r3, [r4, #48]	; 0x30
 8005d08:	bd10      	pop	{r4, pc}
 8005d0a:	bf00      	nop
 8005d0c:	0800604d 	.word	0x0800604d
 8005d10:	0800606f 	.word	0x0800606f
 8005d14:	080060a7 	.word	0x080060a7
 8005d18:	080060cb 	.word	0x080060cb

08005d1c <_cleanup_r>:
 8005d1c:	4901      	ldr	r1, [pc, #4]	; (8005d24 <_cleanup_r+0x8>)
 8005d1e:	f000 b8af 	b.w	8005e80 <_fwalk_reent>
 8005d22:	bf00      	nop
 8005d24:	08005c5d 	.word	0x08005c5d

08005d28 <__sfmoreglue>:
 8005d28:	2268      	movs	r2, #104	; 0x68
 8005d2a:	b570      	push	{r4, r5, r6, lr}
 8005d2c:	1e4d      	subs	r5, r1, #1
 8005d2e:	4355      	muls	r5, r2
 8005d30:	460e      	mov	r6, r1
 8005d32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005d36:	f7ff fad5 	bl	80052e4 <_malloc_r>
 8005d3a:	4604      	mov	r4, r0
 8005d3c:	b140      	cbz	r0, 8005d50 <__sfmoreglue+0x28>
 8005d3e:	2100      	movs	r1, #0
 8005d40:	e9c0 1600 	strd	r1, r6, [r0]
 8005d44:	300c      	adds	r0, #12
 8005d46:	60a0      	str	r0, [r4, #8]
 8005d48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005d4c:	f7ff f9b6 	bl	80050bc <memset>
 8005d50:	4620      	mov	r0, r4
 8005d52:	bd70      	pop	{r4, r5, r6, pc}

08005d54 <__sfp_lock_acquire>:
 8005d54:	4801      	ldr	r0, [pc, #4]	; (8005d5c <__sfp_lock_acquire+0x8>)
 8005d56:	f000 b8b3 	b.w	8005ec0 <__retarget_lock_acquire_recursive>
 8005d5a:	bf00      	nop
 8005d5c:	20000475 	.word	0x20000475

08005d60 <__sfp_lock_release>:
 8005d60:	4801      	ldr	r0, [pc, #4]	; (8005d68 <__sfp_lock_release+0x8>)
 8005d62:	f000 b8ae 	b.w	8005ec2 <__retarget_lock_release_recursive>
 8005d66:	bf00      	nop
 8005d68:	20000475 	.word	0x20000475

08005d6c <__sinit_lock_acquire>:
 8005d6c:	4801      	ldr	r0, [pc, #4]	; (8005d74 <__sinit_lock_acquire+0x8>)
 8005d6e:	f000 b8a7 	b.w	8005ec0 <__retarget_lock_acquire_recursive>
 8005d72:	bf00      	nop
 8005d74:	20000476 	.word	0x20000476

08005d78 <__sinit_lock_release>:
 8005d78:	4801      	ldr	r0, [pc, #4]	; (8005d80 <__sinit_lock_release+0x8>)
 8005d7a:	f000 b8a2 	b.w	8005ec2 <__retarget_lock_release_recursive>
 8005d7e:	bf00      	nop
 8005d80:	20000476 	.word	0x20000476

08005d84 <__sinit>:
 8005d84:	b510      	push	{r4, lr}
 8005d86:	4604      	mov	r4, r0
 8005d88:	f7ff fff0 	bl	8005d6c <__sinit_lock_acquire>
 8005d8c:	69a3      	ldr	r3, [r4, #24]
 8005d8e:	b11b      	cbz	r3, 8005d98 <__sinit+0x14>
 8005d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d94:	f7ff bff0 	b.w	8005d78 <__sinit_lock_release>
 8005d98:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005d9c:	6523      	str	r3, [r4, #80]	; 0x50
 8005d9e:	4b13      	ldr	r3, [pc, #76]	; (8005dec <__sinit+0x68>)
 8005da0:	4a13      	ldr	r2, [pc, #76]	; (8005df0 <__sinit+0x6c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	62a2      	str	r2, [r4, #40]	; 0x28
 8005da6:	42a3      	cmp	r3, r4
 8005da8:	bf08      	it	eq
 8005daa:	2301      	moveq	r3, #1
 8005dac:	4620      	mov	r0, r4
 8005dae:	bf08      	it	eq
 8005db0:	61a3      	streq	r3, [r4, #24]
 8005db2:	f000 f81f 	bl	8005df4 <__sfp>
 8005db6:	6060      	str	r0, [r4, #4]
 8005db8:	4620      	mov	r0, r4
 8005dba:	f000 f81b 	bl	8005df4 <__sfp>
 8005dbe:	60a0      	str	r0, [r4, #8]
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	f000 f817 	bl	8005df4 <__sfp>
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	2104      	movs	r1, #4
 8005dca:	60e0      	str	r0, [r4, #12]
 8005dcc:	6860      	ldr	r0, [r4, #4]
 8005dce:	f7ff ff81 	bl	8005cd4 <std>
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	2109      	movs	r1, #9
 8005dd6:	68a0      	ldr	r0, [r4, #8]
 8005dd8:	f7ff ff7c 	bl	8005cd4 <std>
 8005ddc:	2202      	movs	r2, #2
 8005dde:	2112      	movs	r1, #18
 8005de0:	68e0      	ldr	r0, [r4, #12]
 8005de2:	f7ff ff77 	bl	8005cd4 <std>
 8005de6:	2301      	movs	r3, #1
 8005de8:	61a3      	str	r3, [r4, #24]
 8005dea:	e7d1      	b.n	8005d90 <__sinit+0xc>
 8005dec:	080061f0 	.word	0x080061f0
 8005df0:	08005d1d 	.word	0x08005d1d

08005df4 <__sfp>:
 8005df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df6:	4607      	mov	r7, r0
 8005df8:	f7ff ffac 	bl	8005d54 <__sfp_lock_acquire>
 8005dfc:	4b1e      	ldr	r3, [pc, #120]	; (8005e78 <__sfp+0x84>)
 8005dfe:	681e      	ldr	r6, [r3, #0]
 8005e00:	69b3      	ldr	r3, [r6, #24]
 8005e02:	b913      	cbnz	r3, 8005e0a <__sfp+0x16>
 8005e04:	4630      	mov	r0, r6
 8005e06:	f7ff ffbd 	bl	8005d84 <__sinit>
 8005e0a:	3648      	adds	r6, #72	; 0x48
 8005e0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005e10:	3b01      	subs	r3, #1
 8005e12:	d503      	bpl.n	8005e1c <__sfp+0x28>
 8005e14:	6833      	ldr	r3, [r6, #0]
 8005e16:	b30b      	cbz	r3, 8005e5c <__sfp+0x68>
 8005e18:	6836      	ldr	r6, [r6, #0]
 8005e1a:	e7f7      	b.n	8005e0c <__sfp+0x18>
 8005e1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005e20:	b9d5      	cbnz	r5, 8005e58 <__sfp+0x64>
 8005e22:	4b16      	ldr	r3, [pc, #88]	; (8005e7c <__sfp+0x88>)
 8005e24:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005e28:	60e3      	str	r3, [r4, #12]
 8005e2a:	6665      	str	r5, [r4, #100]	; 0x64
 8005e2c:	f000 f847 	bl	8005ebe <__retarget_lock_init_recursive>
 8005e30:	f7ff ff96 	bl	8005d60 <__sfp_lock_release>
 8005e34:	2208      	movs	r2, #8
 8005e36:	4629      	mov	r1, r5
 8005e38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005e3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005e40:	6025      	str	r5, [r4, #0]
 8005e42:	61a5      	str	r5, [r4, #24]
 8005e44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005e48:	f7ff f938 	bl	80050bc <memset>
 8005e4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005e50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005e54:	4620      	mov	r0, r4
 8005e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e58:	3468      	adds	r4, #104	; 0x68
 8005e5a:	e7d9      	b.n	8005e10 <__sfp+0x1c>
 8005e5c:	2104      	movs	r1, #4
 8005e5e:	4638      	mov	r0, r7
 8005e60:	f7ff ff62 	bl	8005d28 <__sfmoreglue>
 8005e64:	4604      	mov	r4, r0
 8005e66:	6030      	str	r0, [r6, #0]
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	d1d5      	bne.n	8005e18 <__sfp+0x24>
 8005e6c:	f7ff ff78 	bl	8005d60 <__sfp_lock_release>
 8005e70:	230c      	movs	r3, #12
 8005e72:	603b      	str	r3, [r7, #0]
 8005e74:	e7ee      	b.n	8005e54 <__sfp+0x60>
 8005e76:	bf00      	nop
 8005e78:	080061f0 	.word	0x080061f0
 8005e7c:	ffff0001 	.word	0xffff0001

08005e80 <_fwalk_reent>:
 8005e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e84:	4606      	mov	r6, r0
 8005e86:	4688      	mov	r8, r1
 8005e88:	2700      	movs	r7, #0
 8005e8a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005e8e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e92:	f1b9 0901 	subs.w	r9, r9, #1
 8005e96:	d505      	bpl.n	8005ea4 <_fwalk_reent+0x24>
 8005e98:	6824      	ldr	r4, [r4, #0]
 8005e9a:	2c00      	cmp	r4, #0
 8005e9c:	d1f7      	bne.n	8005e8e <_fwalk_reent+0xe>
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ea4:	89ab      	ldrh	r3, [r5, #12]
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d907      	bls.n	8005eba <_fwalk_reent+0x3a>
 8005eaa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	d003      	beq.n	8005eba <_fwalk_reent+0x3a>
 8005eb2:	4629      	mov	r1, r5
 8005eb4:	4630      	mov	r0, r6
 8005eb6:	47c0      	blx	r8
 8005eb8:	4307      	orrs	r7, r0
 8005eba:	3568      	adds	r5, #104	; 0x68
 8005ebc:	e7e9      	b.n	8005e92 <_fwalk_reent+0x12>

08005ebe <__retarget_lock_init_recursive>:
 8005ebe:	4770      	bx	lr

08005ec0 <__retarget_lock_acquire_recursive>:
 8005ec0:	4770      	bx	lr

08005ec2 <__retarget_lock_release_recursive>:
 8005ec2:	4770      	bx	lr

08005ec4 <__swhatbuf_r>:
 8005ec4:	b570      	push	{r4, r5, r6, lr}
 8005ec6:	460e      	mov	r6, r1
 8005ec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ecc:	4614      	mov	r4, r2
 8005ece:	2900      	cmp	r1, #0
 8005ed0:	461d      	mov	r5, r3
 8005ed2:	b096      	sub	sp, #88	; 0x58
 8005ed4:	da08      	bge.n	8005ee8 <__swhatbuf_r+0x24>
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005edc:	602a      	str	r2, [r5, #0]
 8005ede:	061a      	lsls	r2, r3, #24
 8005ee0:	d410      	bmi.n	8005f04 <__swhatbuf_r+0x40>
 8005ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ee6:	e00e      	b.n	8005f06 <__swhatbuf_r+0x42>
 8005ee8:	466a      	mov	r2, sp
 8005eea:	f000 f915 	bl	8006118 <_fstat_r>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	dbf1      	blt.n	8005ed6 <__swhatbuf_r+0x12>
 8005ef2:	9a01      	ldr	r2, [sp, #4]
 8005ef4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005ef8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005efc:	425a      	negs	r2, r3
 8005efe:	415a      	adcs	r2, r3
 8005f00:	602a      	str	r2, [r5, #0]
 8005f02:	e7ee      	b.n	8005ee2 <__swhatbuf_r+0x1e>
 8005f04:	2340      	movs	r3, #64	; 0x40
 8005f06:	2000      	movs	r0, #0
 8005f08:	6023      	str	r3, [r4, #0]
 8005f0a:	b016      	add	sp, #88	; 0x58
 8005f0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005f10 <__smakebuf_r>:
 8005f10:	898b      	ldrh	r3, [r1, #12]
 8005f12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f14:	079d      	lsls	r5, r3, #30
 8005f16:	4606      	mov	r6, r0
 8005f18:	460c      	mov	r4, r1
 8005f1a:	d507      	bpl.n	8005f2c <__smakebuf_r+0x1c>
 8005f1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f20:	6023      	str	r3, [r4, #0]
 8005f22:	6123      	str	r3, [r4, #16]
 8005f24:	2301      	movs	r3, #1
 8005f26:	6163      	str	r3, [r4, #20]
 8005f28:	b002      	add	sp, #8
 8005f2a:	bd70      	pop	{r4, r5, r6, pc}
 8005f2c:	466a      	mov	r2, sp
 8005f2e:	ab01      	add	r3, sp, #4
 8005f30:	f7ff ffc8 	bl	8005ec4 <__swhatbuf_r>
 8005f34:	9900      	ldr	r1, [sp, #0]
 8005f36:	4605      	mov	r5, r0
 8005f38:	4630      	mov	r0, r6
 8005f3a:	f7ff f9d3 	bl	80052e4 <_malloc_r>
 8005f3e:	b948      	cbnz	r0, 8005f54 <__smakebuf_r+0x44>
 8005f40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f44:	059a      	lsls	r2, r3, #22
 8005f46:	d4ef      	bmi.n	8005f28 <__smakebuf_r+0x18>
 8005f48:	f023 0303 	bic.w	r3, r3, #3
 8005f4c:	f043 0302 	orr.w	r3, r3, #2
 8005f50:	81a3      	strh	r3, [r4, #12]
 8005f52:	e7e3      	b.n	8005f1c <__smakebuf_r+0xc>
 8005f54:	4b0d      	ldr	r3, [pc, #52]	; (8005f8c <__smakebuf_r+0x7c>)
 8005f56:	62b3      	str	r3, [r6, #40]	; 0x28
 8005f58:	89a3      	ldrh	r3, [r4, #12]
 8005f5a:	6020      	str	r0, [r4, #0]
 8005f5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f60:	81a3      	strh	r3, [r4, #12]
 8005f62:	9b00      	ldr	r3, [sp, #0]
 8005f64:	6120      	str	r0, [r4, #16]
 8005f66:	6163      	str	r3, [r4, #20]
 8005f68:	9b01      	ldr	r3, [sp, #4]
 8005f6a:	b15b      	cbz	r3, 8005f84 <__smakebuf_r+0x74>
 8005f6c:	4630      	mov	r0, r6
 8005f6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f72:	f000 f8e3 	bl	800613c <_isatty_r>
 8005f76:	b128      	cbz	r0, 8005f84 <__smakebuf_r+0x74>
 8005f78:	89a3      	ldrh	r3, [r4, #12]
 8005f7a:	f023 0303 	bic.w	r3, r3, #3
 8005f7e:	f043 0301 	orr.w	r3, r3, #1
 8005f82:	81a3      	strh	r3, [r4, #12]
 8005f84:	89a0      	ldrh	r0, [r4, #12]
 8005f86:	4305      	orrs	r5, r0
 8005f88:	81a5      	strh	r5, [r4, #12]
 8005f8a:	e7cd      	b.n	8005f28 <__smakebuf_r+0x18>
 8005f8c:	08005d1d 	.word	0x08005d1d

08005f90 <memchr>:
 8005f90:	4603      	mov	r3, r0
 8005f92:	b510      	push	{r4, lr}
 8005f94:	b2c9      	uxtb	r1, r1
 8005f96:	4402      	add	r2, r0
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	d101      	bne.n	8005fa2 <memchr+0x12>
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	e003      	b.n	8005faa <memchr+0x1a>
 8005fa2:	7804      	ldrb	r4, [r0, #0]
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	428c      	cmp	r4, r1
 8005fa8:	d1f6      	bne.n	8005f98 <memchr+0x8>
 8005faa:	bd10      	pop	{r4, pc}

08005fac <__malloc_lock>:
 8005fac:	4801      	ldr	r0, [pc, #4]	; (8005fb4 <__malloc_lock+0x8>)
 8005fae:	f7ff bf87 	b.w	8005ec0 <__retarget_lock_acquire_recursive>
 8005fb2:	bf00      	nop
 8005fb4:	20000474 	.word	0x20000474

08005fb8 <__malloc_unlock>:
 8005fb8:	4801      	ldr	r0, [pc, #4]	; (8005fc0 <__malloc_unlock+0x8>)
 8005fba:	f7ff bf82 	b.w	8005ec2 <__retarget_lock_release_recursive>
 8005fbe:	bf00      	nop
 8005fc0:	20000474 	.word	0x20000474

08005fc4 <_raise_r>:
 8005fc4:	291f      	cmp	r1, #31
 8005fc6:	b538      	push	{r3, r4, r5, lr}
 8005fc8:	4604      	mov	r4, r0
 8005fca:	460d      	mov	r5, r1
 8005fcc:	d904      	bls.n	8005fd8 <_raise_r+0x14>
 8005fce:	2316      	movs	r3, #22
 8005fd0:	6003      	str	r3, [r0, #0]
 8005fd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005fda:	b112      	cbz	r2, 8005fe2 <_raise_r+0x1e>
 8005fdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005fe0:	b94b      	cbnz	r3, 8005ff6 <_raise_r+0x32>
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	f000 f830 	bl	8006048 <_getpid_r>
 8005fe8:	462a      	mov	r2, r5
 8005fea:	4601      	mov	r1, r0
 8005fec:	4620      	mov	r0, r4
 8005fee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ff2:	f000 b817 	b.w	8006024 <_kill_r>
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d00a      	beq.n	8006010 <_raise_r+0x4c>
 8005ffa:	1c59      	adds	r1, r3, #1
 8005ffc:	d103      	bne.n	8006006 <_raise_r+0x42>
 8005ffe:	2316      	movs	r3, #22
 8006000:	6003      	str	r3, [r0, #0]
 8006002:	2001      	movs	r0, #1
 8006004:	e7e7      	b.n	8005fd6 <_raise_r+0x12>
 8006006:	2400      	movs	r4, #0
 8006008:	4628      	mov	r0, r5
 800600a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800600e:	4798      	blx	r3
 8006010:	2000      	movs	r0, #0
 8006012:	e7e0      	b.n	8005fd6 <_raise_r+0x12>

08006014 <raise>:
 8006014:	4b02      	ldr	r3, [pc, #8]	; (8006020 <raise+0xc>)
 8006016:	4601      	mov	r1, r0
 8006018:	6818      	ldr	r0, [r3, #0]
 800601a:	f7ff bfd3 	b.w	8005fc4 <_raise_r>
 800601e:	bf00      	nop
 8006020:	20000060 	.word	0x20000060

08006024 <_kill_r>:
 8006024:	b538      	push	{r3, r4, r5, lr}
 8006026:	2300      	movs	r3, #0
 8006028:	4d06      	ldr	r5, [pc, #24]	; (8006044 <_kill_r+0x20>)
 800602a:	4604      	mov	r4, r0
 800602c:	4608      	mov	r0, r1
 800602e:	4611      	mov	r1, r2
 8006030:	602b      	str	r3, [r5, #0]
 8006032:	f7fc f9fa 	bl	800242a <_kill>
 8006036:	1c43      	adds	r3, r0, #1
 8006038:	d102      	bne.n	8006040 <_kill_r+0x1c>
 800603a:	682b      	ldr	r3, [r5, #0]
 800603c:	b103      	cbz	r3, 8006040 <_kill_r+0x1c>
 800603e:	6023      	str	r3, [r4, #0]
 8006040:	bd38      	pop	{r3, r4, r5, pc}
 8006042:	bf00      	nop
 8006044:	20000478 	.word	0x20000478

08006048 <_getpid_r>:
 8006048:	f7fc b9e8 	b.w	800241c <_getpid>

0800604c <__sread>:
 800604c:	b510      	push	{r4, lr}
 800604e:	460c      	mov	r4, r1
 8006050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006054:	f000 f894 	bl	8006180 <_read_r>
 8006058:	2800      	cmp	r0, #0
 800605a:	bfab      	itete	ge
 800605c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800605e:	89a3      	ldrhlt	r3, [r4, #12]
 8006060:	181b      	addge	r3, r3, r0
 8006062:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006066:	bfac      	ite	ge
 8006068:	6563      	strge	r3, [r4, #84]	; 0x54
 800606a:	81a3      	strhlt	r3, [r4, #12]
 800606c:	bd10      	pop	{r4, pc}

0800606e <__swrite>:
 800606e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006072:	461f      	mov	r7, r3
 8006074:	898b      	ldrh	r3, [r1, #12]
 8006076:	4605      	mov	r5, r0
 8006078:	05db      	lsls	r3, r3, #23
 800607a:	460c      	mov	r4, r1
 800607c:	4616      	mov	r6, r2
 800607e:	d505      	bpl.n	800608c <__swrite+0x1e>
 8006080:	2302      	movs	r3, #2
 8006082:	2200      	movs	r2, #0
 8006084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006088:	f000 f868 	bl	800615c <_lseek_r>
 800608c:	89a3      	ldrh	r3, [r4, #12]
 800608e:	4632      	mov	r2, r6
 8006090:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006094:	81a3      	strh	r3, [r4, #12]
 8006096:	4628      	mov	r0, r5
 8006098:	463b      	mov	r3, r7
 800609a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800609e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060a2:	f000 b817 	b.w	80060d4 <_write_r>

080060a6 <__sseek>:
 80060a6:	b510      	push	{r4, lr}
 80060a8:	460c      	mov	r4, r1
 80060aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ae:	f000 f855 	bl	800615c <_lseek_r>
 80060b2:	1c43      	adds	r3, r0, #1
 80060b4:	89a3      	ldrh	r3, [r4, #12]
 80060b6:	bf15      	itete	ne
 80060b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80060ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80060be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80060c2:	81a3      	strheq	r3, [r4, #12]
 80060c4:	bf18      	it	ne
 80060c6:	81a3      	strhne	r3, [r4, #12]
 80060c8:	bd10      	pop	{r4, pc}

080060ca <__sclose>:
 80060ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ce:	f000 b813 	b.w	80060f8 <_close_r>
	...

080060d4 <_write_r>:
 80060d4:	b538      	push	{r3, r4, r5, lr}
 80060d6:	4604      	mov	r4, r0
 80060d8:	4608      	mov	r0, r1
 80060da:	4611      	mov	r1, r2
 80060dc:	2200      	movs	r2, #0
 80060de:	4d05      	ldr	r5, [pc, #20]	; (80060f4 <_write_r+0x20>)
 80060e0:	602a      	str	r2, [r5, #0]
 80060e2:	461a      	mov	r2, r3
 80060e4:	f7fc f9d8 	bl	8002498 <_write>
 80060e8:	1c43      	adds	r3, r0, #1
 80060ea:	d102      	bne.n	80060f2 <_write_r+0x1e>
 80060ec:	682b      	ldr	r3, [r5, #0]
 80060ee:	b103      	cbz	r3, 80060f2 <_write_r+0x1e>
 80060f0:	6023      	str	r3, [r4, #0]
 80060f2:	bd38      	pop	{r3, r4, r5, pc}
 80060f4:	20000478 	.word	0x20000478

080060f8 <_close_r>:
 80060f8:	b538      	push	{r3, r4, r5, lr}
 80060fa:	2300      	movs	r3, #0
 80060fc:	4d05      	ldr	r5, [pc, #20]	; (8006114 <_close_r+0x1c>)
 80060fe:	4604      	mov	r4, r0
 8006100:	4608      	mov	r0, r1
 8006102:	602b      	str	r3, [r5, #0]
 8006104:	f7fc f9e4 	bl	80024d0 <_close>
 8006108:	1c43      	adds	r3, r0, #1
 800610a:	d102      	bne.n	8006112 <_close_r+0x1a>
 800610c:	682b      	ldr	r3, [r5, #0]
 800610e:	b103      	cbz	r3, 8006112 <_close_r+0x1a>
 8006110:	6023      	str	r3, [r4, #0]
 8006112:	bd38      	pop	{r3, r4, r5, pc}
 8006114:	20000478 	.word	0x20000478

08006118 <_fstat_r>:
 8006118:	b538      	push	{r3, r4, r5, lr}
 800611a:	2300      	movs	r3, #0
 800611c:	4d06      	ldr	r5, [pc, #24]	; (8006138 <_fstat_r+0x20>)
 800611e:	4604      	mov	r4, r0
 8006120:	4608      	mov	r0, r1
 8006122:	4611      	mov	r1, r2
 8006124:	602b      	str	r3, [r5, #0]
 8006126:	f7fc f9de 	bl	80024e6 <_fstat>
 800612a:	1c43      	adds	r3, r0, #1
 800612c:	d102      	bne.n	8006134 <_fstat_r+0x1c>
 800612e:	682b      	ldr	r3, [r5, #0]
 8006130:	b103      	cbz	r3, 8006134 <_fstat_r+0x1c>
 8006132:	6023      	str	r3, [r4, #0]
 8006134:	bd38      	pop	{r3, r4, r5, pc}
 8006136:	bf00      	nop
 8006138:	20000478 	.word	0x20000478

0800613c <_isatty_r>:
 800613c:	b538      	push	{r3, r4, r5, lr}
 800613e:	2300      	movs	r3, #0
 8006140:	4d05      	ldr	r5, [pc, #20]	; (8006158 <_isatty_r+0x1c>)
 8006142:	4604      	mov	r4, r0
 8006144:	4608      	mov	r0, r1
 8006146:	602b      	str	r3, [r5, #0]
 8006148:	f7fc f9dc 	bl	8002504 <_isatty>
 800614c:	1c43      	adds	r3, r0, #1
 800614e:	d102      	bne.n	8006156 <_isatty_r+0x1a>
 8006150:	682b      	ldr	r3, [r5, #0]
 8006152:	b103      	cbz	r3, 8006156 <_isatty_r+0x1a>
 8006154:	6023      	str	r3, [r4, #0]
 8006156:	bd38      	pop	{r3, r4, r5, pc}
 8006158:	20000478 	.word	0x20000478

0800615c <_lseek_r>:
 800615c:	b538      	push	{r3, r4, r5, lr}
 800615e:	4604      	mov	r4, r0
 8006160:	4608      	mov	r0, r1
 8006162:	4611      	mov	r1, r2
 8006164:	2200      	movs	r2, #0
 8006166:	4d05      	ldr	r5, [pc, #20]	; (800617c <_lseek_r+0x20>)
 8006168:	602a      	str	r2, [r5, #0]
 800616a:	461a      	mov	r2, r3
 800616c:	f7fc f9d4 	bl	8002518 <_lseek>
 8006170:	1c43      	adds	r3, r0, #1
 8006172:	d102      	bne.n	800617a <_lseek_r+0x1e>
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	b103      	cbz	r3, 800617a <_lseek_r+0x1e>
 8006178:	6023      	str	r3, [r4, #0]
 800617a:	bd38      	pop	{r3, r4, r5, pc}
 800617c:	20000478 	.word	0x20000478

08006180 <_read_r>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	4604      	mov	r4, r0
 8006184:	4608      	mov	r0, r1
 8006186:	4611      	mov	r1, r2
 8006188:	2200      	movs	r2, #0
 800618a:	4d05      	ldr	r5, [pc, #20]	; (80061a0 <_read_r+0x20>)
 800618c:	602a      	str	r2, [r5, #0]
 800618e:	461a      	mov	r2, r3
 8006190:	f7fc f965 	bl	800245e <_read>
 8006194:	1c43      	adds	r3, r0, #1
 8006196:	d102      	bne.n	800619e <_read_r+0x1e>
 8006198:	682b      	ldr	r3, [r5, #0]
 800619a:	b103      	cbz	r3, 800619e <_read_r+0x1e>
 800619c:	6023      	str	r3, [r4, #0]
 800619e:	bd38      	pop	{r3, r4, r5, pc}
 80061a0:	20000478 	.word	0x20000478

080061a4 <_init>:
 80061a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061a6:	bf00      	nop
 80061a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061aa:	bc08      	pop	{r3}
 80061ac:	469e      	mov	lr, r3
 80061ae:	4770      	bx	lr

080061b0 <_fini>:
 80061b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b2:	bf00      	nop
 80061b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061b6:	bc08      	pop	{r3}
 80061b8:	469e      	mov	lr, r3
 80061ba:	4770      	bx	lr
