INTSTYLE=ise
INFILE=M:\Projetos\VHDL\L8+B\FPGA_Board\FPGA_V00_06_CURRENT\MAIN.ncd
OUTFILE=M:\Projetos\VHDL\L8+B\FPGA_Board\FPGA_V00_06_CURRENT\MAIN.bit
FAMILY=Spartan6
PART=xc6slx25-3ftg256
WORKINGDIR=M:\Projetos\VHDL\L8+B\FPGA_Board\FPGA_V00_06_CURRENT
LICENSE=WebPack
USER_INFO=205418984_1777494091_210565425_625
