# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_0_0/sim/IB_RAM_blk_mem_gen_0_0.v" \
"../../../../IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" \
"../../../../IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" \
"../../../../IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
