{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 12:04:26 2013 " "Info: Processing started: Fri Nov 29 12:04:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab12 -c lab12 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab12 -c lab12 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 320 -384 -216 336 "CLOCK_50" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst2\|clkout " "Info: Detected ripple clock \"fdiv:inst2\|clkout\" as buffer" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv:inst2\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register fdiv:inst2\|cont\[0\] register fdiv:inst2\|cont\[24\] 229.52 MHz 4.357 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 229.52 MHz between source register \"fdiv:inst2\|cont\[0\]\" and destination register \"fdiv:inst2\|cont\[24\]\" (period= 4.357 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.143 ns + Longest register register " "Info: + Longest register to register delay is 4.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fdiv:inst2\|cont\[0\] 1 REG LCFF_X19_Y27_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y27_N21; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdiv:inst2|cont[0] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.393 ns) 0.896 ns fdiv:inst2\|Add0~1 2 COMB LCCOMB_X18_Y27_N0 2 " "Info: 2: + IC(0.503 ns) + CELL(0.393 ns) = 0.896 ns; Loc. = LCCOMB_X18_Y27_N0; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { fdiv:inst2|cont[0] fdiv:inst2|Add0~1 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.967 ns fdiv:inst2\|Add0~3 3 COMB LCCOMB_X18_Y27_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.967 ns; Loc. = LCCOMB_X18_Y27_N2; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~3'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~1 fdiv:inst2|Add0~3 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.038 ns fdiv:inst2\|Add0~5 4 COMB LCCOMB_X18_Y27_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.038 ns; Loc. = LCCOMB_X18_Y27_N4; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~3 fdiv:inst2|Add0~5 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.109 ns fdiv:inst2\|Add0~7 5 COMB LCCOMB_X18_Y27_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.109 ns; Loc. = LCCOMB_X18_Y27_N6; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~7'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~5 fdiv:inst2|Add0~7 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.180 ns fdiv:inst2\|Add0~9 6 COMB LCCOMB_X18_Y27_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.180 ns; Loc. = LCCOMB_X18_Y27_N8; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~7 fdiv:inst2|Add0~9 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.251 ns fdiv:inst2\|Add0~11 7 COMB LCCOMB_X18_Y27_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.251 ns; Loc. = LCCOMB_X18_Y27_N10; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~9 fdiv:inst2|Add0~11 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.322 ns fdiv:inst2\|Add0~13 8 COMB LCCOMB_X18_Y27_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.322 ns; Loc. = LCCOMB_X18_Y27_N12; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~13'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~11 fdiv:inst2|Add0~13 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.481 ns fdiv:inst2\|Add0~15 9 COMB LCCOMB_X18_Y27_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.481 ns; Loc. = LCCOMB_X18_Y27_N14; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~15'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { fdiv:inst2|Add0~13 fdiv:inst2|Add0~15 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.552 ns fdiv:inst2\|Add0~17 10 COMB LCCOMB_X18_Y27_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.552 ns; Loc. = LCCOMB_X18_Y27_N16; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~17'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~15 fdiv:inst2|Add0~17 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.623 ns fdiv:inst2\|Add0~19 11 COMB LCCOMB_X18_Y27_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.623 ns; Loc. = LCCOMB_X18_Y27_N18; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~19'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~17 fdiv:inst2|Add0~19 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.694 ns fdiv:inst2\|Add0~21 12 COMB LCCOMB_X18_Y27_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.694 ns; Loc. = LCCOMB_X18_Y27_N20; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~21'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~19 fdiv:inst2|Add0~21 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.765 ns fdiv:inst2\|Add0~23 13 COMB LCCOMB_X18_Y27_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.765 ns; Loc. = LCCOMB_X18_Y27_N22; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~23'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~21 fdiv:inst2|Add0~23 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.836 ns fdiv:inst2\|Add0~25 14 COMB LCCOMB_X18_Y27_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.836 ns; Loc. = LCCOMB_X18_Y27_N24; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~25'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~23 fdiv:inst2|Add0~25 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.907 ns fdiv:inst2\|Add0~27 15 COMB LCCOMB_X18_Y27_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.907 ns; Loc. = LCCOMB_X18_Y27_N26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~27'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~25 fdiv:inst2|Add0~27 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.978 ns fdiv:inst2\|Add0~29 16 COMB LCCOMB_X18_Y27_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.978 ns; Loc. = LCCOMB_X18_Y27_N28; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~29'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~27 fdiv:inst2|Add0~29 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.124 ns fdiv:inst2\|Add0~31 17 COMB LCCOMB_X18_Y27_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.124 ns; Loc. = LCCOMB_X18_Y27_N30; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~31'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { fdiv:inst2|Add0~29 fdiv:inst2|Add0~31 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.195 ns fdiv:inst2\|Add0~33 18 COMB LCCOMB_X18_Y26_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.195 ns; Loc. = LCCOMB_X18_Y26_N0; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~33'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~31 fdiv:inst2|Add0~33 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.266 ns fdiv:inst2\|Add0~35 19 COMB LCCOMB_X18_Y26_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.266 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~35'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~33 fdiv:inst2|Add0~35 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.337 ns fdiv:inst2\|Add0~37 20 COMB LCCOMB_X18_Y26_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.337 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~37'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~35 fdiv:inst2|Add0~37 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.408 ns fdiv:inst2\|Add0~39 21 COMB LCCOMB_X18_Y26_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.408 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~39'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~37 fdiv:inst2|Add0~39 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.479 ns fdiv:inst2\|Add0~41 22 COMB LCCOMB_X18_Y26_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.479 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~41'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~39 fdiv:inst2|Add0~41 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.550 ns fdiv:inst2\|Add0~43 23 COMB LCCOMB_X18_Y26_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.550 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~43'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~41 fdiv:inst2|Add0~43 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.621 ns fdiv:inst2\|Add0~45 24 COMB LCCOMB_X18_Y26_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.621 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~45'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~43 fdiv:inst2|Add0~45 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.780 ns fdiv:inst2\|Add0~47 25 COMB LCCOMB_X18_Y26_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.780 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~47'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { fdiv:inst2|Add0~45 fdiv:inst2|Add0~47 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.190 ns fdiv:inst2\|Add0~48 26 COMB LCCOMB_X18_Y26_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.190 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 1; COMB Node = 'fdiv:inst2\|Add0~48'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { fdiv:inst2|Add0~47 fdiv:inst2|Add0~48 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.150 ns) 4.059 ns fdiv:inst2\|cont~12 27 COMB LCCOMB_X19_Y27_N22 1 " "Info: 27: + IC(0.719 ns) + CELL(0.150 ns) = 4.059 ns; Loc. = LCCOMB_X19_Y27_N22; Fanout = 1; COMB Node = 'fdiv:inst2\|cont~12'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { fdiv:inst2|Add0~48 fdiv:inst2|cont~12 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.143 ns fdiv:inst2\|cont\[24\] 28 REG LCFF_X19_Y27_N23 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.143 ns; Loc. = LCFF_X19_Y27_N23; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[24\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fdiv:inst2|cont~12 fdiv:inst2|cont[24] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.921 ns ( 70.50 % ) " "Info: Total cell delay = 2.921 ns ( 70.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 29.50 % ) " "Info: Total interconnect delay = 1.222 ns ( 29.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { fdiv:inst2|cont[0] fdiv:inst2|Add0~1 fdiv:inst2|Add0~3 fdiv:inst2|Add0~5 fdiv:inst2|Add0~7 fdiv:inst2|Add0~9 fdiv:inst2|Add0~11 fdiv:inst2|Add0~13 fdiv:inst2|Add0~15 fdiv:inst2|Add0~17 fdiv:inst2|Add0~19 fdiv:inst2|Add0~21 fdiv:inst2|Add0~23 fdiv:inst2|Add0~25 fdiv:inst2|Add0~27 fdiv:inst2|Add0~29 fdiv:inst2|Add0~31 fdiv:inst2|Add0~33 fdiv:inst2|Add0~35 fdiv:inst2|Add0~37 fdiv:inst2|Add0~39 fdiv:inst2|Add0~41 fdiv:inst2|Add0~43 fdiv:inst2|Add0~45 fdiv:inst2|Add0~47 fdiv:inst2|Add0~48 fdiv:inst2|cont~12 fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.143 ns" { fdiv:inst2|cont[0] {} fdiv:inst2|Add0~1 {} fdiv:inst2|Add0~3 {} fdiv:inst2|Add0~5 {} fdiv:inst2|Add0~7 {} fdiv:inst2|Add0~9 {} fdiv:inst2|Add0~11 {} fdiv:inst2|Add0~13 {} fdiv:inst2|Add0~15 {} fdiv:inst2|Add0~17 {} fdiv:inst2|Add0~19 {} fdiv:inst2|Add0~21 {} fdiv:inst2|Add0~23 {} fdiv:inst2|Add0~25 {} fdiv:inst2|Add0~27 {} fdiv:inst2|Add0~29 {} fdiv:inst2|Add0~31 {} fdiv:inst2|Add0~33 {} fdiv:inst2|Add0~35 {} fdiv:inst2|Add0~37 {} fdiv:inst2|Add0~39 {} fdiv:inst2|Add0~41 {} fdiv:inst2|Add0~43 {} fdiv:inst2|Add0~45 {} fdiv:inst2|Add0~47 {} fdiv:inst2|Add0~48 {} fdiv:inst2|cont~12 {} fdiv:inst2|cont[24] {} } { 0.000ns 0.503ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.719ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.645 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 320 -384 -216 336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 320 -384 -216 336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.645 ns fdiv:inst2\|cont\[24\] 3 REG LCFF_X19_Y27_N23 3 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X19_Y27_N23; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[24\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { CLOCK_50~clkctrl fdiv:inst2|cont[24] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.07 % ) " "Info: Total cell delay = 1.536 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.109 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.109 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[24] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.645 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 320 -384 -216 336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 320 -384 -216 336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.645 ns fdiv:inst2\|cont\[0\] 3 REG LCFF_X19_Y27_N21 3 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X19_Y27_N21; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { CLOCK_50~clkctrl fdiv:inst2|cont[0] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.07 % ) " "Info: Total cell delay = 1.536 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.109 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.109 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[0] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[24] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[0] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { fdiv:inst2|cont[0] fdiv:inst2|Add0~1 fdiv:inst2|Add0~3 fdiv:inst2|Add0~5 fdiv:inst2|Add0~7 fdiv:inst2|Add0~9 fdiv:inst2|Add0~11 fdiv:inst2|Add0~13 fdiv:inst2|Add0~15 fdiv:inst2|Add0~17 fdiv:inst2|Add0~19 fdiv:inst2|Add0~21 fdiv:inst2|Add0~23 fdiv:inst2|Add0~25 fdiv:inst2|Add0~27 fdiv:inst2|Add0~29 fdiv:inst2|Add0~31 fdiv:inst2|Add0~33 fdiv:inst2|Add0~35 fdiv:inst2|Add0~37 fdiv:inst2|Add0~39 fdiv:inst2|Add0~41 fdiv:inst2|Add0~43 fdiv:inst2|Add0~45 fdiv:inst2|Add0~47 fdiv:inst2|Add0~48 fdiv:inst2|cont~12 fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.143 ns" { fdiv:inst2|cont[0] {} fdiv:inst2|Add0~1 {} fdiv:inst2|Add0~3 {} fdiv:inst2|Add0~5 {} fdiv:inst2|Add0~7 {} fdiv:inst2|Add0~9 {} fdiv:inst2|Add0~11 {} fdiv:inst2|Add0~13 {} fdiv:inst2|Add0~15 {} fdiv:inst2|Add0~17 {} fdiv:inst2|Add0~19 {} fdiv:inst2|Add0~21 {} fdiv:inst2|Add0~23 {} fdiv:inst2|Add0~25 {} fdiv:inst2|Add0~27 {} fdiv:inst2|Add0~29 {} fdiv:inst2|Add0~31 {} fdiv:inst2|Add0~33 {} fdiv:inst2|Add0~35 {} fdiv:inst2|Add0~37 {} fdiv:inst2|Add0~39 {} fdiv:inst2|Add0~41 {} fdiv:inst2|Add0~43 {} fdiv:inst2|Add0~45 {} fdiv:inst2|Add0~47 {} fdiv:inst2|Add0~48 {} fdiv:inst2|cont~12 {} fdiv:inst2|cont[24] {} } { 0.000ns 0.503ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.719ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[24] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[0] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74195:inst\|18 SW\[3\] CLOCK_50 -3.562 ns register " "Info: tsu for register \"74195:inst\|18\" (data pin = \"SW\[3\]\", clock pin = \"CLOCK_50\") is -3.562 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.077 ns + Longest pin register " "Info: + Longest pin to register delay is 3.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 88 -24 144 104 "SW\[0\]" "" } { 104 -24 144 120 "SW\[1\]" "" } { 120 -24 144 136 "SW\[2\]" "" } { 136 -24 144 152 "SW\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.366 ns) 3.077 ns 74195:inst\|18 2 REG LCFF_X64_Y4_N3 1 " "Info: 2: + IC(1.712 ns) + CELL(0.366 ns) = 3.077 ns; Loc. = LCFF_X64_Y4_N3; Fanout = 1; REG Node = '74195:inst\|18'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { SW[3] 74195:inst|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 44.36 % ) " "Info: Total cell delay = 1.365 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.712 ns ( 55.64 % ) " "Info: Total interconnect delay = 1.712 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { SW[3] 74195:inst|18 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.077 ns" { SW[3] {} SW[3]~combout {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.712ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.603 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 320 -384 -216 336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.787 ns) 3.163 ns fdiv:inst2\|clkout 2 REG LCFF_X19_Y26_N9 2 " "Info: 2: + IC(1.377 ns) + CELL(0.787 ns) = 3.163 ns; Loc. = LCFF_X19_Y26_N9; Fanout = 2; REG Node = 'fdiv:inst2\|clkout'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { CLOCK_50 fdiv:inst2|clkout } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 5.026 ns fdiv:inst2\|clkout~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 5.026 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'fdiv:inst2\|clkout~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.603 ns 74195:inst\|18 4 REG LCFF_X64_Y4_N3 1 " "Info: 4: + IC(1.040 ns) + CELL(0.537 ns) = 6.603 ns; Loc. = LCFF_X64_Y4_N3; Fanout = 1; REG Node = '74195:inst\|18'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { fdiv:inst2|clkout~clkctrl 74195:inst|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.18 % ) " "Info: Total cell delay = 2.323 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 64.82 % ) " "Info: Total interconnect delay = 4.280 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.603 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.377ns 1.863ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { SW[3] 74195:inst|18 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.077 ns" { SW[3] {} SW[3]~combout {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.712ns } { 0.000ns 0.999ns 0.366ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.603 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.377ns 1.863ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[1\] 74161:inst9\|f74161:sub\|87 10.621 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[1\]\" through register \"74161:inst9\|f74161:sub\|87\" is 10.621 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.603 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 320 -384 -216 336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.787 ns) 3.163 ns fdiv:inst2\|clkout 2 REG LCFF_X19_Y26_N9 2 " "Info: 2: + IC(1.377 ns) + CELL(0.787 ns) = 3.163 ns; Loc. = LCFF_X19_Y26_N9; Fanout = 2; REG Node = 'fdiv:inst2\|clkout'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { CLOCK_50 fdiv:inst2|clkout } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 5.026 ns fdiv:inst2\|clkout~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 5.026 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'fdiv:inst2\|clkout~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.603 ns 74161:inst9\|f74161:sub\|87 4 REG LCFF_X64_Y4_N29 4 " "Info: 4: + IC(1.040 ns) + CELL(0.537 ns) = 6.603 ns; Loc. = LCFF_X64_Y4_N29; Fanout = 4; REG Node = '74161:inst9\|f74161:sub\|87'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { fdiv:inst2|clkout~clkctrl 74161:inst9|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.18 % ) " "Info: Total cell delay = 2.323 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 64.82 % ) " "Info: Total interconnect delay = 4.280 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74161:inst9|f74161:sub|87 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.603 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74161:inst9|f74161:sub|87 {} } { 0.000ns 0.000ns 1.377ns 1.863ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.768 ns + Longest register pin " "Info: + Longest register to pin delay is 3.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst9\|f74161:sub\|87 1 REG LCFF_X64_Y4_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N29; Fanout = 4; REG Node = '74161:inst9\|f74161:sub\|87'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst9|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(2.808 ns) 3.768 ns LEDG\[1\] 2 PIN PIN_AF22 0 " "Info: 2: + IC(0.960 ns) + CELL(2.808 ns) = 3.768 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { 74161:inst9|f74161:sub|87 LEDG[1] } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 280 528 704 296 "LEDG\[0\]" "" } { 296 528 704 312 "LEDG\[1\]" "" } { 312 528 704 328 "LEDG\[2\]" "" } { 328 528 704 344 "LEDG\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 74.52 % ) " "Info: Total cell delay = 2.808 ns ( 74.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 25.48 % ) " "Info: Total interconnect delay = 0.960 ns ( 25.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { 74161:inst9|f74161:sub|87 LEDG[1] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { 74161:inst9|f74161:sub|87 {} LEDG[1] {} } { 0.000ns 0.960ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74161:inst9|f74161:sub|87 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.603 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74161:inst9|f74161:sub|87 {} } { 0.000ns 0.000ns 1.377ns 1.863ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { 74161:inst9|f74161:sub|87 LEDG[1] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { 74161:inst9|f74161:sub|87 {} LEDG[1] {} } { 0.000ns 0.960ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74195:inst\|15 SW\[0\] CLOCK_50 3.911 ns register " "Info: th for register \"74195:inst\|15\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 3.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.603 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 320 -384 -216 336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.787 ns) 3.163 ns fdiv:inst2\|clkout 2 REG LCFF_X19_Y26_N9 2 " "Info: 2: + IC(1.377 ns) + CELL(0.787 ns) = 3.163 ns; Loc. = LCFF_X19_Y26_N9; Fanout = 2; REG Node = 'fdiv:inst2\|clkout'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { CLOCK_50 fdiv:inst2|clkout } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 5.026 ns fdiv:inst2\|clkout~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 5.026 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'fdiv:inst2\|clkout~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.603 ns 74195:inst\|15 4 REG LCFF_X64_Y4_N25 1 " "Info: 4: + IC(1.040 ns) + CELL(0.537 ns) = 6.603 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = '74195:inst\|15'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { fdiv:inst2|clkout~clkctrl 74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.18 % ) " "Info: Total cell delay = 2.323 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 64.82 % ) " "Info: Total interconnect delay = 4.280 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74195:inst|15 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.603 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74195:inst|15 {} } { 0.000ns 0.000ns 1.377ns 1.863ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.958 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { { 88 -24 144 104 "SW\[0\]" "" } { 104 -24 144 120 "SW\[1\]" "" } { 120 -24 144 136 "SW\[2\]" "" } { 136 -24 144 152 "SW\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.366 ns) 2.958 ns 74195:inst\|15 2 REG LCFF_X64_Y4_N25 1 " "Info: 2: + IC(1.593 ns) + CELL(0.366 ns) = 2.958 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = '74195:inst\|15'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { SW[0] 74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 46.15 % ) " "Info: Total cell delay = 1.365 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 53.85 % ) " "Info: Total interconnect delay = 1.593 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { SW[0] 74195:inst|15 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { SW[0] {} SW[0]~combout {} 74195:inst|15 {} } { 0.000ns 0.000ns 1.593ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74195:inst|15 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.603 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74195:inst|15 {} } { 0.000ns 0.000ns 1.377ns 1.863ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { SW[0] 74195:inst|15 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { SW[0] {} SW[0]~combout {} 74195:inst|15 {} } { 0.000ns 0.000ns 1.593ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 12:04:27 2013 " "Info: Processing ended: Fri Nov 29 12:04:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
