0.6
2019.1
May 24 2019
14:51:52
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task2/Exam2Debuggin_task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task2/Exam2Debuggin_task2.srcs/sim_1/imports/new/t1_sim.sv,1733815789,systemVerilog,,,,t1_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task2/Exam2Debuggin_task2.srcs/sources_1/imports/4-bit-counter-II/counter_4bit.sv,1733816524,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task2/Exam2Debuggin_task2.srcs/sim_1/imports/new/t1_sim.sv,,counter_4bit,,,,,,,,
