SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a200t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fbg676
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory /home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name pcie_gen1x1_sub_sys_mig_7series_0_0
SET_PARAMETER xml_input_file /home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/mig_a.prj
SET_PARAMETER data_dir_path /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.0
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.0
SET_CORE_PATH /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0
SET_CORE_DATASHEET /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0/data/docs/ds176_7series_MIS.pdf
