
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055d4  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e70  08005790  08005790  00015790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006600  08006600  00016600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006604  08006604  00016604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000048  20040000  08006608  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_stack    00008000  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._system_pool 00008000  20008000  20008000  00030000  2**0
                  ALLOC
  8 .ram2         00000000  10000000  10000000  00020048  2**0
                  CONTENTS
  9 .bss          0003a30c  20040048  08006650  00020048  2**2
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 11 .debug_info   000259d5  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00005b0a  00000000  00000000  00045a4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000119af  00000000  00000000  0004b557  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001058  00000000  00000000  0005cf08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000020b8  00000000  00000000  0005df60  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000b69f  00000000  00000000  00060018  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006c6b  00000000  00000000  0006b6b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00072322  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003308  00000000  00000000  000723a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         00000024  00000000  00000000  000756a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      0000003f  00000000  00000000  000756cc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040048 	.word	0x20040048
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08005778 	.word	0x08005778

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	2004004c 	.word	0x2004004c
 80001f8:	08005778 	.word	0x08005778

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000220:	4b01      	ldr	r3, [pc, #4]	; (8000228 <HAL_GetTick+0x8>)
 8000222:	6818      	ldr	r0, [r3, #0]
}
 8000224:	4770      	bx	lr
 8000226:	bf00      	nop
 8000228:	2007a34c 	.word	0x2007a34c

0800022c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800022c:	4b18      	ldr	r3, [pc, #96]	; (8000290 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800022e:	b470      	push	{r4, r5, r6}
 8000230:	68dc      	ldr	r4, [r3, #12]
 8000232:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000236:	f1c4 0607 	rsb	r6, r4, #7
 800023a:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023c:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000240:	bf28      	it	cs
 8000242:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000244:	2b06      	cmp	r3, #6
 8000246:	d917      	bls.n	8000278 <HAL_NVIC_SetPriority+0x4c>
 8000248:	3c03      	subs	r4, #3
 800024a:	2501      	movs	r5, #1
 800024c:	40a5      	lsls	r5, r4
 800024e:	3d01      	subs	r5, #1
 8000250:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000252:	2301      	movs	r3, #1
 8000254:	40b3      	lsls	r3, r6
 8000256:	3b01      	subs	r3, #1
 8000258:	4019      	ands	r1, r3
 800025a:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 800025c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 8000262:	db0c      	blt.n	800027e <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000264:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000268:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800026c:	0109      	lsls	r1, r1, #4
 800026e:	b2c9      	uxtb	r1, r1
 8000270:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000274:	bc70      	pop	{r4, r5, r6}
 8000276:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000278:	2200      	movs	r2, #0
 800027a:	4614      	mov	r4, r2
 800027c:	e7e9      	b.n	8000252 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027e:	4b05      	ldr	r3, [pc, #20]	; (8000294 <HAL_NVIC_SetPriority+0x68>)
 8000280:	f000 000f 	and.w	r0, r0, #15
 8000284:	0109      	lsls	r1, r1, #4
 8000286:	4403      	add	r3, r0
 8000288:	b2c9      	uxtb	r1, r1
 800028a:	7619      	strb	r1, [r3, #24]
 800028c:	bc70      	pop	{r4, r5, r6}
 800028e:	4770      	bx	lr
 8000290:	e000ed00 	.word	0xe000ed00
 8000294:	e000ecfc 	.word	0xe000ecfc

08000298 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000298:	f000 011f 	and.w	r1, r0, #31
 800029c:	2301      	movs	r3, #1
 800029e:	0940      	lsrs	r0, r0, #5
 80002a0:	4a02      	ldr	r2, [pc, #8]	; (80002ac <HAL_NVIC_EnableIRQ+0x14>)
 80002a2:	408b      	lsls	r3, r1
 80002a4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	e000e100 	.word	0xe000e100

080002b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80002b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80002b2:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80002b6:	2b02      	cmp	r3, #2
 80002b8:	d003      	beq.n	80002c2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80002ba:	2304      	movs	r3, #4
 80002bc:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 80002be:	2001      	movs	r0, #1
 80002c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002c2:	6803      	ldr	r3, [r0, #0]
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80002c4:	6c87      	ldr	r7, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002c6:	6819      	ldr	r1, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80002c8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80002ca:	6c06      	ldr	r6, [r0, #64]	; 0x40

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80002cc:	6cc5      	ldr	r5, [r0, #76]	; 0x4c

    if(hdma->DMAmuxRequestGen != 0U)
 80002ce:	6d44      	ldr	r4, [r0, #84]	; 0x54
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002d0:	f021 010e 	bic.w	r1, r1, #14
 80002d4:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80002d6:	6819      	ldr	r1, [r3, #0]
 80002d8:	f021 0101 	bic.w	r1, r1, #1
 80002dc:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80002de:	683b      	ldr	r3, [r7, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80002e0:	6d01      	ldr	r1, [r0, #80]	; 0x50
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80002e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002e6:	603b      	str	r3, [r7, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80002e8:	f002 021c 	and.w	r2, r2, #28
 80002ec:	2301      	movs	r3, #1
 80002ee:	4093      	lsls	r3, r2
 80002f0:	6073      	str	r3, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80002f2:	6069      	str	r1, [r5, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80002f4:	b134      	cbz	r4, 8000304 <HAL_DMA_Abort_IT+0x54>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80002f6:	6823      	ldr	r3, [r4, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80002f8:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80002fa:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80002fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000300:	6023      	str	r3, [r4, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000302:	6051      	str	r1, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000304:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000306:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8000308:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 800030a:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800030e:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8000312:	b113      	cbz	r3, 800031a <HAL_DMA_Abort_IT+0x6a>
    {
      hdma->XferAbortCallback(hdma);
 8000314:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000316:	4620      	mov	r0, r4
 8000318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800031a:	4618      	mov	r0, r3
    }
  }
  return status;
}
 800031c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800031e:	bf00      	nop

08000320 <HAL_DMA_GetState>:
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  /* Return DMA handle state */
  return hdma->State;
 8000320:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop

08000328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800032c:	680f      	ldr	r7, [r1, #0]
{
 800032e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000330:	2f00      	cmp	r7, #0
 8000332:	f000 80d4 	beq.w	80004de <HAL_GPIO_Init+0x1b6>
 8000336:	468b      	mov	fp, r1
 8000338:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800033a:	f8df a204 	ldr.w	sl, [pc, #516]	; 8000540 <HAL_GPIO_Init+0x218>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800033e:	f8df 9204 	ldr.w	r9, [pc, #516]	; 8000544 <HAL_GPIO_Init+0x21c>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000342:	9701      	str	r7, [sp, #4]
 8000344:	4629      	mov	r1, r5
 8000346:	46d8      	mov	r8, fp
 8000348:	e084      	b.n	8000454 <HAL_GPIO_Init+0x12c>
 800034a:	2203      	movs	r2, #3
 800034c:	40aa      	lsls	r2, r5
 800034e:	43d2      	mvns	r2, r2
        temp = GPIOx->PUPDR;
 8000350:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000352:	ea06 0e02 	and.w	lr, r6, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000356:	f8d8 6008 	ldr.w	r6, [r8, #8]
 800035a:	40ae      	lsls	r6, r5
 800035c:	ea46 060e 	orr.w	r6, r6, lr
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000360:	2b02      	cmp	r3, #2
        GPIOx->PUPDR = temp;
 8000362:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000364:	f000 808b 	beq.w	800047e <HAL_GPIO_Init+0x156>
 8000368:	40ab      	lsls	r3, r5
      temp = GPIOx->MODER;
 800036a:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800036c:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800036e:	4313      	orrs	r3, r2
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000370:	f414 3f40 	tst.w	r4, #196608	; 0x30000
      GPIOx->MODER = temp;
 8000374:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000376:	d067      	beq.n	8000448 <HAL_GPIO_Init+0x120>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000378:	f8da 3060 	ldr.w	r3, [sl, #96]	; 0x60
 800037c:	f043 0301 	orr.w	r3, r3, #1
 8000380:	f8ca 3060 	str.w	r3, [sl, #96]	; 0x60
 8000384:	f8da 3060 	ldr.w	r3, [sl, #96]	; 0x60
 8000388:	f021 0603 	bic.w	r6, r1, #3
 800038c:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000390:	f003 0301 	and.w	r3, r3, #1
 8000394:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8000398:	9303      	str	r3, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800039a:	f001 0303 	and.w	r3, r1, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800039e:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80003a0:	f8d6 e008 	ldr.w	lr, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80003a4:	009b      	lsls	r3, r3, #2
 80003a6:	220f      	movs	r2, #15
 80003a8:	409a      	lsls	r2, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80003aa:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80003ae:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80003b2:	f000 8097 	beq.w	80004e4 <HAL_GPIO_Init+0x1bc>
 80003b6:	4f5b      	ldr	r7, [pc, #364]	; (8000524 <HAL_GPIO_Init+0x1fc>)
 80003b8:	42b8      	cmp	r0, r7
 80003ba:	f000 8095 	beq.w	80004e8 <HAL_GPIO_Init+0x1c0>
 80003be:	4f5a      	ldr	r7, [pc, #360]	; (8000528 <HAL_GPIO_Init+0x200>)
 80003c0:	42b8      	cmp	r0, r7
 80003c2:	f000 8096 	beq.w	80004f2 <HAL_GPIO_Init+0x1ca>
 80003c6:	4f59      	ldr	r7, [pc, #356]	; (800052c <HAL_GPIO_Init+0x204>)
 80003c8:	42b8      	cmp	r0, r7
 80003ca:	f000 8097 	beq.w	80004fc <HAL_GPIO_Init+0x1d4>
 80003ce:	4f58      	ldr	r7, [pc, #352]	; (8000530 <HAL_GPIO_Init+0x208>)
 80003d0:	42b8      	cmp	r0, r7
 80003d2:	f000 8098 	beq.w	8000506 <HAL_GPIO_Init+0x1de>
 80003d6:	4f57      	ldr	r7, [pc, #348]	; (8000534 <HAL_GPIO_Init+0x20c>)
 80003d8:	42b8      	cmp	r0, r7
 80003da:	f000 8099 	beq.w	8000510 <HAL_GPIO_Init+0x1e8>
 80003de:	4f56      	ldr	r7, [pc, #344]	; (8000538 <HAL_GPIO_Init+0x210>)
 80003e0:	42b8      	cmp	r0, r7
 80003e2:	f000 809a 	beq.w	800051a <HAL_GPIO_Init+0x1f2>
 80003e6:	4f55      	ldr	r7, [pc, #340]	; (800053c <HAL_GPIO_Init+0x214>)
 80003e8:	42b8      	cmp	r0, r7
 80003ea:	bf0c      	ite	eq
 80003ec:	f04f 0e07 	moveq.w	lr, #7
 80003f0:	f04f 0e08 	movne.w	lr, #8
 80003f4:	fa0e f303 	lsl.w	r3, lr, r3
 80003f8:	4313      	orrs	r3, r2
        SYSCFG->EXTICR[position >> 2u] = temp;
 80003fa:	60b3      	str	r3, [r6, #8]
        temp = EXTI->RTSR1;
 80003fc:	f8d9 3008 	ldr.w	r3, [r9, #8]
        temp &= ~(iocurrent);
 8000400:	ea6f 060b 	mvn.w	r6, fp
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000404:	02e2      	lsls	r2, r4, #11
        temp &= ~(iocurrent);
 8000406:	bf54      	ite	pl
 8000408:	4033      	andpl	r3, r6
        {
          temp |= iocurrent;
 800040a:	ea4b 0303 	orrmi.w	r3, fp, r3
        }
        EXTI->RTSR1 = temp;
 800040e:	f8c9 3008 	str.w	r3, [r9, #8]

        temp = EXTI->FTSR1;
 8000412:	f8d9 200c 	ldr.w	r2, [r9, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000416:	02a3      	lsls	r3, r4, #10
        temp &= ~(iocurrent);
 8000418:	bf54      	ite	pl
 800041a:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800041c:	ea4b 0202 	orrmi.w	r2, fp, r2
        }
        EXTI->FTSR1 = temp;
 8000420:	f8c9 200c 	str.w	r2, [r9, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000424:	f8d9 2004 	ldr.w	r2, [r9, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000428:	03a7      	lsls	r7, r4, #14
        temp &= ~(iocurrent);
 800042a:	bf54      	ite	pl
 800042c:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800042e:	ea4b 0202 	orrmi.w	r2, fp, r2
        }
        EXTI->EMR1 = temp;
 8000432:	f8c9 2004 	str.w	r2, [r9, #4]

        temp = EXTI->IMR1;
 8000436:	f8d9 3000 	ldr.w	r3, [r9]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800043a:	03e2      	lsls	r2, r4, #15
        temp &= ~(iocurrent);
 800043c:	bf54      	ite	pl
 800043e:	4033      	andpl	r3, r6
        {
          temp |= iocurrent;
 8000440:	ea4b 0303 	orrmi.w	r3, fp, r3
        }
        EXTI->IMR1 = temp;
 8000444:	f8c9 3000 	str.w	r3, [r9]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000448:	9b01      	ldr	r3, [sp, #4]
      }
    }

    position++;
 800044a:	3101      	adds	r1, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800044c:	40cb      	lsrs	r3, r1
 800044e:	f105 0502 	add.w	r5, r5, #2
 8000452:	d044      	beq.n	80004de <HAL_GPIO_Init+0x1b6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000454:	f04f 0e01 	mov.w	lr, #1
    if (iocurrent != 0x00u)
 8000458:	9b01      	ldr	r3, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800045a:	fa0e fe01 	lsl.w	lr, lr, r1
    if (iocurrent != 0x00u)
 800045e:	ea13 0b0e 	ands.w	fp, r3, lr
 8000462:	d0f1      	beq.n	8000448 <HAL_GPIO_Init+0x120>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000464:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8000468:	f004 0303 	and.w	r3, r4, #3
 800046c:	1e5a      	subs	r2, r3, #1
 800046e:	2a01      	cmp	r2, #1
 8000470:	d91e      	bls.n	80004b0 <HAL_GPIO_Init+0x188>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000472:	2b03      	cmp	r3, #3
 8000474:	f47f af69 	bne.w	800034a <HAL_GPIO_Init+0x22>
 8000478:	40ab      	lsls	r3, r5
 800047a:	43da      	mvns	r2, r3
 800047c:	e775      	b.n	800036a <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3u];
 800047e:	ea4f 0cd1 	mov.w	ip, r1, lsr #3
 8000482:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000486:	f001 0e07 	and.w	lr, r1, #7
        temp = GPIOx->AFR[position >> 3u];
 800048a:	f8dc 6020 	ldr.w	r6, [ip, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800048e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000492:	270f      	movs	r7, #15
 8000494:	fa07 f70e 	lsl.w	r7, r7, lr
 8000498:	ea26 0607 	bic.w	r6, r6, r7
 800049c:	4637      	mov	r7, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800049e:	f8d8 6010 	ldr.w	r6, [r8, #16]
 80004a2:	fa06 f60e 	lsl.w	r6, r6, lr
 80004a6:	433e      	orrs	r6, r7
 80004a8:	40ab      	lsls	r3, r5
        GPIOx->AFR[position >> 3u] = temp;
 80004aa:	f8cc 6020 	str.w	r6, [ip, #32]
 80004ae:	e75c      	b.n	800036a <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004b0:	2203      	movs	r2, #3
        temp = GPIOx->OSPEEDR;
 80004b2:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004b4:	40aa      	lsls	r2, r5
 80004b6:	43d2      	mvns	r2, r2
 80004b8:	ea06 0c02 	and.w	ip, r6, r2
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004bc:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80004c0:	40ae      	lsls	r6, r5
 80004c2:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OSPEEDR = temp;
 80004c6:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80004c8:	f8d0 c004 	ldr.w	ip, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004cc:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80004d0:	ea2c 0e0e 	bic.w	lr, ip, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004d4:	408e      	lsls	r6, r1
 80004d6:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OTYPER = temp;
 80004da:	6046      	str	r6, [r0, #4]
 80004dc:	e738      	b.n	8000350 <HAL_GPIO_Init+0x28>
  }
}
 80004de:	b005      	add	sp, #20
 80004e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80004e4:	2300      	movs	r3, #0
 80004e6:	e787      	b.n	80003f8 <HAL_GPIO_Init+0xd0>
 80004e8:	f04f 0e01 	mov.w	lr, #1
 80004ec:	fa0e f303 	lsl.w	r3, lr, r3
 80004f0:	e782      	b.n	80003f8 <HAL_GPIO_Init+0xd0>
 80004f2:	f04f 0e02 	mov.w	lr, #2
 80004f6:	fa0e f303 	lsl.w	r3, lr, r3
 80004fa:	e77d      	b.n	80003f8 <HAL_GPIO_Init+0xd0>
 80004fc:	f04f 0e03 	mov.w	lr, #3
 8000500:	fa0e f303 	lsl.w	r3, lr, r3
 8000504:	e778      	b.n	80003f8 <HAL_GPIO_Init+0xd0>
 8000506:	f04f 0e04 	mov.w	lr, #4
 800050a:	fa0e f303 	lsl.w	r3, lr, r3
 800050e:	e773      	b.n	80003f8 <HAL_GPIO_Init+0xd0>
 8000510:	f04f 0e05 	mov.w	lr, #5
 8000514:	fa0e f303 	lsl.w	r3, lr, r3
 8000518:	e76e      	b.n	80003f8 <HAL_GPIO_Init+0xd0>
 800051a:	f04f 0e06 	mov.w	lr, #6
 800051e:	fa0e f303 	lsl.w	r3, lr, r3
 8000522:	e769      	b.n	80003f8 <HAL_GPIO_Init+0xd0>
 8000524:	48000400 	.word	0x48000400
 8000528:	48000800 	.word	0x48000800
 800052c:	48000c00 	.word	0x48000c00
 8000530:	48001000 	.word	0x48001000
 8000534:	48001400 	.word	0x48001400
 8000538:	48001800 	.word	0x48001800
 800053c:	48001c00 	.word	0x48001c00
 8000540:	40021000 	.word	0x40021000
 8000544:	40010400 	.word	0x40010400

08000548 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000548:	6903      	ldr	r3, [r0, #16]
 800054a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800054c:	bf14      	ite	ne
 800054e:	2001      	movne	r0, #1
 8000550:	2000      	moveq	r0, #0
 8000552:	4770      	bx	lr

08000554 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000554:	b90a      	cbnz	r2, 800055a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000556:	6281      	str	r1, [r0, #40]	; 0x28
 8000558:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800055a:	6181      	str	r1, [r0, #24]
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8000560:	4603      	mov	r3, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000562:	2000      	movs	r0, #0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000564:	681a      	ldr	r2, [r3, #0]
 8000566:	6811      	ldr	r1, [r2, #0]
{
 8000568:	b430      	push	{r4, r5}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800056a:	f883 0042 	strb.w	r0, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800056e:	0448      	lsls	r0, r1, #17
 8000570:	d50d      	bpl.n	800058e <I2C_ITSlaveSeqCplt+0x2e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000572:	6811      	ldr	r1, [r2, #0]
 8000574:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8000578:	6011      	str	r1, [r2, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800057a:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
 800057e:	2929      	cmp	r1, #41	; 0x29
 8000580:	d00f      	beq.n	80005a2 <I2C_ITSlaveSeqCplt+0x42>
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8000582:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
 8000586:	292a      	cmp	r1, #42	; 0x2a
 8000588:	d01d      	beq.n	80005c6 <I2C_ITSlaveSeqCplt+0x66>
  }
  else
  {
    /* Nothing to do */
  }
}
 800058a:	bc30      	pop	{r4, r5}
 800058c:	4770      	bx	lr
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800058e:	0409      	lsls	r1, r1, #16
 8000590:	d5f3      	bpl.n	800057a <I2C_ITSlaveSeqCplt+0x1a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000592:	6811      	ldr	r1, [r2, #0]
 8000594:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8000598:	6011      	str	r1, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800059a:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
 800059e:	2929      	cmp	r1, #41	; 0x29
 80005a0:	d1ef      	bne.n	8000582 <I2C_ITSlaveSeqCplt+0x22>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80005a2:	2028      	movs	r0, #40	; 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80005a4:	2121      	movs	r1, #33	; 0x21
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80005a6:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80005aa:	6319      	str	r1, [r3, #48]	; 0x30
  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80005ac:	f893 0041 	ldrb.w	r0, [r3, #65]	; 0x41
    hi2c->SlaveTxCpltCallback(hi2c);
 80005b0:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80005b2:	6811      	ldr	r1, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80005b4:	f000 0028 	and.w	r0, r0, #40	; 0x28
 80005b8:	2828      	cmp	r0, #40	; 0x28
 80005ba:	bf14      	ite	ne
 80005bc:	f06f 00f2 	mvnne.w	r0, #242	; 0xf2
 80005c0:	f06f 0042 	mvneq.w	r0, #66	; 0x42
 80005c4:	e010      	b.n	80005e8 <I2C_ITSlaveSeqCplt+0x88>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80005c6:	2028      	movs	r0, #40	; 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80005c8:	2122      	movs	r1, #34	; 0x22
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80005ca:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80005ce:	6319      	str	r1, [r3, #48]	; 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80005d0:	f893 0041 	ldrb.w	r0, [r3, #65]	; 0x41
    hi2c->SlaveRxCpltCallback(hi2c);
 80005d4:	6e1c      	ldr	r4, [r3, #96]	; 0x60
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80005d6:	6811      	ldr	r1, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80005d8:	f000 0028 	and.w	r0, r0, #40	; 0x28
 80005dc:	2828      	cmp	r0, #40	; 0x28
 80005de:	bf14      	ite	ne
 80005e0:	f06f 00f4 	mvnne.w	r0, #244	; 0xf4
 80005e4:	f06f 0044 	mvneq.w	r0, #68	; 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80005e8:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 80005ea:	2500      	movs	r5, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80005ec:	6011      	str	r1, [r2, #0]
    hi2c->SlaveRxCpltCallback(hi2c);
 80005ee:	4618      	mov	r0, r3
    __HAL_UNLOCK(hi2c);
 80005f0:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 80005f4:	4623      	mov	r3, r4
}
 80005f6:	bc30      	pop	{r4, r5}
    hi2c->SlaveRxCpltCallback(hi2c);
 80005f8:	4718      	bx	r3
 80005fa:	bf00      	nop

080005fc <I2C_ITListenCplt>:
{
 80005fc:	4603      	mov	r3, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80005fe:	4a19      	ldr	r2, [pc, #100]	; (8000664 <I2C_ITListenCplt+0x68>)
{
 8000600:	b470      	push	{r4, r5, r6}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000602:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8000604:	2200      	movs	r2, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000606:	2020      	movs	r0, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 8000608:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->XferISR = NULL;
 800060a:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->State = HAL_I2C_STATE_READY;
 800060c:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8000614:	074a      	lsls	r2, r1, #29
 8000616:	d512      	bpl.n	800063e <I2C_ITListenCplt+0x42>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000618:	6819      	ldr	r1, [r3, #0]
 800061a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800061c:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800061e:	7011      	strb	r1, [r2, #0]
    hi2c->pBuffPtr++;
 8000620:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8000622:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    hi2c->pBuffPtr++;
 8000624:	3201      	adds	r2, #1
 8000626:	625a      	str	r2, [r3, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8000628:	b149      	cbz	r1, 800063e <I2C_ITListenCplt+0x42>
      hi2c->XferCount--;
 800062a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800062c:	3a01      	subs	r2, #1
 800062e:	b292      	uxth	r2, r2
 8000630:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000632:	6c5a      	ldr	r2, [r3, #68]	; 0x44
      hi2c->XferSize--;
 8000634:	3901      	subs	r1, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000636:	f042 0204 	orr.w	r2, r2, #4
      hi2c->XferSize--;
 800063a:	8519      	strh	r1, [r3, #40]	; 0x28
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800063c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800063e:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000640:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000644:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000648:	6811      	ldr	r1, [r2, #0]
  hi2c->ListenCpltCallback(hi2c);
 800064a:	6e5c      	ldr	r4, [r3, #100]	; 0x64
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800064c:	2610      	movs	r6, #16
  __HAL_UNLOCK(hi2c);
 800064e:	2500      	movs	r5, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000650:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
 8000654:	6011      	str	r1, [r2, #0]
  hi2c->ListenCpltCallback(hi2c);
 8000656:	4618      	mov	r0, r3
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000658:	61d6      	str	r6, [r2, #28]
  __HAL_UNLOCK(hi2c);
 800065a:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
  hi2c->ListenCpltCallback(hi2c);
 800065e:	4623      	mov	r3, r4
}
 8000660:	bc70      	pop	{r4, r5, r6}
  hi2c->ListenCpltCallback(hi2c);
 8000662:	4718      	bx	r3
 8000664:	ffff0000 	.word	0xffff0000

08000668 <I2C_TreatErrorCallback>:
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8000668:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800066c:	2a60      	cmp	r2, #96	; 0x60
 800066e:	d005      	beq.n	800067c <I2C_TreatErrorCallback+0x14>
    hi2c->PreviousState = I2C_STATE_NONE;
 8000670:	2200      	movs	r2, #0
 8000672:	6302      	str	r2, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000674:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8000678:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800067a:	4718      	bx	r3
    hi2c->PreviousState = I2C_STATE_NONE;
 800067c:	2200      	movs	r2, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800067e:	2120      	movs	r1, #32
 8000680:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000684:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8000688:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->AbortCpltCallback(hi2c);
 800068a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800068c:	4718      	bx	r3
 800068e:	bf00      	nop

08000690 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8000690:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 8000692:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8000694:	b10b      	cbz	r3, 800069a <I2C_DMAAbort+0xa>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8000696:	2200      	movs	r2, #0
 8000698:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 800069a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800069c:	b10b      	cbz	r3, 80006a2 <I2C_DMAAbort+0x12>
    hi2c->hdmarx->XferAbortCallback = NULL;
 800069e:	2200      	movs	r2, #0
 80006a0:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 80006a2:	f7ff bfe1 	b.w	8000668 <I2C_TreatErrorCallback>
 80006a6:	bf00      	nop

080006a8 <I2C_ITError>:
{
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	4604      	mov	r4, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80006ac:	2200      	movs	r2, #0
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80006ae:	4841      	ldr	r0, [pc, #260]	; (80007b4 <I2C_ITError+0x10c>)
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80006b0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80006b4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80006b8:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80006ba:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80006bc:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80006be:	3b28      	subs	r3, #40	; 0x28
  hi2c->ErrorCode |= ErrorCode;
 80006c0:	4311      	orrs	r1, r2
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80006c2:	2b02      	cmp	r3, #2
  hi2c->ErrorCode |= ErrorCode;
 80006c4:	6461      	str	r1, [r4, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80006c6:	d82c      	bhi.n	8000722 <I2C_ITError+0x7a>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006c8:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006cc:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80006d0:	4839      	ldr	r0, [pc, #228]	; (80007b8 <I2C_ITError+0x110>)
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006d2:	f002 0228 	and.w	r2, r2, #40	; 0x28
 80006d6:	2a28      	cmp	r2, #40	; 0x28
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006dc:	bf0c      	ite	eq
 80006de:	2246      	moveq	r2, #70	; 0x46
 80006e0:	22f6      	movne	r2, #246	; 0xf6
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006e2:	2b28      	cmp	r3, #40	; 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80006e4:	6823      	ldr	r3, [r4, #0]
 80006e6:	bf08      	it	eq
 80006e8:	43d1      	mvneq	r1, r2
 80006ea:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006ec:	bf18      	it	ne
 80006ee:	f06f 01f6 	mvnne.w	r1, #246	; 0xf6
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80006f2:	2528      	movs	r5, #40	; 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80006f4:	400a      	ands	r2, r1
 80006f6:	601a      	str	r2, [r3, #0]
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80006f8:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80006fc:	6360      	str	r0, [r4, #52]	; 0x34
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80006fe:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  tmppreviousstate = hi2c->PreviousState;
 8000700:	6b22      	ldr	r2, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8000702:	b118      	cbz	r0, 800070c <I2C_ITError+0x64>
 8000704:	2a11      	cmp	r2, #17
 8000706:	d01f      	beq.n	8000748 <I2C_ITError+0xa0>
 8000708:	2a21      	cmp	r2, #33	; 0x21
 800070a:	d01d      	beq.n	8000748 <I2C_ITError+0xa0>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800070c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800070e:	b118      	cbz	r0, 8000718 <I2C_ITError+0x70>
 8000710:	2a12      	cmp	r2, #18
 8000712:	d02e      	beq.n	8000772 <I2C_ITError+0xca>
 8000714:	2a22      	cmp	r2, #34	; 0x22
 8000716:	d02c      	beq.n	8000772 <I2C_ITError+0xca>
      I2C_TreatErrorCallback(hi2c);
 8000718:	4620      	mov	r0, r4
}
 800071a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_TreatErrorCallback(hi2c);
 800071e:	f7ff bfa3 	b.w	8000668 <I2C_TreatErrorCallback>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000722:	6823      	ldr	r3, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000724:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000728:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	f022 02fe 	bic.w	r2, r2, #254	; 0xfe
 8000732:	601a      	str	r2, [r3, #0]
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8000734:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8000738:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State         = HAL_I2C_STATE_READY;
 800073a:	bf1c      	itt	ne
 800073c:	2220      	movne	r2, #32
 800073e:	f884 2041 	strbne.w	r2, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8000742:	2200      	movs	r2, #0
 8000744:	6362      	str	r2, [r4, #52]	; 0x34
 8000746:	e7da      	b.n	80006fe <I2C_ITError+0x56>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	0451      	lsls	r1, r2, #17
 800074c:	d503      	bpl.n	8000756 <I2C_ITError+0xae>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000754:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8000756:	f7ff fde3 	bl	8000320 <HAL_DMA_GetState>
 800075a:	2801      	cmp	r0, #1
 800075c:	d0dc      	beq.n	8000718 <I2C_ITError+0x70>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800075e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000760:	4b16      	ldr	r3, [pc, #88]	; (80007bc <I2C_ITError+0x114>)
 8000762:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8000764:	2300      	movs	r3, #0
 8000766:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800076a:	f7ff fda1 	bl	80002b0 <HAL_DMA_Abort_IT>
 800076e:	b9d8      	cbnz	r0, 80007a8 <I2C_ITError+0x100>
 8000770:	bd70      	pop	{r4, r5, r6, pc}
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	0412      	lsls	r2, r2, #16
 8000776:	d412      	bmi.n	800079e <I2C_ITError+0xf6>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8000778:	f7ff fdd2 	bl	8000320 <HAL_DMA_GetState>
 800077c:	2801      	cmp	r0, #1
 800077e:	d0cb      	beq.n	8000718 <I2C_ITError+0x70>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8000780:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8000782:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <I2C_ITError+0x114>)
 8000784:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8000786:	2300      	movs	r3, #0
 8000788:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800078c:	f7ff fd90 	bl	80002b0 <HAL_DMA_Abort_IT>
 8000790:	2800      	cmp	r0, #0
 8000792:	d0ed      	beq.n	8000770 <I2C_ITError+0xc8>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000794:	6be0      	ldr	r0, [r4, #60]	; 0x3c
}
 8000796:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800079a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800079c:	4718      	bx	r3
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	e7e7      	b.n	8000778 <I2C_ITError+0xd0>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80007a8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
}
 80007aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80007ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80007b0:	4718      	bx	r3
 80007b2:	bf00      	nop
 80007b4:	ffff0000 	.word	0xffff0000
 80007b8:	08000995 	.word	0x08000995
 80007bc:	08000691 	.word	0x08000691

080007c0 <I2C_ITSlaveCplt>:
{
 80007c0:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80007c2:	6803      	ldr	r3, [r0, #0]
{
 80007c4:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80007c6:	6818      	ldr	r0, [r3, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80007c8:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80007cc:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80007d0:	2520      	movs	r5, #32
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80007d2:	2a21      	cmp	r2, #33	; 0x21
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80007d4:	61dd      	str	r5, [r3, #28]
{
 80007d6:	460d      	mov	r5, r1
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80007d8:	d078      	beq.n	80008cc <I2C_ITSlaveCplt+0x10c>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80007da:	2a22      	cmp	r2, #34	; 0x22
 80007dc:	d06e      	beq.n	80008bc <I2C_ITSlaveCplt+0xfc>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80007de:	6859      	ldr	r1, [r3, #4]
  I2C_RESET_CR2(hi2c);
 80007e0:	4e49      	ldr	r6, [pc, #292]	; (8000908 <I2C_ITSlaveCplt+0x148>)
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80007e2:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 80007e6:	6059      	str	r1, [r3, #4]
  I2C_RESET_CR2(hi2c);
 80007e8:	685a      	ldr	r2, [r3, #4]
 80007ea:	4032      	ands	r2, r6
 80007ec:	605a      	str	r2, [r3, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80007ee:	699a      	ldr	r2, [r3, #24]
 80007f0:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 80007f2:	bf44      	itt	mi
 80007f4:	2200      	movmi	r2, #0
 80007f6:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80007f8:	699a      	ldr	r2, [r3, #24]
 80007fa:	07d2      	lsls	r2, r2, #31
 80007fc:	d403      	bmi.n	8000806 <I2C_ITSlaveCplt+0x46>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80007fe:	699a      	ldr	r2, [r3, #24]
 8000800:	f042 0201 	orr.w	r2, r2, #1
 8000804:	619a      	str	r2, [r3, #24]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000806:	0446      	lsls	r6, r0, #17
 8000808:	d538      	bpl.n	800087c <I2C_ITSlaveCplt+0xbc>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800080a:	681a      	ldr	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 800080c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800080e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000812:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8000814:	b119      	cbz	r1, 800081e <I2C_ITSlaveCplt+0x5e>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8000816:	680a      	ldr	r2, [r1, #0]
 8000818:	6852      	ldr	r2, [r2, #4]
 800081a:	b292      	uxth	r2, r2
 800081c:	8562      	strh	r2, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800081e:	076a      	lsls	r2, r5, #29
 8000820:	d50a      	bpl.n	8000838 <I2C_ITSlaveCplt+0x78>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000822:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000826:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8000828:	6a63      	ldr	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800082a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    hi2c->pBuffPtr++;
 800082c:	3301      	adds	r3, #1
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800082e:	f025 0504 	bic.w	r5, r5, #4
    hi2c->pBuffPtr++;
 8000832:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8000834:	2a00      	cmp	r2, #0
 8000836:	d13a      	bne.n	80008ae <I2C_ITSlaveCplt+0xee>
  if (hi2c->XferCount != 0U)
 8000838:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800083a:	b29b      	uxth	r3, r3
 800083c:	b11b      	cbz	r3, 8000846 <I2C_ITSlaveCplt+0x86>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800083e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000840:	f043 0304 	orr.w	r3, r3, #4
 8000844:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000846:	2300      	movs	r3, #0
 8000848:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800084c:	6c66      	ldr	r6, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 800084e:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000850:	2e00      	cmp	r6, #0
 8000852:	d143      	bne.n	80008dc <I2C_ITSlaveCplt+0x11c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000854:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000856:	4d2d      	ldr	r5, [pc, #180]	; (800090c <I2C_ITSlaveCplt+0x14c>)
 8000858:	42ab      	cmp	r3, r5
 800085a:	d119      	bne.n	8000890 <I2C_ITSlaveCplt+0xd0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800085c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000860:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000864:	2b22      	cmp	r3, #34	; 0x22
    hi2c->State = HAL_I2C_STATE_READY;
 8000866:	f04f 0320 	mov.w	r3, #32
 800086a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800086e:	d03e      	beq.n	80008ee <I2C_ITSlaveCplt+0x12e>
    hi2c->SlaveTxCpltCallback(hi2c);
 8000870:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    hi2c->PreviousState = I2C_STATE_NONE;
 8000872:	6326      	str	r6, [r4, #48]	; 0x30
    hi2c->SlaveTxCpltCallback(hi2c);
 8000874:	4620      	mov	r0, r4
}
 8000876:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hi2c->SlaveTxCpltCallback(hi2c);
 800087a:	4718      	bx	r3
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800087c:	0401      	lsls	r1, r0, #16
 800087e:	d5ce      	bpl.n	800081e <I2C_ITSlaveCplt+0x5e>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000880:	681a      	ldr	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8000882:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000884:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000888:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 800088a:	2900      	cmp	r1, #0
 800088c:	d1c3      	bne.n	8000816 <I2C_ITSlaveCplt+0x56>
 800088e:	e7c6      	b.n	800081e <I2C_ITSlaveCplt+0x5e>
    I2C_ITSlaveSeqCplt(hi2c);
 8000890:	4620      	mov	r0, r4
 8000892:	f7ff fe65 	bl	8000560 <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 8000896:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000898:	62e5      	str	r5, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hi2c);
 800089a:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800089e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->ListenCpltCallback(hi2c);
 80008a2:	4620      	mov	r0, r4
 80008a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
    hi2c->PreviousState = I2C_STATE_NONE;
 80008a6:	6326      	str	r6, [r4, #48]	; 0x30
}
 80008a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hi2c->ListenCpltCallback(hi2c);
 80008ac:	4718      	bx	r3
      hi2c->XferCount--;
 80008ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80008b0:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80008b2:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80008b4:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80008b6:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80008b8:	8563      	strh	r3, [r4, #42]	; 0x2a
 80008ba:	e7bd      	b.n	8000838 <I2C_ITSlaveCplt+0x78>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80008bc:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80008c0:	6819      	ldr	r1, [r3, #0]
 80008c2:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
 80008c6:	6019      	str	r1, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80008c8:	6322      	str	r2, [r4, #48]	; 0x30
 80008ca:	e788      	b.n	80007de <I2C_ITSlaveCplt+0x1e>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80008cc:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80008d0:	6819      	ldr	r1, [r3, #0]
 80008d2:	f021 01fa 	bic.w	r1, r1, #250	; 0xfa
 80008d6:	6019      	str	r1, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80008d8:	6322      	str	r2, [r4, #48]	; 0x30
 80008da:	e780      	b.n	80007de <I2C_ITSlaveCplt+0x1e>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80008dc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80008de:	4620      	mov	r0, r4
 80008e0:	f7ff fee2 	bl	80006a8 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80008e4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80008e8:	2b28      	cmp	r3, #40	; 0x28
 80008ea:	d006      	beq.n	80008fa <I2C_ITSlaveCplt+0x13a>
 80008ec:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->SlaveRxCpltCallback(hi2c);
 80008ee:	6e23      	ldr	r3, [r4, #96]	; 0x60
    hi2c->PreviousState = I2C_STATE_NONE;
 80008f0:	6326      	str	r6, [r4, #48]	; 0x30
    hi2c->SlaveRxCpltCallback(hi2c);
 80008f2:	4620      	mov	r0, r4
}
 80008f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hi2c->SlaveRxCpltCallback(hi2c);
 80008f8:	4718      	bx	r3
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80008fa:	4629      	mov	r1, r5
 80008fc:	4620      	mov	r0, r4
}
 80008fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8000902:	f7ff be7b 	b.w	80005fc <I2C_ITListenCplt>
 8000906:	bf00      	nop
 8000908:	fe00e800 	.word	0xfe00e800
 800090c:	ffff0000 	.word	0xffff0000

08000910 <I2C_ITAddrCplt.isra.2.part.3>:
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
    transferdirection = I2C_GET_DIR(hi2c);
 8000912:	6804      	ldr	r4, [r0, #0]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000914:	68c3      	ldr	r3, [r0, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8000916:	69a1      	ldr	r1, [r4, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000918:	69a2      	ldr	r2, [r4, #24]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800091a:	68a6      	ldr	r6, [r4, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800091c:	68e7      	ldr	r7, [r4, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800091e:	0c12      	lsrs	r2, r2, #16
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000920:	2b02      	cmp	r3, #2
    transferdirection = I2C_GET_DIR(hi2c);
 8000922:	f3c1 4100 	ubfx	r1, r1, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000926:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800092a:	d10d      	bne.n	8000948 <I2C_ITAddrCplt.isra.2.part.3+0x38>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800092c:	f3c6 0609 	ubfx	r6, r6, #0, #10
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8000930:	ea82 12d6 	eor.w	r2, r2, r6, lsr #7
 8000934:	f012 0306 	ands.w	r3, r2, #6
 8000938:	d112      	bne.n	8000960 <I2C_ITAddrCplt.isra.2.part.3+0x50>
        hi2c->AddrEventCount++;
 800093a:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800093c:	3201      	adds	r2, #1
 800093e:	6482      	str	r2, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000940:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8000942:	2a02      	cmp	r2, #2
 8000944:	d01b      	beq.n	800097e <I2C_ITAddrCplt.isra.2.part.3+0x6e>
 8000946:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000948:	6823      	ldr	r3, [r4, #0]
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800094a:	6f86      	ldr	r6, [r0, #120]	; 0x78
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800094c:	f023 03b8 	bic.w	r3, r3, #184	; 0xb8
      __HAL_UNLOCK(hi2c);
 8000950:	2700      	movs	r7, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000952:	6023      	str	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);
 8000954:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000958:	4633      	mov	r3, r6
}
 800095a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800095e:	4718      	bx	r3
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000960:	6823      	ldr	r3, [r4, #0]
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000962:	6f86      	ldr	r6, [r0, #120]	; 0x78
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000964:	f023 03b8 	bic.w	r3, r3, #184	; 0xb8
        __HAL_UNLOCK(hi2c);
 8000968:	f04f 0e00 	mov.w	lr, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800096c:	6023      	str	r3, [r4, #0]
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800096e:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
        __HAL_UNLOCK(hi2c);
 8000972:	f880 e040 	strb.w	lr, [r0, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000976:	4633      	mov	r3, r6
}
 8000978:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800097c:	4718      	bx	r3
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800097e:	2708      	movs	r7, #8
          hi2c->AddrEventCount = 0U;
 8000980:	6483      	str	r3, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000982:	61e7      	str	r7, [r4, #28]
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000984:	6f84      	ldr	r4, [r0, #120]	; 0x78
          __HAL_UNLOCK(hi2c);
 8000986:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800098a:	4632      	mov	r2, r6
 800098c:	4623      	mov	r3, r4
}
 800098e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000992:	4718      	bx	r3

08000994 <I2C_Slave_ISR_IT>:
{
 8000994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8000996:	f890 5040 	ldrb.w	r5, [r0, #64]	; 0x40
  uint32_t tmpoptions = hi2c->XferOptions;
 800099a:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 800099c:	2d01      	cmp	r5, #1
 800099e:	d072      	beq.n	8000a86 <I2C_Slave_ISR_IT+0xf2>
 80009a0:	4616      	mov	r6, r2
 80009a2:	2301      	movs	r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80009a4:	068a      	lsls	r2, r1, #26
 80009a6:	460c      	mov	r4, r1
 80009a8:	4605      	mov	r5, r0
  __HAL_LOCK(hi2c);
 80009aa:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80009ae:	d501      	bpl.n	80009b4 <I2C_Slave_ISR_IT+0x20>
 80009b0:	06b3      	lsls	r3, r6, #26
 80009b2:	d46a      	bmi.n	8000a8a <I2C_Slave_ISR_IT+0xf6>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80009b4:	06e2      	lsls	r2, r4, #27
 80009b6:	d421      	bmi.n	80009fc <I2C_Slave_ISR_IT+0x68>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80009b8:	0762      	lsls	r2, r4, #29
 80009ba:	d541      	bpl.n	8000a40 <I2C_Slave_ISR_IT+0xac>
 80009bc:	0773      	lsls	r3, r6, #29
 80009be:	d53f      	bpl.n	8000a40 <I2C_Slave_ISR_IT+0xac>
    if (hi2c->XferCount > 0U)
 80009c0:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 80009c2:	b29b      	uxth	r3, r3
 80009c4:	b16b      	cbz	r3, 80009e2 <I2C_Slave_ISR_IT+0x4e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80009c6:	682a      	ldr	r2, [r5, #0]
 80009c8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80009ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80009cc:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80009ce:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80009d0:	6a69      	ldr	r1, [r5, #36]	; 0x24
      hi2c->XferSize--;
 80009d2:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
      hi2c->XferCount--;
 80009d4:	3b01      	subs	r3, #1
 80009d6:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 80009d8:	3101      	adds	r1, #1
      hi2c->XferSize--;
 80009da:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80009dc:	856b      	strh	r3, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80009de:	6269      	str	r1, [r5, #36]	; 0x24
      hi2c->XferSize--;
 80009e0:	852a      	strh	r2, [r5, #40]	; 0x28
    if ((hi2c->XferCount == 0U) && \
 80009e2:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	b92b      	cbnz	r3, 80009f4 <I2C_Slave_ISR_IT+0x60>
 80009e8:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 80009ec:	d002      	beq.n	80009f4 <I2C_Slave_ISR_IT+0x60>
        I2C_ITSlaveSeqCplt(hi2c);
 80009ee:	4628      	mov	r0, r5
 80009f0:	f7ff fdb6 	bl	8000560 <I2C_ITSlaveSeqCplt>
  __HAL_UNLOCK(hi2c);
 80009f4:	2000      	movs	r0, #0
 80009f6:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
  return HAL_OK;
 80009fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80009fc:	06f3      	lsls	r3, r6, #27
 80009fe:	d5db      	bpl.n	80009b8 <I2C_Slave_ISR_IT+0x24>
    if (hi2c->XferCount == 0U)
 8000a00:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d143      	bne.n	8000a90 <I2C_Slave_ISR_IT+0xfc>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000a08:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 8000a0c:	2b28      	cmp	r3, #40	; 0x28
 8000a0e:	d052      	beq.n	8000ab6 <I2C_Slave_ISR_IT+0x122>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000a10:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 8000a14:	2b29      	cmp	r3, #41	; 0x29
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000a16:	682b      	ldr	r3, [r5, #0]
 8000a18:	f04f 0210 	mov.w	r2, #16
 8000a1c:	61da      	str	r2, [r3, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000a1e:	d1e9      	bne.n	80009f4 <I2C_Slave_ISR_IT+0x60>
 8000a20:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8000a24:	d0e6      	beq.n	80009f4 <I2C_Slave_ISR_IT+0x60>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000a26:	699a      	ldr	r2, [r3, #24]
 8000a28:	0790      	lsls	r0, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8000a2a:	bf44      	itt	mi
 8000a2c:	2200      	movmi	r2, #0
 8000a2e:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000a30:	699a      	ldr	r2, [r3, #24]
 8000a32:	07d1      	lsls	r1, r2, #31
 8000a34:	d4db      	bmi.n	80009ee <I2C_Slave_ISR_IT+0x5a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000a36:	699a      	ldr	r2, [r3, #24]
 8000a38:	f042 0201 	orr.w	r2, r2, #1
 8000a3c:	619a      	str	r2, [r3, #24]
 8000a3e:	e7d6      	b.n	80009ee <I2C_Slave_ISR_IT+0x5a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a40:	0720      	lsls	r0, r4, #28
 8000a42:	d50b      	bpl.n	8000a5c <I2C_Slave_ISR_IT+0xc8>
 8000a44:	0731      	lsls	r1, r6, #28
 8000a46:	d509      	bpl.n	8000a5c <I2C_Slave_ISR_IT+0xc8>
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000a48:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 8000a4c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8000a50:	2b28      	cmp	r3, #40	; 0x28
 8000a52:	d038      	beq.n	8000ac6 <I2C_Slave_ISR_IT+0x132>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000a54:	682b      	ldr	r3, [r5, #0]
 8000a56:	2208      	movs	r2, #8
 8000a58:	61da      	str	r2, [r3, #28]
 8000a5a:	e7cb      	b.n	80009f4 <I2C_Slave_ISR_IT+0x60>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000a5c:	07a2      	lsls	r2, r4, #30
 8000a5e:	d5c9      	bpl.n	80009f4 <I2C_Slave_ISR_IT+0x60>
 8000a60:	07b3      	lsls	r3, r6, #30
 8000a62:	d5c7      	bpl.n	80009f4 <I2C_Slave_ISR_IT+0x60>
    if (hi2c->XferCount > 0U)
 8000a64:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	b30b      	cbz	r3, 8000aae <I2C_Slave_ISR_IT+0x11a>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000a6a:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000a6c:	682b      	ldr	r3, [r5, #0]
 8000a6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000a72:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000a74:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 8000a76:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000a78:	6269      	str	r1, [r5, #36]	; 0x24
      hi2c->XferCount--;
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000a7e:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8000a80:	856b      	strh	r3, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 8000a82:	852a      	strh	r2, [r5, #40]	; 0x28
 8000a84:	e7b6      	b.n	80009f4 <I2C_Slave_ISR_IT+0x60>
  __HAL_LOCK(hi2c);
 8000a86:	2002      	movs	r0, #2
}
 8000a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000a8a:	f7ff fe99 	bl	80007c0 <I2C_ITSlaveCplt>
 8000a8e:	e791      	b.n	80009b4 <I2C_Slave_ISR_IT+0x20>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000a90:	682b      	ldr	r3, [r5, #0]
 8000a92:	2210      	movs	r2, #16
 8000a94:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000a96:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000a98:	f043 0304 	orr.w	r3, r3, #4
 8000a9c:	646b      	str	r3, [r5, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8000a9e:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8000aa2:	d1a7      	bne.n	80009f4 <I2C_Slave_ISR_IT+0x60>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000aa4:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8000aa6:	4628      	mov	r0, r5
 8000aa8:	f7ff fdfe 	bl	80006a8 <I2C_ITError>
 8000aac:	e7a2      	b.n	80009f4 <I2C_Slave_ISR_IT+0x60>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000aae:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8000ab2:	d09c      	beq.n	80009ee <I2C_Slave_ISR_IT+0x5a>
 8000ab4:	e79e      	b.n	80009f4 <I2C_Slave_ISR_IT+0x60>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000ab6:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8000aba:	d1a9      	bne.n	8000a10 <I2C_Slave_ISR_IT+0x7c>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000abc:	4621      	mov	r1, r4
 8000abe:	4628      	mov	r0, r5
 8000ac0:	f7ff fd9c 	bl	80005fc <I2C_ITListenCplt>
 8000ac4:	e796      	b.n	80009f4 <I2C_Slave_ISR_IT+0x60>
 8000ac6:	4628      	mov	r0, r5
 8000ac8:	f7ff ff22 	bl	8000910 <I2C_ITAddrCplt.isra.2.part.3>
 8000acc:	e792      	b.n	80009f4 <I2C_Slave_ISR_IT+0x60>
 8000ace:	bf00      	nop

08000ad0 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000ad0:	6803      	ldr	r3, [r0, #0]
{
 8000ad2:	b410      	push	{r4}
  if (hi2c->XferISR != NULL)
 8000ad4:	6b44      	ldr	r4, [r0, #52]	; 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000ad6:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000ad8:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8000ada:	b11c      	cbz	r4, 8000ae4 <HAL_I2C_EV_IRQHandler+0x14>
    hi2c->XferISR(hi2c, itflags, itsources);
 8000adc:	4623      	mov	r3, r4
}
 8000ade:	f85d 4b04 	ldr.w	r4, [sp], #4
    hi2c->XferISR(hi2c, itflags, itsources);
 8000ae2:	4718      	bx	r3
}
 8000ae4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000aec:	6802      	ldr	r2, [r0, #0]
 8000aee:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000af0:	6811      	ldr	r1, [r2, #0]
{
 8000af2:	b410      	push	{r4}
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000af4:	05dc      	lsls	r4, r3, #23
 8000af6:	d51a      	bpl.n	8000b2e <HAL_I2C_ER_IRQHandler+0x42>
 8000af8:	060c      	lsls	r4, r1, #24
 8000afa:	d524      	bpl.n	8000b46 <HAL_I2C_ER_IRQHandler+0x5a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000afc:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8000afe:	f041 0101 	orr.w	r1, r1, #1
 8000b02:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000b04:	f44f 7480 	mov.w	r4, #256	; 0x100
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000b08:	0559      	lsls	r1, r3, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000b0a:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000b0c:	d529      	bpl.n	8000b62 <HAL_I2C_ER_IRQHandler+0x76>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000b0e:	6c41      	ldr	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000b10:	f44f 6480 	mov.w	r4, #1024	; 0x400
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000b14:	f041 0108 	orr.w	r1, r1, #8
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000b18:	059b      	lsls	r3, r3, #22
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000b1a:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000b1c:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000b1e:	d418      	bmi.n	8000b52 <HAL_I2C_ER_IRQHandler+0x66>
  tmperror = hi2c->ErrorCode;
 8000b20:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000b22:	f011 0f0b 	tst.w	r1, #11
 8000b26:	d10a      	bne.n	8000b3e <HAL_I2C_ER_IRQHandler+0x52>
}
 8000b28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000b2c:	4770      	bx	lr
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000b2e:	055c      	lsls	r4, r3, #21
 8000b30:	d50b      	bpl.n	8000b4a <HAL_I2C_ER_IRQHandler+0x5e>
 8000b32:	0609      	lsls	r1, r1, #24
 8000b34:	d4eb      	bmi.n	8000b0e <HAL_I2C_ER_IRQHandler+0x22>
  tmperror = hi2c->ErrorCode;
 8000b36:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000b38:	f011 0f0b 	tst.w	r1, #11
 8000b3c:	d0f4      	beq.n	8000b28 <HAL_I2C_ER_IRQHandler+0x3c>
}
 8000b3e:	f85d 4b04 	ldr.w	r4, [sp], #4
    I2C_ITError(hi2c, tmperror);
 8000b42:	f7ff bdb1 	b.w	80006a8 <I2C_ITError>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000b46:	055c      	lsls	r4, r3, #21
 8000b48:	d4ea      	bmi.n	8000b20 <HAL_I2C_ER_IRQHandler+0x34>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000b4a:	059c      	lsls	r4, r3, #22
 8000b4c:	d5e8      	bpl.n	8000b20 <HAL_I2C_ER_IRQHandler+0x34>
 8000b4e:	060b      	lsls	r3, r1, #24
 8000b50:	d5e6      	bpl.n	8000b20 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000b52:	6c43      	ldr	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000b54:	f44f 7100 	mov.w	r1, #512	; 0x200
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000b58:	f043 0302 	orr.w	r3, r3, #2
 8000b5c:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000b5e:	61d1      	str	r1, [r2, #28]
 8000b60:	e7de      	b.n	8000b20 <HAL_I2C_ER_IRQHandler+0x34>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000b62:	059b      	lsls	r3, r3, #22
 8000b64:	d4f5      	bmi.n	8000b52 <HAL_I2C_ER_IRQHandler+0x66>
 8000b66:	e7db      	b.n	8000b20 <HAL_I2C_ER_IRQHandler+0x34>

08000b68 <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b68:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <HAL_PWREx_GetVoltageRange+0x20>)
 8000b6a:	6818      	ldr	r0, [r3, #0]
 8000b6c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000b70:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8000b74:	d007      	beq.n	8000b86 <HAL_PWREx_GetVoltageRange+0x1e>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8000b76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b7a:	f413 7f80 	tst.w	r3, #256	; 0x100
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8000b7e:	bf14      	ite	ne
 8000b80:	f44f 7000 	movne.w	r0, #512	; 0x200
 8000b84:	2000      	moveq	r0, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8000b86:	4770      	bx	lr
 8000b88:	40007000 	.word	0x40007000

08000b8c <HAL_PWREx_ControlVoltageScaling>:

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b8c:	4a3b      	ldr	r2, [pc, #236]	; (8000c7c <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 8000b8e:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b90:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000b92:	b968      	cbnz	r0, 8000bb0 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000b98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b9c:	d014      	beq.n	8000bc8 <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b9e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    }
  }
#endif

  return HAL_OK;
}
 8000ba2:	f85d 4b04 	ldr.w	r4, [sp], #4
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000ba6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000baa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8000bae:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bb0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000bb4:	d031      	beq.n	8000c1a <HAL_PWREx_ControlVoltageScaling+0x8e>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000bb6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bbe:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000bc0:	2000      	movs	r0, #0
}
 8000bc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000bc6:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000bc8:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000bcc:	4b2c      	ldr	r3, [pc, #176]	; (8000c80 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000bce:	482d      	ldr	r0, [pc, #180]	; (8000c84 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000bd0:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8000bd4:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bd8:	6811      	ldr	r1, [r2, #0]
 8000bda:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8000bde:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8000be2:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000be4:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000be6:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000be8:	2332      	movs	r3, #50	; 0x32
 8000bea:	fb03 f304 	mul.w	r3, r3, r4
 8000bee:	fba0 0303 	umull	r0, r3, r0, r3
 8000bf2:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bf4:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000bf6:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bfa:	d506      	bpl.n	8000c0a <HAL_PWREx_ControlVoltageScaling+0x7e>
 8000bfc:	e000      	b.n	8000c00 <HAL_PWREx_ControlVoltageScaling+0x74>
 8000bfe:	b123      	cbz	r3, 8000c0a <HAL_PWREx_ControlVoltageScaling+0x7e>
 8000c00:	6951      	ldr	r1, [r2, #20]
 8000c02:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8000c04:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c08:	d4f9      	bmi.n	8000bfe <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c0a:	4b1c      	ldr	r3, [pc, #112]	; (8000c7c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	055c      	lsls	r4, r3, #21
 8000c10:	d5d6      	bpl.n	8000bc0 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 8000c12:	2003      	movs	r0, #3
}
 8000c14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000c18:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c22:	d007      	beq.n	8000c34 <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000c24:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8000c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8000c30:	2000      	movs	r0, #0
 8000c32:	e7c6      	b.n	8000bc2 <HAL_PWREx_ControlVoltageScaling+0x36>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000c34:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000c38:	4b11      	ldr	r3, [pc, #68]	; (8000c80 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000c3a:	4812      	ldr	r0, [pc, #72]	; (8000c84 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000c3c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000c40:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c44:	6811      	ldr	r1, [r2, #0]
 8000c46:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8000c4a:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8000c4e:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000c50:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c52:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000c54:	2332      	movs	r3, #50	; 0x32
 8000c56:	fb03 f304 	mul.w	r3, r3, r4
 8000c5a:	fba0 0303 	umull	r0, r3, r0, r3
 8000c5e:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c60:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000c62:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c66:	d5d0      	bpl.n	8000c0a <HAL_PWREx_ControlVoltageScaling+0x7e>
 8000c68:	e001      	b.n	8000c6e <HAL_PWREx_ControlVoltageScaling+0xe2>
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d0cd      	beq.n	8000c0a <HAL_PWREx_ControlVoltageScaling+0x7e>
 8000c6e:	6951      	ldr	r1, [r2, #20]
 8000c70:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8000c72:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c76:	d5c8      	bpl.n	8000c0a <HAL_PWREx_ControlVoltageScaling+0x7e>
 8000c78:	e7f7      	b.n	8000c6a <HAL_PWREx_ControlVoltageScaling+0xde>
 8000c7a:	bf00      	nop
 8000c7c:	40007000 	.word	0x40007000
 8000c80:	20040044 	.word	0x20040044
 8000c84:	431bde83 	.word	0x431bde83

08000c88 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8000c88:	4a02      	ldr	r2, [pc, #8]	; (8000c94 <HAL_PWREx_EnableVddIO2+0xc>)
 8000c8a:	6853      	ldr	r3, [r2, #4]
 8000c8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c90:	6053      	str	r3, [r2, #4]
 8000c92:	4770      	bx	lr
 8000c94:	40007000 	.word	0x40007000

08000c98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000c98:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000c9a:	4d1e      	ldr	r5, [pc, #120]	; (8000d14 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000c9c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000c9e:	00db      	lsls	r3, r3, #3
{
 8000ca0:	b083      	sub	sp, #12
 8000ca2:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000ca4:	d519      	bpl.n	8000cda <RCC_SetFlashLatencyFromMSIRange+0x42>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000ca6:	f7ff ff5f 	bl	8000b68 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000caa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000cae:	d026      	beq.n	8000cfe <RCC_SetFlashLatencyFromMSIRange+0x66>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8000cb0:	2c7f      	cmp	r4, #127	; 0x7f
 8000cb2:	d82b      	bhi.n	8000d0c <RCC_SetFlashLatencyFromMSIRange+0x74>
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8000cb4:	f1a4 0470 	sub.w	r4, r4, #112	; 0x70
 8000cb8:	fab4 f484 	clz	r4, r4
 8000cbc:	0964      	lsrs	r4, r4, #5
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000cbe:	4916      	ldr	r1, [pc, #88]	; (8000d18 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000cc0:	680b      	ldr	r3, [r1, #0]
 8000cc2:	f023 030f 	bic.w	r3, r3, #15
 8000cc6:	4323      	orrs	r3, r4
 8000cc8:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8000cca:	6808      	ldr	r0, [r1, #0]
 8000ccc:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000cd0:	1b00      	subs	r0, r0, r4
 8000cd2:	bf18      	it	ne
 8000cd4:	2001      	movne	r0, #1
 8000cd6:	b003      	add	sp, #12
 8000cd8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8000cda:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce0:	65ab      	str	r3, [r5, #88]	; 0x58
 8000ce2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce8:	9301      	str	r3, [sp, #4]
 8000cea:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000cec:	f7ff ff3c 	bl	8000b68 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000cf0:	6dab      	ldr	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000cf2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8000cf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cfa:	65ab      	str	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000cfc:	d1d8      	bne.n	8000cb0 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8000cfe:	2c80      	cmp	r4, #128	; 0x80
 8000d00:	d906      	bls.n	8000d10 <RCC_SetFlashLatencyFromMSIRange+0x78>
      if(msirange > RCC_MSIRANGE_10)
 8000d02:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_1; /* 1WS */
 8000d04:	bf8c      	ite	hi
 8000d06:	2402      	movhi	r4, #2
 8000d08:	2401      	movls	r4, #1
 8000d0a:	e7d8      	b.n	8000cbe <RCC_SetFlashLatencyFromMSIRange+0x26>
        latency = FLASH_LATENCY_2; /* 2WS */
 8000d0c:	2402      	movs	r4, #2
 8000d0e:	e7d6      	b.n	8000cbe <RCC_SetFlashLatencyFromMSIRange+0x26>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000d10:	2400      	movs	r4, #0
 8000d12:	e7d4      	b.n	8000cbe <RCC_SetFlashLatencyFromMSIRange+0x26>
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40022000 	.word	0x40022000

08000d1c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d1c:	4a28      	ldr	r2, [pc, #160]	; (8000dc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000d1e:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d20:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000d22:	f013 030c 	ands.w	r3, r3, #12
 8000d26:	d008      	beq.n	8000d3a <HAL_RCC_GetSysClockFreq+0x1e>
 8000d28:	2b0c      	cmp	r3, #12
 8000d2a:	d038      	beq.n	8000d9e <HAL_RCC_GetSysClockFreq+0x82>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000d2c:	2b04      	cmp	r3, #4
 8000d2e:	d034      	beq.n	8000d9a <HAL_RCC_GetSysClockFreq+0x7e>
 8000d30:	2b08      	cmp	r3, #8
 8000d32:	4824      	ldr	r0, [pc, #144]	; (8000dc4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8000d34:	bf18      	it	ne
 8000d36:	2000      	movne	r0, #0
 8000d38:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000d3a:	4a21      	ldr	r2, [pc, #132]	; (8000dc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000d3c:	6811      	ldr	r1, [r2, #0]
 8000d3e:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000d40:	bf54      	ite	pl
 8000d42:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000d46:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8000d48:	491f      	ldr	r1, [pc, #124]	; (8000dc8 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000d4a:	bf54      	ite	pl
 8000d4c:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000d50:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8000d54:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d58:	b303      	cbz	r3, 8000d9c <HAL_RCC_GetSysClockFreq+0x80>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000d5a:	2b0c      	cmp	r3, #12
 8000d5c:	d12d      	bne.n	8000dba <HAL_RCC_GetSysClockFreq+0x9e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000d5e:	4b18      	ldr	r3, [pc, #96]	; (8000dc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d025      	beq.n	8000db6 <HAL_RCC_GetSysClockFreq+0x9a>
      pllvco = HSE_VALUE;
 8000d6a:	4a16      	ldr	r2, [pc, #88]	; (8000dc4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8000d6c:	2b03      	cmp	r3, #3
 8000d6e:	bf08      	it	eq
 8000d70:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000d72:	4b13      	ldr	r3, [pc, #76]	; (8000dc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000d74:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000d76:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8000d7e:	3301      	adds	r3, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000d80:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000d84:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8000d88:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000d8c:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000d8e:	0058      	lsls	r0, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000d90:	fbb2 f3f1 	udiv	r3, r2, r1
    sysclockfreq = pllvco / pllr;
 8000d94:	fbb3 f0f0 	udiv	r0, r3, r0
 8000d98:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <HAL_RCC_GetSysClockFreq+0xb0>)
}
 8000d9c:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d9e:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000da2:	2a01      	cmp	r2, #1
 8000da4:	d0c9      	beq.n	8000d3a <HAL_RCC_GetSysClockFreq+0x1e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000da6:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8000dae:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000db0:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 8000db4:	d1d9      	bne.n	8000d6a <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = HSI_VALUE;
 8000db6:	4805      	ldr	r0, [pc, #20]	; (8000dcc <HAL_RCC_GetSysClockFreq+0xb0>)
 8000db8:	e7db      	b.n	8000d72 <HAL_RCC_GetSysClockFreq+0x56>
 8000dba:	2000      	movs	r0, #0
  return sysclockfreq;
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	007a1200 	.word	0x007a1200
 8000dc8:	080065d0 	.word	0x080065d0
 8000dcc:	00f42400 	.word	0x00f42400

08000dd0 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8000dd0:	2800      	cmp	r0, #0
 8000dd2:	f000 826c 	beq.w	80012ae <HAL_RCC_OscConfig+0x4de>
{
 8000dd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dda:	4a96      	ldr	r2, [pc, #600]	; (8001034 <HAL_RCC_OscConfig+0x264>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ddc:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dde:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000de0:	68d6      	ldr	r6, [r2, #12]
 8000de2:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000de4:	06d8      	lsls	r0, r3, #27
{
 8000de6:	b082      	sub	sp, #8
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000de8:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dec:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000df0:	d52e      	bpl.n	8000e50 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 8127 	beq.w	8001046 <HAL_RCC_OscConfig+0x276>
 8000df8:	2d0c      	cmp	r5, #12
 8000dfa:	f000 8121 	beq.w	8001040 <HAL_RCC_OscConfig+0x270>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000dfe:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8000e00:	4f8c      	ldr	r7, [pc, #560]	; (8001034 <HAL_RCC_OscConfig+0x264>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f000 81a0 	beq.w	8001148 <HAL_RCC_OscConfig+0x378>
        __HAL_RCC_MSI_ENABLE();
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	f043 0301 	orr.w	r3, r3, #1
 8000e0e:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8000e10:	f7ff fa06 	bl	8000220 <HAL_GetTick>
 8000e14:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e16:	e006      	b.n	8000e26 <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e18:	f7ff fa02 	bl	8000220 <HAL_GetTick>
 8000e1c:	eba0 0008 	sub.w	r0, r0, r8
 8000e20:	2802      	cmp	r0, #2
 8000e22:	f200 81cb 	bhi.w	80011bc <HAL_RCC_OscConfig+0x3ec>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	079b      	lsls	r3, r3, #30
 8000e2a:	d5f5      	bpl.n	8000e18 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	f043 0308 	orr.w	r3, r3, #8
 8000e32:	603b      	str	r3, [r7, #0]
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	6a22      	ldr	r2, [r4, #32]
 8000e38:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	69e2      	ldr	r2, [r4, #28]
 8000e44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000e48:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000e4c:	607b      	str	r3, [r7, #4]
 8000e4e:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e50:	07d9      	lsls	r1, r3, #31
 8000e52:	d51e      	bpl.n	8000e92 <HAL_RCC_OscConfig+0xc2>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e54:	2d08      	cmp	r5, #8
 8000e56:	f000 818d 	beq.w	8001174 <HAL_RCC_OscConfig+0x3a4>
 8000e5a:	2d0c      	cmp	r5, #12
 8000e5c:	f000 8187 	beq.w	800116e <HAL_RCC_OscConfig+0x39e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e60:	6862      	ldr	r2, [r4, #4]
 8000e62:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000e66:	f000 81a3 	beq.w	80011b0 <HAL_RCC_OscConfig+0x3e0>
 8000e6a:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000e6e:	f000 820b 	beq.w	8001288 <HAL_RCC_OscConfig+0x4b8>
 8000e72:	4970      	ldr	r1, [pc, #448]	; (8001034 <HAL_RCC_OscConfig+0x264>)
 8000e74:	6808      	ldr	r0, [r1, #0]
 8000e76:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8000e7a:	6008      	str	r0, [r1, #0]
 8000e7c:	6808      	ldr	r0, [r1, #0]
 8000e7e:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8000e82:	6008      	str	r0, [r1, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	f000 8116 	beq.w	80010b6 <HAL_RCC_OscConfig+0x2e6>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {};
 8000e8a:	496a      	ldr	r1, [pc, #424]	; (8001034 <HAL_RCC_OscConfig+0x264>)
 8000e8c:	680a      	ldr	r2, [r1, #0]
 8000e8e:	0397      	lsls	r7, r2, #14
 8000e90:	d5fc      	bpl.n	8000e8c <HAL_RCC_OscConfig+0xbc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e92:	079a      	lsls	r2, r3, #30
 8000e94:	d518      	bpl.n	8000ec8 <HAL_RCC_OscConfig+0xf8>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000e96:	2d04      	cmp	r5, #4
 8000e98:	f000 8179 	beq.w	800118e <HAL_RCC_OscConfig+0x3be>
 8000e9c:	2d0c      	cmp	r5, #12
 8000e9e:	f000 8173 	beq.w	8001188 <HAL_RCC_OscConfig+0x3b8>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ea2:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8000ea4:	4963      	ldr	r1, [pc, #396]	; (8001034 <HAL_RCC_OscConfig+0x264>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ea6:	2a00      	cmp	r2, #0
 8000ea8:	f000 8143 	beq.w	8001132 <HAL_RCC_OscConfig+0x362>
        __HAL_RCC_HSI_ENABLE();
 8000eac:	680a      	ldr	r2, [r1, #0]
 8000eae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000eb2:	600a      	str	r2, [r1, #0]
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U){};
 8000eb4:	680a      	ldr	r2, [r1, #0]
 8000eb6:	0556      	lsls	r6, r2, #21
 8000eb8:	d5fc      	bpl.n	8000eb4 <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eba:	684a      	ldr	r2, [r1, #4]
 8000ebc:	6920      	ldr	r0, [r4, #16]
 8000ebe:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 8000ec2:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8000ec6:	604a      	str	r2, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ec8:	0719      	lsls	r1, r3, #28
 8000eca:	d50e      	bpl.n	8000eea <HAL_RCC_OscConfig+0x11a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ecc:	6962      	ldr	r2, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8000ece:	4959      	ldr	r1, [pc, #356]	; (8001034 <HAL_RCC_OscConfig+0x264>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ed0:	2a00      	cmp	r2, #0
 8000ed2:	f000 80f8 	beq.w	80010c6 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_LSI_ENABLE();
 8000ed6:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8000eda:	f042 0201 	orr.w	r2, r2, #1
 8000ede:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U){};
 8000ee2:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8000ee6:	0797      	lsls	r7, r2, #30
 8000ee8:	d5fb      	bpl.n	8000ee2 <HAL_RCC_OscConfig+0x112>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000eea:	075a      	lsls	r2, r3, #29
 8000eec:	d530      	bpl.n	8000f50 <HAL_RCC_OscConfig+0x180>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000eee:	4b51      	ldr	r3, [pc, #324]	; (8001034 <HAL_RCC_OscConfig+0x264>)
 8000ef0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000ef2:	00d0      	lsls	r0, r2, #3
 8000ef4:	f140 80ff 	bpl.w	80010f6 <HAL_RCC_OscConfig+0x326>
    FlagStatus       pwrclkchanged = RESET;
 8000ef8:	2000      	movs	r0, #0
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000efa:	4a4f      	ldr	r2, [pc, #316]	; (8001038 <HAL_RCC_OscConfig+0x268>)
 8000efc:	6813      	ldr	r3, [r2, #0]
 8000efe:	05d9      	lsls	r1, r3, #23
 8000f00:	d406      	bmi.n	8000f10 <HAL_RCC_OscConfig+0x140>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000f02:	6813      	ldr	r3, [r2, #0]
 8000f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f08:	6013      	str	r3, [r2, #0]
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {};
 8000f0a:	6813      	ldr	r3, [r2, #0]
 8000f0c:	05db      	lsls	r3, r3, #23
 8000f0e:	d5fc      	bpl.n	8000f0a <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f10:	68a3      	ldr	r3, [r4, #8]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	f000 815c 	beq.w	80011d0 <HAL_RCC_OscConfig+0x400>
 8000f18:	2b05      	cmp	r3, #5
 8000f1a:	f000 8161 	beq.w	80011e0 <HAL_RCC_OscConfig+0x410>
 8000f1e:	4a45      	ldr	r2, [pc, #276]	; (8001034 <HAL_RCC_OscConfig+0x264>)
 8000f20:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8000f24:	f021 0101 	bic.w	r1, r1, #1
 8000f28:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
 8000f2c:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8000f30:	f021 0104 	bic.w	r1, r1, #4
 8000f34:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f000 80d2 	beq.w	80010e2 <HAL_RCC_OscConfig+0x312>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U){};
 8000f3e:	4a3d      	ldr	r2, [pc, #244]	; (8001034 <HAL_RCC_OscConfig+0x264>)
 8000f40:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8000f44:	079f      	lsls	r7, r3, #30
 8000f46:	d5fb      	bpl.n	8000f40 <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 8000f48:	2800      	cmp	r0, #0
 8000f4a:	f040 813b 	bne.w	80011c4 <HAL_RCC_OscConfig+0x3f4>
 8000f4e:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000f50:	0698      	lsls	r0, r3, #26
 8000f52:	d50e      	bpl.n	8000f72 <HAL_RCC_OscConfig+0x1a2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000f54:	6a63      	ldr	r3, [r4, #36]	; 0x24
      __HAL_RCC_HSI48_ENABLE();
 8000f56:	4a37      	ldr	r2, [pc, #220]	; (8001034 <HAL_RCC_OscConfig+0x264>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f000 80d7 	beq.w	800110c <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8000f5e:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8000f62:	f043 0301 	orr.w	r3, r3, #1
 8000f66:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U){};
 8000f6a:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8000f6e:	0799      	lsls	r1, r3, #30
 8000f70:	d5fb      	bpl.n	8000f6a <HAL_RCC_OscConfig+0x19a>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000f72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d044      	beq.n	8001002 <HAL_RCC_OscConfig+0x232>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d046      	beq.n	800100a <HAL_RCC_OscConfig+0x23a>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f7c:	2d0c      	cmp	r5, #12
 8000f7e:	d055      	beq.n	800102c <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_PLL_DISABLE();
 8000f80:	4b2c      	ldr	r3, [pc, #176]	; (8001034 <HAL_RCC_OscConfig+0x264>)
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8000f88:	601a      	str	r2, [r3, #0]
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8000f8a:	6818      	ldr	r0, [r3, #0]
 8000f8c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8000f90:	d1fb      	bne.n	8000f8a <HAL_RCC_OscConfig+0x1ba>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8000f92:	68d9      	ldr	r1, [r3, #12]
 8000f94:	4a29      	ldr	r2, [pc, #164]	; (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f96:	400a      	ands	r2, r1
 8000f98:	60da      	str	r2, [r3, #12]
}
 8000f9a:	b002      	add	sp, #8
 8000f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000fa0:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8000fa2:	f003 00f0 	and.w	r0, r3, #240	; 0xf0
 8000fa6:	3e01      	subs	r6, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fa8:	ebb0 1f06 	cmp.w	r0, r6, lsl #4
 8000fac:	d134      	bne.n	8001018 <HAL_RCC_OscConfig+0x248>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000fae:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8000fb0:	f403 40fe 	and.w	r0, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000fb4:	ebb0 2f06 	cmp.w	r0, r6, lsl #8
 8000fb8:	d12e      	bne.n	8001018 <HAL_RCC_OscConfig+0x248>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000fba:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8000fbc:	f003 4078 	and.w	r0, r3, #4160749568	; 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000fc0:	ebb0 6fc6 	cmp.w	r0, r6, lsl #27
 8000fc4:	d128      	bne.n	8001018 <HAL_RCC_OscConfig+0x248>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000fc6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8000fc8:	0840      	lsrs	r0, r0, #1
 8000fca:	3801      	subs	r0, #1
 8000fcc:	f403 06c0 	and.w	r6, r3, #6291456	; 0x600000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000fd0:	ebb6 5f40 	cmp.w	r6, r0, lsl #21
 8000fd4:	d120      	bne.n	8001018 <HAL_RCC_OscConfig+0x248>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000fd6:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000fd8:	0840      	lsrs	r0, r0, #1
 8000fda:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8000fde:	3801      	subs	r0, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000fe0:	ebb3 6f40 	cmp.w	r3, r0, lsl #25
 8000fe4:	d118      	bne.n	8001018 <HAL_RCC_OscConfig+0x248>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fe6:	6813      	ldr	r3, [r2, #0]
 8000fe8:	0199      	lsls	r1, r3, #6
 8000fea:	d40a      	bmi.n	8001002 <HAL_RCC_OscConfig+0x232>
          __HAL_RCC_PLL_ENABLE();
 8000fec:	6813      	ldr	r3, [r2, #0]
 8000fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ff2:	6013      	str	r3, [r2, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000ff4:	68d3      	ldr	r3, [r2, #12]
 8000ff6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ffa:	60d3      	str	r3, [r2, #12]
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8000ffc:	6813      	ldr	r3, [r2, #0]
 8000ffe:	019b      	lsls	r3, r3, #6
 8001000:	d5fc      	bpl.n	8000ffc <HAL_RCC_OscConfig+0x22c>
  return HAL_OK;
 8001002:	2000      	movs	r0, #0
}
 8001004:	b002      	add	sp, #8
 8001006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pll_config = RCC->PLLCFGR;
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <HAL_RCC_OscConfig+0x264>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800100c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      pll_config = RCC->PLLCFGR;
 800100e:	68d3      	ldr	r3, [r2, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001010:	f003 0003 	and.w	r0, r3, #3
 8001014:	4288      	cmp	r0, r1
 8001016:	d0c3      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x1d0>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001018:	2d0c      	cmp	r5, #12
 800101a:	d007      	beq.n	800102c <HAL_RCC_OscConfig+0x25c>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <HAL_RCC_OscConfig+0x264>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	0157      	lsls	r7, r2, #5
 8001022:	d403      	bmi.n	800102c <HAL_RCC_OscConfig+0x25c>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	00d6      	lsls	r6, r2, #3
 8001028:	f140 8100 	bpl.w	800122c <HAL_RCC_OscConfig+0x45c>
    return HAL_ERROR;
 800102c:	2001      	movs	r0, #1
}
 800102e:	b002      	add	sp, #8
 8001030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001034:	40021000 	.word	0x40021000
 8001038:	40007000 	.word	0x40007000
 800103c:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001040:	2e01      	cmp	r6, #1
 8001042:	f47f aedc 	bne.w	8000dfe <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001046:	4b9b      	ldr	r3, [pc, #620]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	0799      	lsls	r1, r3, #30
 800104c:	d46d      	bmi.n	800112a <HAL_RCC_OscConfig+0x35a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800104e:	4b99      	ldr	r3, [pc, #612]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 8001050:	6a20      	ldr	r0, [r4, #32]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	0712      	lsls	r2, r2, #28
 8001056:	bf56      	itet	pl
 8001058:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 800105c:	681b      	ldrmi	r3, [r3, #0]
 800105e:	091b      	lsrpl	r3, r3, #4
 8001060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001064:	4283      	cmp	r3, r0
 8001066:	f0c0 80c9 	bcc.w	80011fc <HAL_RCC_OscConfig+0x42c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800106a:	4b92      	ldr	r3, [pc, #584]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	f042 0208 	orr.w	r2, r2, #8
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800107a:	4302      	orrs	r2, r0
 800107c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800107e:	685a      	ldr	r2, [r3, #4]
 8001080:	69e1      	ldr	r1, [r4, #28]
 8001082:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001086:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800108a:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800108c:	2d00      	cmp	r5, #0
 800108e:	f000 8108 	beq.w	80012a2 <HAL_RCC_OscConfig+0x4d2>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001092:	f7ff fe43 	bl	8000d1c <HAL_RCC_GetSysClockFreq>
 8001096:	4b87      	ldr	r3, [pc, #540]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 8001098:	4f87      	ldr	r7, [pc, #540]	; (80012b8 <HAL_RCC_OscConfig+0x4e8>)
 800109a:	689a      	ldr	r2, [r3, #8]
 800109c:	4987      	ldr	r1, [pc, #540]	; (80012bc <HAL_RCC_OscConfig+0x4ec>)
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80010a4:	5cba      	ldrb	r2, [r7, r2]
 80010a6:	f002 021f 	and.w	r2, r2, #31
 80010aa:	40d0      	lsrs	r0, r2
 80010ac:	6008      	str	r0, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ae:	07d9      	lsls	r1, r3, #31
 80010b0:	f57f aeef 	bpl.w	8000e92 <HAL_RCC_OscConfig+0xc2>
 80010b4:	e6ce      	b.n	8000e54 <HAL_RCC_OscConfig+0x84>
      	while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {};
 80010b6:	680a      	ldr	r2, [r1, #0]
 80010b8:	0390      	lsls	r0, r2, #14
 80010ba:	f57f aeea 	bpl.w	8000e92 <HAL_RCC_OscConfig+0xc2>
 80010be:	680a      	ldr	r2, [r1, #0]
 80010c0:	0390      	lsls	r0, r2, #14
 80010c2:	d4f8      	bmi.n	80010b6 <HAL_RCC_OscConfig+0x2e6>
 80010c4:	e6e5      	b.n	8000e92 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 80010c6:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 80010ca:	f022 0201 	bic.w	r2, r2, #1
 80010ce:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U){};
 80010d2:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 80010d6:	0796      	lsls	r6, r2, #30
 80010d8:	d4fb      	bmi.n	80010d2 <HAL_RCC_OscConfig+0x302>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010da:	075a      	lsls	r2, r3, #29
 80010dc:	f53f af07 	bmi.w	8000eee <HAL_RCC_OscConfig+0x11e>
 80010e0:	e736      	b.n	8000f50 <HAL_RCC_OscConfig+0x180>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U){};
 80010e2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80010e6:	079e      	lsls	r6, r3, #30
 80010e8:	f57f af2e 	bpl.w	8000f48 <HAL_RCC_OscConfig+0x178>
 80010ec:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80010f0:	079e      	lsls	r6, r3, #30
 80010f2:	d4f6      	bmi.n	80010e2 <HAL_RCC_OscConfig+0x312>
 80010f4:	e728      	b.n	8000f48 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_PWR_CLK_ENABLE();
 80010f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80010f8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80010fc:	659a      	str	r2, [r3, #88]	; 0x58
 80010fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001104:	9301      	str	r3, [sp, #4]
 8001106:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001108:	2001      	movs	r0, #1
 800110a:	e6f6      	b.n	8000efa <HAL_RCC_OscConfig+0x12a>
      __HAL_RCC_HSI48_DISABLE();
 800110c:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8001110:	f023 0301 	bic.w	r3, r3, #1
 8001114:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U){};
 8001118:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 800111c:	079b      	lsls	r3, r3, #30
 800111e:	d4fb      	bmi.n	8001118 <HAL_RCC_OscConfig+0x348>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001120:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001122:	2b00      	cmp	r3, #0
 8001124:	f47f af28 	bne.w	8000f78 <HAL_RCC_OscConfig+0x1a8>
 8001128:	e76b      	b.n	8001002 <HAL_RCC_OscConfig+0x232>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800112a:	69a3      	ldr	r3, [r4, #24]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d18e      	bne.n	800104e <HAL_RCC_OscConfig+0x27e>
 8001130:	e77c      	b.n	800102c <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_HSI_DISABLE();
 8001132:	680a      	ldr	r2, [r1, #0]
 8001134:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001138:	600a      	str	r2, [r1, #0]
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U){};
 800113a:	680a      	ldr	r2, [r1, #0]
 800113c:	0550      	lsls	r0, r2, #21
 800113e:	d4fc      	bmi.n	800113a <HAL_RCC_OscConfig+0x36a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001140:	0719      	lsls	r1, r3, #28
 8001142:	f53f aec3 	bmi.w	8000ecc <HAL_RCC_OscConfig+0xfc>
 8001146:	e6d0      	b.n	8000eea <HAL_RCC_OscConfig+0x11a>
        __HAL_RCC_MSI_DISABLE();
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	f023 0301 	bic.w	r3, r3, #1
 800114e:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001150:	f7ff f866 	bl	8000220 <HAL_GetTick>
 8001154:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001156:	e005      	b.n	8001164 <HAL_RCC_OscConfig+0x394>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001158:	f7ff f862 	bl	8000220 <HAL_GetTick>
 800115c:	eba0 0008 	sub.w	r0, r0, r8
 8001160:	2802      	cmp	r0, #2
 8001162:	d82b      	bhi.n	80011bc <HAL_RCC_OscConfig+0x3ec>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	0798      	lsls	r0, r3, #30
 8001168:	d4f6      	bmi.n	8001158 <HAL_RCC_OscConfig+0x388>
 800116a:	6823      	ldr	r3, [r4, #0]
 800116c:	e670      	b.n	8000e50 <HAL_RCC_OscConfig+0x80>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800116e:	2e03      	cmp	r6, #3
 8001170:	f47f ae76 	bne.w	8000e60 <HAL_RCC_OscConfig+0x90>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001174:	4a4f      	ldr	r2, [pc, #316]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 8001176:	6812      	ldr	r2, [r2, #0]
 8001178:	0392      	lsls	r2, r2, #14
 800117a:	f57f ae8a 	bpl.w	8000e92 <HAL_RCC_OscConfig+0xc2>
 800117e:	6862      	ldr	r2, [r4, #4]
 8001180:	2a00      	cmp	r2, #0
 8001182:	f47f ae86 	bne.w	8000e92 <HAL_RCC_OscConfig+0xc2>
 8001186:	e751      	b.n	800102c <HAL_RCC_OscConfig+0x25c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001188:	2e02      	cmp	r6, #2
 800118a:	f47f ae8a 	bne.w	8000ea2 <HAL_RCC_OscConfig+0xd2>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800118e:	4a49      	ldr	r2, [pc, #292]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 8001190:	6812      	ldr	r2, [r2, #0]
 8001192:	0557      	lsls	r7, r2, #21
 8001194:	d503      	bpl.n	800119e <HAL_RCC_OscConfig+0x3ce>
 8001196:	68e2      	ldr	r2, [r4, #12]
 8001198:	2a00      	cmp	r2, #0
 800119a:	f43f af47 	beq.w	800102c <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800119e:	4945      	ldr	r1, [pc, #276]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 80011a0:	6920      	ldr	r0, [r4, #16]
 80011a2:	684a      	ldr	r2, [r1, #4]
 80011a4:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 80011a8:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 80011ac:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011ae:	e68b      	b.n	8000ec8 <HAL_RCC_OscConfig+0xf8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b0:	4940      	ldr	r1, [pc, #256]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 80011b2:	680a      	ldr	r2, [r1, #0]
 80011b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80011b8:	600a      	str	r2, [r1, #0]
 80011ba:	e666      	b.n	8000e8a <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 80011bc:	2003      	movs	r0, #3
}
 80011be:	b002      	add	sp, #8
 80011c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_DISABLE();
 80011c4:	4a3b      	ldr	r2, [pc, #236]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 80011c6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80011c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011cc:	6593      	str	r3, [r2, #88]	; 0x58
 80011ce:	e6be      	b.n	8000f4e <HAL_RCC_OscConfig+0x17e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d0:	4a38      	ldr	r2, [pc, #224]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 80011d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80011de:	e6ae      	b.n	8000f3e <HAL_RCC_OscConfig+0x16e>
 80011e0:	4b34      	ldr	r3, [pc, #208]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 80011e2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80011e6:	f042 0204 	orr.w	r2, r2, #4
 80011ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80011ee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80011f2:	f042 0201 	orr.w	r2, r2, #1
 80011f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80011fa:	e6a0      	b.n	8000f3e <HAL_RCC_OscConfig+0x16e>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011fc:	f7ff fd4c 	bl	8000c98 <RCC_SetFlashLatencyFromMSIRange>
 8001200:	2800      	cmp	r0, #0
 8001202:	f47f af13 	bne.w	800102c <HAL_RCC_OscConfig+0x25c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001206:	4b2b      	ldr	r3, [pc, #172]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	f042 0208 	orr.w	r2, r2, #8
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	6a21      	ldr	r1, [r4, #32]
 8001214:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001218:	430a      	orrs	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	69e1      	ldr	r1, [r4, #28]
 8001220:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001224:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	e732      	b.n	8001092 <HAL_RCC_OscConfig+0x2c2>
            __HAL_RCC_PLL_DISABLE();
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001232:	601a      	str	r2, [r3, #0]
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	0195      	lsls	r5, r2, #6
 8001238:	d4fc      	bmi.n	8001234 <HAL_RCC_OscConfig+0x464>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800123a:	68d8      	ldr	r0, [r3, #12]
 800123c:	4a20      	ldr	r2, [pc, #128]	; (80012c0 <HAL_RCC_OscConfig+0x4f0>)
 800123e:	f8d4 e034 	ldr.w	lr, [r4, #52]	; 0x34
 8001242:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8001244:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8001246:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8001248:	4002      	ands	r2, r0
 800124a:	430a      	orrs	r2, r1
 800124c:	6c20      	ldr	r0, [r4, #64]	; 0x40
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 800124e:	4919      	ldr	r1, [pc, #100]	; (80012b4 <HAL_RCC_OscConfig+0x4e4>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001250:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
 8001254:	ea42 62c7 	orr.w	r2, r2, r7, lsl #27
 8001258:	3e01      	subs	r6, #1
 800125a:	086c      	lsrs	r4, r5, #1
 800125c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
 8001260:	3c01      	subs	r4, #1
 8001262:	0840      	lsrs	r0, r0, #1
 8001264:	ea42 5244 	orr.w	r2, r2, r4, lsl #21
 8001268:	3801      	subs	r0, #1
 800126a:	ea42 6240 	orr.w	r2, r2, r0, lsl #25
 800126e:	60da      	str	r2, [r3, #12]
            __HAL_RCC_PLL_ENABLE();
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001276:	601a      	str	r2, [r3, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001278:	68da      	ldr	r2, [r3, #12]
 800127a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800127e:	60da      	str	r2, [r3, #12]
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001280:	680b      	ldr	r3, [r1, #0]
 8001282:	0198      	lsls	r0, r3, #6
 8001284:	d5fc      	bpl.n	8001280 <HAL_RCC_OscConfig+0x4b0>
 8001286:	e6bc      	b.n	8001002 <HAL_RCC_OscConfig+0x232>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001288:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800128c:	f5a2 323c 	sub.w	r2, r2, #192512	; 0x2f000
 8001290:	6811      	ldr	r1, [r2, #0]
 8001292:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8001296:	6011      	str	r1, [r2, #0]
 8001298:	6811      	ldr	r1, [r2, #0]
 800129a:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800129e:	6011      	str	r1, [r2, #0]
 80012a0:	e5f3      	b.n	8000e8a <HAL_RCC_OscConfig+0xba>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012a2:	f7ff fcf9 	bl	8000c98 <RCC_SetFlashLatencyFromMSIRange>
 80012a6:	2800      	cmp	r0, #0
 80012a8:	f43f aef3 	beq.w	8001092 <HAL_RCC_OscConfig+0x2c2>
 80012ac:	e6be      	b.n	800102c <HAL_RCC_OscConfig+0x25c>
    return HAL_ERROR;
 80012ae:	2001      	movs	r0, #1
}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000
 80012b8:	080065b8 	.word	0x080065b8
 80012bc:	20040044 	.word	0x20040044
 80012c0:	019d800c 	.word	0x019d800c

080012c4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80012c4:	b178      	cbz	r0, 80012e6 <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012c6:	4a82      	ldr	r2, [pc, #520]	; (80014d0 <HAL_RCC_ClockConfig+0x20c>)
 80012c8:	6813      	ldr	r3, [r2, #0]
 80012ca:	f003 030f 	and.w	r3, r3, #15
 80012ce:	428b      	cmp	r3, r1
 80012d0:	d20c      	bcs.n	80012ec <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d2:	6813      	ldr	r3, [r2, #0]
 80012d4:	f023 030f 	bic.w	r3, r3, #15
 80012d8:	430b      	orrs	r3, r1
 80012da:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012dc:	6813      	ldr	r3, [r2, #0]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	4299      	cmp	r1, r3
 80012e4:	d002      	beq.n	80012ec <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	4770      	bx	lr
{
 80012ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012f0:	460c      	mov	r4, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012f2:	6801      	ldr	r1, [r0, #0]
 80012f4:	4606      	mov	r6, r0
 80012f6:	f011 0002 	ands.w	r0, r1, #2
 80012fa:	d147      	bne.n	800138c <HAL_RCC_ClockConfig+0xc8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012fc:	07ca      	lsls	r2, r1, #31
 80012fe:	d531      	bpl.n	8001364 <HAL_RCC_ClockConfig+0xa0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001300:	6872      	ldr	r2, [r6, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001302:	4b74      	ldr	r3, [pc, #464]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001304:	2a03      	cmp	r2, #3
 8001306:	f000 8088 	beq.w	800141a <HAL_RCC_ClockConfig+0x156>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800130a:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800130c:	681b      	ldr	r3, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800130e:	f000 8081 	beq.w	8001414 <HAL_RCC_ClockConfig+0x150>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001312:	2a00      	cmp	r2, #0
 8001314:	f040 80b4 	bne.w	8001480 <HAL_RCC_ClockConfig+0x1bc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001318:	079f      	lsls	r7, r3, #30
 800131a:	d533      	bpl.n	8001384 <HAL_RCC_ClockConfig+0xc0>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800131c:	f7ff fcfe 	bl	8000d1c <HAL_RCC_GetSysClockFreq>
 8001320:	4b6d      	ldr	r3, [pc, #436]	; (80014d8 <HAL_RCC_ClockConfig+0x214>)
 8001322:	4298      	cmp	r0, r3
 8001324:	d905      	bls.n	8001332 <HAL_RCC_ClockConfig+0x6e>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001326:	4b6b      	ldr	r3, [pc, #428]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
 8001328:	689a      	ldr	r2, [r3, #8]
 800132a:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 800132e:	f000 80ab 	beq.w	8001488 <HAL_RCC_ClockConfig+0x1c4>
 8001332:	e896 0006 	ldmia.w	r6, {r1, r2}
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001336:	2700      	movs	r7, #0
 8001338:	f001 0002 	and.w	r0, r1, #2
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800133c:	4d65      	ldr	r5, [pc, #404]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
 800133e:	68ab      	ldr	r3, [r5, #8]
 8001340:	f023 0303 	bic.w	r3, r3, #3
 8001344:	4313      	orrs	r3, r2
 8001346:	60ab      	str	r3, [r5, #8]
 8001348:	0092      	lsls	r2, r2, #2
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)){};
 800134a:	68ab      	ldr	r3, [r5, #8]
 800134c:	f003 030c 	and.w	r3, r3, #12
 8001350:	4293      	cmp	r3, r2
 8001352:	d1fa      	bne.n	800134a <HAL_RCC_ClockConfig+0x86>
  if(hpre == RCC_SYSCLK_DIV2)
 8001354:	b11f      	cbz	r7, 800135e <HAL_RCC_ClockConfig+0x9a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001356:	68ab      	ldr	r3, [r5, #8]
 8001358:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800135c:	60ab      	str	r3, [r5, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800135e:	2800      	cmp	r0, #0
 8001360:	f040 80b3 	bne.w	80014ca <HAL_RCC_ClockConfig+0x206>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001364:	4a5a      	ldr	r2, [pc, #360]	; (80014d0 <HAL_RCC_ClockConfig+0x20c>)
 8001366:	6813      	ldr	r3, [r2, #0]
 8001368:	f003 030f 	and.w	r3, r3, #15
 800136c:	429c      	cmp	r4, r3
 800136e:	d227      	bcs.n	80013c0 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001370:	6813      	ldr	r3, [r2, #0]
 8001372:	f023 030f 	bic.w	r3, r3, #15
 8001376:	4323      	orrs	r3, r4
 8001378:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800137a:	6813      	ldr	r3, [r2, #0]
 800137c:	f003 030f 	and.w	r3, r3, #15
 8001380:	429c      	cmp	r4, r3
 8001382:	d01d      	beq.n	80013c0 <HAL_RCC_ClockConfig+0xfc>
    return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
}
 8001386:	4618      	mov	r0, r3
 8001388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800138c:	4d51      	ldr	r5, [pc, #324]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
 800138e:	68b2      	ldr	r2, [r6, #8]
 8001390:	68ab      	ldr	r3, [r5, #8]
 8001392:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001396:	429a      	cmp	r2, r3
 8001398:	d836      	bhi.n	8001408 <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800139a:	07cb      	lsls	r3, r1, #31
 800139c:	d4b0      	bmi.n	8001300 <HAL_RCC_ClockConfig+0x3c>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800139e:	484d      	ldr	r0, [pc, #308]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
 80013a0:	6883      	ldr	r3, [r0, #8]
 80013a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d2dc      	bcs.n	8001364 <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013aa:	6883      	ldr	r3, [r0, #8]
 80013ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013b0:	431a      	orrs	r2, r3
 80013b2:	6082      	str	r2, [r0, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013b4:	4a46      	ldr	r2, [pc, #280]	; (80014d0 <HAL_RCC_ClockConfig+0x20c>)
 80013b6:	6813      	ldr	r3, [r2, #0]
 80013b8:	f003 030f 	and.w	r3, r3, #15
 80013bc:	429c      	cmp	r4, r3
 80013be:	d3d7      	bcc.n	8001370 <HAL_RCC_ClockConfig+0xac>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c0:	0748      	lsls	r0, r1, #29
 80013c2:	d506      	bpl.n	80013d2 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013c4:	4a43      	ldr	r2, [pc, #268]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
 80013c6:	68f0      	ldr	r0, [r6, #12]
 80013c8:	6893      	ldr	r3, [r2, #8]
 80013ca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013ce:	4303      	orrs	r3, r0
 80013d0:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013d2:	0709      	lsls	r1, r1, #28
 80013d4:	d507      	bpl.n	80013e6 <HAL_RCC_ClockConfig+0x122>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013d6:	4a3f      	ldr	r2, [pc, #252]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
 80013d8:	6931      	ldr	r1, [r6, #16]
 80013da:	6893      	ldr	r3, [r2, #8]
 80013dc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80013e0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80013e4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013e6:	f7ff fc99 	bl	8000d1c <HAL_RCC_GetSysClockFreq>
 80013ea:	4b3a      	ldr	r3, [pc, #232]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
 80013ec:	4c3b      	ldr	r4, [pc, #236]	; (80014dc <HAL_RCC_ClockConfig+0x218>)
 80013ee:	689a      	ldr	r2, [r3, #8]
 80013f0:	493b      	ldr	r1, [pc, #236]	; (80014e0 <HAL_RCC_ClockConfig+0x21c>)
 80013f2:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return status;
 80013f6:	2300      	movs	r3, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013f8:	5ca2      	ldrb	r2, [r4, r2]
 80013fa:	f002 021f 	and.w	r2, r2, #31
 80013fe:	40d0      	lsrs	r0, r2
 8001400:	6008      	str	r0, [r1, #0]
}
 8001402:	4618      	mov	r0, r3
 8001404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001408:	68ab      	ldr	r3, [r5, #8]
 800140a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800140e:	4313      	orrs	r3, r2
 8001410:	60ab      	str	r3, [r5, #8]
 8001412:	e7c2      	b.n	800139a <HAL_RCC_ClockConfig+0xd6>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001414:	039b      	lsls	r3, r3, #14
 8001416:	d481      	bmi.n	800131c <HAL_RCC_ClockConfig+0x58>
 8001418:	e7b4      	b.n	8001384 <HAL_RCC_ClockConfig+0xc0>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800141a:	681d      	ldr	r5, [r3, #0]
 800141c:	01af      	lsls	r7, r5, #6
 800141e:	d5b1      	bpl.n	8001384 <HAL_RCC_ClockConfig+0xc0>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001420:	68dd      	ldr	r5, [r3, #12]
 8001422:	f005 0503 	and.w	r5, r5, #3

  switch (pllsource)
 8001426:	2d02      	cmp	r5, #2
 8001428:	d04d      	beq.n	80014c6 <HAL_RCC_ClockConfig+0x202>
 800142a:	2d03      	cmp	r5, #3
 800142c:	d049      	beq.n	80014c2 <HAL_RCC_ClockConfig+0x1fe>
 800142e:	2d01      	cmp	r5, #1
 8001430:	d038      	beq.n	80014a4 <HAL_RCC_ClockConfig+0x1e0>
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
    break;
  default:
    /* unexpected */
    pllvco = 0;
 8001432:	2500      	movs	r5, #0
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001434:	4f27      	ldr	r7, [pc, #156]	; (80014d4 <HAL_RCC_ClockConfig+0x210>)
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001436:	f8df e0a0 	ldr.w	lr, [pc, #160]	; 80014d8 <HAL_RCC_ClockConfig+0x214>
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800143a:	f8d7 c00c 	ldr.w	ip, [r7, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800143e:	f8d7 800c 	ldr.w	r8, [r7, #12]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	f3c3 6341 	ubfx	r3, r3, #25, #2
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001448:	f3cc 1c03 	ubfx	ip, ip, #4, #4
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800144c:	f3c8 2806 	ubfx	r8, r8, #8, #7
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001450:	3301      	adds	r3, #1
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001452:	f10c 0c01 	add.w	ip, ip, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001456:	fb05 f508 	mul.w	r5, r5, r8
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800145a:	005b      	lsls	r3, r3, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800145c:	fbb5 f5fc 	udiv	r5, r5, ip
  sysclockfreq = pllvco / pllr;
 8001460:	fbb5 f3f3 	udiv	r3, r5, r3
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001464:	4573      	cmp	r3, lr
 8001466:	d91b      	bls.n	80014a0 <HAL_RCC_ClockConfig+0x1dc>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 800146e:	d117      	bne.n	80014a0 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001476:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800147a:	60bb      	str	r3, [r7, #8]
          hpre = RCC_SYSCLK_DIV2;
 800147c:	2780      	movs	r7, #128	; 0x80
 800147e:	e75d      	b.n	800133c <HAL_RCC_ClockConfig+0x78>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001480:	055d      	lsls	r5, r3, #21
 8001482:	f57f af7f 	bpl.w	8001384 <HAL_RCC_ClockConfig+0xc0>
 8001486:	e749      	b.n	800131c <HAL_RCC_ClockConfig+0x58>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001488:	689a      	ldr	r2, [r3, #8]
 800148a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800148e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	e896 0006 	ldmia.w	r6, {r1, r2}
          hpre = RCC_SYSCLK_DIV2;
 8001498:	2780      	movs	r7, #128	; 0x80
 800149a:	f001 0002 	and.w	r0, r1, #2
 800149e:	e74d      	b.n	800133c <HAL_RCC_ClockConfig+0x78>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80014a0:	2700      	movs	r7, #0
 80014a2:	e74b      	b.n	800133c <HAL_RCC_ClockConfig+0x78>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80014a4:	681d      	ldr	r5, [r3, #0]
 80014a6:	072d      	lsls	r5, r5, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80014a8:	bf54      	ite	pl
 80014aa:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80014ae:	681b      	ldrmi	r3, [r3, #0]
    pllvco = MSIRangeTable[msirange];
 80014b0:	4d0c      	ldr	r5, [pc, #48]	; (80014e4 <HAL_RCC_ClockConfig+0x220>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80014b2:	bf54      	ite	pl
 80014b4:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80014b8:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
    pllvco = MSIRangeTable[msirange];
 80014bc:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 80014c0:	e7b8      	b.n	8001434 <HAL_RCC_ClockConfig+0x170>
    pllvco = HSE_VALUE;
 80014c2:	4d09      	ldr	r5, [pc, #36]	; (80014e8 <HAL_RCC_ClockConfig+0x224>)
 80014c4:	e7b6      	b.n	8001434 <HAL_RCC_ClockConfig+0x170>
    pllvco = HSI_VALUE;
 80014c6:	4d09      	ldr	r5, [pc, #36]	; (80014ec <HAL_RCC_ClockConfig+0x228>)
 80014c8:	e7b4      	b.n	8001434 <HAL_RCC_ClockConfig+0x170>
 80014ca:	68b2      	ldr	r2, [r6, #8]
 80014cc:	e767      	b.n	800139e <HAL_RCC_ClockConfig+0xda>
 80014ce:	bf00      	nop
 80014d0:	40022000 	.word	0x40022000
 80014d4:	40021000 	.word	0x40021000
 80014d8:	04c4b400 	.word	0x04c4b400
 80014dc:	080065b8 	.word	0x080065b8
 80014e0:	20040044 	.word	0x20040044
 80014e4:	080065d0 	.word	0x080065d0
 80014e8:	007a1200 	.word	0x007a1200
 80014ec:	00f42400 	.word	0x00f42400

080014f0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <HAL_RCC_GetPCLK1Freq+0x18>)
 80014f2:	4a06      	ldr	r2, [pc, #24]	; (800150c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80014f4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80014f6:	4906      	ldr	r1, [pc, #24]	; (8001510 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80014f8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80014fc:	6808      	ldr	r0, [r1, #0]
 80014fe:	5cd3      	ldrb	r3, [r2, r3]
 8001500:	f003 031f 	and.w	r3, r3, #31
}
 8001504:	40d8      	lsrs	r0, r3
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000
 800150c:	080065c8 	.word	0x080065c8
 8001510:	20040044 	.word	0x20040044

08001514 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001514:	4b05      	ldr	r3, [pc, #20]	; (800152c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001516:	4a06      	ldr	r2, [pc, #24]	; (8001530 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001518:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800151a:	4906      	ldr	r1, [pc, #24]	; (8001534 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800151c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001520:	6808      	ldr	r0, [r1, #0]
 8001522:	5cd3      	ldrb	r3, [r2, r3]
 8001524:	f003 031f 	and.w	r3, r3, #31
}
 8001528:	40d8      	lsrs	r0, r3
 800152a:	4770      	bx	lr
 800152c:	40021000 	.word	0x40021000
 8001530:	080065c8 	.word	0x080065c8
 8001534:	20040044 	.word	0x20040044

08001538 <RCCEx_GetSAIxPeriphCLKFreq>:
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8001538:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
{
 800153c:	b410      	push	{r4}
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800153e:	d03a      	beq.n	80015b6 <RCCEx_GetSAIxPeriphCLKFreq+0x7e>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8001540:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8001544:	d01c      	beq.n	8001580 <RCCEx_GetSAIxPeriphCLKFreq+0x48>
        frequency = (pllvco * plln) / pllp;
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8001546:	4b47      	ldr	r3, [pc, #284]	; (8001664 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 8001548:	6818      	ldr	r0, [r3, #0]
 800154a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800154e:	d02f      	beq.n	80015b0 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
 8001550:	6918      	ldr	r0, [r3, #16]
 8001552:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8001556:	d02b      	beq.n	80015b0 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8001558:	691a      	ldr	r2, [r3, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800155a:	6918      	ldr	r0, [r3, #16]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800155c:	691c      	ldr	r4, [r3, #16]
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800155e:	f3c2 1203 	ubfx	r2, r2, #4, #4
#endif
        if(pllp == 0U)
 8001562:	0ee4      	lsrs	r4, r4, #27
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8001564:	f102 0201 	add.w	r2, r2, #1
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8001568:	f3c0 2006 	ubfx	r0, r0, #8, #7
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800156c:	fbb1 f1f2 	udiv	r1, r1, r2
        if(pllp == 0U)
 8001570:	d146      	bne.n	8001600 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8001572:	691b      	ldr	r3, [r3, #16]
          {
            pllp = 17U;
          }
          else
          {
            pllp = 7U;
 8001574:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001578:	bf14      	ite	ne
 800157a:	2411      	movne	r4, #17
 800157c:	2407      	moveq	r4, #7
 800157e:	e03f      	b.n	8001600 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8001580:	4b38      	ldr	r3, [pc, #224]	; (8001664 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 8001582:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001586:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800158a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800158e:	d03e      	beq.n	800160e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8001590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001594:	d018      	beq.n	80015c8 <RCCEx_GetSAIxPeriphCLKFreq+0x90>
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8001596:	2b00      	cmp	r3, #0
 8001598:	d0d5      	beq.n	8001546 <RCCEx_GetSAIxPeriphCLKFreq+0xe>
        }
        frequency = (pllvco * plln) / pllp;
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800159a:	2b80      	cmp	r3, #128	; 0x80
 800159c:	d03c      	beq.n	8001618 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
 800159e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015a2:	d039      	beq.n	8001618 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80015a4:	2b20      	cmp	r3, #32
 80015a6:	d03f      	beq.n	8001628 <RCCEx_GetSAIxPeriphCLKFreq+0xf0>
 80015a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015ac:	d03c      	beq.n	8001628 <RCCEx_GetSAIxPeriphCLKFreq+0xf0>
 80015ae:	2000      	movs	r0, #0
    }
  }


  return frequency;
}
 80015b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80015b4:	4770      	bx	lr
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80015b6:	4b2b      	ldr	r3, [pc, #172]	; (8001664 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 80015b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80015bc:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80015c0:	2b60      	cmp	r3, #96	; 0x60
 80015c2:	d024      	beq.n	800160e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80015c4:	2b40      	cmp	r3, #64	; 0x40
 80015c6:	d1e6      	bne.n	8001596 <RCCEx_GetSAIxPeriphCLKFreq+0x5e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80015c8:	4b26      	ldr	r3, [pc, #152]	; (8001664 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 80015ca:	6818      	ldr	r0, [r3, #0]
 80015cc:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80015d0:	d0ee      	beq.n	80015b0 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
 80015d2:	68d8      	ldr	r0, [r3, #12]
 80015d4:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 80015d8:	d0ea      	beq.n	80015b0 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80015da:	68da      	ldr	r2, [r3, #12]
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80015dc:	68d8      	ldr	r0, [r3, #12]
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80015de:	68dc      	ldr	r4, [r3, #12]
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80015e0:	f3c2 1203 	ubfx	r2, r2, #4, #4
        if(pllp == 0U)
 80015e4:	0ee4      	lsrs	r4, r4, #27
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80015e6:	f102 0201 	add.w	r2, r2, #1
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80015ea:	f3c0 2006 	ubfx	r0, r0, #8, #7
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80015ee:	fbb1 f1f2 	udiv	r1, r1, r2
        if(pllp == 0U)
 80015f2:	d105      	bne.n	8001600 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80015f4:	68db      	ldr	r3, [r3, #12]
            pllp = 7U;
 80015f6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80015fa:	bf14      	ite	ne
 80015fc:	2411      	movne	r4, #17
 80015fe:	2407      	moveq	r4, #7
        frequency = (pllvco * plln) / pllp;
 8001600:	fb00 f001 	mul.w	r0, r0, r1
 8001604:	fbb0 f0f4 	udiv	r0, r0, r4
}
 8001608:	f85d 4b04 	ldr.w	r4, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	f64b 3080 	movw	r0, #48000	; 0xbb80
 8001612:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001616:	4770      	bx	lr
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
        frequency = HSI_VALUE;
 800161a:	4813      	ldr	r0, [pc, #76]	; (8001668 <RCCEx_GetSAIxPeriphCLKFreq+0x130>)
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800161c:	681b      	ldr	r3, [r3, #0]
        frequency = HSI_VALUE;
 800161e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001622:	bf08      	it	eq
 8001624:	2000      	moveq	r0, #0
 8001626:	e7c3      	b.n	80015b0 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8001628:	4a0e      	ldr	r2, [pc, #56]	; (8001664 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 800162a:	6810      	ldr	r0, [r2, #0]
 800162c:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8001630:	d0be      	beq.n	80015b0 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
 8001632:	6950      	ldr	r0, [r2, #20]
 8001634:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8001638:	d0ba      	beq.n	80015b0 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800163a:	6953      	ldr	r3, [r2, #20]
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800163c:	6950      	ldr	r0, [r2, #20]
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800163e:	6954      	ldr	r4, [r2, #20]
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8001640:	f3c3 1303 	ubfx	r3, r3, #4, #4
        if(pllp == 0U)
 8001644:	0ee4      	lsrs	r4, r4, #27
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8001646:	f103 0301 	add.w	r3, r3, #1
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800164a:	f3c0 2006 	ubfx	r0, r0, #8, #7
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800164e:	fbb1 f1f3 	udiv	r1, r1, r3
        if(pllp == 0U)
 8001652:	d1d5      	bne.n	8001600 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8001654:	6953      	ldr	r3, [r2, #20]
            pllp = 7U;
 8001656:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800165a:	bf14      	ite	ne
 800165c:	2411      	movne	r4, #17
 800165e:	2407      	moveq	r4, #7
 8001660:	e7ce      	b.n	8001600 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
 8001662:	bf00      	nop
 8001664:	40021000 	.word	0x40021000
 8001668:	00f42400 	.word	0x00f42400

0800166c <RCCEx_PLLSAI1_Config>:
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800166c:	4a44      	ldr	r2, [pc, #272]	; (8001780 <RCCEx_PLLSAI1_Config+0x114>)
{
 800166e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001670:	68d3      	ldr	r3, [r2, #12]
 8001672:	079b      	lsls	r3, r3, #30
 8001674:	d007      	beq.n	8001686 <RCCEx_PLLSAI1_Config+0x1a>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001676:	68d3      	ldr	r3, [r2, #12]
 8001678:	6802      	ldr	r2, [r0, #0]
 800167a:	f003 0303 	and.w	r3, r3, #3
 800167e:	4293      	cmp	r3, r2
 8001680:	d00c      	beq.n	800169c <RCCEx_PLLSAI1_Config+0x30>
 8001682:	2001      	movs	r0, #1
 8001684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8001686:	6803      	ldr	r3, [r0, #0]
 8001688:	2b02      	cmp	r3, #2
 800168a:	d043      	beq.n	8001714 <RCCEx_PLLSAI1_Config+0xa8>
 800168c:	2b03      	cmp	r3, #3
 800168e:	d04d      	beq.n	800172c <RCCEx_PLLSAI1_Config+0xc0>
 8001690:	2b01      	cmp	r3, #1
 8001692:	d1f6      	bne.n	8001682 <RCCEx_PLLSAI1_Config+0x16>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	0797      	lsls	r7, r2, #30
 8001698:	d5f3      	bpl.n	8001682 <RCCEx_PLLSAI1_Config+0x16>
 800169a:	e03e      	b.n	800171a <RCCEx_PLLSAI1_Config+0xae>
       ||
 800169c:	2b00      	cmp	r3, #0
 800169e:	d0f0      	beq.n	8001682 <RCCEx_PLLSAI1_Config+0x16>
    __HAL_RCC_PLLSAI1_DISABLE();
 80016a0:	4c37      	ldr	r4, [pc, #220]	; (8001780 <RCCEx_PLLSAI1_Config+0x114>)
 80016a2:	6823      	ldr	r3, [r4, #0]
 80016a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80016a8:	6023      	str	r3, [r4, #0]
 80016aa:	460f      	mov	r7, r1
 80016ac:	4606      	mov	r6, r0
    tickstart = HAL_GetTick();
 80016ae:	f7fe fdb7 	bl	8000220 <HAL_GetTick>
 80016b2:	4605      	mov	r5, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80016b4:	e004      	b.n	80016c0 <RCCEx_PLLSAI1_Config+0x54>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80016b6:	f7fe fdb3 	bl	8000220 <HAL_GetTick>
 80016ba:	1b40      	subs	r0, r0, r5
 80016bc:	2802      	cmp	r0, #2
 80016be:	d833      	bhi.n	8001728 <RCCEx_PLLSAI1_Config+0xbc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80016c0:	6823      	ldr	r3, [r4, #0]
 80016c2:	011a      	lsls	r2, r3, #4
 80016c4:	d4f7      	bmi.n	80016b6 <RCCEx_PLLSAI1_Config+0x4a>
      if(Divider == DIVIDER_P_UPDATE)
 80016c6:	2f00      	cmp	r7, #0
 80016c8:	d137      	bne.n	800173a <RCCEx_PLLSAI1_Config+0xce>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80016ca:	68f3      	ldr	r3, [r6, #12]
 80016cc:	68b5      	ldr	r5, [r6, #8]
 80016ce:	6920      	ldr	r0, [r4, #16]
 80016d0:	492c      	ldr	r1, [pc, #176]	; (8001784 <RCCEx_PLLSAI1_Config+0x118>)
 80016d2:	6872      	ldr	r2, [r6, #4]
 80016d4:	06db      	lsls	r3, r3, #27
 80016d6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80016da:	4001      	ands	r1, r0
 80016dc:	430b      	orrs	r3, r1
 80016de:	3a01      	subs	r2, #1
 80016e0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80016e4:	6123      	str	r3, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 80016e6:	4c26      	ldr	r4, [pc, #152]	; (8001780 <RCCEx_PLLSAI1_Config+0x114>)
 80016e8:	6823      	ldr	r3, [r4, #0]
 80016ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80016ee:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80016f0:	f7fe fd96 	bl	8000220 <HAL_GetTick>
 80016f4:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80016f6:	e004      	b.n	8001702 <RCCEx_PLLSAI1_Config+0x96>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80016f8:	f7fe fd92 	bl	8000220 <HAL_GetTick>
 80016fc:	1b40      	subs	r0, r0, r5
 80016fe:	2802      	cmp	r0, #2
 8001700:	d812      	bhi.n	8001728 <RCCEx_PLLSAI1_Config+0xbc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001702:	6823      	ldr	r3, [r4, #0]
 8001704:	011b      	lsls	r3, r3, #4
 8001706:	d5f7      	bpl.n	80016f8 <RCCEx_PLLSAI1_Config+0x8c>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001708:	69b2      	ldr	r2, [r6, #24]
 800170a:	6923      	ldr	r3, [r4, #16]
 800170c:	4313      	orrs	r3, r2
 800170e:	6123      	str	r3, [r4, #16]
 8001710:	2000      	movs	r0, #0
}
 8001712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001714:	6812      	ldr	r2, [r2, #0]
 8001716:	0556      	lsls	r6, r2, #21
 8001718:	d5b3      	bpl.n	8001682 <RCCEx_PLLSAI1_Config+0x16>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800171a:	4c19      	ldr	r4, [pc, #100]	; (8001780 <RCCEx_PLLSAI1_Config+0x114>)
 800171c:	68e2      	ldr	r2, [r4, #12]
 800171e:	f022 0203 	bic.w	r2, r2, #3
 8001722:	4313      	orrs	r3, r2
 8001724:	60e3      	str	r3, [r4, #12]
 8001726:	e7bb      	b.n	80016a0 <RCCEx_PLLSAI1_Config+0x34>
        status = HAL_TIMEOUT;
 8001728:	2003      	movs	r0, #3
 800172a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800172c:	6814      	ldr	r4, [r2, #0]
 800172e:	03a5      	lsls	r5, r4, #14
 8001730:	d4f3      	bmi.n	800171a <RCCEx_PLLSAI1_Config+0xae>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	0354      	lsls	r4, r2, #13
 8001736:	d5a4      	bpl.n	8001682 <RCCEx_PLLSAI1_Config+0x16>
 8001738:	e7ef      	b.n	800171a <RCCEx_PLLSAI1_Config+0xae>
      else if(Divider == DIVIDER_Q_UPDATE)
 800173a:	2f01      	cmp	r7, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800173c:	6925      	ldr	r5, [r4, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 800173e:	d00f      	beq.n	8001760 <RCCEx_PLLSAI1_Config+0xf4>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001740:	4b11      	ldr	r3, [pc, #68]	; (8001788 <RCCEx_PLLSAI1_Config+0x11c>)
 8001742:	68b0      	ldr	r0, [r6, #8]
 8001744:	6871      	ldr	r1, [r6, #4]
 8001746:	6972      	ldr	r2, [r6, #20]
 8001748:	402b      	ands	r3, r5
 800174a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800174e:	3901      	subs	r1, #1
 8001750:	0852      	lsrs	r2, r2, #1
 8001752:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8001756:	3a01      	subs	r2, #1
 8001758:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800175c:	6123      	str	r3, [r4, #16]
 800175e:	e7c2      	b.n	80016e6 <RCCEx_PLLSAI1_Config+0x7a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001760:	4b0a      	ldr	r3, [pc, #40]	; (800178c <RCCEx_PLLSAI1_Config+0x120>)
 8001762:	68b0      	ldr	r0, [r6, #8]
 8001764:	6871      	ldr	r1, [r6, #4]
 8001766:	6932      	ldr	r2, [r6, #16]
 8001768:	402b      	ands	r3, r5
 800176a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800176e:	3901      	subs	r1, #1
 8001770:	0852      	lsrs	r2, r2, #1
 8001772:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8001776:	3a01      	subs	r2, #1
 8001778:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800177c:	6123      	str	r3, [r4, #16]
 800177e:	e7b2      	b.n	80016e6 <RCCEx_PLLSAI1_Config+0x7a>
 8001780:	40021000 	.word	0x40021000
 8001784:	07ff800f 	.word	0x07ff800f
 8001788:	f9ff800f 	.word	0xf9ff800f
 800178c:	ff9f800f 	.word	0xff9f800f

08001790 <RCCEx_PLLSAI2_Config.constprop.1>:
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001790:	4a31      	ldr	r2, [pc, #196]	; (8001858 <RCCEx_PLLSAI2_Config.constprop.1+0xc8>)
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
 8001792:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001794:	68d3      	ldr	r3, [r2, #12]
 8001796:	079f      	lsls	r7, r3, #30
 8001798:	d007      	beq.n	80017aa <RCCEx_PLLSAI2_Config.constprop.1+0x1a>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800179a:	68d3      	ldr	r3, [r2, #12]
 800179c:	6802      	ldr	r2, [r0, #0]
 800179e:	f003 0303 	and.w	r3, r3, #3
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d00c      	beq.n	80017c0 <RCCEx_PLLSAI2_Config.constprop.1+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80017a6:	2001      	movs	r0, #1
 80017a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 80017aa:	6803      	ldr	r3, [r0, #0]
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d040      	beq.n	8001832 <RCCEx_PLLSAI2_Config.constprop.1+0xa2>
 80017b0:	2b03      	cmp	r3, #3
 80017b2:	d04a      	beq.n	800184a <RCCEx_PLLSAI2_Config.constprop.1+0xba>
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d1f6      	bne.n	80017a6 <RCCEx_PLLSAI2_Config.constprop.1+0x16>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80017b8:	6812      	ldr	r2, [r2, #0]
 80017ba:	0796      	lsls	r6, r2, #30
 80017bc:	d5f3      	bpl.n	80017a6 <RCCEx_PLLSAI2_Config.constprop.1+0x16>
 80017be:	e03b      	b.n	8001838 <RCCEx_PLLSAI2_Config.constprop.1+0xa8>
       ||
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d0f0      	beq.n	80017a6 <RCCEx_PLLSAI2_Config.constprop.1+0x16>
    __HAL_RCC_PLLSAI2_DISABLE();
 80017c4:	4c24      	ldr	r4, [pc, #144]	; (8001858 <RCCEx_PLLSAI2_Config.constprop.1+0xc8>)
 80017c6:	6823      	ldr	r3, [r4, #0]
 80017c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017cc:	6023      	str	r3, [r4, #0]
 80017ce:	4606      	mov	r6, r0
    tickstart = HAL_GetTick();
 80017d0:	f7fe fd26 	bl	8000220 <HAL_GetTick>
 80017d4:	4605      	mov	r5, r0
 80017d6:	e004      	b.n	80017e2 <RCCEx_PLLSAI2_Config.constprop.1+0x52>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80017d8:	f7fe fd22 	bl	8000220 <HAL_GetTick>
 80017dc:	1b40      	subs	r0, r0, r5
 80017de:	2802      	cmp	r0, #2
 80017e0:	d831      	bhi.n	8001846 <RCCEx_PLLSAI2_Config.constprop.1+0xb6>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80017e2:	6823      	ldr	r3, [r4, #0]
 80017e4:	009a      	lsls	r2, r3, #2
 80017e6:	d4f7      	bmi.n	80017d8 <RCCEx_PLLSAI2_Config.constprop.1+0x48>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80017e8:	68f3      	ldr	r3, [r6, #12]
 80017ea:	6967      	ldr	r7, [r4, #20]
 80017ec:	68b0      	ldr	r0, [r6, #8]
 80017ee:	491b      	ldr	r1, [pc, #108]	; (800185c <RCCEx_PLLSAI2_Config.constprop.1+0xcc>)
 80017f0:	6872      	ldr	r2, [r6, #4]
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80017f2:	4d19      	ldr	r5, [pc, #100]	; (8001858 <RCCEx_PLLSAI2_Config.constprop.1+0xc8>)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80017f4:	06db      	lsls	r3, r3, #27
 80017f6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80017fa:	4039      	ands	r1, r7
 80017fc:	430b      	orrs	r3, r1
 80017fe:	3a01      	subs	r2, #1
 8001800:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001804:	6163      	str	r3, [r4, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8001806:	6823      	ldr	r3, [r4, #0]
 8001808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800180c:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 800180e:	f7fe fd07 	bl	8000220 <HAL_GetTick>
 8001812:	4604      	mov	r4, r0
 8001814:	e004      	b.n	8001820 <RCCEx_PLLSAI2_Config.constprop.1+0x90>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001816:	f7fe fd03 	bl	8000220 <HAL_GetTick>
 800181a:	1b00      	subs	r0, r0, r4
 800181c:	2802      	cmp	r0, #2
 800181e:	d812      	bhi.n	8001846 <RCCEx_PLLSAI2_Config.constprop.1+0xb6>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001820:	682b      	ldr	r3, [r5, #0]
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	d5f7      	bpl.n	8001816 <RCCEx_PLLSAI2_Config.constprop.1+0x86>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001826:	69b2      	ldr	r2, [r6, #24]
 8001828:	696b      	ldr	r3, [r5, #20]
 800182a:	4313      	orrs	r3, r2
 800182c:	616b      	str	r3, [r5, #20]
 800182e:	2000      	movs	r0, #0
}
 8001830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	0555      	lsls	r5, r2, #21
 8001836:	d5b6      	bpl.n	80017a6 <RCCEx_PLLSAI2_Config.constprop.1+0x16>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8001838:	4907      	ldr	r1, [pc, #28]	; (8001858 <RCCEx_PLLSAI2_Config.constprop.1+0xc8>)
 800183a:	68ca      	ldr	r2, [r1, #12]
 800183c:	f022 0203 	bic.w	r2, r2, #3
 8001840:	4313      	orrs	r3, r2
 8001842:	60cb      	str	r3, [r1, #12]
 8001844:	e7be      	b.n	80017c4 <RCCEx_PLLSAI2_Config.constprop.1+0x34>
        status = HAL_TIMEOUT;
 8001846:	2003      	movs	r0, #3
 8001848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800184a:	6811      	ldr	r1, [r2, #0]
 800184c:	038c      	lsls	r4, r1, #14
 800184e:	d4f3      	bmi.n	8001838 <RCCEx_PLLSAI2_Config.constprop.1+0xa8>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	0351      	lsls	r1, r2, #13
 8001854:	d5a7      	bpl.n	80017a6 <RCCEx_PLLSAI2_Config.constprop.1+0x16>
 8001856:	e7ef      	b.n	8001838 <RCCEx_PLLSAI2_Config.constprop.1+0xa8>
 8001858:	40021000 	.word	0x40021000
 800185c:	07ff800f 	.word	0x07ff800f

08001860 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001860:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001864:	6803      	ldr	r3, [r0, #0]
 8001866:	f413 6600 	ands.w	r6, r3, #2048	; 0x800
{
 800186a:	b083      	sub	sp, #12
 800186c:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800186e:	d013      	beq.n	8001898 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001870:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
 8001872:	2940      	cmp	r1, #64	; 0x40
 8001874:	f000 81d8 	beq.w	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8001878:	f200 8203 	bhi.w	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x422>
 800187c:	2900      	cmp	r1, #0
 800187e:	f000 81e2 	beq.w	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8001882:	2920      	cmp	r1, #32
 8001884:	f040 8201 	bne.w	8001c8a <HAL_RCCEx_PeriphCLKConfig+0x42a>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001888:	3020      	adds	r0, #32
 800188a:	f7ff ff81 	bl	8001790 <RCCEx_PLLSAI2_Config.constprop.1>
 800188e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001890:	2e00      	cmp	r6, #0
 8001892:	f000 8203 	beq.w	8001c9c <HAL_RCCEx_PeriphCLKConfig+0x43c>
 8001896:	6823      	ldr	r3, [r4, #0]
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001898:	04df      	lsls	r7, r3, #19
 800189a:	f140 812e 	bpl.w	8001afa <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch(PeriphClkInit->Sai2ClockSelection)
 800189e:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80018a0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80018a4:	f000 81de 	beq.w	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80018a8:	f200 811e 	bhi.w	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x288>
 80018ac:	2900      	cmp	r1, #0
 80018ae:	f000 81cf 	beq.w	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 80018b2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80018b6:	f040 811f 	bne.w	8001af8 <HAL_RCCEx_PeriphCLKConfig+0x298>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80018ba:	f104 0020 	add.w	r0, r4, #32
 80018be:	f7ff ff67 	bl	8001790 <RCCEx_PLLSAI2_Config.constprop.1>
 80018c2:	6823      	ldr	r3, [r4, #0]
 80018c4:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 80018c6:	2f00      	cmp	r7, #0
 80018c8:	f040 81ca 	bne.w	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x400>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018cc:	49c4      	ldr	r1, [pc, #784]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80018ce:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80018d0:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 80018d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80018d8:	4302      	orrs	r2, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80018da:	039d      	lsls	r5, r3, #14
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018dc:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80018e0:	f100 810f 	bmi.w	8001b02 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80018e4:	07d8      	lsls	r0, r3, #31
 80018e6:	d508      	bpl.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80018e8:	49bd      	ldr	r1, [pc, #756]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80018ea:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80018ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80018f0:	f022 0203 	bic.w	r2, r2, #3
 80018f4:	4302      	orrs	r2, r0
 80018f6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80018fa:	0799      	lsls	r1, r3, #30
 80018fc:	d508      	bpl.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80018fe:	49b8      	ldr	r1, [pc, #736]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001900:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001902:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001906:	f022 020c 	bic.w	r2, r2, #12
 800190a:	4302      	orrs	r2, r0
 800190c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001910:	075a      	lsls	r2, r3, #29
 8001912:	d508      	bpl.n	8001926 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001914:	49b2      	ldr	r1, [pc, #712]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001916:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001918:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800191c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001920:	4302      	orrs	r2, r0
 8001922:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001926:	071f      	lsls	r7, r3, #28
 8001928:	d508      	bpl.n	800193c <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800192a:	49ad      	ldr	r1, [pc, #692]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 800192c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800192e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001932:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001936:	4302      	orrs	r2, r0
 8001938:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800193c:	06dd      	lsls	r5, r3, #27
 800193e:	d508      	bpl.n	8001952 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001940:	49a7      	ldr	r1, [pc, #668]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001942:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001944:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001948:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800194c:	4302      	orrs	r2, r0
 800194e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001952:	0698      	lsls	r0, r3, #26
 8001954:	d508      	bpl.n	8001968 <HAL_RCCEx_PeriphCLKConfig+0x108>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001956:	49a2      	ldr	r1, [pc, #648]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001958:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800195a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800195e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001962:	4302      	orrs	r2, r0
 8001964:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001968:	0599      	lsls	r1, r3, #22
 800196a:	d508      	bpl.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x11e>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800196c:	499c      	ldr	r1, [pc, #624]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 800196e:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001970:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001974:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001978:	4302      	orrs	r2, r0
 800197a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800197e:	055a      	lsls	r2, r3, #21
 8001980:	d508      	bpl.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x134>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001982:	4997      	ldr	r1, [pc, #604]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001984:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001986:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800198a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800198e:	4302      	orrs	r2, r0
 8001990:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001994:	065f      	lsls	r7, r3, #25
 8001996:	d508      	bpl.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0x14a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001998:	4991      	ldr	r1, [pc, #580]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 800199a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800199c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019a0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80019a4:	4302      	orrs	r2, r0
 80019a6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80019aa:	061d      	lsls	r5, r3, #24
 80019ac:	d508      	bpl.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80019ae:	498c      	ldr	r1, [pc, #560]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80019b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80019b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019b6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80019ba:	4302      	orrs	r2, r0
 80019bc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80019c0:	05d8      	lsls	r0, r3, #23
 80019c2:	d508      	bpl.n	80019d6 <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80019c4:	4986      	ldr	r1, [pc, #536]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80019c6:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80019c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019cc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80019d0:	4302      	orrs	r2, r0
 80019d2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80019d6:	02d9      	lsls	r1, r3, #11
 80019d8:	d508      	bpl.n	80019ec <HAL_RCCEx_PeriphCLKConfig+0x18c>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80019da:	4981      	ldr	r1, [pc, #516]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80019dc:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80019de:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 80019e2:	f022 0203 	bic.w	r2, r2, #3
 80019e6:	4302      	orrs	r2, r0
 80019e8:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80019ec:	049a      	lsls	r2, r3, #18
 80019ee:	d510      	bpl.n	8001a12 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80019f0:	487b      	ldr	r0, [pc, #492]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80019f2:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80019f4:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80019f8:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80019fc:	430a      	orrs	r2, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80019fe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001a02:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001a06:	f000 810a 	beq.w	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x3be>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001a0a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001a0e:	f000 8148 	beq.w	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001a12:	031f      	lsls	r7, r3, #12
 8001a14:	d51a      	bpl.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001a16:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8001a18:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8001a1c:	f000 80ee 	beq.w	8001bfc <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8001a20:	496f      	ldr	r1, [pc, #444]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001a22:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8001a26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001a2a:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
 8001a2e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a32:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8001a36:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001a38:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001a3c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001a40:	f000 8127 	beq.w	8001c92 <HAL_RCCEx_PeriphCLKConfig+0x432>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001a44:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8001a48:	f000 813b 	beq.w	8001cc2 <HAL_RCCEx_PeriphCLKConfig+0x462>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001a4c:	035d      	lsls	r5, r3, #13
 8001a4e:	d510      	bpl.n	8001a72 <HAL_RCCEx_PeriphCLKConfig+0x212>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001a50:	4863      	ldr	r0, [pc, #396]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001a52:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001a54:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001a58:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8001a5c:	430a      	orrs	r2, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001a5e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001a62:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001a66:	f000 80d5 	beq.w	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001a6a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001a6e:	f000 8120 	beq.w	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001a72:	0458      	lsls	r0, r3, #17
 8001a74:	d50d      	bpl.n	8001a92 <HAL_RCCEx_PeriphCLKConfig+0x232>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001a76:	485a      	ldr	r0, [pc, #360]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001a78:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8001a7c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001a80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001a84:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001a86:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001a8a:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001a8e:	f000 80f0 	beq.w	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x412>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001a92:	03d9      	lsls	r1, r3, #15
 8001a94:	d509      	bpl.n	8001aaa <HAL_RCCEx_PeriphCLKConfig+0x24a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001a96:	4952      	ldr	r1, [pc, #328]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001a98:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8001a9c:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8001aa0:	f022 0204 	bic.w	r2, r2, #4
 8001aa4:	4302      	orrs	r2, r0
 8001aa6:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8001aaa:	029a      	lsls	r2, r3, #10
 8001aac:	d509      	bpl.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001aae:	494c      	ldr	r1, [pc, #304]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001ab0:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8001ab4:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8001ab8:	f022 0218 	bic.w	r2, r2, #24
 8001abc:	4302      	orrs	r2, r0
 8001abe:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8001ac2:	01db      	lsls	r3, r3, #7
 8001ac4:	d50c      	bpl.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x280>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8001ac6:	4a46      	ldr	r2, [pc, #280]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001ac8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8001acc:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8001ad0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001ad4:	430b      	orrs	r3, r1
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8001ad6:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8001ada:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8001ade:	d076      	beq.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x36e>
}
 8001ae0:	4630      	mov	r0, r6
 8001ae2:	b003      	add	sp, #12
 8001ae4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai2ClockSelection)
 8001ae8:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8001aec:	f000 80cf 	beq.w	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8001af0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001af4:	f000 80cb 	beq.w	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      ret = HAL_ERROR;
 8001af8:	2601      	movs	r6, #1
 8001afa:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001afc:	039d      	lsls	r5, r3, #14
 8001afe:	f57f aef1 	bpl.w	80018e4 <HAL_RCCEx_PeriphCLKConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b02:	4b37      	ldr	r3, [pc, #220]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001b04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b06:	00d0      	lsls	r0, r2, #3
 8001b08:	d555      	bpl.n	8001bb6 <HAL_RCCEx_PeriphCLKConfig+0x356>
    FlagStatus       pwrclkchanged = RESET;
 8001b0a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b0e:	4d35      	ldr	r5, [pc, #212]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8001b10:	682b      	ldr	r3, [r5, #0]
 8001b12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b16:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001b18:	f7fe fb82 	bl	8000220 <HAL_GetTick>
 8001b1c:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001b1e:	e005      	b.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b20:	f7fe fb7e 	bl	8000220 <HAL_GetTick>
 8001b24:	eba0 0009 	sub.w	r0, r0, r9
 8001b28:	2802      	cmp	r0, #2
 8001b2a:	d85d      	bhi.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x388>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001b2c:	682b      	ldr	r3, [r5, #0]
 8001b2e:	05d9      	lsls	r1, r3, #23
 8001b30:	d5f6      	bpl.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
    if(ret == HAL_OK)
 8001b32:	2f00      	cmp	r7, #0
 8001b34:	f040 80d7 	bne.w	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x486>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001b38:	4a29      	ldr	r2, [pc, #164]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001b3a:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001b3e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001b42:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001b46:	d029      	beq.n	8001b9c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8001b48:	428b      	cmp	r3, r1
 8001b4a:	f000 80c4 	beq.w	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x476>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001b4e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001b52:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
 8001b56:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8001b5a:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001b5e:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001b62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001b66:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8001b6a:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8001b6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001b72:	07da      	lsls	r2, r3, #31
 8001b74:	d512      	bpl.n	8001b9c <HAL_RCCEx_PeriphCLKConfig+0x33c>
        tickstart = HAL_GetTick();
 8001b76:	f7fe fb53 	bl	8000220 <HAL_GetTick>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b7a:	4d19      	ldr	r5, [pc, #100]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
        tickstart = HAL_GetTick();
 8001b7c:	4681      	mov	r9, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7e:	f241 3788 	movw	r7, #5000	; 0x1388
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b82:	e005      	b.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x330>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b84:	f7fe fb4c 	bl	8000220 <HAL_GetTick>
 8001b88:	eba0 0009 	sub.w	r0, r0, r9
 8001b8c:	42b8      	cmp	r0, r7
 8001b8e:	d82b      	bhi.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x388>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b90:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001b94:	079b      	lsls	r3, r3, #30
 8001b96:	d5f5      	bpl.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8001b98:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b9c:	4a10      	ldr	r2, [pc, #64]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001b9e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001ba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ba6:	430b      	orrs	r3, r1
 8001ba8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if(pwrclkchanged == SET)
 8001bac:	f1b8 0f00 	cmp.w	r8, #0
 8001bb0:	d11e      	bne.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x390>
 8001bb2:	6823      	ldr	r3, [r4, #0]
 8001bb4:	e696      	b.n	80018e4 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bb6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bb8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001bbc:	659a      	str	r2, [r3, #88]	; 0x58
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001bc8:	f04f 0801 	mov.w	r8, #1
 8001bcc:	e79f      	b.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001bce:	68d3      	ldr	r3, [r2, #12]
}
 8001bd0:	4630      	mov	r0, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001bd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001bd6:	60d3      	str	r3, [r2, #12]
}
 8001bd8:	b003      	add	sp, #12
 8001bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40007000 	.word	0x40007000
        ret = HAL_TIMEOUT;
 8001be8:	2603      	movs	r6, #3
    if(pwrclkchanged == SET)
 8001bea:	f1b8 0f00 	cmp.w	r8, #0
 8001bee:	d0e0      	beq.n	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x352>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bf0:	4a3e      	ldr	r2, [pc, #248]	; (8001cec <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8001bf2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bf8:	6593      	str	r3, [r2, #88]	; 0x58
 8001bfa:	e7da      	b.n	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x352>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001bfc:	4a3b      	ldr	r2, [pc, #236]	; (8001cec <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8001bfe:	f8d2 109c 	ldr.w	r1, [r2, #156]	; 0x9c
 8001c02:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001c06:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001c0a:	68d1      	ldr	r1, [r2, #12]
 8001c0c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8001c10:	60d1      	str	r1, [r2, #12]
 8001c12:	e71b      	b.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c14:	68c2      	ldr	r2, [r0, #12]
 8001c16:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c1a:	60c2      	str	r2, [r0, #12]
 8001c1c:	e729      	b.n	8001a72 <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c1e:	68c2      	ldr	r2, [r0, #12]
 8001c20:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c24:	60c2      	str	r2, [r0, #12]
 8001c26:	e6f4      	b.n	8001a12 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001c28:	4830      	ldr	r0, [pc, #192]	; (8001cec <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8001c2a:	68c2      	ldr	r2, [r0, #12]
 8001c2c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001c30:	60c2      	str	r2, [r0, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001c32:	482e      	ldr	r0, [pc, #184]	; (8001cec <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8001c34:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 8001c38:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001c3c:	4311      	orrs	r1, r2
 8001c3e:	f8c0 109c 	str.w	r1, [r0, #156]	; 0x9c
 8001c42:	2600      	movs	r6, #0
 8001c44:	e628      	b.n	8001898 <HAL_RCCEx_PeriphCLKConfig+0x38>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001c46:	3004      	adds	r0, #4
 8001c48:	f7ff fd10 	bl	800166c <RCCEx_PLLSAI1_Config>
 8001c4c:	4606      	mov	r6, r0
      break;
 8001c4e:	e61f      	b.n	8001890 <HAL_RCCEx_PeriphCLKConfig+0x30>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001c50:	1d20      	adds	r0, r4, #4
 8001c52:	f7ff fd0b 	bl	800166c <RCCEx_PLLSAI1_Config>
 8001c56:	4607      	mov	r7, r0
 8001c58:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8001c5a:	2f00      	cmp	r7, #0
 8001c5c:	f43f ae36 	beq.w	80018cc <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8001c60:	463e      	mov	r6, r7
 8001c62:	e74b      	b.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x29c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001c64:	4921      	ldr	r1, [pc, #132]	; (8001cec <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8001c66:	68ca      	ldr	r2, [r1, #12]
 8001c68:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001c6c:	60ca      	str	r2, [r1, #12]
      break;
 8001c6e:	4637      	mov	r7, r6
 8001c70:	e629      	b.n	80018c6 <HAL_RCCEx_PeriphCLKConfig+0x66>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001c72:	2102      	movs	r1, #2
 8001c74:	1d20      	adds	r0, r4, #4
 8001c76:	f7ff fcf9 	bl	800166c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001c7a:	b350      	cbz	r0, 8001cd2 <HAL_RCCEx_PeriphCLKConfig+0x472>
 8001c7c:	4606      	mov	r6, r0
 8001c7e:	6823      	ldr	r3, [r4, #0]
 8001c80:	e707      	b.n	8001a92 <HAL_RCCEx_PeriphCLKConfig+0x232>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001c82:	2960      	cmp	r1, #96	; 0x60
 8001c84:	d0d5      	beq.n	8001c32 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8001c86:	2980      	cmp	r1, #128	; 0x80
 8001c88:	d0d3      	beq.n	8001c32 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      ret = HAL_ERROR;
 8001c8a:	2601      	movs	r6, #1
 8001c8c:	e604      	b.n	8001898 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->Sai2ClockSelection)
 8001c8e:	4637      	mov	r7, r6
 8001c90:	e619      	b.n	80018c6 <HAL_RCCEx_PeriphCLKConfig+0x66>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c92:	68ca      	ldr	r2, [r1, #12]
 8001c94:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c98:	60ca      	str	r2, [r1, #12]
 8001c9a:	e6d7      	b.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8001c9c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001c9e:	6823      	ldr	r3, [r4, #0]
 8001ca0:	e7c7      	b.n	8001c32 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	1d20      	adds	r0, r4, #4
 8001ca6:	f7ff fce1 	bl	800166c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8001caa:	b1b0      	cbz	r0, 8001cda <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8001cac:	4606      	mov	r6, r0
 8001cae:	6823      	ldr	r3, [r4, #0]
 8001cb0:	e6af      	b.n	8001a12 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	1d20      	adds	r0, r4, #4
 8001cb6:	f7ff fcd9 	bl	800166c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001cba:	b180      	cbz	r0, 8001cde <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8001cbc:	4606      	mov	r6, r0
 8001cbe:	6823      	ldr	r3, [r4, #0]
 8001cc0:	e6d7      	b.n	8001a72 <HAL_RCCEx_PeriphCLKConfig+0x212>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	1d20      	adds	r0, r4, #4
 8001cc6:	f7ff fcd1 	bl	800166c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001cca:	b150      	cbz	r0, 8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8001ccc:	4606      	mov	r6, r0
 8001cce:	6823      	ldr	r3, [r4, #0]
 8001cd0:	e6bc      	b.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8001cd2:	6823      	ldr	r3, [r4, #0]
 8001cd4:	e6dd      	b.n	8001a92 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	e74b      	b.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x312>
 8001cda:	6823      	ldr	r3, [r4, #0]
 8001cdc:	e699      	b.n	8001a12 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8001cde:	6823      	ldr	r3, [r4, #0]
 8001ce0:	e6c7      	b.n	8001a72 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8001ce2:	6823      	ldr	r3, [r4, #0]
 8001ce4:	e6b2      	b.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8001ce6:	463e      	mov	r6, r7
 8001ce8:	e760      	b.n	8001bac <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8001cea:	bf00      	nop
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_RCCEx_GetPeriphCLKFreq>:
  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8001cf0:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8001cf4:	4abf      	ldr	r2, [pc, #764]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8001cf6:	d052      	beq.n	8001d9e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cf8:	68d3      	ldr	r3, [r2, #12]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
    switch(pll_oscsource)
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	f000 80bb 	beq.w	8001e7a <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8001d04:	2b03      	cmp	r3, #3
 8001d06:	d05a      	beq.n	8001dbe <HAL_RCCEx_GetPeriphCLKFreq+0xce>
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	f000 80a2 	beq.w	8001e52 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      pllvco = 0U;
 8001d0e:	2100      	movs	r1, #0
    switch(PeriphClk)
 8001d10:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8001d14:	f000 80b8 	beq.w	8001e88 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8001d18:	d81c      	bhi.n	8001d54 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8001d1a:	2810      	cmp	r0, #16
 8001d1c:	f000 8200 	beq.w	8002120 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 8001d20:	d954      	bls.n	8001dcc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8001d22:	2880      	cmp	r0, #128	; 0x80
 8001d24:	f000 81b4 	beq.w	8002090 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
 8001d28:	f200 80e4 	bhi.w	8001ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
 8001d2c:	2820      	cmp	r0, #32
 8001d2e:	f000 812a 	beq.w	8001f86 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
 8001d32:	2840      	cmp	r0, #64	; 0x40
 8001d34:	d141      	bne.n	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8001d36:	4baf      	ldr	r3, [pc, #700]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d3c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
        switch(srcclk)
 8001d40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d44:	d07c      	beq.n	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8001d46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d4a:	f000 8182 	beq.w	8002052 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
        switch(srcclk)
 8001d4e:	bba3      	cbnz	r3, 8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
          frequency = HAL_RCC_GetPCLK1Freq();
 8001d50:	f7ff bbce 	b.w	80014f0 <HAL_RCC_GetPCLK1Freq>
    switch(PeriphClk)
 8001d54:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8001d58:	f000 81f6 	beq.w	8002148 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
{
 8001d5c:	b430      	push	{r4, r5}
    switch(PeriphClk)
 8001d5e:	d956      	bls.n	8001e0e <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8001d60:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 8001d64:	f000 81a2 	beq.w	80020ac <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8001d68:	f240 80de 	bls.w	8001f28 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8001d6c:	f5b0 1f00 	cmp.w	r0, #2097152	; 0x200000
 8001d70:	f000 80ad 	beq.w	8001ece <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 8001d74:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001d78:	d10e      	bne.n	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8001d7a:	4a9e      	ldr	r2, [pc, #632]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001d7c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8001d80:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
        switch(srcclk)
 8001d84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d88:	f000 81e5 	beq.w	8002156 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8001d8c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001d90:	f000 8233 	beq.w	80021fa <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d052      	beq.n	8001e3e <HAL_RCCEx_GetPeriphCLKFreq+0x14e>
  uint32_t frequency = 0U;
 8001d98:	2000      	movs	r0, #0
}
 8001d9a:	bc30      	pop	{r4, r5}
 8001d9c:	4770      	bx	lr
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8001d9e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
    switch(srcclk)
 8001da6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001daa:	f000 8087 	beq.w	8001ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
 8001dae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001db2:	d047      	beq.n	8001e44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8001db4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001db8:	d077      	beq.n	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
  uint32_t frequency = 0U;
 8001dba:	2000      	movs	r0, #0
}
 8001dbc:	4770      	bx	lr
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001dbe:	6813      	ldr	r3, [r2, #0]
        pllvco = HSE_VALUE;
 8001dc0:	498d      	ldr	r1, [pc, #564]	; (8001ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8001dc2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001dc6:	bf08      	it	eq
 8001dc8:	2100      	moveq	r1, #0
 8001dca:	e7a1      	b.n	8001d10 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
    switch(PeriphClk)
 8001dcc:	2802      	cmp	r0, #2
 8001dce:	f000 8181 	beq.w	80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
 8001dd2:	f240 814b 	bls.w	800206c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8001dd6:	2804      	cmp	r0, #4
 8001dd8:	f000 80fc 	beq.w	8001fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8001ddc:	2808      	cmp	r0, #8
 8001dde:	d1ec      	bne.n	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8001de0:	4b84      	ldr	r3, [pc, #528]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001de6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
        switch(srcclk)
 8001dea:	2b40      	cmp	r3, #64	; 0x40
 8001dec:	d028      	beq.n	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8001dee:	d9ae      	bls.n	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8001df0:	2b80      	cmp	r3, #128	; 0x80
 8001df2:	f000 812e 	beq.w	8002052 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8001df6:	2bc0      	cmp	r3, #192	; 0xc0
 8001df8:	d1df      	bne.n	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8001dfa:	4b7e      	ldr	r3, [pc, #504]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
        frequency = LSE_VALUE;
 8001e00:	f013 0f02 	tst.w	r3, #2
 8001e04:	bf0c      	ite	eq
 8001e06:	2000      	moveq	r0, #0
 8001e08:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8001e0c:	4770      	bx	lr
    switch(PeriphClk)
 8001e0e:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8001e12:	d06c      	beq.n	8001eee <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 8001e14:	f240 8125 	bls.w	8002062 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8001e18:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001e1c:	f000 80f4 	beq.w	8002008 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8001e20:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8001e24:	d1b8      	bne.n	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8001e26:	4a73      	ldr	r2, [pc, #460]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001e28:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001e2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        switch(srcclk)
 8001e30:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001e34:	f000 81b6 	beq.w	80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 8001e38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001e3c:	d1ac      	bne.n	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
}
 8001e3e:	bc30      	pop	{r4, r5}
          frequency = HAL_RCC_GetSysClockFreq();
 8001e40:	f7fe bf6c 	b.w	8000d1c <HAL_RCC_GetSysClockFreq>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001e44:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 32U;
 8001e46:	486d      	ldr	r0, [pc, #436]	; (8001ffc <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8001e48:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e4c:	bf08      	it	eq
 8001e4e:	2000      	moveq	r0, #0
 8001e50:	4770      	bx	lr
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8001e52:	6811      	ldr	r1, [r2, #0]
 8001e54:	f011 0102 	ands.w	r1, r1, #2
 8001e58:	f43f af5a 	beq.w	8001d10 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8001e5c:	6813      	ldr	r3, [r2, #0]
 8001e5e:	0719      	lsls	r1, r3, #28
 8001e60:	bf4c      	ite	mi
 8001e62:	6813      	ldrmi	r3, [r2, #0]
 8001e64:	f8d2 3094 	ldrpl.w	r3, [r2, #148]	; 0x94
 8001e68:	4a65      	ldr	r2, [pc, #404]	; (8002000 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8001e6a:	bf4c      	ite	mi
 8001e6c:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
 8001e70:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8001e74:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e78:	e74a      	b.n	8001d10 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8001e7a:	6813      	ldr	r3, [r2, #0]
        pllvco = HSI_VALUE;
 8001e7c:	4961      	ldr	r1, [pc, #388]	; (8002004 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 8001e7e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001e82:	bf08      	it	eq
 8001e84:	2100      	moveq	r1, #0
 8001e86:	e743      	b.n	8001d10 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8001e88:	4a5a      	ldr	r2, [pc, #360]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001e8a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001e8e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
        switch(srcclk)
 8001e92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e96:	d011      	beq.n	8001ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
 8001e98:	f67f af59 	bls.w	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8001e9c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001ea0:	f000 8091 	beq.w	8001fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8001ea4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001ea8:	d187      	bne.n	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8001eaa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
        frequency = LSE_VALUE;
 8001eae:	f013 0f02 	tst.w	r3, #2
 8001eb2:	bf0c      	ite	eq
 8001eb4:	2000      	moveq	r0, #0
 8001eb6:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8001eba:	4770      	bx	lr
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8001ebc:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
              frequency = LSI_VALUE;
 8001ec0:	f013 0f02 	tst.w	r3, #2
 8001ec4:	bf0c      	ite	eq
 8001ec6:	2000      	moveq	r0, #0
 8001ec8:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 8001ecc:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8001ece:	4a49      	ldr	r2, [pc, #292]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001ed0:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8001ed4:	f003 0318 	and.w	r3, r3, #24
        switch(srcclk)
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	f000 80f4 	beq.w	80020c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8001ede:	2b10      	cmp	r3, #16
 8001ee0:	f000 8139 	beq.w	8002156 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f47f af57 	bne.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8001eea:	f44f 6000 	mov.w	r0, #2048	; 0x800
}
 8001eee:	bc30      	pop	{r4, r5}
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8001ef0:	f7ff bb22 	b.w	8001538 <RCCEx_GetSAIxPeriphCLKFreq>
    switch(PeriphClk)
 8001ef4:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8001ef8:	d058      	beq.n	8001fac <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8001efa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001efe:	f47f af5c 	bne.w	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8001f02:	4a3c      	ldr	r2, [pc, #240]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001f04:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001f08:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
        switch(srcclk)
 8001f0c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001f10:	d0d4      	beq.n	8001ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
 8001f12:	f67f af1c 	bls.w	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8001f16:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001f1a:	f000 809a 	beq.w	8002052 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8001f1e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001f22:	f43f af6a 	beq.w	8001dfa <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
 8001f26:	e748      	b.n	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
    switch(PeriphClk)
 8001f28:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8001f2c:	d06c      	beq.n	8002008 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8001f2e:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8001f32:	f47f af31 	bne.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8001f36:	4b2f      	ldr	r3, [pc, #188]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001f38:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001f3c:	0452      	lsls	r2, r2, #17
 8001f3e:	f140 811a 	bpl.w	8002176 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	019b      	lsls	r3, r3, #6
 8001f46:	f57f af27 	bpl.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8001f4a:	4a2a      	ldr	r2, [pc, #168]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001f4c:	68d0      	ldr	r0, [r2, #12]
 8001f4e:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8001f52:	d016      	beq.n	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8001f54:	68d3      	ldr	r3, [r2, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8001f56:	68d4      	ldr	r4, [r2, #12]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8001f58:	68d5      	ldr	r5, [r2, #12]
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8001f5a:	f3c3 2306 	ubfx	r3, r3, #8, #7
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8001f5e:	f3c4 1403 	ubfx	r4, r4, #4, #4
            if(pllp == 0U)
 8001f62:	0eed      	lsrs	r5, r5, #27
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8001f64:	fb01 f003 	mul.w	r0, r1, r3
 8001f68:	f104 0301 	add.w	r3, r4, #1
 8001f6c:	fbb0 f0f3 	udiv	r0, r0, r3
            if(pllp == 0U)
 8001f70:	d105      	bne.n	8001f7e <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8001f72:	68d3      	ldr	r3, [r2, #12]
                pllp = 7U;
 8001f74:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001f78:	bf14      	ite	ne
 8001f7a:	2511      	movne	r5, #17
 8001f7c:	2507      	moveq	r5, #7
            frequency = (pllvco / pllp);
 8001f7e:	fbb0 f0f5 	udiv	r0, r0, r5
}
 8001f82:	bc30      	pop	{r4, r5}
 8001f84:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8001f86:	4b1b      	ldr	r3, [pc, #108]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f8c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
        switch(srcclk)
 8001f90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f94:	f43f af54 	beq.w	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8001f98:	f67f aed9 	bls.w	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8001f9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001fa0:	d057      	beq.n	8002052 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8001fa2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001fa6:	f43f af28 	beq.w	8001dfa <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
 8001faa:	e706      	b.n	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8001fac:	4a11      	ldr	r2, [pc, #68]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001fae:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001fb2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
        switch(srcclk)
 8001fb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fba:	f43f af41 	beq.w	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8001fbe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001fc2:	f47f aec4 	bne.w	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8001fc6:	6813      	ldr	r3, [r2, #0]
            frequency = HSI_VALUE;
 8001fc8:	480e      	ldr	r0, [pc, #56]	; (8002004 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 8001fca:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001fce:	bf08      	it	eq
 8001fd0:	2000      	moveq	r0, #0
 8001fd2:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8001fd4:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8001fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fda:	f003 0330 	and.w	r3, r3, #48	; 0x30
        switch(srcclk)
 8001fde:	2b10      	cmp	r3, #16
 8001fe0:	f43f af2e 	beq.w	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8001fe4:	f67f aeb3 	bls.w	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8001fe8:	2b20      	cmp	r3, #32
 8001fea:	d032      	beq.n	8002052 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8001fec:	2b30      	cmp	r3, #48	; 0x30
 8001fee:	f43f af04 	beq.w	8001dfa <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
 8001ff2:	e6e2      	b.n	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	007a1200 	.word	0x007a1200
 8001ffc:	0003d090 	.word	0x0003d090
 8002000:	080065d0 	.word	0x080065d0
 8002004:	00f42400 	.word	0x00f42400
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002008:	4aad      	ldr	r2, [pc, #692]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800200a:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
 800200e:	f000 6040 	and.w	r0, r0, #201326592	; 0xc000000
        switch(srcclk)
 8002012:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8002016:	f000 810e 	beq.w	8002236 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 800201a:	f240 80e0 	bls.w	80021de <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 800201e:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
 8002022:	f000 8118 	beq.w	8002256 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8002026:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 800202a:	f47f aeb5 	bne.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800202e:	6810      	ldr	r0, [r2, #0]
 8002030:	f010 0002 	ands.w	r0, r0, #2
 8002034:	d0a5      	beq.n	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002036:	6813      	ldr	r3, [r2, #0]
 8002038:	071d      	lsls	r5, r3, #28
 800203a:	bf4b      	itete	mi
 800203c:	6813      	ldrmi	r3, [r2, #0]
 800203e:	f8d2 3094 	ldrpl.w	r3, [r2, #148]	; 0x94
 8002042:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
 8002046:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800204a:	4a9e      	ldr	r2, [pc, #632]	; (80022c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800204c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002050:	e797      	b.n	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002052:	4b9b      	ldr	r3, [pc, #620]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
            frequency = HSI_VALUE;
 8002054:	489c      	ldr	r0, [pc, #624]	; (80022c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002056:	681b      	ldr	r3, [r3, #0]
            frequency = HSI_VALUE;
 8002058:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800205c:	bf08      	it	eq
 800205e:	2000      	moveq	r0, #0
 8002060:	4770      	bx	lr
    switch(PeriphClk)
 8002062:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8002066:	f43f af42 	beq.w	8001eee <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 800206a:	e695      	b.n	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 800206c:	2801      	cmp	r0, #1
 800206e:	f47f aea4 	bne.w	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002072:	4a93      	ldr	r2, [pc, #588]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002074:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002078:	f003 0303 	and.w	r3, r3, #3
        switch(srcclk)
 800207c:	2b02      	cmp	r3, #2
 800207e:	d0a2      	beq.n	8001fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8002080:	2b03      	cmp	r3, #3
 8002082:	f43f af12 	beq.w	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8002086:	2b01      	cmp	r3, #1
 8002088:	f43f aeda 	beq.w	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = HAL_RCC_GetPCLK2Freq();
 800208c:	f7ff ba42 	b.w	8001514 <HAL_RCC_GetPCLK2Freq>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8002090:	4a8b      	ldr	r2, [pc, #556]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002092:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002096:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
        switch(srcclk)
 800209a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800209e:	f43f aecf 	beq.w	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 80020a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020a6:	f47f ae52 	bne.w	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80020aa:	e78c      	b.n	8001fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80020ac:	4a84      	ldr	r2, [pc, #528]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80020ae:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80020b2:	f003 0303 	and.w	r3, r3, #3
        switch(srcclk)
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	f43f aec1 	beq.w	8001e3e <HAL_RCCEx_GetPeriphCLKFreq+0x14e>
 80020bc:	f0c0 809a 	bcc.w	80021f4 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	f47f ae69 	bne.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80020c6:	6813      	ldr	r3, [r2, #0]
            frequency = HSI_VALUE;
 80020c8:	487f      	ldr	r0, [pc, #508]	; (80022c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80020ca:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80020ce:	bf08      	it	eq
 80020d0:	2000      	moveq	r0, #0
 80020d2:	e756      	b.n	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80020d4:	4b7a      	ldr	r3, [pc, #488]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80020d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020da:	f003 030c 	and.w	r3, r3, #12
        switch(srcclk)
 80020de:	2b0c      	cmp	r3, #12
 80020e0:	f63f ae6b 	bhi.w	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80020e4:	a201      	add	r2, pc, #4	; (adr r2, 80020ec <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>)
 80020e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ea:	bf00      	nop
 80020ec:	08001d51 	.word	0x08001d51
 80020f0:	08001dbb 	.word	0x08001dbb
 80020f4:	08001dbb 	.word	0x08001dbb
 80020f8:	08001dbb 	.word	0x08001dbb
 80020fc:	08001e41 	.word	0x08001e41
 8002100:	08001dbb 	.word	0x08001dbb
 8002104:	08001dbb 	.word	0x08001dbb
 8002108:	08001dbb 	.word	0x08001dbb
 800210c:	08002053 	.word	0x08002053
 8002110:	08001dbb 	.word	0x08001dbb
 8002114:	08001dbb 	.word	0x08001dbb
 8002118:	08001dbb 	.word	0x08001dbb
 800211c:	08001dfb 	.word	0x08001dfb
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002120:	4a67      	ldr	r2, [pc, #412]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002122:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002126:	f403 7340 	and.w	r3, r3, #768	; 0x300
        switch(srcclk)
 800212a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800212e:	f43f ae87 	beq.w	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8002132:	f67f ae0c 	bls.w	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8002136:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800213a:	f43f af44 	beq.w	8001fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800213e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002142:	f43f aeb2 	beq.w	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8002146:	e638      	b.n	8001dba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002148:	4b5d      	ldr	r3, [pc, #372]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800214a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800214e:	0758      	lsls	r0, r3, #29
 8002150:	f53f ae76 	bmi.w	8001e40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8002154:	e79a      	b.n	800208c <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002156:	6813      	ldr	r3, [r2, #0]
 8002158:	0799      	lsls	r1, r3, #30
 800215a:	f57f ae1d 	bpl.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800215e:	4b58      	ldr	r3, [pc, #352]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	0712      	lsls	r2, r2, #28
 8002164:	bf4b      	itete	mi
 8002166:	681b      	ldrmi	r3, [r3, #0]
 8002168:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 800216c:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
 8002170:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8002174:	e769      	b.n	800204a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002176:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 800217a:	f000 6040 	and.w	r0, r0, #201326592	; 0xc000000
        switch(srcclk)
 800217e:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8002182:	f000 8090 	beq.w	80022a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5b6>
 8002186:	d976      	bls.n	8002276 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8002188:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
 800218c:	d07f      	beq.n	800228e <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 800218e:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 8002192:	f47f ae01 	bne.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002196:	4a4a      	ldr	r2, [pc, #296]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002198:	6813      	ldr	r3, [r2, #0]
 800219a:	f013 0302 	ands.w	r3, r3, #2
 800219e:	f47f af4a 	bne.w	8002036 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80021a2:	e5f9      	b.n	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80021a4:	6813      	ldr	r3, [r2, #0]
 80021a6:	011c      	lsls	r4, r3, #4
 80021a8:	f57f adf6 	bpl.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 80021ac:	4a44      	ldr	r2, [pc, #272]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80021ae:	6910      	ldr	r0, [r2, #16]
 80021b0:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 80021b4:	f43f aee5 	beq.w	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80021b8:	6910      	ldr	r0, [r2, #16]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80021ba:	6914      	ldr	r4, [r2, #16]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80021bc:	6913      	ldr	r3, [r2, #16]
 80021be:	f3c3 6341 	ubfx	r3, r3, #25, #2
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80021c2:	f3c0 2006 	ubfx	r0, r0, #8, #7
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80021c6:	f3c4 1203 	ubfx	r2, r4, #4, #4
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80021ca:	3301      	adds	r3, #1
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80021cc:	fb01 f000 	mul.w	r0, r1, r0
 80021d0:	3201      	adds	r2, #1
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80021d2:	005b      	lsls	r3, r3, #1
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80021d4:	fbb0 f0f2 	udiv	r0, r0, r2
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80021d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80021dc:	e6d1      	b.n	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        switch(srcclk)
 80021de:	2800      	cmp	r0, #0
 80021e0:	f47f adda 	bne.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80021e4:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
            frequency = HSI48_VALUE;
 80021e8:	4b38      	ldr	r3, [pc, #224]	; (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80021ea:	f012 0f02 	tst.w	r2, #2
 80021ee:	bf18      	it	ne
 80021f0:	4618      	movne	r0, r3
 80021f2:	e6c6      	b.n	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
}
 80021f4:	bc30      	pop	{r4, r5}
          frequency = HAL_RCC_GetPCLK1Freq();
 80021f6:	f7ff b97b 	b.w	80014f0 <HAL_RCC_GetPCLK1Freq>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80021fa:	4a31      	ldr	r2, [pc, #196]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80021fc:	6810      	ldr	r0, [r2, #0]
 80021fe:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8002202:	f43f aebe 	beq.w	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002206:	68d0      	ldr	r0, [r2, #12]
 8002208:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 800220c:	f43f aeb9 	beq.w	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002210:	68d4      	ldr	r4, [r2, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002212:	68d0      	ldr	r0, [r2, #12]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002214:	68d3      	ldr	r3, [r2, #12]
 8002216:	f3c3 5341 	ubfx	r3, r3, #21, #2
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800221a:	f3c0 1203 	ubfx	r2, r0, #4, #4
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800221e:	f3c4 2406 	ubfx	r4, r4, #8, #7
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002222:	3301      	adds	r3, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002224:	fb01 f004 	mul.w	r0, r1, r4
 8002228:	3201      	adds	r2, #1
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800222a:	005b      	lsls	r3, r3, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800222c:	fbb0 f0f2 	udiv	r0, r0, r2
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002230:	fbb0 f0f3 	udiv	r0, r0, r3
 8002234:	e6a5      	b.n	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002236:	6810      	ldr	r0, [r2, #0]
 8002238:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800223c:	f43f aea1 	beq.w	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002240:	6910      	ldr	r0, [r2, #16]
 8002242:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8002246:	f43f ae9c 	beq.w	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800224a:	6910      	ldr	r0, [r2, #16]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800224c:	6914      	ldr	r4, [r2, #16]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800224e:	6913      	ldr	r3, [r2, #16]
 8002250:	f3c3 5341 	ubfx	r3, r3, #21, #2
 8002254:	e7b5      	b.n	80021c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002256:	6810      	ldr	r0, [r2, #0]
 8002258:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800225c:	f43f ae91 	beq.w	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002260:	68d0      	ldr	r0, [r2, #12]
 8002262:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8002266:	f43f ae8c 	beq.w	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800226a:	68d0      	ldr	r0, [r2, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800226c:	68d4      	ldr	r4, [r2, #12]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800226e:	68d3      	ldr	r3, [r2, #12]
 8002270:	f3c3 5341 	ubfx	r3, r3, #21, #2
 8002274:	e7a5      	b.n	80021c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
        switch(srcclk)
 8002276:	2800      	cmp	r0, #0
 8002278:	f47f ad8e 	bne.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800227c:	4a10      	ldr	r2, [pc, #64]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
            frequency = HSI48_VALUE;
 800227e:	4b13      	ldr	r3, [pc, #76]	; (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002280:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
            frequency = HSI48_VALUE;
 8002284:	f012 0f02 	tst.w	r2, #2
 8002288:	bf18      	it	ne
 800228a:	4618      	movne	r0, r3
 800228c:	e679      	b.n	8001f82 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800228e:	4a0c      	ldr	r2, [pc, #48]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002290:	6813      	ldr	r3, [r2, #0]
 8002292:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8002296:	f43f ad7f 	beq.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800229a:	68d3      	ldr	r3, [r2, #12]
 800229c:	f413 1380 	ands.w	r3, r3, #1048576	; 0x100000
 80022a0:	f43f ad7a 	beq.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 80022a4:	e7e1      	b.n	800226a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80022a6:	4a06      	ldr	r2, [pc, #24]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80022a8:	6813      	ldr	r3, [r2, #0]
 80022aa:	f013 6300 	ands.w	r3, r3, #134217728	; 0x8000000
 80022ae:	f43f ad73 	beq.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80022b2:	6913      	ldr	r3, [r2, #16]
 80022b4:	f413 1380 	ands.w	r3, r3, #1048576	; 0x100000
 80022b8:	f43f ad6e 	beq.w	8001d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 80022bc:	e7c5      	b.n	800224a <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
 80022c4:	080065d0 	.word	0x080065d0
 80022c8:	00f42400 	.word	0x00f42400
 80022cc:	02dc6c00 	.word	0x02dc6c00

080022d0 <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 80022d0:	b530      	push	{r4, r5, lr}
	
	// ubN
	this = &console_ctl;
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 80022d2:	4d0e      	ldr	r5, [pc, #56]	; (800230c <console_init+0x3c>)
{
 80022d4:	b083      	sub	sp, #12
	memset(this, 0, sizeof(CONSOLE_CTL));
 80022d6:	2100      	movs	r1, #0
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 80022d8:	460c      	mov	r4, r1
	memset(this, 0, sizeof(CONSOLE_CTL));
 80022da:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 80022de:	4628      	mov	r0, r5
 80022e0:	f003 fa31 	bl	8005746 <memset>
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 80022e4:	9401      	str	r4, [sp, #4]
 80022e6:	9400      	str	r4, [sp, #0]
 80022e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022ec:	2203      	movs	r2, #3
 80022ee:	4908      	ldr	r1, [pc, #32]	; (8002310 <console_init+0x40>)
 80022f0:	4808      	ldr	r0, [pc, #32]	; (8002314 <console_init+0x44>)
 80022f2:	f003 f895 	bl	8005420 <kz_run>
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 80022f6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 80022fa:	6028      	str	r0, [r5, #0]
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 80022fc:	4620      	mov	r0, r4
	this->msg_id = MSGBOX_ID_CONSOLE;
 80022fe:	712c      	strb	r4, [r5, #4]
	
	return;
}
 8002300:	b003      	add	sp, #12
 8002302:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8002306:	f002 b823 	b.w	8004350 <usart_open>
 800230a:	bf00      	nop
 800230c:	20040064 	.word	0x20040064
 8002310:	08005790 	.word	0x08005790
 8002314:	08002331 	.word	0x08002331

08002318 <console_str_send>:

// R\[M
uint8_t console_str_send(char *data)
{
 8002318:	b510      	push	{r4, lr}
 800231a:	4604      	mov	r4, r0
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 800231c:	f7fd ff78 	bl	8000210 <strlen>
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8002320:	4621      	mov	r1, r4
 8002322:	b2c2      	uxtb	r2, r0
 8002324:	2000      	movs	r0, #0
 8002326:	f002 f85f 	bl	80043e8 <usart_send>
	
	return ret;
}
 800232a:	b2c0      	uxtb	r0, r0
 800232c:	bd10      	pop	{r4, pc}
 800232e:	bf00      	nop

08002330 <console_main>:
{
 8002330:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002334:	4d3e      	ldr	r5, [pc, #248]	; (8002430 <console_main+0x100>)
			console_str_send("command>");
 8002336:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8002438 <console_main+0x108>
 800233a:	f895 3085 	ldrb.w	r3, [r5, #133]	; 0x85
			console_str_send("\n");
 800233e:	4e3d      	ldr	r6, [pc, #244]	; (8002434 <console_main+0x104>)
{
 8002340:	b083      	sub	sp, #12
				if (!strcmp(this->buf, cmd_info->input)) {
 8002342:	1d6f      	adds	r7, r5, #5
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 8002344:	2400      	movs	r4, #0
		if (this->buf_idx == 0) {
 8002346:	b32b      	cbz	r3, 8002394 <console_main+0x64>
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 8002348:	2201      	movs	r2, #1
 800234a:	f10d 0103 	add.w	r1, sp, #3
 800234e:	2000      	movs	r0, #0
 8002350:	f002 f8a2 	bl	8004498 <usart_recv>
	return data;
 8002354:	f89d 3003 	ldrb.w	r3, [sp, #3]
		data[0] = console_recv();
 8002358:	f88d 3004 	strb.w	r3, [sp, #4]
		if (data[0] == '\r') data[0] = '\n';
 800235c:	2b0d      	cmp	r3, #13
 800235e:	bf08      	it	eq
 8002360:	230a      	moveq	r3, #10
		ret = console_str_send((uint8_t*)data);
 8002362:	a801      	add	r0, sp, #4
		if (data[0] == '\r') data[0] = '\n';
 8002364:	bf08      	it	eq
 8002366:	f88d 3004 	strbeq.w	r3, [sp, #4]
		data[1] = '\0';
 800236a:	f88d 4005 	strb.w	r4, [sp, #5]
		ret = console_str_send((uint8_t*)data);
 800236e:	f7ff ffd3 	bl	8002318 <console_str_send>
		console_analysis(data[0]);
 8002372:	f89d 2004 	ldrb.w	r2, [sp, #4]
	switch (data) {
 8002376:	2a09      	cmp	r2, #9
 8002378:	d03d      	beq.n	80023f6 <console_main+0xc6>
 800237a:	2a0a      	cmp	r2, #10
 800237c:	d011      	beq.n	80023a2 <console_main+0x72>
 800237e:	2a08      	cmp	r2, #8
 8002380:	d00c      	beq.n	800239c <console_main+0x6c>
			this->buf[this->buf_idx++] = data;
 8002382:	f895 1085 	ldrb.w	r1, [r5, #133]	; 0x85
 8002386:	1c4b      	adds	r3, r1, #1
 8002388:	4429      	add	r1, r5
 800238a:	b2db      	uxtb	r3, r3
 800238c:	f885 3085 	strb.w	r3, [r5, #133]	; 0x85
 8002390:	714a      	strb	r2, [r1, #5]
 8002392:	e7d7      	b.n	8002344 <console_main+0x14>
			console_str_send("command>");
 8002394:	4640      	mov	r0, r8
 8002396:	f7ff ffbf 	bl	8002318 <console_str_send>
 800239a:	e7d5      	b.n	8002348 <console_main+0x18>
 800239c:	f895 3085 	ldrb.w	r3, [r5, #133]	; 0x85
 80023a0:	e7d1      	b.n	8002346 <console_main+0x16>
			this->buf[this->buf_idx++] = '\0';
 80023a2:	f895 3085 	ldrb.w	r3, [r5, #133]	; 0x85
			for (i = 0; i < this->cmd_idx; i++) {
 80023a6:	f895 2188 	ldrb.w	r2, [r5, #392]	; 0x188
			this->buf[this->buf_idx++] = '\0';
 80023aa:	18e9      	adds	r1, r5, r3
 80023ac:	2400      	movs	r4, #0
 80023ae:	3301      	adds	r3, #1
 80023b0:	f885 3085 	strb.w	r3, [r5, #133]	; 0x85
 80023b4:	714c      	strb	r4, [r1, #5]
			for (i = 0; i < this->cmd_idx; i++) {
 80023b6:	b932      	cbnz	r2, 80023c6 <console_main+0x96>
 80023b8:	e019      	b.n	80023ee <console_main+0xbe>
 80023ba:	3401      	adds	r4, #1
 80023bc:	f895 3188 	ldrb.w	r3, [r5, #392]	; 0x188
 80023c0:	b2e4      	uxtb	r4, r4
 80023c2:	42a3      	cmp	r3, r4
 80023c4:	d913      	bls.n	80023ee <console_main+0xbe>
				if (!strcmp(this->buf, cmd_info->input)) {
 80023c6:	f104 0911 	add.w	r9, r4, #17
 80023ca:	4638      	mov	r0, r7
 80023cc:	f855 1039 	ldr.w	r1, [r5, r9, lsl #3]
 80023d0:	f7fd ff14 	bl	80001fc <strcmp>
 80023d4:	2800      	cmp	r0, #0
 80023d6:	d1f0      	bne.n	80023ba <console_main+0x8a>
					cmd_info->func();
 80023d8:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
			for (i = 0; i < this->cmd_idx; i++) {
 80023dc:	3401      	adds	r4, #1
					cmd_info->func();
 80023de:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80023e2:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 80023e4:	f895 3188 	ldrb.w	r3, [r5, #392]	; 0x188
 80023e8:	b2e4      	uxtb	r4, r4
 80023ea:	42a3      	cmp	r3, r4
 80023ec:	d8eb      	bhi.n	80023c6 <console_main+0x96>
			this->buf_idx = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	f885 3085 	strb.w	r3, [r5, #133]	; 0x85
 80023f4:	e7a6      	b.n	8002344 <console_main+0x14>
			console_str_send("\n");
 80023f6:	4630      	mov	r0, r6
 80023f8:	f7ff ff8e 	bl	8002318 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 80023fc:	f895 3188 	ldrb.w	r3, [r5, #392]	; 0x188
 8002400:	2400      	movs	r4, #0
 8002402:	b173      	cbz	r3, 8002422 <console_main+0xf2>
				console_str_send((uint8_t*)cmd_info->input);
 8002404:	f104 0311 	add.w	r3, r4, #17
			for (i = 0; i < this->cmd_idx; i++) {
 8002408:	3401      	adds	r4, #1
				console_str_send((uint8_t*)cmd_info->input);
 800240a:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
 800240e:	f7ff ff83 	bl	8002318 <console_str_send>
				console_str_send("\n");
 8002412:	4630      	mov	r0, r6
 8002414:	f7ff ff80 	bl	8002318 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8002418:	f895 3188 	ldrb.w	r3, [r5, #392]	; 0x188
 800241c:	b2e4      	uxtb	r4, r4
 800241e:	42a3      	cmp	r3, r4
 8002420:	d8f0      	bhi.n	8002404 <console_main+0xd4>
			console_str_send("\n");
 8002422:	4630      	mov	r0, r6
 8002424:	f7ff ff78 	bl	8002318 <console_str_send>
 8002428:	f895 3085 	ldrb.w	r3, [r5, #133]	; 0x85
 800242c:	e78a      	b.n	8002344 <console_main+0x14>
 800242e:	bf00      	nop
 8002430:	20040064 	.word	0x20040064
 8002434:	08005d50 	.word	0x08005d50
 8002438:	08005798 	.word	0x08005798

0800243c <console_val_send>:
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
	
	// 
	hundreds = data/100;
 800243c:	492b      	ldr	r1, [pc, #172]	; (80024ec <console_val_send+0xb0>)
 800243e:	fba1 3100 	umull	r3, r1, r1, r0
{
 8002442:	b510      	push	{r4, lr}
	hundreds = data/100;
 8002444:	0949      	lsrs	r1, r1, #5
	tens_place = (data - hundreds * 100)/10;
 8002446:	4c2a      	ldr	r4, [pc, #168]	; (80024f0 <console_val_send+0xb4>)
 8002448:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800244c:	fb02 0201 	mla	r2, r2, r1, r0
 8002450:	fb84 3402 	smull	r3, r4, r4, r2
 8002454:	17d3      	asrs	r3, r2, #31
 8002456:	ebc3 03a4 	rsb	r3, r3, r4, asr #2
 800245a:	b2db      	uxtb	r3, r3
	ones_place = (data - hundreds * 100 - tens_place * 10);
 800245c:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 8002460:	ebc1 04c4 	rsb	r4, r1, r4, lsl #3
 8002464:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 8002468:	ebc3 0282 	rsb	r2, r3, r2, lsl #2
{
 800246c:	b082      	sub	sp, #8
	ones_place = (data - hundreds * 100 - tens_place * 10);
 800246e:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 8002472:	eb00 0042 	add.w	r0, r0, r2, lsl #1
	memset(snd_data, '\0', sizeof(snd_data));
 8002476:	2200      	movs	r2, #0
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8002478:	b2c0      	uxtb	r0, r0
	memset(snd_data, '\0', sizeof(snd_data));
 800247a:	9201      	str	r2, [sp, #4]
	
	// 3H
	if (hundreds != 0) {
 800247c:	b1a9      	cbz	r1, 80024aa <console_val_send+0x6e>
	if (val > 9) {
 800247e:	2b09      	cmp	r3, #9
	return 0x30+val;
 8002480:	bf9a      	itte	ls
 8002482:	3330      	addls	r3, #48	; 0x30
 8002484:	b2db      	uxtbls	r3, r3
		return 0xFF;
 8002486:	23ff      	movhi	r3, #255	; 0xff
	if (val > 9) {
 8002488:	2809      	cmp	r0, #9
	return 0x30+val;
 800248a:	bf9a      	itte	ls
 800248c:	3030      	addls	r0, #48	; 0x30
 800248e:	b2c0      	uxtbls	r0, r0
		return 0xFF;
 8002490:	20ff      	movhi	r0, #255	; 0xff
	return 0x30+val;
 8002492:	3130      	adds	r1, #48	; 0x30
		len = 4;
		snd_data[0] = val2ascii(hundreds);
		snd_data[1] = val2ascii(tens_place);
		snd_data[2] = val2ascii(ones_place);
 8002494:	f88d 0006 	strb.w	r0, [sp, #6]
		len = 2;
		snd_data[0] = val2ascii(ones_place);
	}
	
	// M
	ret = console_str_send(snd_data);
 8002498:	a801      	add	r0, sp, #4
		snd_data[0] = val2ascii(hundreds);
 800249a:	f88d 1004 	strb.w	r1, [sp, #4]
		snd_data[1] = val2ascii(tens_place);
 800249e:	f88d 3005 	strb.w	r3, [sp, #5]
	ret = console_str_send(snd_data);
 80024a2:	f7ff ff39 	bl	8002318 <console_str_send>
	
	return ret;
}
 80024a6:	b002      	add	sp, #8
 80024a8:	bd10      	pop	{r4, pc}
	} else if (tens_place != 0) {
 80024aa:	b193      	cbz	r3, 80024d2 <console_val_send+0x96>
	if (val > 9) {
 80024ac:	2b09      	cmp	r3, #9
	return 0x30+val;
 80024ae:	bf9a      	itte	ls
 80024b0:	3330      	addls	r3, #48	; 0x30
 80024b2:	b2db      	uxtbls	r3, r3
		return 0xFF;
 80024b4:	23ff      	movhi	r3, #255	; 0xff
	if (val > 9) {
 80024b6:	2809      	cmp	r0, #9
	return 0x30+val;
 80024b8:	bf9a      	itte	ls
 80024ba:	3030      	addls	r0, #48	; 0x30
 80024bc:	b2c0      	uxtbls	r0, r0
		return 0xFF;
 80024be:	20ff      	movhi	r0, #255	; 0xff
		snd_data[1] = val2ascii(ones_place);
 80024c0:	f88d 0005 	strb.w	r0, [sp, #5]
	ret = console_str_send(snd_data);
 80024c4:	a801      	add	r0, sp, #4
		snd_data[0] = val2ascii(tens_place);
 80024c6:	f88d 3004 	strb.w	r3, [sp, #4]
	ret = console_str_send(snd_data);
 80024ca:	f7ff ff25 	bl	8002318 <console_str_send>
}
 80024ce:	b002      	add	sp, #8
 80024d0:	bd10      	pop	{r4, pc}
	if (val > 9) {
 80024d2:	2809      	cmp	r0, #9
	return 0x30+val;
 80024d4:	bf9a      	itte	ls
 80024d6:	3030      	addls	r0, #48	; 0x30
 80024d8:	b2c0      	uxtbls	r0, r0
		return 0xFF;
 80024da:	20ff      	movhi	r0, #255	; 0xff
		snd_data[0] = val2ascii(ones_place);
 80024dc:	f88d 0004 	strb.w	r0, [sp, #4]
	ret = console_str_send(snd_data);
 80024e0:	a801      	add	r0, sp, #4
 80024e2:	f7ff ff19 	bl	8002318 <console_str_send>
}
 80024e6:	b002      	add	sp, #8
 80024e8:	bd10      	pop	{r4, pc}
 80024ea:	bf00      	nop
 80024ec:	51eb851f 	.word	0x51eb851f
 80024f0:	66666667 	.word	0x66666667

080024f4 <console_val_send_u16>:

// R\[lM(16bit)
uint8_t console_val_send_u16(uint16_t data)
{
 80024f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024f6:	b083      	sub	sp, #12
	uint8_t idx = 0;
	int8_t i;
	int32_t ret;
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 80024f8:	2300      	movs	r3, #0
			snd_data[idx] = val2ascii(val);
			data -= val * mul;
			idx++;
		}
		// 10
		mul /= 10;
 80024fa:	4e19      	ldr	r6, [pc, #100]	; (8002560 <console_val_send_u16+0x6c>)
	memset(snd_data, '\0', sizeof(snd_data));
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	461d      	mov	r5, r3
 8002500:	f8ad 3004 	strh.w	r3, [sp, #4]
 8002504:	461f      	mov	r7, r3
 8002506:	f242 7210 	movw	r2, #10000	; 0x2710
 800250a:	2304      	movs	r3, #4
		val = data / mul;
 800250c:	fbb0 f4f2 	udiv	r4, r0, r2
 8002510:	b2a1      	uxth	r1, r4
		if ((val != 0) && (digit == 0)) {
 8002512:	b1f1      	cbz	r1, 8002552 <console_val_send_u16+0x5e>
 8002514:	b90f      	cbnz	r7, 800251a <console_val_send_u16+0x26>
 8002516:	1c5f      	adds	r7, r3, #1
 8002518:	b2ff      	uxtb	r7, r7
			snd_data[idx] = val2ascii(val);
 800251a:	b2c9      	uxtb	r1, r1
	if (val > 9) {
 800251c:	2909      	cmp	r1, #9
 800251e:	d81d      	bhi.n	800255c <console_val_send_u16+0x68>
	return 0x30+val;
 8002520:	3130      	adds	r1, #48	; 0x30
 8002522:	b2c9      	uxtb	r1, r1
			snd_data[idx] = val2ascii(val);
 8002524:	f10d 0e08 	add.w	lr, sp, #8
 8002528:	44ae      	add	lr, r5
 800252a:	fb02 0414 	mls	r4, r2, r4, r0
			idx++;
 800252e:	3501      	adds	r5, #1
 8002530:	b2a0      	uxth	r0, r4
			snd_data[idx] = val2ascii(val);
 8002532:	f80e 1c08 	strb.w	r1, [lr, #-8]
			idx++;
 8002536:	b2ed      	uxtb	r5, r5
 8002538:	3b01      	subs	r3, #1
 800253a:	b25b      	sxtb	r3, r3
		mul /= 10;
 800253c:	fba6 1202 	umull	r1, r2, r6, r2
	for (i = (digit_max - 1); i >= 0; i--) {
 8002540:	1c59      	adds	r1, r3, #1
		mul /= 10;
 8002542:	ea4f 02d2 	mov.w	r2, r2, lsr #3
	for (i = (digit_max - 1); i >= 0; i--) {
 8002546:	d1e1      	bne.n	800250c <console_val_send_u16+0x18>
	}
	// M
	ret = console_str_send(snd_data);
 8002548:	4668      	mov	r0, sp
 800254a:	f7ff fee5 	bl	8002318 <console_str_send>
	
	return ret;
}
 800254e:	b003      	add	sp, #12
 8002550:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if ((digit != 0) || (i == 0)) {
 8002552:	b90f      	cbnz	r7, 8002558 <console_val_send_u16+0x64>
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1ef      	bne.n	8002538 <console_val_send_u16+0x44>
			snd_data[idx] = val2ascii(val);
 8002558:	2100      	movs	r1, #0
 800255a:	e7e1      	b.n	8002520 <console_val_send_u16+0x2c>
		return 0xFF;
 800255c:	21ff      	movs	r1, #255	; 0xff
 800255e:	e7e1      	b.n	8002524 <console_val_send_u16+0x30>
 8002560:	cccccccd 	.word	0xcccccccd

08002564 <console_val_send_hex>:
	char answer[10];
	char snd_data[10];
	int32_t ret;
	uint8_t pad_num;
	
	if (digit == 0) {
 8002564:	b911      	cbnz	r1, 800256c <console_val_send_hex+0x8>
		return -1;
 8002566:	f04f 30ff 	mov.w	r0, #4294967295
 800256a:	4770      	bx	lr
{
 800256c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800256e:	b091      	sub	sp, #68	; 0x44
 8002570:	ab06      	add	r3, sp, #24
	if (digit == 0) {
 8002572:	2200      	movs	r2, #0
 8002574:	e000      	b.n	8002578 <console_val_send_hex+0x14>
	i = 0;
	temp = data;
	do {
		num[i] = temp % 16;
		temp = temp /16;
		i++;
 8002576:	4632      	mov	r2, r6
		num[i] = temp % 16;
 8002578:	f000 040f 	and.w	r4, r0, #15
	} while (temp != 0);
 800257c:	0900      	lsrs	r0, r0, #4
		num[i] = temp % 16;
 800257e:	f843 4b04 	str.w	r4, [r3], #4
		i++;
 8002582:	f102 0601 	add.w	r6, r2, #1
	} while (temp != 0);
 8002586:	d1f6      	bne.n	8002576 <console_val_send_hex+0x12>
 8002588:	ab06      	add	r3, sp, #24
 800258a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800258e:	466d      	mov	r5, sp
 8002590:	f10d 0e14 	add.w	lr, sp, #20
	
	//l10A~Fianswer[i-1]1j
	for (j = 0; i > j; j++) {
		if (num[i - j - 1] > 9) {
 8002594:	f854 3904 	ldr.w	r3, [r4], #-4
 8002598:	2b09      	cmp	r3, #9
			answer[j] = num[i - j - 1] + 'A' - 10;
 800259a:	f103 0737 	add.w	r7, r3, #55	; 0x37
		} else {
			answer[j] = '0' + num[i - j - 1];
 800259e:	bfd6      	itet	le
 80025a0:	3330      	addle	r3, #48	; 0x30
			answer[j] = num[i - j - 1] + 'A' - 10;
 80025a2:	702f      	strbgt	r7, [r5, #0]
			answer[j] = '0' + num[i - j - 1];
 80025a4:	702b      	strble	r3, [r5, #0]
	for (j = 0; i > j; j++) {
 80025a6:	4574      	cmp	r4, lr
		}
		answer[j + 1] = '\0';
 80025a8:	f805 0f01 	strb.w	r0, [r5, #1]!
	for (j = 0; i > j; j++) {
 80025ac:	d1f2      	bne.n	8002594 <console_val_send_hex+0x30>
	}
	
	// 
	memset(snd_data, '0', sizeof(snd_data));
	// (*) i2Rs[
	memcpy(&(snd_data[digit - i]), &(answer[0]), (i+1));
 80025ae:	1b88      	subs	r0, r1, r6
 80025b0:	ab03      	add	r3, sp, #12
 80025b2:	3202      	adds	r2, #2
 80025b4:	4669      	mov	r1, sp
 80025b6:	4418      	add	r0, r3
	memset(snd_data, '0', sizeof(snd_data));
 80025b8:	f04f 3330 	mov.w	r3, #808464432	; 0x30303030
 80025bc:	9304      	str	r3, [sp, #16]
 80025be:	9303      	str	r3, [sp, #12]
 80025c0:	f8ad 3014 	strh.w	r3, [sp, #20]
	memcpy(&(snd_data[digit - i]), &(answer[0]), (i+1));
 80025c4:	f003 f8b4 	bl	8005730 <memcpy>
	
	// M
	ret = console_str_send(snd_data);
 80025c8:	a803      	add	r0, sp, #12
 80025ca:	f7ff fea5 	bl	8002318 <console_str_send>
}
 80025ce:	b011      	add	sp, #68	; 0x44
 80025d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025d2:	bf00      	nop

080025d4 <console_set_command>:
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 80025d4:	b1a0      	cbz	r0, 8002600 <console_set_command+0x2c>
	
	// ubN
	this = &console_ctl;
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 80025d6:	4a0c      	ldr	r2, [pc, #48]	; (8002608 <console_set_command+0x34>)
 80025d8:	f892 3188 	ldrb.w	r3, [r2, #392]	; 0x188
 80025dc:	2b1f      	cmp	r3, #31
 80025de:	d80f      	bhi.n	8002600 <console_set_command+0x2c>
{
 80025e0:	b430      	push	{r4, r5}
		return -1;
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 80025e2:	f103 0111 	add.w	r1, r3, #17
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 80025e6:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
	this->cmd_idx++;
 80025ea:	3301      	adds	r3, #1
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 80025ec:	6805      	ldr	r5, [r0, #0]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 80025ee:	6840      	ldr	r0, [r0, #4]
	this->cmd_idx++;
 80025f0:	f882 3188 	strb.w	r3, [r2, #392]	; 0x188
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 80025f4:	6060      	str	r0, [r4, #4]
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 80025f6:	f842 5031 	str.w	r5, [r2, r1, lsl #3]
	
	return 0;
 80025fa:	2000      	movs	r0, #0
}
 80025fc:	bc30      	pop	{r4, r5}
 80025fe:	4770      	bx	lr
		return -1;
 8002600:	f04f 30ff 	mov.w	r0, #4294967295
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	20040064 	.word	0x20040064

0800260c <initialize>:
static void initialize(uint16_t x, uint16_t y)
{
	TEST2_CTL *this = &test2_ctl;
	
	// 
	this->get_cnt = 0;
 800260c:	4b02      	ldr	r3, [pc, #8]	; (8002618 <initialize+0xc>)
 800260e:	2200      	movs	r2, #0
 8002610:	731a      	strb	r2, [r3, #12]
	// 
	this->first_flag = FALSE;
 8002612:	735a      	strb	r2, [r3, #13]
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	200659f0 	.word	0x200659f0

0800261c <all_clear>:
}

// 
static void all_clear(uint16_t x, uint16_t y)
{
 800261c:	b508      	push	{r3, lr}
	TEST2_CTL *this = &test2_ctl;
	
	// 
	memset(this->disp_data, 0xFF, sizeof(this->disp_data));
 800261e:	4b05      	ldr	r3, [pc, #20]	; (8002634 <all_clear+0x18>)
 8002620:	f44f 3216 	mov.w	r2, #153600	; 0x25800
 8002624:	4618      	mov	r0, r3
 8002626:	21ff      	movs	r1, #255	; 0xff
 8002628:	f003 f88d 	bl	8005746 <memset>
	// 
	ts_mng_write(this->disp_data);
}
 800262c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ts_mng_write(this->disp_data);
 8002630:	f002 bb08 	b.w	8004c44 <ts_mng_write>
 8002634:	200401f8 	.word	0x200401f8

08002638 <draw_line>:
{
 8002638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800263c:	ed2d 8b02 	vpush	{d8}
	if (this->first_flag == FALSE) {
 8002640:	4b5b      	ldr	r3, [pc, #364]	; (80027b0 <draw_line+0x178>)
{
 8002642:	b08f      	sub	sp, #60	; 0x3c
	if (this->first_flag == FALSE) {
 8002644:	7b5b      	ldrb	r3, [r3, #13]
{
 8002646:	9002      	str	r0, [sp, #8]
 8002648:	9103      	str	r1, [sp, #12]
	if (this->first_flag == FALSE) {
 800264a:	2b00      	cmp	r3, #0
 800264c:	f040 80a5 	bne.w	800279a <draw_line+0x162>
		this->first_flag = TRUE;
 8002650:	4957      	ldr	r1, [pc, #348]	; (80027b0 <draw_line+0x178>)
 8002652:	9001      	str	r0, [sp, #4]
 8002654:	2301      	movs	r3, #1
 8002656:	734b      	strb	r3, [r1, #13]
 8002658:	890b      	ldrh	r3, [r1, #8]
 800265a:	4604      	mov	r4, r0
	a = (float)((float)(y - this->pre_y)/(float)(x - this->pre_x));
 800265c:	4a54      	ldr	r2, [pc, #336]	; (80027b0 <draw_line+0x178>)
 800265e:	9803      	ldr	r0, [sp, #12]
 8002660:	8952      	ldrh	r2, [r2, #10]
 8002662:	9902      	ldr	r1, [sp, #8]
 8002664:	1a82      	subs	r2, r0, r2
 8002666:	ee07 2a90 	vmov	s15, r2
 800266a:	1acb      	subs	r3, r1, r3
 800266c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002670:	ee07 3a90 	vmov	s15, r3
 8002674:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002678:	eec7 8a27 	vdiv.f32	s17, s14, s15
	b = (int16_t)((float)y- (float)x * a);
 800267c:	ee07 1a90 	vmov	s15, r1
 8002680:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002684:	ee07 0a90 	vmov	s15, r0
 8002688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800268c:	eee8 7ac7 	vfms.f32	s15, s17, s14
 8002690:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002694:	edcd 7a00 	vstr	s15, [sp]
 8002698:	f9bd 3000 	ldrsh.w	r3, [sp]
 800269c:	ee08 3a10 	vmov	s16, r3
	for (xn = start_x; xn < end_x; xn++) {
 80026a0:	9b01      	ldr	r3, [sp, #4]
 80026a2:	429c      	cmp	r4, r3
 80026a4:	d26a      	bcs.n	800277c <draw_line+0x144>
 80026a6:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
			if (idx[i] >= MSP2807_DISPLAY_WIDTH*MSP2807_DISPLAY_HEIGHT) {
 80026aa:	f8df 9118 	ldr.w	r9, [pc, #280]	; 80027c4 <draw_line+0x18c>
			this->disp_data[idx[i]] = 0x0000;
 80026ae:	f8df a118 	ldr.w	sl, [pc, #280]	; 80027c8 <draw_line+0x190>
 80026b2:	f104 3eff 	add.w	lr, r4, #4294967295
 80026b6:	f10d 0834 	add.w	r8, sp, #52	; 0x34
		yn = (int16_t)(a * (float)xn + (float)b);
 80026ba:	ee07 4a90 	vmov	s15, r4
 80026be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026c2:	eeb0 7a48 	vmov.f32	s14, s16
 80026c6:	eea8 7aa7 	vfma.f32	s14, s17, s15
 80026ca:	f10e 0601 	add.w	r6, lr, #1
 80026ce:	f10e 0c02 	add.w	ip, lr, #2
				console_str_send("idx error xn:");
 80026d2:	4f38      	ldr	r7, [pc, #224]	; (80027b4 <draw_line+0x17c>)
		yn = (int16_t)(a * (float)xn + (float)b);
 80026d4:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80026d8:	edcd 7a00 	vstr	s15, [sp]
 80026dc:	f8bd 5000 	ldrh.w	r5, [sp]
		idx[0] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80026e0:	f5c5 71a0 	rsb	r1, r5, #320	; 0x140
 80026e4:	3101      	adds	r1, #1
		idx[6] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80026e6:	f5c5 729f 	rsb	r2, r5, #318	; 0x13e
 80026ea:	3201      	adds	r2, #1
		idx[0] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80026ec:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 80026f0:	0109      	lsls	r1, r1, #4
		idx[6] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80026f2:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
		idx[3] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80026f6:	f5c5 70a0 	rsb	r0, r5, #320	; 0x140
		idx[6] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80026fa:	0112      	lsls	r2, r2, #4
		idx[0] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80026fc:	eb01 030e 	add.w	r3, r1, lr
		idx[1] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 8002700:	eb01 0b06 	add.w	fp, r1, r6
		idx[3] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 8002704:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
		idx[2] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 8002708:	4461      	add	r1, ip
		idx[3] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 800270a:	0100      	lsls	r0, r0, #4
		idx[2] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 800270c:	9107      	str	r1, [sp, #28]
		idx[6] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 800270e:	eb0e 0102 	add.w	r1, lr, r2
 8002712:	910b      	str	r1, [sp, #44]	; 0x2c
		idx[3] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 8002714:	4486      	add	lr, r0
		idx[7] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 8002716:	1991      	adds	r1, r2, r6
		idx[8] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 8002718:	4462      	add	r2, ip
		idx[5] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 800271a:	4484      	add	ip, r0
		idx[4] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 800271c:	4430      	add	r0, r6
		idx[1] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 800271e:	f8cd b018 	str.w	fp, [sp, #24]
		idx[0] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 8002722:	9305      	str	r3, [sp, #20]
		idx[7] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 8002724:	910c      	str	r1, [sp, #48]	; 0x30
		idx[8] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 8002726:	920d      	str	r2, [sp, #52]	; 0x34
		idx[3] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 8002728:	f8cd e020 	str.w	lr, [sp, #32]
		idx[5] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 800272c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
		idx[4] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 8002730:	9009      	str	r0, [sp, #36]	; 0x24
 8002732:	f10d 0b14 	add.w	fp, sp, #20
 8002736:	e006      	b.n	8002746 <draw_line+0x10e>
			this->disp_data[idx[i]] = 0x0000;
 8002738:	2200      	movs	r2, #0
		for (i = 0; i < 9; i++) {
 800273a:	45d8      	cmp	r8, fp
			this->disp_data[idx[i]] = 0x0000;
 800273c:	f82a 2013 	strh.w	r2, [sl, r3, lsl #1]
		for (i = 0; i < 9; i++) {
 8002740:	d016      	beq.n	8002770 <draw_line+0x138>
 8002742:	f85b 3f04 	ldr.w	r3, [fp, #4]!
			if (idx[i] >= MSP2807_DISPLAY_WIDTH*MSP2807_DISPLAY_HEIGHT) {
 8002746:	454b      	cmp	r3, r9
			this->disp_data[idx[i]] = 0x0000;
 8002748:	f103 0304 	add.w	r3, r3, #4
			if (idx[i] >= MSP2807_DISPLAY_WIDTH*MSP2807_DISPLAY_HEIGHT) {
 800274c:	d9f4      	bls.n	8002738 <draw_line+0x100>
				console_str_send("idx error xn:");
 800274e:	4638      	mov	r0, r7
 8002750:	f7ff fde2 	bl	8002318 <console_str_send>
				console_val_send_u16(xn);
 8002754:	4620      	mov	r0, r4
 8002756:	f7ff fecd 	bl	80024f4 <console_val_send_u16>
				console_str_send(" yn:");
 800275a:	4817      	ldr	r0, [pc, #92]	; (80027b8 <draw_line+0x180>)
 800275c:	f7ff fddc 	bl	8002318 <console_str_send>
				console_val_send_u16(yn);
 8002760:	4628      	mov	r0, r5
 8002762:	f7ff fec7 	bl	80024f4 <console_val_send_u16>
				console_str_send("\n");
 8002766:	4815      	ldr	r0, [pc, #84]	; (80027bc <draw_line+0x184>)
 8002768:	f7ff fdd6 	bl	8002318 <console_str_send>
		for (i = 0; i < 9; i++) {
 800276c:	45d8      	cmp	r8, fp
 800276e:	d1e8      	bne.n	8002742 <draw_line+0x10a>
	for (xn = start_x; xn < end_x; xn++) {
 8002770:	3401      	adds	r4, #1
 8002772:	9b01      	ldr	r3, [sp, #4]
 8002774:	b2a4      	uxth	r4, r4
 8002776:	42a3      	cmp	r3, r4
 8002778:	46b6      	mov	lr, r6
 800277a:	d19e      	bne.n	80026ba <draw_line+0x82>
	ts_mng_write(this->disp_data);
 800277c:	4810      	ldr	r0, [pc, #64]	; (80027c0 <draw_line+0x188>)
 800277e:	f002 fa61 	bl	8004c44 <ts_mng_write>
	this->pre_x = x;
 8002782:	4b0b      	ldr	r3, [pc, #44]	; (80027b0 <draw_line+0x178>)
 8002784:	f8bd 2008 	ldrh.w	r2, [sp, #8]
 8002788:	811a      	strh	r2, [r3, #8]
	this->pre_y = y;
 800278a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800278e:	815a      	strh	r2, [r3, #10]
}
 8002790:	b00f      	add	sp, #60	; 0x3c
 8002792:	ecbd 8b02 	vpop	{d8}
 8002796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (this->pre_x > x) {
 800279a:	4b05      	ldr	r3, [pc, #20]	; (80027b0 <draw_line+0x178>)
 800279c:	9c02      	ldr	r4, [sp, #8]
 800279e:	891b      	ldrh	r3, [r3, #8]
 80027a0:	429c      	cmp	r4, r3
 80027a2:	4622      	mov	r2, r4
 80027a4:	bf29      	itett	cs
 80027a6:	9a02      	ldrcs	r2, [sp, #8]
 80027a8:	9301      	strcc	r3, [sp, #4]
 80027aa:	9201      	strcs	r2, [sp, #4]
 80027ac:	461c      	movcs	r4, r3
 80027ae:	e755      	b.n	800265c <draw_line+0x24>
 80027b0:	200659f0 	.word	0x200659f0
 80027b4:	080057a4 	.word	0x080057a4
 80027b8:	080057b4 	.word	0x080057b4
 80027bc:	08005d50 	.word	0x08005d50
 80027c0:	200401f8 	.word	0x200401f8
 80027c4:	00012bff 	.word	0x00012bff
 80027c8:	200401f0 	.word	0x200401f0

080027cc <test_app_main>:
	all_clear,		// MSG_SINGLE_CLICK
};

// 
static int test_app_main(int argc, char *argv[])
{	
 80027cc:	b530      	push	{r4, r5, lr}
 80027ce:	b085      	sub	sp, #20
	msp2807_open();
 80027d0:	f000 fa60 	bl	8002c94 <msp2807_open>
	ret = ts_mng_reg_callback(TS_CALLBACK_TYPE_TOUCH_START, ts_mng_touch_start_callback, NULL);
 80027d4:	2200      	movs	r2, #0
 80027d6:	4610      	mov	r0, r2
 80027d8:	4923      	ldr	r1, [pc, #140]	; (8002868 <test_app_main+0x9c>)
 80027da:	f002 fa51 	bl	8004c80 <ts_mng_reg_callback>
	if (ret != E_OK) {
 80027de:	b110      	cbz	r0, 80027e6 <test_app_main+0x1a>
		console_str_send("ts_mng_reg_callback error\n");
 80027e0:	4822      	ldr	r0, [pc, #136]	; (800286c <test_app_main+0xa0>)
 80027e2:	f7ff fd99 	bl	8002318 <console_str_send>
	ret = ts_mng_reg_callback(TS_CALLBACK_TYPE_TOUCHING, ts_mng_touching_callback, NULL);
 80027e6:	2200      	movs	r2, #0
 80027e8:	4921      	ldr	r1, [pc, #132]	; (8002870 <test_app_main+0xa4>)
 80027ea:	2001      	movs	r0, #1
 80027ec:	f002 fa48 	bl	8004c80 <ts_mng_reg_callback>
	if (ret != E_OK) {
 80027f0:	b110      	cbz	r0, 80027f8 <test_app_main+0x2c>
		console_str_send("ts_mng_reg_callback error\n");
 80027f2:	481e      	ldr	r0, [pc, #120]	; (800286c <test_app_main+0xa0>)
 80027f4:	f7ff fd90 	bl	8002318 <console_str_send>
	ret = ts_mng_reg_callback(TS_CALLBACK_TYPE_RELEASE, ts_mng_release_callback, NULL);
 80027f8:	2200      	movs	r2, #0
 80027fa:	491e      	ldr	r1, [pc, #120]	; (8002874 <test_app_main+0xa8>)
 80027fc:	2002      	movs	r0, #2
 80027fe:	f002 fa3f 	bl	8004c80 <ts_mng_reg_callback>
	if (ret != E_OK) {
 8002802:	b110      	cbz	r0, 800280a <test_app_main+0x3e>
		console_str_send("ts_mng_reg_callback error\n");
 8002804:	4819      	ldr	r0, [pc, #100]	; (800286c <test_app_main+0xa0>)
 8002806:	f7ff fd87 	bl	8002318 <console_str_send>
	ret = ts_mng_reg_callback(TS_CALLBACK_TYPE_SINGLE_CLICK, ts_mng_single_click_callback, NULL);
 800280a:	2200      	movs	r2, #0
 800280c:	491a      	ldr	r1, [pc, #104]	; (8002878 <test_app_main+0xac>)
 800280e:	2003      	movs	r0, #3
 8002810:	f002 fa36 	bl	8004c80 <ts_mng_reg_callback>
	if (ret != E_OK) {
 8002814:	b110      	cbz	r0, 800281c <test_app_main+0x50>
		console_str_send("ts_mng_reg_callback error\n");
 8002816:	4815      	ldr	r0, [pc, #84]	; (800286c <test_app_main+0xa0>)
 8002818:	f7ff fd7e 	bl	8002318 <console_str_send>
	memset(this->disp_data, 0xFF, sizeof(this->disp_data));
 800281c:	4817      	ldr	r0, [pc, #92]	; (800287c <test_app_main+0xb0>)
 800281e:	4c18      	ldr	r4, [pc, #96]	; (8002880 <test_app_main+0xb4>)
 8002820:	f1a0 0508 	sub.w	r5, r0, #8
 8002824:	f44f 3216 	mov.w	r2, #153600	; 0x25800
 8002828:	21ff      	movs	r1, #255	; 0xff
 800282a:	f002 ff8c 	bl	8005746 <memset>
	msp2807_write(this->disp_data);
 800282e:	f105 0008 	add.w	r0, r5, #8
 8002832:	f000 fb19 	bl	8002e68 <msp2807_write>
	// 
	init();
	
	while(1) {
		// 
		kz_recv(this->msg_id, &size, &msg);
 8002836:	466a      	mov	r2, sp
 8002838:	a901      	add	r1, sp, #4
 800283a:	7828      	ldrb	r0, [r5, #0]
 800283c:	f002 fe52 	bl	80054e4 <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(MSG_INFO));
 8002840:	9a00      	ldr	r2, [sp, #0]
 8002842:	6810      	ldr	r0, [r2, #0]
 8002844:	6851      	ldr	r1, [r2, #4]
 8002846:	ab02      	add	r3, sp, #8
 8002848:	c303      	stmia	r3!, {r0, r1}
		// 
		kz_kmfree(msg);
 800284a:	4610      	mov	r0, r2
 800284c:	f002 fe30 	bl	80054b0 <kz_kmfree>
		
		// 
		func = fp[tmp_msg.type];
 8002850:	9b02      	ldr	r3, [sp, #8]
 8002852:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
		if (func != NULL) {
 8002856:	2b00      	cmp	r3, #0
 8002858:	d0ed      	beq.n	8002836 <test_app_main+0x6a>
			func(tmp_msg.x, tmp_msg.y);
 800285a:	f8bd 100e 	ldrh.w	r1, [sp, #14]
 800285e:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 8002862:	4798      	blx	r3
 8002864:	e7e7      	b.n	8002836 <test_app_main+0x6a>
 8002866:	bf00      	nop
 8002868:	08002921 	.word	0x08002921
 800286c:	080057cc 	.word	0x080057cc
 8002870:	080028ed 	.word	0x080028ed
 8002874:	080028b9 	.word	0x080028b9
 8002878:	08002885 	.word	0x08002885
 800287c:	200401f8 	.word	0x200401f8
 8002880:	080057bc 	.word	0x080057bc

08002884 <ts_mng_single_click_callback>:
{
 8002884:	b538      	push	{r3, r4, r5, lr}
	console_str_send("single click\n");
 8002886:	480a      	ldr	r0, [pc, #40]	; (80028b0 <ts_mng_single_click_callback+0x2c>)
{
 8002888:	460d      	mov	r5, r1
 800288a:	4614      	mov	r4, r2
	console_str_send("single click\n");
 800288c:	f7ff fd44 	bl	8002318 <console_str_send>
	msg = kz_kmalloc(sizeof(MSG_INFO));
 8002890:	2008      	movs	r0, #8
 8002892:	f002 fdfb 	bl	800548c <kz_kmalloc>
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8002896:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <ts_mng_single_click_callback+0x30>)
	msg->x = x;
 8002898:	8085      	strh	r5, [r0, #4]
	msg->type = MSG_SINGLE_CLICK;
 800289a:	2103      	movs	r1, #3
	msg->y = y;
 800289c:	80c4      	strh	r4, [r0, #6]
	msg->type = MSG_SINGLE_CLICK;
 800289e:	6001      	str	r1, [r0, #0]
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 80028a0:	4602      	mov	r2, r0
 80028a2:	2108      	movs	r1, #8
 80028a4:	7818      	ldrb	r0, [r3, #0]
}
 80028a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 80028aa:	f002 be0d 	b.w	80054c8 <kz_send>
 80028ae:	bf00      	nop
 80028b0:	08005804 	.word	0x08005804
 80028b4:	200401f0 	.word	0x200401f0

080028b8 <ts_mng_release_callback>:
{
 80028b8:	b538      	push	{r3, r4, r5, lr}
	console_str_send("release\n");
 80028ba:	480a      	ldr	r0, [pc, #40]	; (80028e4 <ts_mng_release_callback+0x2c>)
{
 80028bc:	460d      	mov	r5, r1
 80028be:	4614      	mov	r4, r2
	console_str_send("release\n");
 80028c0:	f7ff fd2a 	bl	8002318 <console_str_send>
	msg = kz_kmalloc(sizeof(MSG_INFO));
 80028c4:	2008      	movs	r0, #8
 80028c6:	f002 fde1 	bl	800548c <kz_kmalloc>
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 80028ca:	4b07      	ldr	r3, [pc, #28]	; (80028e8 <ts_mng_release_callback+0x30>)
	msg->x = x;
 80028cc:	8085      	strh	r5, [r0, #4]
	msg->type = MSG_RELEASE;
 80028ce:	2102      	movs	r1, #2
	msg->y = y;
 80028d0:	80c4      	strh	r4, [r0, #6]
	msg->type = MSG_RELEASE;
 80028d2:	6001      	str	r1, [r0, #0]
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 80028d4:	4602      	mov	r2, r0
 80028d6:	2108      	movs	r1, #8
 80028d8:	7818      	ldrb	r0, [r3, #0]
}
 80028da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 80028de:	f002 bdf3 	b.w	80054c8 <kz_send>
 80028e2:	bf00      	nop
 80028e4:	080057f8 	.word	0x080057f8
 80028e8:	200401f0 	.word	0x200401f0

080028ec <ts_mng_touching_callback>:
{
 80028ec:	b538      	push	{r3, r4, r5, lr}
	console_str_send("touching\n");
 80028ee:	480a      	ldr	r0, [pc, #40]	; (8002918 <ts_mng_touching_callback+0x2c>)
{
 80028f0:	460d      	mov	r5, r1
 80028f2:	4614      	mov	r4, r2
	console_str_send("touching\n");
 80028f4:	f7ff fd10 	bl	8002318 <console_str_send>
	msg = kz_kmalloc(sizeof(MSG_INFO));
 80028f8:	2008      	movs	r0, #8
 80028fa:	f002 fdc7 	bl	800548c <kz_kmalloc>
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 80028fe:	4b07      	ldr	r3, [pc, #28]	; (800291c <ts_mng_touching_callback+0x30>)
	msg->x = x;
 8002900:	8085      	strh	r5, [r0, #4]
	msg->type = MSG_TOUCHING;
 8002902:	2101      	movs	r1, #1
	msg->y = y;
 8002904:	80c4      	strh	r4, [r0, #6]
	msg->type = MSG_TOUCHING;
 8002906:	6001      	str	r1, [r0, #0]
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8002908:	4602      	mov	r2, r0
 800290a:	2108      	movs	r1, #8
 800290c:	7818      	ldrb	r0, [r3, #0]
}
 800290e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8002912:	f002 bdd9 	b.w	80054c8 <kz_send>
 8002916:	bf00      	nop
 8002918:	08005824 	.word	0x08005824
 800291c:	200401f0 	.word	0x200401f0

08002920 <ts_mng_touch_start_callback>:
{
 8002920:	b538      	push	{r3, r4, r5, lr}
	console_str_send("touch start\n");
 8002922:	480a      	ldr	r0, [pc, #40]	; (800294c <ts_mng_touch_start_callback+0x2c>)
{
 8002924:	460d      	mov	r5, r1
 8002926:	4614      	mov	r4, r2
	console_str_send("touch start\n");
 8002928:	f7ff fcf6 	bl	8002318 <console_str_send>
	msg = kz_kmalloc(sizeof(MSG_INFO));
 800292c:	2008      	movs	r0, #8
 800292e:	f002 fdad 	bl	800548c <kz_kmalloc>
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8002932:	4b07      	ldr	r3, [pc, #28]	; (8002950 <ts_mng_touch_start_callback+0x30>)
	msg->x = x;
 8002934:	8085      	strh	r5, [r0, #4]
	msg->type = MSG_TOUCH_START;
 8002936:	2100      	movs	r1, #0
	msg->y = y;
 8002938:	80c4      	strh	r4, [r0, #6]
	msg->type = MSG_TOUCH_START;
 800293a:	6001      	str	r1, [r0, #0]
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 800293c:	4602      	mov	r2, r0
 800293e:	2108      	movs	r1, #8
 8002940:	7818      	ldrb	r0, [r3, #0]
}
 8002942:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8002946:	f002 bdbf 	b.w	80054c8 <kz_send>
 800294a:	bf00      	nop
 800294c:	08005814 	.word	0x08005814
 8002950:	200401f0 	.word	0x200401f0

08002954 <test_init>:
	return 0;
}

// 
void test_init(void)
{
 8002954:	b510      	push	{r4, lr}
	TEST2_CTL *this = &test2_ctl;
	
	// 
	memset(this, 0, sizeof(TEST2_CTL));
 8002956:	4c0b      	ldr	r4, [pc, #44]	; (8002984 <test_init+0x30>)
 8002958:	4a0b      	ldr	r2, [pc, #44]	; (8002988 <test_init+0x34>)
{
 800295a:	b082      	sub	sp, #8
	memset(this, 0, sizeof(TEST2_CTL));
 800295c:	4620      	mov	r0, r4
 800295e:	2100      	movs	r1, #0
 8002960:	f002 fef1 	bl	8005746 <memset>
	
	// 
	this->tsk_id = kz_run(test_app_main, "test_app_main",  3, 0x1000, 0, NULL);
 8002964:	2300      	movs	r3, #0
 8002966:	9301      	str	r3, [sp, #4]
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	2203      	movs	r2, #3
 800296c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002970:	4906      	ldr	r1, [pc, #24]	; (800298c <test_init+0x38>)
 8002972:	4807      	ldr	r0, [pc, #28]	; (8002990 <test_init+0x3c>)
 8002974:	f002 fd54 	bl	8005420 <kz_run>
	
	// ID
	this->msg_id = MSGBOX_ID_TEST;
 8002978:	230d      	movs	r3, #13
	this->tsk_id = kz_run(test_app_main, "test_app_main",  3, 0x1000, 0, NULL);
 800297a:	6060      	str	r0, [r4, #4]
	this->msg_id = MSGBOX_ID_TEST;
 800297c:	7023      	strb	r3, [r4, #0]
}
 800297e:	b002      	add	sp, #8
 8002980:	bd10      	pop	{r4, pc}
 8002982:	bf00      	nop
 8002984:	200401f0 	.word	0x200401f0
 8002988:	00025810 	.word	0x00025810
 800298c:	080057e8 	.word	0x080057e8
 8002990:	080027cd 	.word	0x080027cd

08002994 <periferal_clock_init>:
}

// 
// 
void periferal_clock_init(void)
{
 8002994:	b570      	push	{r4, r5, r6, lr}
 8002996:	b0d6      	sub	sp, #344	; 0x158
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002998:	2294      	movs	r2, #148	; 0x94
 800299a:	2100      	movs	r1, #0
 800299c:	a831      	add	r0, sp, #196	; 0xc4
 800299e:	f002 fed2 	bl	8005746 <memset>
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029a2:	a820      	add	r0, sp, #128	; 0x80
 80029a4:	2244      	movs	r2, #68	; 0x44
 80029a6:	2100      	movs	r1, #0
 80029a8:	f002 fecd 	bl	8005746 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029ac:	2300      	movs	r3, #0
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80029ae:	4618      	mov	r0, r3
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029b0:	931c      	str	r3, [sp, #112]	; 0x70
 80029b2:	931b      	str	r3, [sp, #108]	; 0x6c
 80029b4:	931d      	str	r3, [sp, #116]	; 0x74
 80029b6:	931e      	str	r3, [sp, #120]	; 0x78
 80029b8:	931f      	str	r3, [sp, #124]	; 0x7c
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80029ba:	f7fe f8e7 	bl	8000b8c <HAL_PWREx_ControlVoltageScaling>
 80029be:	b100      	cbz	r0, 80029c2 <periferal_clock_init+0x2e>
 80029c0:	e7fe      	b.n	80029c0 <periferal_clock_init+0x2c>
 80029c2:	4603      	mov	r3, r0
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80029c4:	2501      	movs	r5, #1
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029c6:	2402      	movs	r4, #2
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80029c8:	2118      	movs	r1, #24
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80029ca:	2260      	movs	r2, #96	; 0x60
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80029cc:	9327      	str	r3, [sp, #156]	; 0x9c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029ce:	a820      	add	r0, sp, #128	; 0x80
	RCC_OscInitStruct.PLL.PLLN = 60;
 80029d0:	233c      	movs	r3, #60	; 0x3c
 80029d2:	932d      	str	r3, [sp, #180]	; 0xb4
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80029d4:	9120      	str	r1, [sp, #128]	; 0x80
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80029d6:	9525      	str	r5, [sp, #148]	; 0x94
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80029d8:	9526      	str	r5, [sp, #152]	; 0x98
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80029da:	952b      	str	r5, [sp, #172]	; 0xac
	RCC_OscInitStruct.PLL.PLLM = 1;
 80029dc:	952c      	str	r5, [sp, #176]	; 0xb0
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80029de:	9228      	str	r2, [sp, #160]	; 0xa0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029e0:	942a      	str	r4, [sp, #168]	; 0xa8
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029e2:	942e      	str	r4, [sp, #184]	; 0xb8
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80029e4:	942f      	str	r4, [sp, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80029e6:	9430      	str	r4, [sp, #192]	; 0xc0
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029e8:	f7fe f9f2 	bl	8000dd0 <HAL_RCC_OscConfig>
 80029ec:	4603      	mov	r3, r0
 80029ee:	b100      	cbz	r0, 80029f2 <periferal_clock_init+0x5e>
 80029f0:	e7fe      	b.n	80029f0 <periferal_clock_init+0x5c>
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029f2:	2203      	movs	r2, #3
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80029f4:	a81b      	add	r0, sp, #108	; 0x6c
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029f6:	260f      	movs	r6, #15
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80029f8:	2105      	movs	r1, #5
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029fa:	931d      	str	r3, [sp, #116]	; 0x74
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029fc:	931e      	str	r3, [sp, #120]	; 0x78
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029fe:	931f      	str	r3, [sp, #124]	; 0x7c
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a00:	961b      	str	r6, [sp, #108]	; 0x6c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a02:	921c      	str	r2, [sp, #112]	; 0x70
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a04:	f7fe fc5e 	bl	80012c4 <HAL_RCC_ClockConfig>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	b100      	cbz	r0, 8002a0e <periferal_clock_init+0x7a>
 8002a0c:	e7fe      	b.n	8002a0c <periferal_clock_init+0x78>
	// 
	SystemClock_Config();
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a0e:	2240      	movs	r2, #64	; 0x40
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a10:	a831      	add	r0, sp, #196	; 0xc4
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002a12:	9346      	str	r3, [sp, #280]	; 0x118
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a14:	9231      	str	r2, [sp, #196]	; 0xc4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a16:	f7fe ff23 	bl	8001860 <HAL_RCCEx_PeriphCLKConfig>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	b100      	cbz	r0, 8002a20 <periferal_clock_init+0x8c>
 8002a1e:	e7fe      	b.n	8002a1e <periferal_clock_init+0x8a>
	{
		Error_Handler();
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002a20:	2280      	movs	r2, #128	; 0x80
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a22:	a831      	add	r0, sp, #196	; 0xc4
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002a24:	9347      	str	r3, [sp, #284]	; 0x11c
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002a26:	9231      	str	r2, [sp, #196]	; 0xc4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a28:	f7fe ff1a 	bl	8001860 <HAL_RCCEx_PeriphCLKConfig>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	b100      	cbz	r0, 8002a32 <periferal_clock_init+0x9e>
 8002a30:	e7fe      	b.n	8002a30 <periferal_clock_init+0x9c>
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8002a32:	210c      	movs	r1, #12
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8002a34:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8002a38:	f44f 6600 	mov.w	r6, #2048	; 0x800
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a3c:	a831      	add	r0, sp, #196	; 0xc4
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8002a3e:	934c      	str	r3, [sp, #304]	; 0x130
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002a40:	9532      	str	r5, [sp, #200]	; 0xc8
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8002a42:	9433      	str	r4, [sp, #204]	; 0xcc
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002a44:	9435      	str	r4, [sp, #212]	; 0xd4
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002a46:	9436      	str	r4, [sp, #216]	; 0xd8
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002a48:	9437      	str	r4, [sp, #220]	; 0xdc
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8002a4a:	9631      	str	r6, [sp, #196]	; 0xc4
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8002a4c:	9134      	str	r1, [sp, #208]	; 0xd0
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8002a4e:	9238      	str	r2, [sp, #224]	; 0xe0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a50:	f7fe ff06 	bl	8001860 <HAL_RCCEx_PeriphCLKConfig>
 8002a54:	4603      	mov	r3, r0
 8002a56:	b100      	cbz	r0, 8002a5a <periferal_clock_init+0xc6>
 8002a58:	e7fe      	b.n	8002a58 <periferal_clock_init+0xc4>
	{
		Error_Handler();
	}
	
	// OCTOSPI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002a5a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a5e:	a831      	add	r0, sp, #196	; 0xc4
	PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8002a60:	9354      	str	r3, [sp, #336]	; 0x150
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002a62:	9231      	str	r2, [sp, #196]	; 0xc4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a64:	f7fe fefc 	bl	8001860 <HAL_RCCEx_PeriphCLKConfig>
 8002a68:	b100      	cbz	r0, 8002a6c <periferal_clock_init+0xd8>
 8002a6a:	e7fe      	b.n	8002a6a <periferal_clock_init+0xd6>
	{
		Error_Handler();
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 8002a6c:	4b84      	ldr	r3, [pc, #528]	; (8002c80 <periferal_clock_init+0x2ec>)
 8002a6e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a74:	661a      	str	r2, [r3, #96]	; 0x60
 8002a76:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a78:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002a7c:	9200      	str	r2, [sp, #0]
 8002a7e:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8002a80:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002a82:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002a86:	659a      	str	r2, [r3, #88]	; 0x58
 8002a88:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002a8a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002a8e:	9201      	str	r2, [sp, #4]
 8002a90:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 8002a92:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002a94:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002a98:	659a      	str	r2, [r3, #88]	; 0x58
 8002a9a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002a9c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002aa0:	9202      	str	r2, [sp, #8]
 8002aa2:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8002aa4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002aa6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002aaa:	659a      	str	r2, [r3, #88]	; 0x58
 8002aac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002aae:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002ab2:	9203      	str	r2, [sp, #12]
 8002ab4:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8002ab6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002ab8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002abc:	659a      	str	r2, [r3, #88]	; 0x58
 8002abe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002ac0:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002ac4:	9204      	str	r2, [sp, #16]
 8002ac6:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8002ac8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002aca:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002ace:	661a      	str	r2, [r3, #96]	; 0x60
 8002ad0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ad2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002ad6:	9205      	str	r2, [sp, #20]
 8002ad8:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_OSPIM_CLK_ENABLE();		// OCTOSPIM
 8002ada:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002adc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002ae0:	64da      	str	r2, [r3, #76]	; 0x4c
 8002ae2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ae4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002ae8:	9206      	str	r2, [sp, #24]
 8002aea:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_OSPI1_CLK_ENABLE();		// OCTOSPI1
 8002aec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002aee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002af2:	651a      	str	r2, [r3, #80]	; 0x50
 8002af4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002af6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002afa:	9207      	str	r2, [sp, #28]
 8002afc:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_OSPI2_CLK_ENABLE();		// OCTOSPI1
 8002afe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b04:	651a      	str	r2, [r3, #80]	; 0x50
 8002b06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b08:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002b0c:	9208      	str	r2, [sp, #32]
 8002b0e:	9a08      	ldr	r2, [sp, #32]
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 8002b10:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b12:	f042 0201 	orr.w	r2, r2, #1
 8002b16:	659a      	str	r2, [r3, #88]	; 0x58
 8002b18:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b1a:	f002 0201 	and.w	r2, r2, #1
 8002b1e:	9209      	str	r2, [sp, #36]	; 0x24
 8002b20:	9a09      	ldr	r2, [sp, #36]	; 0x24
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 8002b22:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b24:	f042 0202 	orr.w	r2, r2, #2
 8002b28:	659a      	str	r2, [r3, #88]	; 0x58
 8002b2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b2c:	f002 0202 	and.w	r2, r2, #2
 8002b30:	920a      	str	r2, [sp, #40]	; 0x28
 8002b32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8002b34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b36:	f042 0204 	orr.w	r2, r2, #4
 8002b3a:	659a      	str	r2, [r3, #88]	; 0x58
 8002b3c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b3e:	f002 0204 	and.w	r2, r2, #4
 8002b42:	920b      	str	r2, [sp, #44]	; 0x2c
 8002b44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 8002b46:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b48:	f042 0208 	orr.w	r2, r2, #8
 8002b4c:	659a      	str	r2, [r3, #88]	; 0x58
 8002b4e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b50:	f002 0208 	and.w	r2, r2, #8
 8002b54:	920c      	str	r2, [sp, #48]	; 0x30
 8002b56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 8002b58:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b5a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002b5e:	661a      	str	r2, [r3, #96]	; 0x60
 8002b60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b62:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8002b66:	920d      	str	r2, [sp, #52]	; 0x34
 8002b68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 8002b6a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b6c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002b70:	661a      	str	r2, [r3, #96]	; 0x60
 8002b72:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b74:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002b78:	920e      	str	r2, [sp, #56]	; 0x38
 8002b7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 8002b7c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b7e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002b82:	661a      	str	r2, [r3, #96]	; 0x60
 8002b84:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b86:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002b8a:	920f      	str	r2, [sp, #60]	; 0x3c
 8002b8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
	__HAL_RCC_DMA1_CLK_ENABLE();		// DMA1
 8002b8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b90:	f042 0201 	orr.w	r2, r2, #1
 8002b94:	649a      	str	r2, [r3, #72]	; 0x48
 8002b96:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b98:	f002 0201 	and.w	r2, r2, #1
 8002b9c:	9210      	str	r2, [sp, #64]	; 0x40
 8002b9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
	__HAL_RCC_DMAMUX1_CLK_ENABLE();		// DMAMUX
 8002ba0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ba2:	f042 0204 	orr.w	r2, r2, #4
 8002ba6:	649a      	str	r2, [r3, #72]	; 0x48
 8002ba8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002baa:	f002 0204 	and.w	r2, r2, #4
 8002bae:	9211      	str	r2, [sp, #68]	; 0x44
 8002bb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
	__HAL_RCC_SPI1_CLK_ENABLE();		// SPI1
 8002bb2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bb4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002bb8:	661a      	str	r2, [r3, #96]	; 0x60
 8002bba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bbc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002bc0:	9212      	str	r2, [sp, #72]	; 0x48
 8002bc2:	9a12      	ldr	r2, [sp, #72]	; 0x48
	__HAL_RCC_SPI2_CLK_ENABLE();		// SPI2
 8002bc4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002bc6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bca:	659a      	str	r2, [r3, #88]	; 0x58
 8002bcc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002bce:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002bd2:	9213      	str	r2, [sp, #76]	; 0x4c
 8002bd4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
	__HAL_RCC_SPI3_CLK_ENABLE();		// SPI3
 8002bd6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002bd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002bdc:	659a      	str	r2, [r3, #88]	; 0x58
 8002bde:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002be0:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8002be4:	9214      	str	r2, [sp, #80]	; 0x50
 8002be6:	9a14      	ldr	r2, [sp, #80]	; 0x50
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 8002be8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002bea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002bee:	659a      	str	r2, [r3, #88]	; 0x58
 8002bf0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002bf2:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002bf6:	9215      	str	r2, [sp, #84]	; 0x54
 8002bf8:	9a15      	ldr	r2, [sp, #84]	; 0x54
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002bfa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bfc:	f042 0201 	orr.w	r2, r2, #1
 8002c00:	64da      	str	r2, [r3, #76]	; 0x4c
 8002c02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c04:	f002 0201 	and.w	r2, r2, #1
 8002c08:	9216      	str	r2, [sp, #88]	; 0x58
 8002c0a:	9a16      	ldr	r2, [sp, #88]	; 0x58
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c0e:	f042 0202 	orr.w	r2, r2, #2
 8002c12:	64da      	str	r2, [r3, #76]	; 0x4c
 8002c14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c16:	f002 0202 	and.w	r2, r2, #2
 8002c1a:	9217      	str	r2, [sp, #92]	; 0x5c
 8002c1c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002c1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c20:	f042 0204 	orr.w	r2, r2, #4
 8002c24:	64da      	str	r2, [r3, #76]	; 0x4c
 8002c26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c28:	f002 0204 	and.w	r2, r2, #4
 8002c2c:	9218      	str	r2, [sp, #96]	; 0x60
 8002c2e:	9a18      	ldr	r2, [sp, #96]	; 0x60
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002c30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c32:	f042 0208 	orr.w	r2, r2, #8
 8002c36:	64da      	str	r2, [r3, #76]	; 0x4c
 8002c38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c3a:	f002 0208 	and.w	r2, r2, #8
 8002c3e:	9219      	str	r2, [sp, #100]	; 0x64
 8002c40:	9a19      	ldr	r2, [sp, #100]	; 0x64
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002c42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c44:	f042 0210 	orr.w	r2, r2, #16
 8002c48:	64da      	str	r2, [r3, #76]	; 0x4c
 8002c4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c4c:	f002 0210 	and.w	r2, r2, #16
 8002c50:	921a      	str	r2, [sp, #104]	; 0x68
 8002c52:	9a1a      	ldr	r2, [sp, #104]	; 0x68
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002c54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c56:	f042 0220 	orr.w	r2, r2, #32
 8002c5a:	64da      	str	r2, [r3, #76]	; 0x4c
 8002c5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c5e:	f002 0220 	and.w	r2, r2, #32
 8002c62:	921b      	str	r2, [sp, #108]	; 0x6c
 8002c64:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002c66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c6c:	64da      	str	r2, [r3, #76]	; 0x4c
 8002c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c74:	9320      	str	r3, [sp, #128]	; 0x80
 8002c76:	9b20      	ldr	r3, [sp, #128]	; 0x80
	
	HAL_PWREx_EnableVddIO2();
 8002c78:	f7fe f806 	bl	8000c88 <HAL_PWREx_EnableVddIO2>
 8002c7c:	b056      	add	sp, #344	; 0x158
 8002c7e:	bd70      	pop	{r4, r5, r6, pc}
 8002c80:	40021000 	.word	0x40021000

08002c84 <msp2807_init>:
int32_t msp2807_init(void)
{
	MSP2807_CTL *this = &msp2807_ctl;
	
	// 
	memset(this, 0, sizeof(MSP2807_CTL));
 8002c84:	4b02      	ldr	r3, [pc, #8]	; (8002c90 <msp2807_init+0xc>)
	
	// 
	this->lcd_state = ST_INITIALIZED;
 8002c86:	2201      	movs	r2, #1
 8002c88:	601a      	str	r2, [r3, #0]
	this->touch_state = ST_INITIALIZED;
 8002c8a:	605a      	str	r2, [r3, #4]
	
	return E_OK;
}
 8002c8c:	2000      	movs	r0, #0
 8002c8e:	4770      	bx	lr
 8002c90:	20065a00 	.word	0x20065a00

08002c94 <msp2807_open>:

// 
int32_t msp2807_open(void)
{
 8002c94:	b5f0      	push	{r4, r5, r6, r7, lr}
	MSP2807_CTL *this = &msp2807_ctl;
	int32_t ret;
	
	// 
	if (this->lcd_state != ST_INITIALIZED) {
 8002c96:	4d6d      	ldr	r5, [pc, #436]	; (8002e4c <msp2807_open+0x1b8>)
 8002c98:	682b      	ldr	r3, [r5, #0]
 8002c9a:	2b01      	cmp	r3, #1
{
 8002c9c:	b083      	sub	sp, #12
	if (this->lcd_state != ST_INITIALIZED) {
 8002c9e:	d139      	bne.n	8002d14 <msp2807_open+0x80>
		return -1;
	}
	if (this->touch_state != ST_INITIALIZED) {
 8002ca0:	686e      	ldr	r6, [r5, #4]
 8002ca2:	2e01      	cmp	r6, #1
 8002ca4:	d136      	bne.n	8002d14 <msp2807_open+0x80>
		return -1;
	}
	
	// SPI
	// LCD
	ret = spi_open(MSP2807_USW_SPI_CH_LCD, &lcd_spi_open_par);
 8002ca6:	496a      	ldr	r1, [pc, #424]	; (8002e50 <msp2807_open+0x1bc>)
 8002ca8:	2000      	movs	r0, #0
 8002caa:	f001 f96f 	bl	8003f8c <spi_open>
	if (ret != E_OK) {
 8002cae:	4604      	mov	r4, r0
 8002cb0:	bb50      	cbnz	r0, 8002d08 <msp2807_open+0x74>
		console_str_send("lcd spi_open error\n");
		goto MSP2807_OPEN_EXIT;
	}
	
	// 
	ret = spi_open(MSP2807_USE_SPI_CH_TOUCH, &touch_spi_open_par);
 8002cb2:	4968      	ldr	r1, [pc, #416]	; (8002e54 <msp2807_open+0x1c0>)
 8002cb4:	4630      	mov	r0, r6
 8002cb6:	f001 f969 	bl	8003f8c <spi_open>
	if (ret != E_OK) {
 8002cba:	4604      	mov	r4, r0
 8002cbc:	2800      	cmp	r0, #0
 8002cbe:	f040 80bf 	bne.w	8002e40 <msp2807_open+0x1ac>
		console_str_send("touch spi_open error\n");
		goto MSP2807_OPEN_EXIT;
	}
	
	// MSP2807
	gpio_reset(GPIO_PIN_SET);
 8002cc2:	4632      	mov	r2, r6
 8002cc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ccc:	f7fd fc42 	bl	8000554 <HAL_GPIO_WritePin>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002cd0:	f3bf 8f4f 	dsb	sy
	kz_tsleep(20);	// (*) 
 8002cd4:	2014      	movs	r0, #20
 8002cd6:	f002 fc21 	bl	800551c <kz_tsleep>
	cmd_mode();
 8002cda:	4622      	mov	r2, r4
 8002cdc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ce0:	485d      	ldr	r0, [pc, #372]	; (8002e58 <msp2807_open+0x1c4>)
 8002ce2:	f7fd fc37 	bl	8000554 <HAL_GPIO_WritePin>
 8002ce6:	f3bf 8f4f 	dsb	sy
	snd_data = MSP2807_LCD_CMD_SOFTWARE_RESET;
 8002cea:	af02      	add	r7, sp, #8
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002cec:	4622      	mov	r2, r4
	snd_data = MSP2807_LCD_CMD_SOFTWARE_RESET;
 8002cee:	f807 6d01 	strb.w	r6, [r7, #-1]!
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002cf2:	4620      	mov	r0, r4
 8002cf4:	4633      	mov	r3, r6
 8002cf6:	4639      	mov	r1, r7
 8002cf8:	f001 f9de 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002cfc:	4604      	mov	r4, r0
 8002cfe:	b170      	cbz	r0, 8002d1e <msp2807_open+0x8a>
	
	// MSP2807
	ret = msp2807_setup();
	if (ret != E_OK) {
		console_str_send("msp2807_setup error\n");
 8002d00:	4856      	ldr	r0, [pc, #344]	; (8002e5c <msp2807_open+0x1c8>)
 8002d02:	f7ff fb09 	bl	8002318 <console_str_send>
		goto MSP2807_OPEN_EXIT;
 8002d06:	e002      	b.n	8002d0e <msp2807_open+0x7a>
		console_str_send("lcd spi_open error\n");
 8002d08:	4855      	ldr	r0, [pc, #340]	; (8002e60 <msp2807_open+0x1cc>)
 8002d0a:	f7ff fb05 	bl	8002318 <console_str_send>
	this->lcd_state = ST_IDLE;
	this->touch_state = ST_IDLE;
	
MSP2807_OPEN_EXIT:
	return ret;
}
 8002d0e:	4620      	mov	r0, r4
 8002d10:	b003      	add	sp, #12
 8002d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
 8002d14:	f04f 34ff 	mov.w	r4, #4294967295
}
 8002d18:	4620      	mov	r0, r4
 8002d1a:	b003      	add	sp, #12
 8002d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	kz_tsleep(150);
 8002d1e:	2096      	movs	r0, #150	; 0x96
 8002d20:	f002 fbfc 	bl	800551c <kz_tsleep>
	snd_data = MSP2807_LCD_CMD_NORMAL_DISPLAY_ON;
 8002d24:	f04f 0e13 	mov.w	lr, #19
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002d28:	4622      	mov	r2, r4
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	4633      	mov	r3, r6
 8002d2e:	4639      	mov	r1, r7
	snd_data = MSP2807_LCD_CMD_NORMAL_DISPLAY_ON;
 8002d30:	f88d e007 	strb.w	lr, [sp, #7]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002d34:	f001 f9c0 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002d38:	4604      	mov	r4, r0
 8002d3a:	2800      	cmp	r0, #0
 8002d3c:	d1e0      	bne.n	8002d00 <msp2807_open+0x6c>
	snd_data = MSP2807_LCD_CMD_MEMORY_ACCESS_CONTROL;
 8002d3e:	2436      	movs	r4, #54	; 0x36
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002d40:	4602      	mov	r2, r0
 8002d42:	4633      	mov	r3, r6
 8002d44:	4639      	mov	r1, r7
	snd_data = MSP2807_LCD_CMD_MEMORY_ACCESS_CONTROL;
 8002d46:	f88d 4007 	strb.w	r4, [sp, #7]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002d4a:	f001 f9b5 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002d4e:	4604      	mov	r4, r0
 8002d50:	2800      	cmp	r0, #0
 8002d52:	d1d5      	bne.n	8002d00 <msp2807_open+0x6c>
	data_mode();
 8002d54:	4632      	mov	r2, r6
 8002d56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d5a:	483f      	ldr	r0, [pc, #252]	; (8002e58 <msp2807_open+0x1c4>)
 8002d5c:	f7fd fbfa 	bl	8000554 <HAL_GPIO_WritePin>
 8002d60:	f3bf 8f4f 	dsb	sy
	snd_data = 0x48;	// MX = ON , GBR = ON (,)
 8002d64:	f04f 0e48 	mov.w	lr, #72	; 0x48
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002d68:	4622      	mov	r2, r4
 8002d6a:	4620      	mov	r0, r4
 8002d6c:	4633      	mov	r3, r6
 8002d6e:	4639      	mov	r1, r7
	snd_data = 0x48;	// MX = ON , GBR = ON (,)
 8002d70:	f88d e007 	strb.w	lr, [sp, #7]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002d74:	f001 f9a0 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002d78:	4604      	mov	r4, r0
 8002d7a:	2800      	cmp	r0, #0
 8002d7c:	d1c0      	bne.n	8002d00 <msp2807_open+0x6c>
	cmd_mode();
 8002d7e:	4602      	mov	r2, r0
 8002d80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d84:	4834      	ldr	r0, [pc, #208]	; (8002e58 <msp2807_open+0x1c4>)
 8002d86:	f7fd fbe5 	bl	8000554 <HAL_GPIO_WritePin>
 8002d8a:	f3bf 8f4f 	dsb	sy
	snd_data = MSP2807_LCD_CMD_PIXEL_FOMART_SET;
 8002d8e:	f04f 0e3a 	mov.w	lr, #58	; 0x3a
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002d92:	4622      	mov	r2, r4
 8002d94:	4620      	mov	r0, r4
 8002d96:	4633      	mov	r3, r6
 8002d98:	4639      	mov	r1, r7
	snd_data = MSP2807_LCD_CMD_PIXEL_FOMART_SET;
 8002d9a:	f88d e007 	strb.w	lr, [sp, #7]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002d9e:	f001 f98b 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002da2:	4604      	mov	r4, r0
 8002da4:	2800      	cmp	r0, #0
 8002da6:	d1ab      	bne.n	8002d00 <msp2807_open+0x6c>
	data_mode();
 8002da8:	4632      	mov	r2, r6
 8002daa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002dae:	482a      	ldr	r0, [pc, #168]	; (8002e58 <msp2807_open+0x1c4>)
 8002db0:	f7fd fbd0 	bl	8000554 <HAL_GPIO_WritePin>
 8002db4:	f3bf 8f4f 	dsb	sy
	snd_data = 0x55;	// 16Bits / 1Pixcel
 8002db8:	f04f 0e55 	mov.w	lr, #85	; 0x55
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002dbc:	4622      	mov	r2, r4
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	4633      	mov	r3, r6
 8002dc2:	4639      	mov	r1, r7
	snd_data = 0x55;	// 16Bits / 1Pixcel
 8002dc4:	f88d e007 	strb.w	lr, [sp, #7]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002dc8:	f001 f976 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002dcc:	4604      	mov	r4, r0
 8002dce:	2800      	cmp	r0, #0
 8002dd0:	d196      	bne.n	8002d00 <msp2807_open+0x6c>
	cmd_mode();
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002dd8:	481f      	ldr	r0, [pc, #124]	; (8002e58 <msp2807_open+0x1c4>)
 8002dda:	f7fd fbbb 	bl	8000554 <HAL_GPIO_WritePin>
 8002dde:	f3bf 8f4f 	dsb	sy
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002de2:	2200      	movs	r2, #0
	snd_data = MSP2807_LCD_CMD_SLEEP_OUT;
 8002de4:	2411      	movs	r4, #17
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002de6:	4639      	mov	r1, r7
 8002de8:	4610      	mov	r0, r2
 8002dea:	2301      	movs	r3, #1
	snd_data = MSP2807_LCD_CMD_SLEEP_OUT;
 8002dec:	f88d 4007 	strb.w	r4, [sp, #7]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002df0:	f001 f962 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002df4:	4604      	mov	r4, r0
 8002df6:	2800      	cmp	r0, #0
 8002df8:	d182      	bne.n	8002d00 <msp2807_open+0x6c>
	kz_tsleep(60);
 8002dfa:	203c      	movs	r0, #60	; 0x3c
 8002dfc:	f002 fb8e 	bl	800551c <kz_tsleep>
	snd_data = MSP2807_LCD_CMD_DISPLAY_ON;
 8002e00:	2629      	movs	r6, #41	; 0x29
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002e02:	4622      	mov	r2, r4
 8002e04:	4620      	mov	r0, r4
 8002e06:	2301      	movs	r3, #1
 8002e08:	4639      	mov	r1, r7
	snd_data = MSP2807_LCD_CMD_DISPLAY_ON;
 8002e0a:	f88d 6007 	strb.w	r6, [sp, #7]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8002e0e:	f001 f953 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002e12:	4604      	mov	r4, r0
 8002e14:	2800      	cmp	r0, #0
 8002e16:	f47f af73 	bne.w	8002d00 <msp2807_open+0x6c>
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, &snd_data, NULL, 1);
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	4602      	mov	r2, r0
	snd_data = MSP2807_TOUCH_CMD_ADC_STP_PENDWN_ENABLE;
 8002e1e:	2480      	movs	r4, #128	; 0x80
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, &snd_data, NULL, 1);
 8002e20:	4639      	mov	r1, r7
 8002e22:	4618      	mov	r0, r3
	snd_data = MSP2807_TOUCH_CMD_ADC_STP_PENDWN_ENABLE;
 8002e24:	f88d 4007 	strb.w	r4, [sp, #7]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, &snd_data, NULL, 1);
 8002e28:	f001 f946 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002e2c:	4604      	mov	r4, r0
 8002e2e:	2800      	cmp	r0, #0
 8002e30:	f47f af66 	bne.w	8002d00 <msp2807_open+0x6c>
	this->lcd_state = ST_IDLE;
 8002e34:	2302      	movs	r3, #2
}
 8002e36:	4620      	mov	r0, r4
	this->lcd_state = ST_IDLE;
 8002e38:	602b      	str	r3, [r5, #0]
	this->touch_state = ST_IDLE;
 8002e3a:	606b      	str	r3, [r5, #4]
}
 8002e3c:	b003      	add	sp, #12
 8002e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		console_str_send("touch spi_open error\n");
 8002e40:	4808      	ldr	r0, [pc, #32]	; (8002e64 <msp2807_open+0x1d0>)
 8002e42:	f7ff fa69 	bl	8002318 <console_str_send>
}
 8002e46:	4620      	mov	r0, r4
 8002e48:	b003      	add	sp, #12
 8002e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e4c:	20065a00 	.word	0x20065a00
 8002e50:	08005830 	.word	0x08005830
 8002e54:	0800587c 	.word	0x0800587c
 8002e58:	48000800 	.word	0x48000800
 8002e5c:	08005864 	.word	0x08005864
 8002e60:	08005838 	.word	0x08005838
 8002e64:	0800584c 	.word	0x0800584c

08002e68 <msp2807_write>:
	return E_OK;
}

// 
int32_t msp2807_write(uint16_t *disp_data)
{
 8002e68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	MSP2807_CTL *this = &msp2807_ctl;
	uint8_t snd_data[2];
	int32_t ret;
	
	// IDLE
	if (this->lcd_state != ST_IDLE) {
 8002e6c:	4d56      	ldr	r5, [pc, #344]	; (8002fc8 <msp2807_write+0x160>)
 8002e6e:	f8d5 8000 	ldr.w	r8, [r5]
 8002e72:	f1b8 0f02 	cmp.w	r8, #2
{
 8002e76:	b083      	sub	sp, #12
	if (this->lcd_state != ST_IDLE) {
 8002e78:	f040 809f 	bne.w	8002fba <msp2807_write+0x152>
		return -1;
	}
	
	// 
	this->lcd_state = ST_RUNNING;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	4607      	mov	r7, r0
	
	// 
	cmd_mode();
 8002e80:	2200      	movs	r2, #0
 8002e82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e86:	4851      	ldr	r0, [pc, #324]	; (8002fcc <msp2807_write+0x164>)
	this->lcd_state = ST_RUNNING;
 8002e88:	602b      	str	r3, [r5, #0]
	cmd_mode();
 8002e8a:	f7fd fb63 	bl	8000554 <HAL_GPIO_WritePin>
 8002e8e:	f3bf 8f4f 	dsb	sy
	
	// Column Address Set
	snd_data[0] = MSP2807_LCD_CMD_COLUMN_ADDRESS_SET;
 8002e92:	ae02      	add	r6, sp, #8
 8002e94:	232a      	movs	r3, #42	; 0x2a
 8002e96:	f806 3d04 	strb.w	r3, [r6, #-4]!
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	4631      	mov	r1, r6
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f001 f909 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002ea6:	4604      	mov	r4, r0
 8002ea8:	b128      	cbz	r0, 8002eb6 <msp2807_write+0x4e>
#endif
	
MSP2807_WRITE_EXIT:
	
	// 
	this->lcd_state = ST_IDLE;
 8002eaa:	2302      	movs	r3, #2
	
	return ret;
}
 8002eac:	4620      	mov	r0, r4
	this->lcd_state = ST_IDLE;
 8002eae:	602b      	str	r3, [r5, #0]
}
 8002eb0:	b003      	add	sp, #12
 8002eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	data_mode();
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ebc:	4843      	ldr	r0, [pc, #268]	; (8002fcc <msp2807_write+0x164>)
 8002ebe:	f7fd fb49 	bl	8000554 <HAL_GPIO_WritePin>
 8002ec2:	f3bf 8f4f 	dsb	sy
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002ec6:	4622      	mov	r2, r4
 8002ec8:	4620      	mov	r0, r4
 8002eca:	4643      	mov	r3, r8
 8002ecc:	4631      	mov	r1, r6
	snd_data[0] = 0x00;
 8002ece:	f88d 4004 	strb.w	r4, [sp, #4]
	snd_data[1] = 0x00;	//  0
 8002ed2:	f88d 4005 	strb.w	r4, [sp, #5]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002ed6:	f001 f8ef 	bl	80040b8 <spi_send_recv>
	snd_data[0] = 0x00;
 8002eda:	46a1      	mov	r9, r4
	if (ret != E_OK) {
 8002edc:	4604      	mov	r4, r0
 8002ede:	2800      	cmp	r0, #0
 8002ee0:	d1e3      	bne.n	8002eaa <msp2807_write+0x42>
	snd_data[1] = 0xEF;	//  239
 8002ee2:	f04f 0eef 	mov.w	lr, #239	; 0xef
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	4643      	mov	r3, r8
 8002eea:	4631      	mov	r1, r6
	snd_data[0] = 0x00;
 8002eec:	f88d 0004 	strb.w	r0, [sp, #4]
	snd_data[1] = 0xEF;	//  239
 8002ef0:	f88d e005 	strb.w	lr, [sp, #5]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002ef4:	f001 f8e0 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002ef8:	4604      	mov	r4, r0
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d1d5      	bne.n	8002eaa <msp2807_write+0x42>
	cmd_mode();
 8002efe:	4602      	mov	r2, r0
 8002f00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f04:	4831      	ldr	r0, [pc, #196]	; (8002fcc <msp2807_write+0x164>)
 8002f06:	f7fd fb25 	bl	8000554 <HAL_GPIO_WritePin>
 8002f0a:	f3bf 8f4f 	dsb	sy
	snd_data[0] = MSP2807_LCD_CMD_PAGE_ADDRESS_SET;
 8002f0e:	f04f 0e2b 	mov.w	lr, #43	; 0x2b
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8002f12:	4622      	mov	r2, r4
 8002f14:	4620      	mov	r0, r4
 8002f16:	4631      	mov	r1, r6
 8002f18:	2301      	movs	r3, #1
	snd_data[0] = MSP2807_LCD_CMD_PAGE_ADDRESS_SET;
 8002f1a:	f88d e004 	strb.w	lr, [sp, #4]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8002f1e:	f001 f8cb 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002f22:	4604      	mov	r4, r0
 8002f24:	2800      	cmp	r0, #0
 8002f26:	d1c0      	bne.n	8002eaa <msp2807_write+0x42>
	data_mode();
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f2e:	4827      	ldr	r0, [pc, #156]	; (8002fcc <msp2807_write+0x164>)
 8002f30:	f7fd fb10 	bl	8000554 <HAL_GPIO_WritePin>
 8002f34:	f3bf 8f4f 	dsb	sy
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002f38:	4622      	mov	r2, r4
 8002f3a:	4620      	mov	r0, r4
 8002f3c:	4643      	mov	r3, r8
 8002f3e:	4631      	mov	r1, r6
	snd_data[0] = 0x00;
 8002f40:	f88d 4004 	strb.w	r4, [sp, #4]
	snd_data[1] = 0x00;	//  0
 8002f44:	f88d 9005 	strb.w	r9, [sp, #5]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002f48:	f001 f8b6 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002f4c:	4604      	mov	r4, r0
 8002f4e:	2800      	cmp	r0, #0
 8002f50:	d1ab      	bne.n	8002eaa <msp2807_write+0x42>
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002f52:	4643      	mov	r3, r8
	snd_data[1] = 0x3F;	//  319
 8002f54:	243f      	movs	r4, #63	; 0x3f
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002f56:	4602      	mov	r2, r0
	snd_data[0] = 0x01;
 8002f58:	f04f 0801 	mov.w	r8, #1
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002f5c:	4631      	mov	r1, r6
	snd_data[1] = 0x3F;	//  319
 8002f5e:	f88d 4005 	strb.w	r4, [sp, #5]
	snd_data[0] = 0x01;
 8002f62:	f88d 8004 	strb.w	r8, [sp, #4]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8002f66:	f001 f8a7 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002f6a:	4604      	mov	r4, r0
 8002f6c:	2800      	cmp	r0, #0
 8002f6e:	d19c      	bne.n	8002eaa <msp2807_write+0x42>
	cmd_mode();
 8002f70:	4602      	mov	r2, r0
 8002f72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f76:	4815      	ldr	r0, [pc, #84]	; (8002fcc <msp2807_write+0x164>)
 8002f78:	f7fd faec 	bl	8000554 <HAL_GPIO_WritePin>
 8002f7c:	f3bf 8f4f 	dsb	sy
	snd_data[0] = MSP2807_LCD_CMD_MEMORY_WRITE;
 8002f80:	f04f 0e2c 	mov.w	lr, #44	; 0x2c
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8002f84:	4622      	mov	r2, r4
 8002f86:	4620      	mov	r0, r4
 8002f88:	4631      	mov	r1, r6
 8002f8a:	4643      	mov	r3, r8
	snd_data[0] = MSP2807_LCD_CMD_MEMORY_WRITE;
 8002f8c:	f88d e004 	strb.w	lr, [sp, #4]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8002f90:	f001 f892 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8002f94:	4604      	mov	r4, r0
 8002f96:	2800      	cmp	r0, #0
 8002f98:	d187      	bne.n	8002eaa <msp2807_write+0x42>
	data_mode();
 8002f9a:	4642      	mov	r2, r8
 8002f9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fa0:	480a      	ldr	r0, [pc, #40]	; (8002fcc <msp2807_write+0x164>)
 8002fa2:	f7fd fad7 	bl	8000554 <HAL_GPIO_WritePin>
 8002fa6:	f3bf 8f4f 	dsb	sy
	ret = spi_send_dma(MSP2807_USW_SPI_CH_LCD, (uint8_t*)disp_data, (MSP2807_DISPLAY_HEIGHT*MSP2807_DISPLAY_WIDTH*2));
 8002faa:	f44f 3216 	mov.w	r2, #153600	; 0x25800
 8002fae:	4620      	mov	r0, r4
 8002fb0:	4639      	mov	r1, r7
 8002fb2:	f001 f8c3 	bl	800413c <spi_send_dma>
 8002fb6:	4604      	mov	r4, r0
 8002fb8:	e777      	b.n	8002eaa <msp2807_write+0x42>
		return -1;
 8002fba:	f04f 34ff 	mov.w	r4, #4294967295
}
 8002fbe:	4620      	mov	r0, r4
 8002fc0:	b003      	add	sp, #12
 8002fc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fc6:	bf00      	nop
 8002fc8:	20065a00 	.word	0x20065a00
 8002fcc:	48000800 	.word	0x48000800

08002fd0 <msp2807_get_touch_pos>:

// x,y
// https://www.renesas.com/jp/ja/document/apn/723181
int32_t msp2807_get_touch_pos(uint16_t *x, uint16_t *y)
{
 8002fd0:	b570      	push	{r4, r5, r6, lr}
 8002fd2:	b082      	sub	sp, #8
	int32_t ret;
	uint8_t snd_data[3];
	uint8_t rcv_data[3];
	
	// NULL
	if ((x == NULL) || (y == NULL)) {
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	d052      	beq.n	800307e <msp2807_get_touch_pos+0xae>
 8002fd8:	2900      	cmp	r1, #0
 8002fda:	d050      	beq.n	800307e <msp2807_get_touch_pos+0xae>
		return E_PAR;
	}
	
	// IDLE
	if (this->touch_state != ST_IDLE) {
 8002fdc:	4b29      	ldr	r3, [pc, #164]	; (8003084 <msp2807_get_touch_pos+0xb4>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d147      	bne.n	8003074 <msp2807_get_touch_pos+0xa4>
 8002fe4:	4604      	mov	r4, r0
		return E_OBJ;
	}
	
	snd_data[0] = MSP2807_TOUCH_CMD_X_ENABLE_PENDWN_DISABLE;
 8002fe6:	20d1      	movs	r0, #209	; 0xd1
	snd_data[1] = 0; // 
 8002fe8:	2600      	movs	r6, #0
	snd_data[0] = MSP2807_TOUCH_CMD_X_ENABLE_PENDWN_DISABLE;
 8002fea:	f88d 0000 	strb.w	r0, [sp]
 8002fee:	460d      	mov	r5, r1
	snd_data[2] = 0; // ;
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, rcv_data, 3);
 8002ff0:	aa01      	add	r2, sp, #4
 8002ff2:	4669      	mov	r1, sp
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	2001      	movs	r0, #1
	snd_data[1] = 0; // 
 8002ff8:	f88d 6001 	strb.w	r6, [sp, #1]
	snd_data[2] = 0; // ;
 8002ffc:	f88d 6002 	strb.w	r6, [sp, #2]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, rcv_data, 3);
 8003000:	f001 f85a 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8003004:	4606      	mov	r6, r0
 8003006:	b178      	cbz	r0, 8003028 <msp2807_get_touch_pos+0x58>
	
MSP2807_GET_TOUCH_POS_EXIT:
	
	// ADC
	snd_data[0] = MSP2807_TOUCH_CMD_ADC_STP_PENDWN_ENABLE;
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, NULL, 1);
 8003008:	2301      	movs	r3, #1
	snd_data[0] = MSP2807_TOUCH_CMD_ADC_STP_PENDWN_ENABLE;
 800300a:	2480      	movs	r4, #128	; 0x80
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, NULL, 1);
 800300c:	4669      	mov	r1, sp
 800300e:	4618      	mov	r0, r3
 8003010:	2200      	movs	r2, #0
	snd_data[0] = MSP2807_TOUCH_CMD_ADC_STP_PENDWN_ENABLE;
 8003012:	f88d 4000 	strb.w	r4, [sp]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, NULL, 1);
 8003016:	f001 f84f 	bl	80040b8 <spi_send_recv>
 800301a:	4604      	mov	r4, r0
	
	// 
	kz_tsleep(1);
 800301c:	2001      	movs	r0, #1
 800301e:	f002 fa7d 	bl	800551c <kz_tsleep>
	
	return ret;
}
 8003022:	4620      	mov	r0, r4
 8003024:	b002      	add	sp, #8
 8003026:	bd70      	pop	{r4, r5, r6, pc}
	*x = ((((uint16_t)rcv_data[1] << 8) | ((uint16_t)rcv_data[2])) >> 3);
 8003028:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800302c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003030:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003034:	10db      	asrs	r3, r3, #3
 8003036:	8023      	strh	r3, [r4, #0]
	kz_tsleep(1);
 8003038:	2001      	movs	r0, #1
 800303a:	f002 fa6f 	bl	800551c <kz_tsleep>
	snd_data[0] = MSP2807_TOUCH_CMD_Y_ENABLE_PENDWN_DISABLE;
 800303e:	2491      	movs	r4, #145	; 0x91
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, rcv_data, 3);
 8003040:	aa01      	add	r2, sp, #4
 8003042:	2303      	movs	r3, #3
 8003044:	4669      	mov	r1, sp
 8003046:	2001      	movs	r0, #1
	snd_data[1] = 0; // 
 8003048:	f88d 6001 	strb.w	r6, [sp, #1]
	snd_data[2] = 0; // ;
 800304c:	f88d 6002 	strb.w	r6, [sp, #2]
	snd_data[0] = MSP2807_TOUCH_CMD_Y_ENABLE_PENDWN_DISABLE;
 8003050:	f88d 4000 	strb.w	r4, [sp]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, rcv_data, 3);
 8003054:	f001 f830 	bl	80040b8 <spi_send_recv>
	if (ret != E_OK) {
 8003058:	2800      	cmp	r0, #0
 800305a:	d1d5      	bne.n	8003008 <msp2807_get_touch_pos+0x38>
	*y = ((((uint16_t)rcv_data[1] << 8) | ((uint16_t)rcv_data[2])) >> 3);
 800305c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8003060:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003064:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003068:	10db      	asrs	r3, r3, #3
 800306a:	802b      	strh	r3, [r5, #0]
	kz_tsleep(1);
 800306c:	2001      	movs	r0, #1
 800306e:	f002 fa55 	bl	800551c <kz_tsleep>
 8003072:	e7c9      	b.n	8003008 <msp2807_get_touch_pos+0x38>
		return E_OBJ;
 8003074:	f06f 0403 	mvn.w	r4, #3
}
 8003078:	4620      	mov	r0, r4
 800307a:	b002      	add	sp, #8
 800307c:	bd70      	pop	{r4, r5, r6, pc}
		return E_PAR;
 800307e:	f04f 34ff 	mov.w	r4, #4294967295
 8003082:	e7ce      	b.n	8003022 <msp2807_get_touch_pos+0x52>
 8003084:	20065a00 	.word	0x20065a00

08003088 <msp2807_get_touch_state>:

// 
MSP2807_PEN_STATE msp2807_get_touch_state(void)
{
 8003088:	b508      	push	{r3, lr}
	
	// GPIO
	cfg = &gpio_cfg[MSP2807_GPIO_TYPE_PEN];
	
	// 
	state = HAL_GPIO_ReadPin(cfg->pin_group, cfg->pin);
 800308a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800308e:	4803      	ldr	r0, [pc, #12]	; (800309c <msp2807_get_touch_state+0x14>)
 8003090:	f7fd fa5a 	bl	8000548 <HAL_GPIO_ReadPin>
	if (state == GPIO_PIN_RESET) { 
		ret_state = MSP2807_PEN_STATE_PUSHED;
	}
	
	return ret_state;
}
 8003094:	fab0 f080 	clz	r0, r0
 8003098:	0940      	lsrs	r0, r0, #5
 800309a:	bd08      	pop	{r3, pc}
 800309c:	48000c00 	.word	0x48000c00

080030a0 <w25q20ew_cmd_write_enable>:
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_ENABLE]);
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 80030a0:	2300      	movs	r3, #0
 80030a2:	461a      	mov	r2, r3
 80030a4:	4618      	mov	r0, r3
 80030a6:	4901      	ldr	r1, [pc, #4]	; (80030ac <w25q20ew_cmd_write_enable+0xc>)
 80030a8:	f000 bdce 	b.w	8003c48 <octospi_send>
 80030ac:	08005884 	.word	0x08005884

080030b0 <w25q20ew_cmd_erase>:
	return 0;
}

// 
int32_t w25q20ew_cmd_erase(uint32_t addr)
{
 80030b0:	b570      	push	{r4, r5, r6, lr}
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_SECTOR_ERACE]), sizeof(OCTOSPI_COM_CFG));
 80030b2:	4d09      	ldr	r5, [pc, #36]	; (80030d8 <w25q20ew_cmd_erase+0x28>)
{
 80030b4:	4606      	mov	r6, r0
	memcpy(&cfg, &(cmd_config_tbl[CMD_SECTOR_ERACE]), sizeof(OCTOSPI_COM_CFG));
 80030b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
 80030b8:	b088      	sub	sp, #32
	memcpy(&cfg, &(cmd_config_tbl[CMD_SECTOR_ERACE]), sizeof(OCTOSPI_COM_CFG));
 80030ba:	ac01      	add	r4, sp, #4
 80030bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
	cfg.addr = addr;
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, NULL, 0);
 80030c2:	2300      	movs	r3, #0
	memcpy(&cfg, &(cmd_config_tbl[CMD_SECTOR_ERACE]), sizeof(OCTOSPI_COM_CFG));
 80030c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, NULL, 0);
 80030c8:	461a      	mov	r2, r3
 80030ca:	4618      	mov	r0, r3
 80030cc:	a901      	add	r1, sp, #4
	cfg.addr = addr;
 80030ce:	9603      	str	r6, [sp, #12]
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, NULL, 0);
 80030d0:	f000 fdba 	bl	8003c48 <octospi_send>
	
	return ret;
}
 80030d4:	b008      	add	sp, #32
 80030d6:	bd70      	pop	{r4, r5, r6, pc}
 80030d8:	08005a44 	.word	0x08005a44

080030dc <w25q20ew_cmd_write_disable>:
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_DISABLE]);
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 80030dc:	2300      	movs	r3, #0
 80030de:	461a      	mov	r2, r3
 80030e0:	4618      	mov	r0, r3
 80030e2:	4901      	ldr	r1, [pc, #4]	; (80030e8 <w25q20ew_cmd_write_disable+0xc>)
 80030e4:	f000 bdb0 	b.w	8003c48 <octospi_send>
 80030e8:	080058bc 	.word	0x080058bc

080030ec <w25q20ew_cmd_read_status>:
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_STATUS_REGISTER_1]);
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, data, sizeof(uint8_t));
 80030ec:	4602      	mov	r2, r0
 80030ee:	2301      	movs	r3, #1
 80030f0:	4901      	ldr	r1, [pc, #4]	; (80030f8 <w25q20ew_cmd_read_status+0xc>)
 80030f2:	2000      	movs	r0, #0
 80030f4:	f000 bdc6 	b.w	8003c84 <octospi_recv>
 80030f8:	080058d8 	.word	0x080058d8

080030fc <w25q20ew_cmd_get_devise_id>:
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_MANUFACTURER_DEVICE_ID]);
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, id, 2);
 80030fc:	4602      	mov	r2, r0
 80030fe:	2302      	movs	r3, #2
 8003100:	4901      	ldr	r1, [pc, #4]	; (8003108 <w25q20ew_cmd_get_devise_id+0xc>)
 8003102:	2000      	movs	r0, #0
 8003104:	f000 bdbe 	b.w	8003c84 <octospi_recv>
 8003108:	08005b08 	.word	0x08005b08

0800310c <w25q20ew_cmd_get_sfdp>:
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_SFDP_REGISTER]);
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, sfdp, 256);
 800310c:	4602      	mov	r2, r0
 800310e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003112:	4902      	ldr	r1, [pc, #8]	; (800311c <w25q20ew_cmd_get_sfdp+0x10>)
 8003114:	2000      	movs	r0, #0
 8003116:	f000 bdb5 	b.w	8003c84 <octospi_recv>
 800311a:	bf00      	nop
 800311c:	08005b94 	.word	0x08005b94

08003120 <w25q20ew_ctrl_cmd_write_enable>:
	}
}

// 
static void w25q20ew_ctrl_cmd_write_enable(void)
{
 8003120:	b508      	push	{r3, lr}
	const OCTOSPI_COM_CFG *cmd_cfg;
	uint8_t status = 0;
	int32_t ret;
	
	// 
	console_str_send("write enable\n");
 8003122:	4806      	ldr	r0, [pc, #24]	; (800313c <w25q20ew_ctrl_cmd_write_enable+0x1c>)
 8003124:	f7ff f8f8 	bl	8002318 <console_str_send>
	ret = w25q20ew_cmd_write_enable();
 8003128:	f7ff ffba 	bl	80030a0 <w25q20ew_cmd_write_enable>
	if (ret != E_OK) {
 800312c:	b900      	cbnz	r0, 8003130 <w25q20ew_ctrl_cmd_write_enable+0x10>
 800312e:	bd08      	pop	{r3, pc}
		console_str_send("write enable error\n");
 8003130:	4803      	ldr	r0, [pc, #12]	; (8003140 <w25q20ew_ctrl_cmd_write_enable+0x20>)
		goto WRITE_ENABLE_EXIT;
	}
	
WRITE_ENABLE_EXIT:
	return;
}
 8003132:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		console_str_send("write enable error\n");
 8003136:	f7ff b8ef 	b.w	8002318 <console_str_send>
 800313a:	bf00      	nop
 800313c:	08005d44 	.word	0x08005d44
 8003140:	08005d54 	.word	0x08005d54

08003144 <w25q20ew_ctrl_cmd_read>:
{
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(w25q20ew_buff, 0, sizeof(W25Q20EW_BUFF_SIZE));
 8003144:	4b02      	ldr	r3, [pc, #8]	; (8003150 <w25q20ew_ctrl_cmd_read+0xc>)
	
	// 
	ret = w25q20ew_read(0, w25q20ew_buff, W25Q20EW_BUFF_SIZE);
	if (ret != E_OK) {
		console_str_send("read error\n");
 8003146:	4803      	ldr	r0, [pc, #12]	; (8003154 <w25q20ew_ctrl_cmd_read+0x10>)
	memset(w25q20ew_buff, 0, sizeof(W25Q20EW_BUFF_SIZE));
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
		console_str_send("read error\n");
 800314c:	f7ff b8e4 	b.w	8002318 <console_str_send>
 8003150:	20065a08 	.word	0x20065a08
 8003154:	08005cf4 	.word	0x08005cf4

08003158 <w25q20ew_ctrl_cmd_write_disable>:
{
 8003158:	b508      	push	{r3, lr}
	console_str_send("write disable\n");
 800315a:	4806      	ldr	r0, [pc, #24]	; (8003174 <w25q20ew_ctrl_cmd_write_disable+0x1c>)
 800315c:	f7ff f8dc 	bl	8002318 <console_str_send>
	ret = w25q20ew_cmd_write_disable();
 8003160:	f7ff ffbc 	bl	80030dc <w25q20ew_cmd_write_disable>
	if (ret != E_OK) {
 8003164:	b900      	cbnz	r0, 8003168 <w25q20ew_ctrl_cmd_write_disable+0x10>
 8003166:	bd08      	pop	{r3, pc}
		console_str_send("write disable error\n");
 8003168:	4803      	ldr	r0, [pc, #12]	; (8003178 <w25q20ew_ctrl_cmd_write_disable+0x20>)
}
 800316a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		console_str_send("write disable error\n");
 800316e:	f7ff b8d3 	b.w	8002318 <console_str_send>
 8003172:	bf00      	nop
 8003174:	08005d1c 	.word	0x08005d1c
 8003178:	08005d2c 	.word	0x08005d2c

0800317c <w25q20ew_ctrl_cmd_read_status>:
{
 800317c:	b500      	push	{lr}
 800317e:	b083      	sub	sp, #12
	uint8_t status = 0;
 8003180:	a802      	add	r0, sp, #8
 8003182:	2300      	movs	r3, #0
 8003184:	f800 3d01 	strb.w	r3, [r0, #-1]!
	ret = w25q20ew_cmd_read_status(&status);
 8003188:	f7ff ffb0 	bl	80030ec <w25q20ew_cmd_read_status>
	if (ret != E_OK) {
 800318c:	b968      	cbnz	r0, 80031aa <w25q20ew_ctrl_cmd_read_status+0x2e>
	console_str_send("status:");
 800318e:	480a      	ldr	r0, [pc, #40]	; (80031b8 <w25q20ew_ctrl_cmd_read_status+0x3c>)
 8003190:	f7ff f8c2 	bl	8002318 <console_str_send>
	console_val_send_hex(status, 2);
 8003194:	2102      	movs	r1, #2
 8003196:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800319a:	f7ff f9e3 	bl	8002564 <console_val_send_hex>
	console_str_send("\n");
 800319e:	4807      	ldr	r0, [pc, #28]	; (80031bc <w25q20ew_ctrl_cmd_read_status+0x40>)
 80031a0:	f7ff f8ba 	bl	8002318 <console_str_send>
}
 80031a4:	b003      	add	sp, #12
 80031a6:	f85d fb04 	ldr.w	pc, [sp], #4
		console_str_send("status read error\n");
 80031aa:	4805      	ldr	r0, [pc, #20]	; (80031c0 <w25q20ew_ctrl_cmd_read_status+0x44>)
 80031ac:	f7ff f8b4 	bl	8002318 <console_str_send>
}
 80031b0:	b003      	add	sp, #12
 80031b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80031b6:	bf00      	nop
 80031b8:	08005d14 	.word	0x08005d14
 80031bc:	08005d50 	.word	0x08005d50
 80031c0:	08005d00 	.word	0x08005d00

080031c4 <w25q20ew_ctrl_cmd_get_sfdp>:
{
 80031c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (this->state != ST_IDLE) {
 80031c8:	4c2b      	ldr	r4, [pc, #172]	; (8003278 <w25q20ew_ctrl_cmd_get_sfdp+0xb4>)
{
 80031ca:	b0c1      	sub	sp, #260	; 0x104
	memset(sfdp, 0, sizeof(sfdp));
 80031cc:	4668      	mov	r0, sp
 80031ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031d2:	2100      	movs	r1, #0
 80031d4:	f002 fab7 	bl	8005746 <memset>
	if (this->state != ST_IDLE) {
 80031d8:	6825      	ldr	r5, [r4, #0]
 80031da:	2d02      	cmp	r5, #2
	memset(sfdp, 0, sizeof(sfdp));
 80031dc:	46e9      	mov	r9, sp
	if (this->state != ST_IDLE) {
 80031de:	d02e      	beq.n	800323e <w25q20ew_ctrl_cmd_get_sfdp+0x7a>
		console_str_send("w25q20ew_cmd_get_sfdp error\n");
 80031e0:	4826      	ldr	r0, [pc, #152]	; (800327c <w25q20ew_ctrl_cmd_get_sfdp+0xb8>)
 80031e2:	f7ff f899 	bl	8002318 <console_str_send>
	console_str_send("==================== SFDP ============================\n");
 80031e6:	4826      	ldr	r0, [pc, #152]	; (8003280 <w25q20ew_ctrl_cmd_get_sfdp+0xbc>)
			console_str_send(" ");
 80031e8:	4e26      	ldr	r6, [pc, #152]	; (8003284 <w25q20ew_ctrl_cmd_get_sfdp+0xc0>)
				console_str_send("0x");
 80031ea:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8003298 <w25q20ew_ctrl_cmd_get_sfdp+0xd4>
	console_str_send("==================== SFDP ============================\n");
 80031ee:	f7ff f893 	bl	8002318 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 80031f2:	4825      	ldr	r0, [pc, #148]	; (8003288 <w25q20ew_ctrl_cmd_get_sfdp+0xc4>)
 80031f4:	f7ff f890 	bl	8002318 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 80031f8:	4824      	ldr	r0, [pc, #144]	; (800328c <w25q20ew_ctrl_cmd_get_sfdp+0xc8>)
 80031fa:	f7ff f88d 	bl	8002318 <console_str_send>
 80031fe:	f50d 7880 	add.w	r8, sp, #256	; 0x100
 8003202:	464f      	mov	r7, r9
{
 8003204:	463c      	mov	r4, r7
 8003206:	f04f 0a01 	mov.w	sl, #1
 800320a:	2500      	movs	r5, #0
 800320c:	e003      	b.n	8003216 <w25q20ew_ctrl_cmd_get_sfdp+0x52>
 800320e:	3501      	adds	r5, #1
 8003210:	f10a 0a01 	add.w	sl, sl, #1
 8003214:	3401      	adds	r4, #1
			console_str_send(" ");
 8003216:	4630      	mov	r0, r6
			if (j == 0) {
 8003218:	b1d5      	cbz	r5, 8003250 <w25q20ew_ctrl_cmd_get_sfdp+0x8c>
			console_str_send(" ");
 800321a:	f7ff f87d 	bl	8002318 <console_str_send>
			console_val_send_hex(sfdp[k], 2);
 800321e:	2102      	movs	r1, #2
 8003220:	7820      	ldrb	r0, [r4, #0]
 8003222:	f7ff f99f 	bl	8002564 <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 8003226:	f1ba 0f10 	cmp.w	sl, #16
 800322a:	d1f0      	bne.n	800320e <w25q20ew_ctrl_cmd_get_sfdp+0x4a>
 800322c:	3710      	adds	r7, #16
		console_str_send("\n");
 800322e:	4818      	ldr	r0, [pc, #96]	; (8003290 <w25q20ew_ctrl_cmd_get_sfdp+0xcc>)
 8003230:	f7ff f872 	bl	8002318 <console_str_send>
	for (i = 0; i < 16; i++) {
 8003234:	4547      	cmp	r7, r8
 8003236:	d1e5      	bne.n	8003204 <w25q20ew_ctrl_cmd_get_sfdp+0x40>
}
 8003238:	b041      	add	sp, #260	; 0x104
 800323a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	this->state = ST_RUNNING;
 800323e:	2303      	movs	r3, #3
	ret = w25q20ew_cmd_get_sfdp(sfdp);
 8003240:	4668      	mov	r0, sp
	this->state = ST_RUNNING;
 8003242:	6023      	str	r3, [r4, #0]
	ret = w25q20ew_cmd_get_sfdp(sfdp);
 8003244:	f7ff ff62 	bl	800310c <w25q20ew_cmd_get_sfdp>
	this->state = ST_IDLE;
 8003248:	6025      	str	r5, [r4, #0]
	if (ret != 0) {
 800324a:	2800      	cmp	r0, #0
 800324c:	d0cb      	beq.n	80031e6 <w25q20ew_ctrl_cmd_get_sfdp+0x22>
 800324e:	e7c7      	b.n	80031e0 <w25q20ew_ctrl_cmd_get_sfdp+0x1c>
				console_str_send("0x");
 8003250:	4658      	mov	r0, fp
 8003252:	f7ff f861 	bl	8002318 <console_str_send>
				console_val_send_hex(k, 2);
 8003256:	eba7 0009 	sub.w	r0, r7, r9
 800325a:	2102      	movs	r1, #2
 800325c:	b2c0      	uxtb	r0, r0
 800325e:	f7ff f981 	bl	8002564 <console_val_send_hex>
				console_str_send(" |");
 8003262:	480c      	ldr	r0, [pc, #48]	; (8003294 <w25q20ew_ctrl_cmd_get_sfdp+0xd0>)
 8003264:	f7ff f858 	bl	8002318 <console_str_send>
			console_str_send(" ");
 8003268:	4630      	mov	r0, r6
 800326a:	f7ff f855 	bl	8002318 <console_str_send>
			console_val_send_hex(sfdp[k], 2);
 800326e:	2102      	movs	r1, #2
 8003270:	7820      	ldrb	r0, [r4, #0]
 8003272:	f7ff f977 	bl	8002564 <console_val_send_hex>
 8003276:	e7ca      	b.n	800320e <w25q20ew_ctrl_cmd_get_sfdp+0x4a>
 8003278:	20066a08 	.word	0x20066a08
 800327c:	08005c20 	.word	0x08005c20
 8003280:	08005c40 	.word	0x08005c40
 8003284:	08005cf0 	.word	0x08005cf0
 8003288:	08005c78 	.word	0x08005c78
 800328c:	08005cb0 	.word	0x08005cb0
 8003290:	08005d50 	.word	0x08005d50
 8003294:	08005cec 	.word	0x08005cec
 8003298:	08005ce8 	.word	0x08005ce8

0800329c <w25q20ew_ctrl_cmd_get_device_id>:
{
 800329c:	b530      	push	{r4, r5, lr}
	if (this->state != ST_IDLE) {
 800329e:	4c13      	ldr	r4, [pc, #76]	; (80032ec <w25q20ew_ctrl_cmd_get_device_id+0x50>)
 80032a0:	6825      	ldr	r5, [r4, #0]
{
 80032a2:	b083      	sub	sp, #12
	memset(id, 0, sizeof(id));
 80032a4:	2300      	movs	r3, #0
	if (this->state != ST_IDLE) {
 80032a6:	2d02      	cmp	r5, #2
	memset(id, 0, sizeof(id));
 80032a8:	f8ad 3004 	strh.w	r3, [sp, #4]
	if (this->state != ST_IDLE) {
 80032ac:	d015      	beq.n	80032da <w25q20ew_ctrl_cmd_get_device_id+0x3e>
		console_str_send("w25q20ew_get_devise_id error\n");
 80032ae:	4810      	ldr	r0, [pc, #64]	; (80032f0 <w25q20ew_ctrl_cmd_get_device_id+0x54>)
 80032b0:	f7ff f832 	bl	8002318 <console_str_send>
	console_str_send("id\n");
 80032b4:	480f      	ldr	r0, [pc, #60]	; (80032f4 <w25q20ew_ctrl_cmd_get_device_id+0x58>)
 80032b6:	f7ff f82f 	bl	8002318 <console_str_send>
		console_val_send(id[i]);
 80032ba:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80032be:	f7ff f8bd 	bl	800243c <console_val_send>
		console_str_send("\n");
 80032c2:	480d      	ldr	r0, [pc, #52]	; (80032f8 <w25q20ew_ctrl_cmd_get_device_id+0x5c>)
 80032c4:	f7ff f828 	bl	8002318 <console_str_send>
		console_val_send(id[i]);
 80032c8:	f89d 0005 	ldrb.w	r0, [sp, #5]
 80032cc:	f7ff f8b6 	bl	800243c <console_val_send>
		console_str_send("\n");
 80032d0:	4809      	ldr	r0, [pc, #36]	; (80032f8 <w25q20ew_ctrl_cmd_get_device_id+0x5c>)
 80032d2:	f7ff f821 	bl	8002318 <console_str_send>
}
 80032d6:	b003      	add	sp, #12
 80032d8:	bd30      	pop	{r4, r5, pc}
	this->state = ST_RUNNING;
 80032da:	2303      	movs	r3, #3
	ret = w25q20ew_cmd_get_devise_id(id);
 80032dc:	a801      	add	r0, sp, #4
	this->state = ST_RUNNING;
 80032de:	6023      	str	r3, [r4, #0]
	ret = w25q20ew_cmd_get_devise_id(id);
 80032e0:	f7ff ff0c 	bl	80030fc <w25q20ew_cmd_get_devise_id>
	this->state = ST_IDLE;
 80032e4:	6025      	str	r5, [r4, #0]
	if (ret != 0) {
 80032e6:	2800      	cmp	r0, #0
 80032e8:	d0e4      	beq.n	80032b4 <w25q20ew_ctrl_cmd_get_device_id+0x18>
 80032ea:	e7e0      	b.n	80032ae <w25q20ew_ctrl_cmd_get_device_id+0x12>
 80032ec:	20066a08 	.word	0x20066a08
 80032f0:	08005bfc 	.word	0x08005bfc
 80032f4:	08005c1c 	.word	0x08005c1c
 80032f8:	08005d50 	.word	0x08005d50

080032fc <w25q20ew_polling_read_status.constprop.0>:
static int32_t w25q20ew_polling_read_status(uint32_t bit, uint32_t flag, uint32_t timeout)
 80032fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032fe:	b083      	sub	sp, #12
	uint8_t status = 0;
 8003300:	ad02      	add	r5, sp, #8
	expected_status = (flag << (bit - 1));
 8003302:	1e46      	subs	r6, r0, #1
	uint8_t status = 0;
 8003304:	2300      	movs	r3, #0
	expected_status = (flag << (bit - 1));
 8003306:	fa01 f606 	lsl.w	r6, r1, r6
	uint8_t status = 0;
 800330a:	f805 3d01 	strb.w	r3, [r5, #-1]!
static int32_t w25q20ew_polling_read_status(uint32_t bit, uint32_t flag, uint32_t timeout)
 800330e:	4607      	mov	r7, r0
		if ((cmd_ret == E_OK) && ((status & bit) == expected_status)) {
 8003310:	b2f6      	uxtb	r6, r6
	expected_status = (flag << (bit - 1));
 8003312:	240a      	movs	r4, #10
		cmd_ret = w25q20ew_cmd_read_status(&status);
 8003314:	4628      	mov	r0, r5
 8003316:	f7ff fee9 	bl	80030ec <w25q20ew_cmd_read_status>
		if ((cmd_ret == E_OK) && ((status & bit) == expected_status)) {
 800331a:	b920      	cbnz	r0, 8003326 <w25q20ew_polling_read_status.constprop.0+0x2a>
 800331c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003320:	403b      	ands	r3, r7
 8003322:	42b3      	cmp	r3, r6
 8003324:	d006      	beq.n	8003334 <w25q20ew_polling_read_status.constprop.0+0x38>
		kz_tsleep(W25Q20EW_POLLING_PERIOD);
 8003326:	2001      	movs	r0, #1
 8003328:	f002 f8f8 	bl	800551c <kz_tsleep>
	while(cnt-- > 0) {
 800332c:	3c01      	subs	r4, #1
 800332e:	d1f1      	bne.n	8003314 <w25q20ew_polling_read_status.constprop.0+0x18>
	int32_t ret = E_TMOUT;
 8003330:	f06f 0001 	mvn.w	r0, #1
}
 8003334:	b003      	add	sp, #12
 8003336:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003338 <w25q20ew_init>:
	memset(this, 0, sizeof(W25Q20EW_CTL));
 8003338:	4b03      	ldr	r3, [pc, #12]	; (8003348 <w25q20ew_init+0x10>)
 800333a:	2000      	movs	r0, #0
	this->state = ST_INITIALIZED;
 800333c:	2201      	movs	r2, #1
 800333e:	601a      	str	r2, [r3, #0]
	memset(this, 0, sizeof(W25Q20EW_CTL));
 8003340:	6058      	str	r0, [r3, #4]
 8003342:	6098      	str	r0, [r3, #8]
}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	20066a08 	.word	0x20066a08

0800334c <w25q20ew_open>:
{
 800334c:	b508      	push	{r3, lr}
	ret = octospi_open(W25Q20EW_OCTOSPI_CH, &open_par);
 800334e:	4904      	ldr	r1, [pc, #16]	; (8003360 <w25q20ew_open+0x14>)
 8003350:	2000      	movs	r0, #0
 8003352:	f000 fbdb 	bl	8003b0c <octospi_open>
	if (ret != E_OK) {
 8003356:	b910      	cbnz	r0, 800335e <w25q20ew_open+0x12>
	this->state = ST_IDLE;
 8003358:	4b02      	ldr	r3, [pc, #8]	; (8003364 <w25q20ew_open+0x18>)
 800335a:	2202      	movs	r2, #2
 800335c:	601a      	str	r2, [r3, #0]
}
 800335e:	bd08      	pop	{r3, pc}
 8003360:	08005be8 	.word	0x08005be8
 8003364:	20066a08 	.word	0x20066a08

08003368 <w25q20ew_erase>:
{
 8003368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (this->state != ST_IDLE) {
 800336a:	4e20      	ldr	r6, [pc, #128]	; (80033ec <w25q20ew_erase+0x84>)
 800336c:	6837      	ldr	r7, [r6, #0]
 800336e:	2f02      	cmp	r7, #2
 8003370:	d138      	bne.n	80033e4 <w25q20ew_erase+0x7c>
	if (addr > W25Q20EW_END_ADDRESS) {
 8003372:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8003376:	d235      	bcs.n	80033e4 <w25q20ew_erase+0x7c>
	this->state = ST_RUNNING;
 8003378:	2303      	movs	r3, #3
 800337a:	4605      	mov	r5, r0
 800337c:	6033      	str	r3, [r6, #0]
	ret = w25q20ew_cmd_write_enable();
 800337e:	f7ff fe8f 	bl	80030a0 <w25q20ew_cmd_write_enable>
	if (ret != E_OK) {
 8003382:	4604      	mov	r4, r0
 8003384:	b130      	cbz	r0, 8003394 <w25q20ew_erase+0x2c>
		console_str_send("write enable error\n");
 8003386:	481a      	ldr	r0, [pc, #104]	; (80033f0 <w25q20ew_erase+0x88>)
 8003388:	f7fe ffc6 	bl	8002318 <console_str_send>
	this->state = ST_IDLE;
 800338c:	2302      	movs	r3, #2
 800338e:	6033      	str	r3, [r6, #0]
}
 8003390:	4620      	mov	r0, r4
 8003392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ret = w25q20ew_polling_read_status(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 8003394:	2101      	movs	r1, #1
 8003396:	4638      	mov	r0, r7
 8003398:	f7ff ffb0 	bl	80032fc <w25q20ew_polling_read_status.constprop.0>
	if (ret != E_OK) {
 800339c:	4604      	mov	r4, r0
 800339e:	b9c8      	cbnz	r0, 80033d4 <w25q20ew_erase+0x6c>
	ret = w25q20ew_cmd_erase(addr);
 80033a0:	4628      	mov	r0, r5
 80033a2:	f7ff fe85 	bl	80030b0 <w25q20ew_cmd_erase>
	if (ret != E_OK) {
 80033a6:	4604      	mov	r4, r0
 80033a8:	b9c0      	cbnz	r0, 80033dc <w25q20ew_erase+0x74>
	ret = w25q20ew_polling_read_status(FLASH_STATUS_1_BUSY, 0, W25Q20EW_TIMEOUT);
 80033aa:	4601      	mov	r1, r0
 80033ac:	2001      	movs	r0, #1
 80033ae:	f7ff ffa5 	bl	80032fc <w25q20ew_polling_read_status.constprop.0>
	if (ret != E_OK) {
 80033b2:	4604      	mov	r4, r0
 80033b4:	b970      	cbnz	r0, 80033d4 <w25q20ew_erase+0x6c>
	ret = w25q20ew_cmd_write_disable();
 80033b6:	f7ff fe91 	bl	80030dc <w25q20ew_cmd_write_disable>
	if (ret != E_OK) {
 80033ba:	4604      	mov	r4, r0
 80033bc:	b118      	cbz	r0, 80033c6 <w25q20ew_erase+0x5e>
		console_str_send("write disable error\n");
 80033be:	480d      	ldr	r0, [pc, #52]	; (80033f4 <w25q20ew_erase+0x8c>)
 80033c0:	f7fe ffaa 	bl	8002318 <console_str_send>
		goto ERASE_EXIT;
 80033c4:	e7e2      	b.n	800338c <w25q20ew_erase+0x24>
	ret = w25q20ew_polling_read_status(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 80033c6:	4601      	mov	r1, r0
 80033c8:	4638      	mov	r0, r7
 80033ca:	f7ff ff97 	bl	80032fc <w25q20ew_polling_read_status.constprop.0>
	if (ret != E_OK) {
 80033ce:	4604      	mov	r4, r0
 80033d0:	2800      	cmp	r0, #0
 80033d2:	d0db      	beq.n	800338c <w25q20ew_erase+0x24>
		console_str_send("write enable wait 1 error\n");
 80033d4:	4808      	ldr	r0, [pc, #32]	; (80033f8 <w25q20ew_erase+0x90>)
 80033d6:	f7fe ff9f 	bl	8002318 <console_str_send>
		goto ERASE_EXIT;
 80033da:	e7d7      	b.n	800338c <w25q20ew_erase+0x24>
		console_str_send("erace error\n");
 80033dc:	4807      	ldr	r0, [pc, #28]	; (80033fc <w25q20ew_erase+0x94>)
 80033de:	f7fe ff9b 	bl	8002318 <console_str_send>
		goto ERASE_EXIT;
 80033e2:	e7d3      	b.n	800338c <w25q20ew_erase+0x24>
		return E_PAR;
 80033e4:	f04f 34ff 	mov.w	r4, #4294967295
}
 80033e8:	4620      	mov	r0, r4
 80033ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033ec:	20066a08 	.word	0x20066a08
 80033f0:	08005d54 	.word	0x08005d54
 80033f4:	08005d2c 	.word	0x08005d2c
 80033f8:	08005d68 	.word	0x08005d68
 80033fc:	08005d84 	.word	0x08005d84

08003400 <w25q20ew_ctrl_cmd_erace>:
{
 8003400:	b508      	push	{r3, lr}
	ret = w25q20ew_erase(0);
 8003402:	2000      	movs	r0, #0
 8003404:	f7ff ffb0 	bl	8003368 <w25q20ew_erase>
	if (ret != E_OK) {
 8003408:	b900      	cbnz	r0, 800340c <w25q20ew_ctrl_cmd_erace+0xc>
 800340a:	bd08      	pop	{r3, pc}
		console_str_send("erace error\n");
 800340c:	4802      	ldr	r0, [pc, #8]	; (8003418 <w25q20ew_ctrl_cmd_erace+0x18>)
}
 800340e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		console_str_send("erace error\n");
 8003412:	f7fe bf81 	b.w	8002318 <console_str_send>
 8003416:	bf00      	nop
 8003418:	08005d84 	.word	0x08005d84

0800341c <w25q20ew_read>:
}
 800341c:	f04f 30ff 	mov.w	r0, #4294967295
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop

08003424 <w25q20ew_set_cmd>:
	return;
}

// 
void w25q20ew_set_cmd(void)
{
 8003424:	b500      	push	{lr}
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "w25q20ew get_device_id";
 8003426:	4a1a      	ldr	r2, [pc, #104]	; (8003490 <w25q20ew_set_cmd+0x6c>)
	cmd.func = w25q20ew_ctrl_cmd_get_device_id;
 8003428:	4b1a      	ldr	r3, [pc, #104]	; (8003494 <w25q20ew_set_cmd+0x70>)
{
 800342a:	b083      	sub	sp, #12
	console_set_command(&cmd);
 800342c:	4668      	mov	r0, sp
	cmd.func = w25q20ew_ctrl_cmd_get_device_id;
 800342e:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 8003432:	f7ff f8cf 	bl	80025d4 <console_set_command>
	cmd.input = "w25q20ew get_sfdp";
 8003436:	4a18      	ldr	r2, [pc, #96]	; (8003498 <w25q20ew_set_cmd+0x74>)
	cmd.func = w25q20ew_ctrl_cmd_get_sfdp;
 8003438:	4b18      	ldr	r3, [pc, #96]	; (800349c <w25q20ew_set_cmd+0x78>)
	console_set_command(&cmd);
 800343a:	4668      	mov	r0, sp
	cmd.func = w25q20ew_ctrl_cmd_get_sfdp;
 800343c:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 8003440:	f7ff f8c8 	bl	80025d4 <console_set_command>
	cmd.input = "w25q20ew write enable";
 8003444:	4a16      	ldr	r2, [pc, #88]	; (80034a0 <w25q20ew_set_cmd+0x7c>)
	cmd.func = w25q20ew_ctrl_cmd_write_enable;
 8003446:	4b17      	ldr	r3, [pc, #92]	; (80034a4 <w25q20ew_set_cmd+0x80>)
	console_set_command(&cmd);
 8003448:	4668      	mov	r0, sp
	cmd.func = w25q20ew_ctrl_cmd_write_enable;
 800344a:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 800344e:	f7ff f8c1 	bl	80025d4 <console_set_command>
	cmd.input = "w25q20ew write disable";
 8003452:	4a15      	ldr	r2, [pc, #84]	; (80034a8 <w25q20ew_set_cmd+0x84>)
	cmd.func = w25q20ew_ctrl_cmd_write_disable;
 8003454:	4b15      	ldr	r3, [pc, #84]	; (80034ac <w25q20ew_set_cmd+0x88>)
	console_set_command(&cmd);
 8003456:	4668      	mov	r0, sp
	cmd.func = w25q20ew_ctrl_cmd_write_disable;
 8003458:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 800345c:	f7ff f8ba 	bl	80025d4 <console_set_command>
	cmd.input = "w25q20ew read status";
 8003460:	4a13      	ldr	r2, [pc, #76]	; (80034b0 <w25q20ew_set_cmd+0x8c>)
	cmd.func = w25q20ew_ctrl_cmd_read_status;
 8003462:	4b14      	ldr	r3, [pc, #80]	; (80034b4 <w25q20ew_set_cmd+0x90>)
	console_set_command(&cmd);
 8003464:	4668      	mov	r0, sp
	cmd.func = w25q20ew_ctrl_cmd_read_status;
 8003466:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 800346a:	f7ff f8b3 	bl	80025d4 <console_set_command>
	cmd.input = "w25q20ew erace";
 800346e:	4a12      	ldr	r2, [pc, #72]	; (80034b8 <w25q20ew_set_cmd+0x94>)
	cmd.func = w25q20ew_ctrl_cmd_erace;
 8003470:	4b12      	ldr	r3, [pc, #72]	; (80034bc <w25q20ew_set_cmd+0x98>)
	console_set_command(&cmd);
 8003472:	4668      	mov	r0, sp
	cmd.func = w25q20ew_ctrl_cmd_erace;
 8003474:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 8003478:	f7ff f8ac 	bl	80025d4 <console_set_command>
	cmd.input = "w25q20ew read";
 800347c:	4a10      	ldr	r2, [pc, #64]	; (80034c0 <w25q20ew_set_cmd+0x9c>)
	cmd.func = w25q20ew_ctrl_cmd_read;
 800347e:	4b11      	ldr	r3, [pc, #68]	; (80034c4 <w25q20ew_set_cmd+0xa0>)
	console_set_command(&cmd);
 8003480:	4668      	mov	r0, sp
	cmd.func = w25q20ew_ctrl_cmd_read;
 8003482:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 8003486:	f7ff f8a5 	bl	80025d4 <console_set_command>
}
 800348a:	b003      	add	sp, #12
 800348c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003490:	08005d94 	.word	0x08005d94
 8003494:	0800329d 	.word	0x0800329d
 8003498:	08005dac 	.word	0x08005dac
 800349c:	080031c5 	.word	0x080031c5
 80034a0:	08005dc0 	.word	0x08005dc0
 80034a4:	08003121 	.word	0x08003121
 80034a8:	08005dd8 	.word	0x08005dd8
 80034ac:	08003159 	.word	0x08003159
 80034b0:	08005df0 	.word	0x08005df0
 80034b4:	0800317d 	.word	0x0800317d
 80034b8:	08005e08 	.word	0x08005e08
 80034bc:	08003401 	.word	0x08003401
 80034c0:	08005e18 	.word	0x08005e18
 80034c4:	08003145 	.word	0x08003145

080034c8 <dma_init>:
}

// 
// DMA
void dma_init(void)
{
 80034c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034cc:	4c0e      	ldr	r4, [pc, #56]	; (8003508 <dma_init+0x40>)
 80034ce:	4d0f      	ldr	r5, [pc, #60]	; (800350c <dma_init+0x44>)
 80034d0:	4f0f      	ldr	r7, [pc, #60]	; (8003510 <dma_init+0x48>)
 80034d2:	f104 09fc 	add.w	r9, r4, #252	; 0xfc
 80034d6:	261b      	movs	r6, #27
		// 
		memset(this, 0, sizeof(DMA_CTL));
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
		// 
		this->status = ST_INTIALIZED;
 80034d8:	f04f 0801 	mov.w	r8, #1
 80034dc:	e003      	b.n	80034e6 <dma_init+0x1e>
 80034de:	f855 6c08 	ldr.w	r6, [r5, #-8]
 80034e2:	f855 7c0c 	ldr.w	r7, [r5, #-12]
		memset(this, 0, sizeof(DMA_CTL));
 80034e6:	2224      	movs	r2, #36	; 0x24
 80034e8:	2100      	movs	r1, #0
 80034ea:	4620      	mov	r0, r4
 80034ec:	f002 f92b 	bl	8005746 <memset>
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80034f0:	4639      	mov	r1, r7
 80034f2:	b230      	sxth	r0, r6
 80034f4:	f002 f804 	bl	8005500 <kz_setintr>
		this->status = ST_INTIALIZED;
 80034f8:	f844 8b24 	str.w	r8, [r4], #36
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 80034fc:	454c      	cmp	r4, r9
 80034fe:	f105 050c 	add.w	r5, r5, #12
 8003502:	d1ec      	bne.n	80034de <dma_init+0x16>
 8003504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003508:	20066a14 	.word	0x20066a14
 800350c:	08005e38 	.word	0x08005e38
 8003510:	08003861 	.word	0x08003861

08003514 <dma_open>:
{
	DMA_CTL *this;
	volatile struct stm32l4_dmamux *dmamux = (struct stm32l4_dmamux*)DMAMUX1_BASE_ADDR;
	
	// 
	if (ch >= DMA_CH_MAX) {
 8003514:	2806      	cmp	r0, #6
 8003516:	d82a      	bhi.n	800356e <dma_open+0x5a>
{
 8003518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_INTIALIZED) {
 800351a:	eb00 05c0 	add.w	r5, r0, r0, lsl #3
 800351e:	00ad      	lsls	r5, r5, #2
 8003520:	4e14      	ldr	r6, [pc, #80]	; (8003574 <dma_open+0x60>)
 8003522:	5974      	ldr	r4, [r6, r5]
 8003524:	2c01      	cmp	r4, #1
 8003526:	eb06 0e05 	add.w	lr, r6, r5
 800352a:	d11d      	bne.n	8003568 <dma_open+0x54>
		return -1;
	}
	
	// 
	if (resource >= DMA_RESOURCE_MAX) {
 800352c:	2909      	cmp	r1, #9
 800352e:	d81b      	bhi.n	8003568 <dma_open+0x54>
 8003530:	4604      	mov	r4, r0
	
	// 
	this = get_myself(ch);
	
	// 
	this->callback = callback;
 8003532:	f8ce 2004 	str.w	r2, [lr, #4]
	
	// 
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
	
	// 
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003536:	4810      	ldr	r0, [pc, #64]	; (8003578 <dma_open+0x64>)
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 8003538:	4f10      	ldr	r7, [pc, #64]	; (800357c <dma_open+0x68>)
	this->callback_vp = callback_vp;
 800353a:	f8ce 3008 	str.w	r3, [lr, #8]
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800353e:	eb04 0244 	add.w	r2, r4, r4, lsl #1
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 8003542:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003546:	f910 7022 	ldrsb.w	r7, [r0, r2, lsl #2]
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 800354a:	4a0d      	ldr	r2, [pc, #52]	; (8003580 <dma_open+0x6c>)
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800354c:	4638      	mov	r0, r7
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 800354e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003552:	2200      	movs	r2, #0
 8003554:	2105      	movs	r1, #5
 8003556:	f7fc fe69 	bl	800022c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 800355a:	4638      	mov	r0, r7
 800355c:	f7fc fe9c 	bl	8000298 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8003560:	2302      	movs	r3, #2
 8003562:	5173      	str	r3, [r6, r5]
	
	return 0;
 8003564:	2000      	movs	r0, #0
 8003566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -1;
 8003568:	f04f 30ff 	mov.w	r0, #4294967295
}
 800356c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -1;
 800356e:	f04f 30ff 	mov.w	r0, #4294967295
 8003572:	4770      	bx	lr
 8003574:	20066a14 	.word	0x20066a14
 8003578:	08005e28 	.word	0x08005e28
 800357c:	08005e7c 	.word	0x08005e7c
 8003580:	40020800 	.word	0x40020800

08003584 <dma_start_ex>:
	DMA_CTL *this;
	DMA_TRANSFER_PTN trans_ptn;
	uint32_t transfer_count;
	
	// 
	if (ch >= DMA_CH_MAX) {
 8003584:	2806      	cmp	r0, #6
 8003586:	f200 80dc 	bhi.w	8003742 <dma_start_ex+0x1be>
{
 800358a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 800358e:	00c7      	lsls	r7, r0, #3
 8003590:	183b      	adds	r3, r7, r0
 8003592:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 8003748 <dma_start_ex+0x1c4>
 8003596:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
 800359a:	2c02      	cmp	r4, #2
 800359c:	f040 80bf 	bne.w	800371e <dma_start_ex+0x19a>
 80035a0:	4606      	mov	r6, r0
		return -1;
	}
	
	// 
	// RAM
	if (is_ram_addr(send_info->src_addr)) {
 80035a2:	6808      	ldr	r0, [r1, #0]
 80035a4:	460d      	mov	r5, r1
 80035a6:	f002 f85f 	bl	8005668 <is_ram_addr>
 80035aa:	2800      	cmp	r0, #0
 80035ac:	d167      	bne.n	800367e <dma_start_ex+0xfa>
		// RAM
		} else {
			return -1;
		}
	// 
	} else if (is_peri_addr(send_info->src_addr)) {
 80035ae:	6828      	ldr	r0, [r5, #0]
 80035b0:	f002 f862 	bl	8005678 <is_peri_addr>
 80035b4:	2800      	cmp	r0, #0
 80035b6:	f000 80b2 	beq.w	800371e <dma_start_ex+0x19a>
		// RAM
		if (is_ram_addr(send_info->dst_addr)) {
 80035ba:	68a8      	ldr	r0, [r5, #8]
 80035bc:	f002 f854 	bl	8005668 <is_ram_addr>
 80035c0:	2800      	cmp	r0, #0
 80035c2:	f000 80b5 	beq.w	8003730 <dma_start_ex+0x1ac>
			trans_ptn = DMA_TRANSFER_PTN_P2M;
 80035c6:	f04f 0e03 	mov.w	lr, #3
		// 
		dma->commonn_reg[ch].cpar = send_info->dst_addr;
	// periferal
	} else {
		// 
		dma->commonn_reg[ch].cpar = send_info->src_addr;
 80035ca:	00b4      	lsls	r4, r6, #2
 80035cc:	19a3      	adds	r3, r4, r6
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80035d4:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80035d8:	682a      	ldr	r2, [r5, #0]
 80035da:	611a      	str	r2, [r3, #16]
		// 
		dma->commonn_reg[ch].cmar = send_info->dst_addr;
 80035dc:	68aa      	ldr	r2, [r5, #8]
 80035de:	615a      	str	r2, [r3, #20]
	}
	
	// 
	// 
	if (send_info->transfer_count > MAX_TRANSFER_COUNT) {
 80035e0:	692b      	ldr	r3, [r5, #16]
 80035e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035e6:	d260      	bcs.n	80036aa <dma_start_ex+0x126>
		// 
		memcpy(&(this->send_info), send_info, sizeof(DMA_SEND));
		this->send_info.transfer_count = transfer_count;
	// 
	} else {
		this->remain_transfer_count = 0;
 80035e8:	19bb      	adds	r3, r7, r6
 80035ea:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 80035ee:	2200      	movs	r2, #0
 80035f0:	60da      	str	r2, [r3, #12]
		transfer_count = send_info->transfer_count;
 80035f2:	692a      	ldr	r2, [r5, #16]
	}
	dma->commonn_reg[ch].cndtr = transfer_count;
 80035f4:	19a3      	adds	r3, r4, r6
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80035fc:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003600:	60da      	str	r2, [r3, #12]
	//                   0x05 0xCC
	//     0x03 0xDD --> 0x06 0x00
	//                   0x07 0xDD
	// 
	// Memory to Memory
	if (trans_ptn == DMA_TRANSFER_PTN_M2M) {
 8003602:	f1be 0f00 	cmp.w	lr, #0
 8003606:	d16d      	bne.n	80036e4 <dma_start_ex+0x160>
		dma->commonn_reg[ch].ccr = _CCR_MEM2MEM | _CCR_DIR;
 8003608:	f244 0210 	movw	r2, #16400	; 0x4010
 800360c:	609a      	str	r2, [r3, #8]
	// 
	// Memory
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M)||(trans_ptn == DMA_TRANSFER_PTN_M2P)) {
		// 
		
		if (send_info->src_addr_inc) {
 800360e:	792b      	ldrb	r3, [r5, #4]
 8003610:	b14b      	cbz	r3, 8003626 <dma_start_ex+0xa2>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 8003612:	19a3      	adds	r3, r4, r6
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800361a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800361e:	689a      	ldr	r2, [r3, #8]
 8003620:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003624:	609a      	str	r2, [r3, #8]
		}
		if (send_info->dst_addr_inc) {
 8003626:	7b2b      	ldrb	r3, [r5, #12]
 8003628:	b14b      	cbz	r3, 800363e <dma_start_ex+0xba>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 800362a:	19a3      	adds	r3, r4, r6
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003632:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800363c:	609a      	str	r2, [r3, #8]
		if (send_info->dst_addr_inc) {
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
		}
	}
	// 
	dma->commonn_reg[ch].ccr |= (_CCR_MSIZE(send_info->transfer_unit) | _CCR_PSIZE(send_info->transfer_unit));
 800363e:	19a3      	adds	r3, r4, r6
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	7b69      	ldrb	r1, [r5, #13]
 8003644:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003648:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800364c:	028a      	lsls	r2, r1, #10
 800364e:	0209      	lsls	r1, r1, #8
 8003650:	6898      	ldr	r0, [r3, #8]
 8003652:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8003656:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800365a:	430a      	orrs	r2, r1
 800365c:	4302      	orrs	r2, r0
 800365e:	609a      	str	r2, [r3, #8]
	// ()
	dma->commonn_reg[ch].ccr |= (_CCR_TEIE | _CCR_TCIE);
 8003660:	689a      	ldr	r2, [r3, #8]
 8003662:	f042 020a 	orr.w	r2, r2, #10
 8003666:	609a      	str	r2, [r3, #8]
	// 
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 8003668:	689a      	ldr	r2, [r3, #8]
	
	// 
	this->status = ST_RUN;
 800366a:	443e      	add	r6, r7
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 800366c:	f042 0201 	orr.w	r2, r2, #1
	this->status = ST_RUN;
 8003670:	2103      	movs	r1, #3
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 8003672:	609a      	str	r2, [r3, #8]
	
	return 0;
 8003674:	2000      	movs	r0, #0
	this->status = ST_RUN;
 8003676:	f848 1026 	str.w	r1, [r8, r6, lsl #2]
	return 0;
 800367a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (is_ram_addr(send_info->dst_addr)) {
 800367e:	68a8      	ldr	r0, [r5, #8]
 8003680:	f001 fff2 	bl	8005668 <is_ram_addr>
 8003684:	2800      	cmp	r0, #0
 8003686:	d044      	beq.n	8003712 <dma_start_ex+0x18e>
			trans_ptn = DMA_TRANSFER_PTN_M2M;
 8003688:	f04f 0e00 	mov.w	lr, #0
		dma->commonn_reg[ch].cmar = send_info->src_addr;
 800368c:	00b4      	lsls	r4, r6, #2
 800368e:	19a3      	adds	r3, r4, r6
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003696:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800369a:	682a      	ldr	r2, [r5, #0]
 800369c:	615a      	str	r2, [r3, #20]
		dma->commonn_reg[ch].cpar = send_info->dst_addr;
 800369e:	68aa      	ldr	r2, [r5, #8]
 80036a0:	611a      	str	r2, [r3, #16]
	if (send_info->transfer_count > MAX_TRANSFER_COUNT) {
 80036a2:	692b      	ldr	r3, [r5, #16]
 80036a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036a8:	d39e      	bcc.n	80035e8 <dma_start_ex+0x64>
		this->remain_transfer_count = send_info->transfer_count - transfer_count;
 80036aa:	eb07 0c06 	add.w	ip, r7, r6
 80036ae:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80036b2:	eb08 090c 	add.w	r9, r8, ip
 80036b6:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 80036ba:	3bff      	subs	r3, #255	; 0xff
 80036bc:	f8c9 300c 	str.w	r3, [r9, #12]
		memcpy(&(this->send_info), send_info, sizeof(DMA_SEND));
 80036c0:	6828      	ldr	r0, [r5, #0]
 80036c2:	68aa      	ldr	r2, [r5, #8]
 80036c4:	68eb      	ldr	r3, [r5, #12]
 80036c6:	6869      	ldr	r1, [r5, #4]
 80036c8:	f10c 0c10 	add.w	ip, ip, #16
 80036cc:	44c4      	add	ip, r8
 80036ce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
		this->send_info.transfer_count = transfer_count;
 80036d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
		memcpy(&(this->send_info), send_info, sizeof(DMA_SEND));
 80036d6:	6928      	ldr	r0, [r5, #16]
 80036d8:	f8cc 0000 	str.w	r0, [ip]
		transfer_count = MAX_TRANSFER_COUNT;
 80036dc:	461a      	mov	r2, r3
		this->send_info.transfer_count = transfer_count;
 80036de:	f8c9 3020 	str.w	r3, [r9, #32]
 80036e2:	e787      	b.n	80035f4 <dma_start_ex+0x70>
	} else if (trans_ptn == DMA_TRANSFER_PTN_M2P) {
 80036e4:	f1be 0f02 	cmp.w	lr, #2
 80036e8:	d01d      	beq.n	8003726 <dma_start_ex+0x1a2>
		if (send_info->src_addr_inc) {
 80036ea:	792a      	ldrb	r2, [r5, #4]
 80036ec:	b11a      	cbz	r2, 80036f6 <dma_start_ex+0x172>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036f4:	609a      	str	r2, [r3, #8]
		if (send_info->dst_addr_inc) {
 80036f6:	7b2b      	ldrb	r3, [r5, #12]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0a0      	beq.n	800363e <dma_start_ex+0xba>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 80036fc:	19a3      	adds	r3, r4, r6
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003704:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	e795      	b.n	800363e <dma_start_ex+0xba>
		} else if (is_peri_addr(send_info->dst_addr)) {
 8003712:	68a8      	ldr	r0, [r5, #8]
 8003714:	f001 ffb0 	bl	8005678 <is_peri_addr>
 8003718:	46a6      	mov	lr, r4
 800371a:	2800      	cmp	r0, #0
 800371c:	d1b6      	bne.n	800368c <dma_start_ex+0x108>
		return -1;
 800371e:	f04f 30ff 	mov.w	r0, #4294967295
 8003722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		dma->commonn_reg[ch].ccr |= _CCR_DIR;
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	f042 0210 	orr.w	r2, r2, #16
 800372c:	609a      	str	r2, [r3, #8]
 800372e:	e76e      	b.n	800360e <dma_start_ex+0x8a>
		} else if (is_peri_addr(send_info->dst_addr)) {
 8003730:	68a8      	ldr	r0, [r5, #8]
 8003732:	f001 ffa1 	bl	8005678 <is_peri_addr>
			trans_ptn = DMA_TRANSFER_PTN_P2P;
 8003736:	f04f 0e01 	mov.w	lr, #1
		} else if (is_peri_addr(send_info->dst_addr)) {
 800373a:	2800      	cmp	r0, #0
 800373c:	f47f af45 	bne.w	80035ca <dma_start_ex+0x46>
 8003740:	e7ed      	b.n	800371e <dma_start_ex+0x19a>
		return -1;
 8003742:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003746:	4770      	bx	lr
 8003748:	20066a14 	.word	0x20066a14

0800374c <dma_stop>:
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
	DMA_CTL *this;
	uint32_t err_bit_pos = ((ch * 4) + 3);
	
	// 
	if (ch >= DMA_CH_MAX) {
 800374c:	2806      	cmp	r0, #6
 800374e:	d828      	bhi.n	80037a2 <dma_stop+0x56>
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_RUN) {
 8003750:	00c2      	lsls	r2, r0, #3
{
 8003752:	b4f0      	push	{r4, r5, r6, r7}
	if (this->status != ST_RUN) {
 8003754:	1811      	adds	r1, r2, r0
 8003756:	4c14      	ldr	r4, [pc, #80]	; (80037a8 <dma_stop+0x5c>)
 8003758:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 800375c:	2903      	cmp	r1, #3
 800375e:	d11d      	bne.n	800379c <dma_stop+0x50>
		return -1;
	}
	// 
	// (*) DMA
	if (dma->isr & (1UL << err_bit_pos)) {
 8003760:	4d12      	ldr	r5, [pc, #72]	; (80037ac <dma_stop+0x60>)
 8003762:	0083      	lsls	r3, r0, #2
 8003764:	6829      	ldr	r1, [r5, #0]
 8003766:	1cde      	adds	r6, r3, #3
 8003768:	40f1      	lsrs	r1, r6
 800376a:	07c9      	lsls	r1, r1, #31
 800376c:	d410      	bmi.n	8003790 <dma_stop+0x44>
		// 
		dma->ifcr |= (1UL << err_bit_pos);
	}
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 800376e:	4403      	add	r3, r0
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003776:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
	
	// 
	this->status = ST_OPENED;
 800377a:	4402      	add	r2, r0
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 800377c:	6899      	ldr	r1, [r3, #8]
	this->status = ST_OPENED;
 800377e:	2502      	movs	r5, #2
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 8003780:	f021 0101 	bic.w	r1, r1, #1
 8003784:	6099      	str	r1, [r3, #8]
	this->status = ST_OPENED;
 8003786:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
	
	return 0;
 800378a:	2000      	movs	r0, #0
}
 800378c:	bcf0      	pop	{r4, r5, r6, r7}
 800378e:	4770      	bx	lr
		dma->ifcr |= (1UL << err_bit_pos);
 8003790:	686f      	ldr	r7, [r5, #4]
 8003792:	2101      	movs	r1, #1
 8003794:	40b1      	lsls	r1, r6
 8003796:	4339      	orrs	r1, r7
 8003798:	6069      	str	r1, [r5, #4]
 800379a:	e7e8      	b.n	800376e <dma_stop+0x22>
		return -1;
 800379c:	f04f 30ff 	mov.w	r0, #4294967295
 80037a0:	e7f4      	b.n	800378c <dma_stop+0x40>
 80037a2:	f04f 30ff 	mov.w	r0, #4294967295
 80037a6:	4770      	bx	lr
 80037a8:	20066a14 	.word	0x20066a14
 80037ac:	40020000 	.word	0x40020000

080037b0 <dma_common_handler>:
	if (dma->isr & (1UL << err_bit_pos)) {
 80037b0:	4929      	ldr	r1, [pc, #164]	; (8003858 <dma_common_handler+0xa8>)
{
 80037b2:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t global_bit_pos = ((ch * 4) + 0);
 80037b4:	0083      	lsls	r3, r0, #2
	if (dma->isr & (1UL << err_bit_pos)) {
 80037b6:	680a      	ldr	r2, [r1, #0]
	uint32_t err_bit_pos =    ((ch * 4) + 3);
 80037b8:	1cdd      	adds	r5, r3, #3
	if (dma->isr & (1UL << err_bit_pos)) {
 80037ba:	40ea      	lsrs	r2, r5
 80037bc:	07d6      	lsls	r6, r2, #31
{
 80037be:	b087      	sub	sp, #28
 80037c0:	4604      	mov	r4, r0
	if (dma->isr & (1UL << err_bit_pos)) {
 80037c2:	d423      	bmi.n	800380c <dma_common_handler+0x5c>
	if (dma->isr & (1UL << comp_bit_pos)) {
 80037c4:	680a      	ldr	r2, [r1, #0]
 80037c6:	1c5e      	adds	r6, r3, #1
 80037c8:	40f2      	lsrs	r2, r6
 80037ca:	07d2      	lsls	r2, r2, #31
 80037cc:	d401      	bmi.n	80037d2 <dma_common_handler+0x22>
}
 80037ce:	b007      	add	sp, #28
 80037d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		dma->ifcr |= (1UL << half_bit_pos) | (1UL << comp_bit_pos) | (1UL << global_bit_pos);
 80037d2:	2201      	movs	r2, #1
 80037d4:	684f      	ldr	r7, [r1, #4]
 80037d6:	fa02 f503 	lsl.w	r5, r2, r3
	uint32_t half_bit_pos =   ((ch * 4) + 2);
 80037da:	3302      	adds	r3, #2
		dma->ifcr |= (1UL << half_bit_pos) | (1UL << comp_bit_pos) | (1UL << global_bit_pos);
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	433d      	orrs	r5, r7
 80037e2:	fa02 f606 	lsl.w	r6, r2, r6
 80037e6:	432b      	orrs	r3, r5
 80037e8:	4333      	orrs	r3, r6
 80037ea:	604b      	str	r3, [r1, #4]
		if (this->remain_transfer_count != 0) {
 80037ec:	4d1b      	ldr	r5, [pc, #108]	; (800385c <dma_common_handler+0xac>)
		dma_stop(ch);
 80037ee:	f7ff ffad 	bl	800374c <dma_stop>
		if (this->remain_transfer_count != 0) {
 80037f2:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 80037f6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 80037fa:	68ee      	ldr	r6, [r5, #12]
 80037fc:	b9de      	cbnz	r6, 8003836 <dma_common_handler+0x86>
			this->callback(ch, 0, this->callback_vp);
 80037fe:	4631      	mov	r1, r6
 8003800:	4620      	mov	r0, r4
 8003802:	686b      	ldr	r3, [r5, #4]
 8003804:	68aa      	ldr	r2, [r5, #8]
 8003806:	4798      	blx	r3
}
 8003808:	b007      	add	sp, #28
 800380a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		dma->ifcr |= (1UL << err_bit_pos);
 800380c:	684a      	ldr	r2, [r1, #4]
 800380e:	2301      	movs	r3, #1
 8003810:	fa03 f505 	lsl.w	r5, r3, r5
 8003814:	4315      	orrs	r5, r2
 8003816:	604d      	str	r5, [r1, #4]
		dma_stop(ch);
 8003818:	f7ff ff98 	bl	800374c <dma_stop>
		this->callback(ch, -1, this->callback_vp);
 800381c:	4b0f      	ldr	r3, [pc, #60]	; (800385c <dma_common_handler+0xac>)
 800381e:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8003822:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003826:	4620      	mov	r0, r4
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	685c      	ldr	r4, [r3, #4]
 800382c:	f04f 31ff 	mov.w	r1, #4294967295
 8003830:	47a0      	blx	r4
}
 8003832:	b007      	add	sp, #28
 8003834:	bdf0      	pop	{r4, r5, r6, r7, pc}
			memcpy(&send_info, &(this->send_info), sizeof(DMA_SEND));
 8003836:	f105 0710 	add.w	r7, r5, #16
 800383a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
			send_info.src_addr = this->send_info.src_addr + this->send_info.transfer_count;
 800383c:	f8d5 e020 	ldr.w	lr, [r5, #32]
			memcpy(&send_info, &(this->send_info), sizeof(DMA_SEND));
 8003840:	ad01      	add	r5, sp, #4
 8003842:	c50f      	stmia	r5!, {r0, r1, r2, r3}
			send_info.src_addr = this->send_info.src_addr + this->send_info.transfer_count;
 8003844:	4607      	mov	r7, r0
 8003846:	4477      	add	r7, lr
			dma_start_ex(ch, &send_info);
 8003848:	4620      	mov	r0, r4
 800384a:	a901      	add	r1, sp, #4
			send_info.transfer_count = this->remain_transfer_count;
 800384c:	9605      	str	r6, [sp, #20]
			send_info.src_addr = this->send_info.src_addr + this->send_info.transfer_count;
 800384e:	9701      	str	r7, [sp, #4]
			dma_start_ex(ch, &send_info);
 8003850:	f7ff fe98 	bl	8003584 <dma_start_ex>
}
 8003854:	b007      	add	sp, #28
 8003856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003858:	40020000 	.word	0x40020000
 800385c:	20066a14 	.word	0x20066a14

08003860 <dma1_handler>:
	dma_common_handler(DMA_CH1);
 8003860:	2000      	movs	r0, #0
 8003862:	f7ff bfa5 	b.w	80037b0 <dma_common_handler>
 8003866:	bf00      	nop

08003868 <dma2_handler>:
	dma_common_handler(DMA_CH2);
 8003868:	2001      	movs	r0, #1
 800386a:	f7ff bfa1 	b.w	80037b0 <dma_common_handler>
 800386e:	bf00      	nop

08003870 <dma3_handler>:
	dma_common_handler(DMA_CH3);
 8003870:	2002      	movs	r0, #2
 8003872:	f7ff bf9d 	b.w	80037b0 <dma_common_handler>
 8003876:	bf00      	nop

08003878 <dma4_handler>:
	dma_common_handler(DMA_CH4);
 8003878:	2003      	movs	r0, #3
 800387a:	f7ff bf99 	b.w	80037b0 <dma_common_handler>
 800387e:	bf00      	nop

08003880 <dma5_handler>:
	dma_common_handler(DMA_CH5);
 8003880:	2004      	movs	r0, #4
 8003882:	f7ff bf95 	b.w	80037b0 <dma_common_handler>
 8003886:	bf00      	nop

08003888 <dma6_handler>:
	dma_common_handler(DMA_CH6);
 8003888:	2005      	movs	r0, #5
 800388a:	f7ff bf91 	b.w	80037b0 <dma_common_handler>
 800388e:	bf00      	nop

08003890 <dma7_handler>:
	dma_common_handler(DMA_CH7);
 8003890:	2006      	movs	r0, #6
 8003892:	f7ff bf8d 	b.w	80037b0 <dma_common_handler>
 8003896:	bf00      	nop

08003898 <I2C2_ER_IRQHandler>:
	// 
	this = get_myself(I2C_CH2);
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8003898:	4801      	ldr	r0, [pc, #4]	; (80038a0 <I2C2_ER_IRQHandler+0x8>)
 800389a:	f7fd b927 	b.w	8000aec <HAL_I2C_ER_IRQHandler>
 800389e:	bf00      	nop
 80038a0:	20066ba8 	.word	0x20066ba8

080038a4 <I2C1_ER_IRQHandler>:
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 80038a4:	4801      	ldr	r0, [pc, #4]	; (80038ac <I2C1_ER_IRQHandler+0x8>)
 80038a6:	f7fd b921 	b.w	8000aec <HAL_I2C_ER_IRQHandler>
 80038aa:	bf00      	nop
 80038ac:	20066b14 	.word	0x20066b14

080038b0 <I2C2_EV_IRQHandler>:
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 80038b0:	4801      	ldr	r0, [pc, #4]	; (80038b8 <I2C2_EV_IRQHandler+0x8>)
 80038b2:	f7fd b90d 	b.w	8000ad0 <HAL_I2C_EV_IRQHandler>
 80038b6:	bf00      	nop
 80038b8:	20066ba8 	.word	0x20066ba8

080038bc <I2C1_EV_IRQHandler>:
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 80038bc:	4801      	ldr	r0, [pc, #4]	; (80038c4 <I2C1_EV_IRQHandler+0x8>)
 80038be:	f7fd b907 	b.w	8000ad0 <HAL_I2C_EV_IRQHandler>
 80038c2:	bf00      	nop
 80038c4:	20066b14 	.word	0x20066b14

080038c8 <i2c_wrapper_init>:
}

// 
// I2C
void i2c_wrapper_init(void)
{
 80038c8:	b570      	push	{r4, r5, r6, lr}
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		// 
		memset(this, 0, sizeof(I2C_CTL));
 80038ca:	4c11      	ldr	r4, [pc, #68]	; (8003910 <i2c_wrapper_init+0x48>)
 80038cc:	2694      	movs	r6, #148	; 0x94
 80038ce:	4632      	mov	r2, r6
 80038d0:	2100      	movs	r1, #0
 80038d2:	4620      	mov	r0, r4
 80038d4:	f001 ff37 	bl	8005746 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80038d8:	490e      	ldr	r1, [pc, #56]	; (8003914 <i2c_wrapper_init+0x4c>)
 80038da:	202f      	movs	r0, #47	; 0x2f
 80038dc:	f001 fe10 	bl	8005500 <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 80038e0:	490d      	ldr	r1, [pc, #52]	; (8003918 <i2c_wrapper_init+0x50>)
 80038e2:	2030      	movs	r0, #48	; 0x30
 80038e4:	f001 fe0c 	bl	8005500 <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 80038e8:	4620      	mov	r0, r4
 80038ea:	2501      	movs	r5, #1
		memset(this, 0, sizeof(I2C_CTL));
 80038ec:	4632      	mov	r2, r6
 80038ee:	2100      	movs	r1, #0
		this->state = ST_INITIALIZED;
 80038f0:	f840 5b94 	str.w	r5, [r0], #148
		memset(this, 0, sizeof(I2C_CTL));
 80038f4:	f001 ff27 	bl	8005746 <memset>
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80038f8:	4908      	ldr	r1, [pc, #32]	; (800391c <i2c_wrapper_init+0x54>)
 80038fa:	2031      	movs	r0, #49	; 0x31
 80038fc:	f001 fe00 	bl	8005500 <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8003900:	4907      	ldr	r1, [pc, #28]	; (8003920 <i2c_wrapper_init+0x58>)
 8003902:	2032      	movs	r0, #50	; 0x32
 8003904:	f001 fdfc 	bl	8005500 <kz_setintr>
		this->state = ST_INITIALIZED;
 8003908:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
 800390c:	bd70      	pop	{r4, r5, r6, pc}
 800390e:	bf00      	nop
 8003910:	20066b10 	.word	0x20066b10
 8003914:	080038bd 	.word	0x080038bd
 8003918:	080038a5 	.word	0x080038a5
 800391c:	080038b1 	.word	0x080038b1
 8003920:	08003899 	.word	0x08003899

08003924 <opctspi2_handler>:
static void opctspi1_handler(void) {
	opctspi_common_handler(OCTOSPI_CH_1);
}

//  CH2
static void opctspi2_handler(void) {
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop

08003928 <octospi_proc>:
	return E_OK;
}

// 
static int32_t octospi_proc(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint32_t mode, uint8_t *data, uint32_t size)
{
 8003928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		8. Read/write the data from/to the FIFO through OCTOSPI_DR (if no DMA usage).
		If neither the address register (OCTOSPI_AR) nor the data register (OCTOSPI_DR) need
	*/
	
	// 
	octspi_base_addr = get_reg(ch);
 800392c:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8003930:	4c64      	ldr	r4, [pc, #400]	; (8003ac4 <octospi_proc+0x19c>)
{
 8003932:	9e06      	ldr	r6, [sp, #24]
	octspi_base_addr = get_reg(ch);
 8003934:	f854 4035 	ldr.w	r4, [r4, r5, lsl #3]
	
	// 
	octspi_base_addr->cr &= 0xCFFFFFFF;
 8003938:	6825      	ldr	r5, [r4, #0]
 800393a:	f025 5540 	bic.w	r5, r5, #805306368	; 0x30000000
 800393e:	6025      	str	r5, [r4, #0]
	// 
	octspi_base_addr->cr |= CR_FMODE(mode);
 8003940:	6827      	ldr	r7, [r4, #0]
 8003942:	0715      	lsls	r5, r2, #28
 8003944:	f005 5540 	and.w	r5, r5, #805306368	; 0x30000000
 8003948:	433d      	orrs	r5, r7
	
	// 
	if ((mode == FMODE_INDIRECT_WRITE)||(mode == FMODE_INDIRECT_READ)) {
 800394a:	2a01      	cmp	r2, #1
	octspi_base_addr->cr |= CR_FMODE(mode);
 800394c:	6025      	str	r5, [r4, #0]
	if ((mode == FMODE_INDIRECT_WRITE)||(mode == FMODE_INDIRECT_READ)) {
 800394e:	d902      	bls.n	8003956 <octospi_proc+0x2e>
	}
	
	// 
	//octspi_base_addr->cr |= (CR_TCIE | CR_TEIE);
	
	return E_OK;
 8003950:	2000      	movs	r0, #0
 8003952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		octspi_base_addr->tcr = 0x00000000;
 8003956:	2500      	movs	r5, #0
 8003958:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
		octspi_base_addr->ccr = 0x00000000;
 800395c:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
		octspi_base_addr->tcr |= cfg->dummy_cycle;
 8003960:	f8d4 5108 	ldr.w	r5, [r4, #264]	; 0x108
 8003964:	690f      	ldr	r7, [r1, #16]
 8003966:	433d      	orrs	r5, r7
 8003968:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
		if (size > 0) {
 800396c:	2e00      	cmp	r6, #0
 800396e:	d16f      	bne.n	8003a50 <octospi_proc+0x128>
	uint32_t tmp_ccr = 0UL;
 8003970:	4635      	mov	r5, r6
		if (cfg->alternate_all_size > 0) {
 8003972:	f8d1 c018 	ldr.w	ip, [r1, #24]
 8003976:	f1bc 0f00 	cmp.w	ip, #0
 800397a:	d00e      	beq.n	800399a <octospi_proc+0x72>
			tmp_ccr |= CCR_ABSIZE(cfg->alternate_size) | CCR_ABMODE(cfg->alternate_if);
 800397c:	7d4f      	ldrb	r7, [r1, #21]
 800397e:	f891 e016 	ldrb.w	lr, [r1, #22]
			octspi_base_addr->abr = cfg->alternate_all_size;
 8003982:	f8c4 c120 	str.w	ip, [r4, #288]	; 0x120
			tmp_ccr |= CCR_ABSIZE(cfg->alternate_size) | CCR_ABMODE(cfg->alternate_if);
 8003986:	053f      	lsls	r7, r7, #20
 8003988:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
 800398c:	f407 1740 	and.w	r7, r7, #3145728	; 0x300000
 8003990:	f40e 2ee0 	and.w	lr, lr, #458752	; 0x70000
 8003994:	ea47 070e 	orr.w	r7, r7, lr
 8003998:	433d      	orrs	r5, r7
		if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 800399a:	f891 e00d 	ldrb.w	lr, [r1, #13]
 800399e:	f1be 0f00 	cmp.w	lr, #0
 80039a2:	d067      	beq.n	8003a74 <octospi_proc+0x14c>
 80039a4:	f1be 0f05 	cmp.w	lr, #5
 80039a8:	d077      	beq.n	8003a9a <octospi_proc+0x172>
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 80039aa:	7b0f      	ldrb	r7, [r1, #12]
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 80039ac:	f891 8004 	ldrb.w	r8, [r1, #4]
 80039b0:	f891 c005 	ldrb.w	ip, [r1, #5]
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 80039b4:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
 80039b8:	033f      	lsls	r7, r7, #12
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 80039ba:	ea4f 1808 	mov.w	r8, r8, lsl #4
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 80039be:	f40e 6ee0 	and.w	lr, lr, #1792	; 0x700
 80039c2:	f407 5740 	and.w	r7, r7, #12288	; 0x3000
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 80039c6:	f008 0830 	and.w	r8, r8, #48	; 0x30
 80039ca:	f00c 0c07 	and.w	ip, ip, #7
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 80039ce:	ea47 070e 	orr.w	r7, r7, lr
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 80039d2:	ea48 0e0c 	orr.w	lr, r8, ip
 80039d6:	ea47 070e 	orr.w	r7, r7, lr
 80039da:	433d      	orrs	r5, r7
		octspi_base_addr->ir = cfg->inst;
 80039dc:	680f      	ldr	r7, [r1, #0]
				octspi_base_addr->ar = cfg->addr;
 80039de:	6889      	ldr	r1, [r1, #8]
		octspi_base_addr->ccr = tmp_ccr;
 80039e0:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
		octspi_base_addr->ir = cfg->inst;
 80039e4:	f8c4 7110 	str.w	r7, [r4, #272]	; 0x110
				octspi_base_addr->ar = cfg->addr;
 80039e8:	64a1      	str	r1, [r4, #72]	; 0x48
			if (size > 0) {
 80039ea:	2e00      	cmp	r6, #0
 80039ec:	d0b0      	beq.n	8003950 <octospi_proc+0x28>
				this->data = data;
 80039ee:	4936      	ldr	r1, [pc, #216]	; (8003ac8 <octospi_proc+0x1a0>)
 80039f0:	eb01 1000 	add.w	r0, r1, r0, lsl #4
				while (this->data_size-- > 0) {
 80039f4:	3e01      	subs	r6, #1
 80039f6:	60c6      	str	r6, [r0, #12]
				this->data = data;
 80039f8:	6083      	str	r3, [r0, #8]
	uint32_t tmp_ccr = 0UL;
 80039fa:	f240 33e9 	movw	r3, #1001	; 0x3e9
 80039fe:	e001      	b.n	8003a04 <octospi_proc+0xdc>
		if (timeout-- == 0) {
 8003a00:	3b01      	subs	r3, #1
 8003a02:	d033      	beq.n	8003a6c <octospi_proc+0x144>
	while((octspi_base_addr->sr & flag) == 0) {
 8003a04:	6a21      	ldr	r1, [r4, #32]
 8003a06:	0749      	lsls	r1, r1, #29
 8003a08:	d5fa      	bpl.n	8003a00 <octospi_proc+0xd8>
					if (mode == FMODE_INDIRECT_WRITE) {
 8003a0a:	bb42      	cbnz	r2, 8003a5e <octospi_proc+0x136>
						octspi_base_addr->dr.byte[0] = *(this->data++);
 8003a0c:	6883      	ldr	r3, [r0, #8]
 8003a0e:	1c59      	adds	r1, r3, #1
 8003a10:	6081      	str	r1, [r0, #8]
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
				while (this->data_size-- > 0) {
 8003a18:	68c3      	ldr	r3, [r0, #12]
 8003a1a:	1e59      	subs	r1, r3, #1
 8003a1c:	60c1      	str	r1, [r0, #12]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1eb      	bne.n	80039fa <octospi_proc+0xd2>
 8003a22:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8003a26:	e001      	b.n	8003a2c <octospi_proc+0x104>
		if (timeout-- == 0) {
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	d01f      	beq.n	8003a6c <octospi_proc+0x144>
	while((octspi_base_addr->sr & flag) == 0) {
 8003a2c:	6a22      	ldr	r2, [r4, #32]
 8003a2e:	0792      	lsls	r2, r2, #30
 8003a30:	d5fa      	bpl.n	8003a28 <octospi_proc+0x100>
				octspi_base_addr->sr |= FCR_CTCF;
 8003a32:	6a23      	ldr	r3, [r4, #32]
 8003a34:	f043 0302 	orr.w	r3, r3, #2
 8003a38:	6223      	str	r3, [r4, #32]
				if ((octspi_base_addr->sr & SR_TEF) != 0) {
 8003a3a:	6a23      	ldr	r3, [r4, #32]
 8003a3c:	07db      	lsls	r3, r3, #31
 8003a3e:	d587      	bpl.n	8003950 <octospi_proc+0x28>
					octspi_base_addr->sr |= FCR_CTEF;
 8003a40:	6a23      	ldr	r3, [r4, #32]
 8003a42:	f043 0301 	orr.w	r3, r3, #1
 8003a46:	6223      	str	r3, [r4, #32]
					return E_STS;
 8003a48:	f06f 0002 	mvn.w	r0, #2
 8003a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			tmp_ccr |= CCR_DMODE(cfg->data_if);
 8003a50:	7d0d      	ldrb	r5, [r1, #20]
			octspi_base_addr->dlr = size - 1;
 8003a52:	1e77      	subs	r7, r6, #1
			tmp_ccr |= CCR_DMODE(cfg->data_if);
 8003a54:	062d      	lsls	r5, r5, #24
 8003a56:	f005 65e0 	and.w	r5, r5, #117440512	; 0x7000000
			octspi_base_addr->dlr = size - 1;
 8003a5a:	6427      	str	r7, [r4, #64]	; 0x40
 8003a5c:	e789      	b.n	8003972 <octospi_proc+0x4a>
						*(this->data++) = octspi_base_addr->dr.byte[0];
 8003a5e:	6883      	ldr	r3, [r0, #8]
 8003a60:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 8003a64:	1c5d      	adds	r5, r3, #1
 8003a66:	6085      	str	r5, [r0, #8]
 8003a68:	7019      	strb	r1, [r3, #0]
 8003a6a:	e7d5      	b.n	8003a18 <octospi_proc+0xf0>
						return E_TMOUT;
 8003a6c:	f06f 0001 	mvn.w	r0, #1
 8003a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 8003a74:	790f      	ldrb	r7, [r1, #4]
 8003a76:	f891 e005 	ldrb.w	lr, [r1, #5]
		octspi_base_addr->ir = cfg->inst;
 8003a7a:	f8d1 c000 	ldr.w	ip, [r1]
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 8003a7e:	0139      	lsls	r1, r7, #4
 8003a80:	f001 0130 	and.w	r1, r1, #48	; 0x30
 8003a84:	f00e 0707 	and.w	r7, lr, #7
 8003a88:	4339      	orrs	r1, r7
 8003a8a:	430d      	orrs	r5, r1
		octspi_base_addr->ccr = tmp_ccr;
 8003a8c:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
		octspi_base_addr->ir = cfg->inst;
 8003a90:	f8c4 c110 	str.w	ip, [r4, #272]	; 0x110
		if (((cfg->addr_if == OCTOSPI_IF_NONE) || (cfg->addr_if == OCTOSPI_IF_MAX)) && (size == 0)) {
 8003a94:	2e00      	cmp	r6, #0
 8003a96:	d1aa      	bne.n	80039ee <octospi_proc+0xc6>
 8003a98:	e75a      	b.n	8003950 <octospi_proc+0x28>
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 8003a9a:	790f      	ldrb	r7, [r1, #4]
 8003a9c:	f891 e005 	ldrb.w	lr, [r1, #5]
		octspi_base_addr->ir = cfg->inst;
 8003aa0:	f8d1 c000 	ldr.w	ip, [r1]
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 8003aa4:	0139      	lsls	r1, r7, #4
 8003aa6:	f001 0130 	and.w	r1, r1, #48	; 0x30
 8003aaa:	f00e 0707 	and.w	r7, lr, #7
 8003aae:	4339      	orrs	r1, r7
 8003ab0:	430d      	orrs	r5, r1
		octspi_base_addr->ccr = tmp_ccr;
 8003ab2:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
		octspi_base_addr->ir = cfg->inst;
 8003ab6:	f8c4 c110 	str.w	ip, [r4, #272]	; 0x110
		if (((cfg->addr_if == OCTOSPI_IF_NONE) || (cfg->addr_if == OCTOSPI_IF_MAX)) && (size == 0)) {
 8003aba:	2e00      	cmp	r6, #0
 8003abc:	f43f af48 	beq.w	8003950 <octospi_proc+0x28>
 8003ac0:	e795      	b.n	80039ee <octospi_proc+0xc6>
 8003ac2:	bf00      	nop
 8003ac4:	08005ea4 	.word	0x08005ea4
 8003ac8:	20066c38 	.word	0x20066c38

08003acc <opctspi1_handler>:
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop

08003ad0 <octospi_init>:
{
 8003ad0:	b570      	push	{r4, r5, r6, lr}
		memset(this, 0, sizeof(OCTSPI_CTL));
 8003ad2:	4c0b      	ldr	r4, [pc, #44]	; (8003b00 <octospi_init+0x30>)
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003ad4:	490b      	ldr	r1, [pc, #44]	; (8003b04 <octospi_init+0x34>)
		memset(this, 0, sizeof(OCTSPI_CTL));
 8003ad6:	2500      	movs	r5, #0
		this->status = ST_INTIALIZED;
 8003ad8:	2601      	movs	r6, #1
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003ada:	2057      	movs	r0, #87	; 0x57
		memset(this, 0, sizeof(OCTSPI_CTL));
 8003adc:	6025      	str	r5, [r4, #0]
 8003ade:	6065      	str	r5, [r4, #4]
 8003ae0:	60a5      	str	r5, [r4, #8]
 8003ae2:	60e5      	str	r5, [r4, #12]
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003ae4:	f001 fd0c 	bl	8005500 <kz_setintr>
 8003ae8:	4907      	ldr	r1, [pc, #28]	; (8003b08 <octospi_init+0x38>)
		memset(this, 0, sizeof(OCTSPI_CTL));
 8003aea:	6125      	str	r5, [r4, #16]
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003aec:	205c      	movs	r0, #92	; 0x5c
		memset(this, 0, sizeof(OCTSPI_CTL));
 8003aee:	6165      	str	r5, [r4, #20]
 8003af0:	61a5      	str	r5, [r4, #24]
 8003af2:	61e5      	str	r5, [r4, #28]
		this->status = ST_INTIALIZED;
 8003af4:	6066      	str	r6, [r4, #4]
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003af6:	f001 fd03 	bl	8005500 <kz_setintr>
		this->status = ST_INTIALIZED;
 8003afa:	6166      	str	r6, [r4, #20]
 8003afc:	bd70      	pop	{r4, r5, r6, pc}
 8003afe:	bf00      	nop
 8003b00:	20066c38 	.word	0x20066c38
 8003b04:	08003acd 	.word	0x08003acd
 8003b08:	08003925 	.word	0x08003925

08003b0c <octospi_open>:
	if (ch >= OCTOSPI_CH_MAX) {
 8003b0c:	2801      	cmp	r0, #1
 8003b0e:	f200 808c 	bhi.w	8003c2a <octospi_open+0x11e>
	if (par->mem_type >= OCTOSPI_MEM_MAX) {
 8003b12:	798b      	ldrb	r3, [r1, #6]
 8003b14:	2b05      	cmp	r3, #5
 8003b16:	f200 8088 	bhi.w	8003c2a <octospi_open+0x11e>
	if (par->interface >= OCTOSPI_IF_OCTO) {
 8003b1a:	794a      	ldrb	r2, [r1, #5]
 8003b1c:	2a03      	cmp	r2, #3
 8003b1e:	f200 8084 	bhi.w	8003c2a <octospi_open+0x11e>
{
 8003b22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (this->status != ST_INTIALIZED) {
 8003b26:	4d45      	ldr	r5, [pc, #276]	; (8003c3c <octospi_open+0x130>)
 8003b28:	0106      	lsls	r6, r0, #4
 8003b2a:	19aa      	adds	r2, r5, r6
{
 8003b2c:	b085      	sub	sp, #20
	if (this->status != ST_INTIALIZED) {
 8003b2e:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8003b32:	f1b9 0f01 	cmp.w	r9, #1
 8003b36:	d17b      	bne.n	8003c30 <octospi_open+0x124>
	octspi_base_addr = get_reg(ch);
 8003b38:	ea4f 0840 	mov.w	r8, r0, lsl #1
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 8003b3c:	f8d1 c008 	ldr.w	ip, [r1, #8]
	octspi_base_addr = get_reg(ch);
 8003b40:	4f3f      	ldr	r7, [pc, #252]	; (8003c40 <octospi_open+0x134>)
 8003b42:	eb08 0200 	add.w	r2, r8, r0
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 8003b46:	061b      	lsls	r3, r3, #24
		if (base >= value) {
 8003b48:	f1bc 0f02 	cmp.w	ip, #2
	octspi_base_addr = get_reg(ch);
 8003b4c:	f857 4032 	ldr.w	r4, [r7, r2, lsl #3]
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 8003b50:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
		if (base >= value) {
 8003b54:	d96f      	bls.n	8003c36 <octospi_open+0x12a>
 8003b56:	464b      	mov	r3, r9
 8003b58:	f04f 0e02 	mov.w	lr, #2
		base = base * 2;
 8003b5c:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
	for (i = 1; i < 256; i++) {
 8003b60:	3301      	adds	r3, #1
		if (base >= value) {
 8003b62:	45f4      	cmp	ip, lr
	for (i = 1; i < 256; i++) {
 8003b64:	b2db      	uxtb	r3, r3
		if (base >= value) {
 8003b66:	d8f9      	bhi.n	8003b5c <octospi_open+0x50>
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	041b      	lsls	r3, r3, #16
 8003b6c:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 8003b70:	f891 e00f 	ldrb.w	lr, [r1, #15]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	f00e 0201 	and.w	r2, lr, #1
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	60a3      	str	r3, [r4, #8]
	if (par->dual_mode != FALSE) {
 8003b7e:	7b0b      	ldrb	r3, [r1, #12]
 8003b80:	b11b      	cbz	r3, 8003b8a <octospi_open+0x7e>
		octspi_base_addr->cr |= CR_DMM;
 8003b82:	6823      	ldr	r3, [r4, #0]
 8003b84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b88:	6023      	str	r3, [r4, #0]
	octospi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8003b8a:	eb08 0300 	add.w	r3, r8, r0
 8003b8e:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
 8003b92:	4683      	mov	fp, r0
 8003b94:	6958      	ldr	r0, [r3, #20]
	set_clk(ch, par->clk);
 8003b96:	f8d1 a000 	ldr.w	sl, [r1]
 8003b9a:	9101      	str	r1, [sp, #4]
	octospi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8003b9c:	f7fe f8a8 	bl	8001cf0 <HAL_RCCEx_GetPeriphCLKFreq>
	if (prescale == 0) {
 8003ba0:	9901      	ldr	r1, [sp, #4]
	prescale = octospi_clk/clk;
 8003ba2:	fbb0 f0fa 	udiv	r0, r0, sl
	if (prescale == 0) {
 8003ba6:	2800      	cmp	r0, #0
 8003ba8:	d137      	bne.n	8003c1a <octospi_open+0x10e>
	octspi_base_addr->dcr2 = DCR2_PRESCALER(prescale);
 8003baa:	f8c4 900c 	str.w	r9, [r4, #12]
	if (par->dqs_used != FALSE) {
 8003bae:	7b4b      	ldrb	r3, [r1, #13]
 8003bb0:	b12b      	cbz	r3, 8003bbe <octospi_open+0xb2>
		octspi_base_addr->ccr |= CCR_SIOO;
 8003bb2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003bb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003bba:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
	if (par->ssio_used != FALSE) {
 8003bbe:	7c0b      	ldrb	r3, [r1, #16]
 8003bc0:	bb23      	cbnz	r3, 8003c0c <octospi_open+0x100>
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8003bc2:	4a20      	ldr	r2, [pc, #128]	; (8003c44 <octospi_open+0x138>)
 8003bc4:	9202      	str	r2, [sp, #8]
	pcr_reg = (uint32_t*)pcr_tbl[ch];
 8003bc6:	ab04      	add	r3, sp, #16
 8003bc8:	eb03 038b 	add.w	r3, r3, fp, lsl #2
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8003bcc:	3204      	adds	r2, #4
 8003bce:	9203      	str	r2, [sp, #12]
	pcr_reg = (uint32_t*)pcr_tbl[ch];
 8003bd0:	f853 2c08 	ldr.w	r2, [r3, #-8]
	*pcr_reg |= (PCR_IOHEN | PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
 8003bd4:	6813      	ldr	r3, [r2, #0]
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8003bd6:	44d8      	add	r8, fp
	*pcr_reg |= (PCR_IOHEN | PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
 8003bd8:	f043 3301 	orr.w	r3, r3, #16843009	; 0x1010101
 8003bdc:	6013      	str	r3, [r2, #0]
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8003bde:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
	octspi_base_addr->cr |= CR_EN;
 8003be2:	6823      	ldr	r3, [r4, #0]
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8003be4:	f997 8004 	ldrsb.w	r8, [r7, #4]
 8003be8:	6939      	ldr	r1, [r7, #16]
	octspi_base_addr->cr |= CR_EN;
 8003bea:	f043 0301 	orr.w	r3, r3, #1
 8003bee:	6023      	str	r3, [r4, #0]
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8003bf0:	4640      	mov	r0, r8
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f7fc fb1a 	bl	800022c <HAL_NVIC_SetPriority>
	this->status = ST_OPENED;
 8003bf8:	4435      	add	r5, r6
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8003bfa:	4640      	mov	r0, r8
 8003bfc:	f7fc fb4c 	bl	8000298 <HAL_NVIC_EnableIRQ>
	this->status = ST_OPENED;
 8003c00:	2302      	movs	r3, #2
 8003c02:	606b      	str	r3, [r5, #4]
	return E_OK;
 8003c04:	2000      	movs	r0, #0
}
 8003c06:	b005      	add	sp, #20
 8003c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		octspi_base_addr->ccr |= CCR_DQSE;
 8003c0c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003c10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003c14:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003c18:	e7d3      	b.n	8003bc2 <octospi_open+0xb6>
 8003c1a:	fa5f f980 	uxtb.w	r9, r0
	octspi_base_addr->dcr2 = DCR2_PRESCALER(prescale);
 8003c1e:	f8c4 900c 	str.w	r9, [r4, #12]
	if (par->dqs_used != FALSE) {
 8003c22:	7b4b      	ldrb	r3, [r1, #13]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0ca      	beq.n	8003bbe <octospi_open+0xb2>
 8003c28:	e7c3      	b.n	8003bb2 <octospi_open+0xa6>
		return E_PAR;
 8003c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8003c2e:	4770      	bx	lr
 8003c30:	f04f 30ff 	mov.w	r0, #4294967295
 8003c34:	e7e7      	b.n	8003c06 <octospi_open+0xfa>
		if (base >= value) {
 8003c36:	2300      	movs	r3, #0
 8003c38:	e79a      	b.n	8003b70 <octospi_open+0x64>
 8003c3a:	bf00      	nop
 8003c3c:	20066c38 	.word	0x20066c38
 8003c40:	08005ea4 	.word	0x08005ea4
 8003c44:	50061c04 	.word	0x50061c04

08003c48 <octospi_send>:
{
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8003c48:	2801      	cmp	r0, #1
 8003c4a:	d816      	bhi.n	8003c7a <octospi_send+0x32>
{
 8003c4c:	b570      	push	{r4, r5, r6, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 8003c4e:	4c0c      	ldr	r4, [pc, #48]	; (8003c80 <octospi_send+0x38>)
 8003c50:	eb04 1400 	add.w	r4, r4, r0, lsl #4
{
 8003c54:	b082      	sub	sp, #8
	if (this->status != ST_OPENED) {
 8003c56:	6866      	ldr	r6, [r4, #4]
 8003c58:	2e02      	cmp	r6, #2
 8003c5a:	d10a      	bne.n	8003c72 <octospi_send+0x2a>
 8003c5c:	461d      	mov	r5, r3
	
	// 
	this->status = ST_RUN;
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_WRITE, data, size);
 8003c5e:	9500      	str	r5, [sp, #0]
	this->status = ST_RUN;
 8003c60:	2503      	movs	r5, #3
 8003c62:	4613      	mov	r3, r2
 8003c64:	6065      	str	r5, [r4, #4]
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_WRITE, data, size);
 8003c66:	2200      	movs	r2, #0
 8003c68:	f7ff fe5e 	bl	8003928 <octospi_proc>
	
	// 
	this->status = ST_OPENED;
 8003c6c:	6066      	str	r6, [r4, #4]
	
	return ret;
}
 8003c6e:	b002      	add	sp, #8
 8003c70:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 8003c72:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003c76:	b002      	add	sp, #8
 8003c78:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 8003c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8003c7e:	4770      	bx	lr
 8003c80:	20066c38 	.word	0x20066c38

08003c84 <octospi_recv>:
{
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8003c84:	2801      	cmp	r0, #1
 8003c86:	d816      	bhi.n	8003cb6 <octospi_recv+0x32>
{
 8003c88:	b570      	push	{r4, r5, r6, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 8003c8a:	4c0c      	ldr	r4, [pc, #48]	; (8003cbc <octospi_recv+0x38>)
 8003c8c:	eb04 1400 	add.w	r4, r4, r0, lsl #4
{
 8003c90:	b082      	sub	sp, #8
	if (this->status != ST_OPENED) {
 8003c92:	6866      	ldr	r6, [r4, #4]
 8003c94:	2e02      	cmp	r6, #2
 8003c96:	d10a      	bne.n	8003cae <octospi_recv+0x2a>
 8003c98:	461d      	mov	r5, r3
	
	// 
	this->status = ST_RUN;
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_READ, data, size);
 8003c9a:	9500      	str	r5, [sp, #0]
	this->status = ST_RUN;
 8003c9c:	2503      	movs	r5, #3
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	6065      	str	r5, [r4, #4]
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_READ, data, size);
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f7ff fe40 	bl	8003928 <octospi_proc>
	
	// 
	this->status = ST_OPENED;
 8003ca8:	6066      	str	r6, [r4, #4]
	
	return ret;
}
 8003caa:	b002      	add	sp, #8
 8003cac:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 8003cae:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003cb2:	b002      	add	sp, #8
 8003cb4:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 8003cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8003cba:	4770      	bx	lr
 8003cbc:	20066c38 	.word	0x20066c38

08003cc0 <sai1_handler>:
	
	// 
	sai_base_addr = get_reg(ch);
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 8003cc0:	4a1e      	ldr	r2, [pc, #120]	; (8003d3c <sai1_handler+0x7c>)
 8003cc2:	69d3      	ldr	r3, [r2, #28]
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	61d3      	str	r3, [r2, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8003cca:	6953      	ldr	r3, [r2, #20]
 8003ccc:	0719      	lsls	r1, r3, #28
 8003cce:	d522      	bpl.n	8003d16 <sai1_handler+0x56>
 8003cd0:	6993      	ldr	r3, [r2, #24]
 8003cd2:	071b      	lsls	r3, r3, #28
 8003cd4:	d51f      	bpl.n	8003d16 <sai1_handler+0x56>
		}
	}
}

// 
void sai1_handler(void){
 8003cd6:	b570      	push	{r4, r5, r6, lr}
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8003cd8:	4c19      	ldr	r4, [pc, #100]	; (8003d40 <sai1_handler+0x80>)
 8003cda:	79a5      	ldrb	r5, [r4, #6]
 8003cdc:	b36d      	cbz	r5, 8003d3a <sai1_handler+0x7a>
			if (buf_info->w_idx != buf_info->r_idx) {
 8003cde:	f248 010c 	movw	r1, #32780	; 0x800c
 8003ce2:	f248 0308 	movw	r3, #32776	; 0x8008
 8003ce6:	5866      	ldr	r6, [r4, r1]
 8003ce8:	58e3      	ldr	r3, [r4, r3]
 8003cea:	429e      	cmp	r6, r3
 8003cec:	d017      	beq.n	8003d1e <sai1_handler+0x5e>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 8003cee:	4611      	mov	r1, r2
			if (buf_info->w_idx != buf_info->r_idx) {
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	e001      	b.n	8003cf8 <sai1_handler+0x38>
 8003cf4:	42b3      	cmp	r3, r6
 8003cf6:	d00f      	beq.n	8003d18 <sai1_handler+0x58>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 8003cf8:	eb04 0083 	add.w	r0, r4, r3, lsl #2
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8003cfc:	3201      	adds	r2, #1
 8003cfe:	b2d2      	uxtb	r2, r2
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 8003d00:	6880      	ldr	r0, [r0, #8]
 8003d02:	6208      	str	r0, [r1, #32]
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 8003d04:	3301      	adds	r3, #1
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8003d06:	4295      	cmp	r5, r2
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 8003d08:	f3c3 030c 	ubfx	r3, r3, #0, #13
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8003d0c:	d1f2      	bne.n	8003cf4 <sai1_handler+0x34>
 8003d0e:	f248 0208 	movw	r2, #32776	; 0x8008
 8003d12:	50a3      	str	r3, [r4, r2]
 8003d14:	bd70      	pop	{r4, r5, r6, pc}
 8003d16:	4770      	bx	lr
 8003d18:	f248 0208 	movw	r2, #32776	; 0x8008
 8003d1c:	50a3      	str	r3, [r4, r2]
				sai_base_addr->aim &= ~AIM_FRQIE;
 8003d1e:	4a07      	ldr	r2, [pc, #28]	; (8003d3c <sai1_handler+0x7c>)
				if (tx_info->callback) {
 8003d20:	4908      	ldr	r1, [pc, #32]	; (8003d44 <sai1_handler+0x84>)
				sai_base_addr->aim &= ~AIM_FRQIE;
 8003d22:	6953      	ldr	r3, [r2, #20]
				if (tx_info->callback) {
 8003d24:	698d      	ldr	r5, [r1, #24]
				sai_base_addr->aim &= ~AIM_FRQIE;
 8003d26:	f023 0308 	bic.w	r3, r3, #8
 8003d2a:	6153      	str	r3, [r2, #20]
				if (tx_info->callback) {
 8003d2c:	b115      	cbz	r5, 8003d34 <sai1_handler+0x74>
					tx_info->callback(ch, tx_info->callback_vp);
 8003d2e:	69c9      	ldr	r1, [r1, #28]
 8003d30:	2000      	movs	r0, #0
 8003d32:	47a8      	blx	r5
				this->status = ST_OPENED;
 8003d34:	2302      	movs	r3, #2
 8003d36:	7063      	strb	r3, [r4, #1]
 8003d38:	bd70      	pop	{r4, r5, r6, pc}
 8003d3a:	bd70      	pop	{r4, r5, r6, pc}
 8003d3c:	40015400 	.word	0x40015400
 8003d40:	20066c58 	.word	0x20066c58
 8003d44:	20076c58 	.word	0x20076c58

08003d48 <sai_init>:
}

// 
// SAI
void sai_init(void)
{
 8003d48:	b510      	push	{r4, lr}
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		// 
		memset(this, 0, sizeof(SAI_CTL));
 8003d4a:	4c07      	ldr	r4, [pc, #28]	; (8003d68 <sai_init+0x20>)
 8003d4c:	4a07      	ldr	r2, [pc, #28]	; (8003d6c <sai_init+0x24>)
 8003d4e:	2100      	movs	r1, #0
 8003d50:	4620      	mov	r0, r4
 8003d52:	f001 fcf8 	bl	8005746 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003d56:	4906      	ldr	r1, [pc, #24]	; (8003d70 <sai_init+0x28>)
 8003d58:	205a      	movs	r0, #90	; 0x5a
 8003d5a:	f001 fbd1 	bl	8005500 <kz_setintr>
		// 
		this->ch = ch;
 8003d5e:	2200      	movs	r2, #0
		// 
		this->status = ST_INTIALIZED;
 8003d60:	2301      	movs	r3, #1
		this->ch = ch;
 8003d62:	7022      	strb	r2, [r4, #0]
		this->status = ST_INTIALIZED;
 8003d64:	7063      	strb	r3, [r4, #1]
 8003d66:	bd10      	pop	{r4, pc}
 8003d68:	20066c58 	.word	0x20066c58
 8003d6c:	00010020 	.word	0x00010020
 8003d70:	08003cc1 	.word	0x08003cc1

08003d74 <spi_common_handler>:
	{DMA_CH5,	DMA_CH6,	DMA_RESOURCE_SPI3_TX,	DMA_RESOURCE_SPI3_RX},	// SPI3DMA
};

// 
static void spi_common_handler(DMA_CH ch)
{
 8003d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	SPI_CTL *this = get_myself(ch);
	volatile struct stm32l4_spi *spi_base_addr = get_reg(ch);
 8003d78:	00c7      	lsls	r7, r0, #3
 8003d7a:	1a3e      	subs	r6, r7, r0
 8003d7c:	4b3b      	ldr	r3, [pc, #236]	; (8003e6c <spi_common_handler+0xf8>)
 8003d7e:	00b6      	lsls	r6, r6, #2
{
 8003d80:	4605      	mov	r5, r0
	volatile struct stm32l4_spi *spi_base_addr = get_reg(ch);
 8003d82:	599c      	ldr	r4, [r3, r6]
	uint8_t dummy_data;
	int32_t *ret;
	
	// 
	if (spi_base_addr->sr & (SR_FRE | SR_OVR | SR_MODF)) {
 8003d84:	68a3      	ldr	r3, [r4, #8]
 8003d86:	f413 7fb0 	tst.w	r3, #352	; 0x160
 8003d8a:	d153      	bne.n	8003e34 <spi_common_handler+0xc0>
 8003d8c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8003e70 <spi_common_handler+0xfc>
		kx_send(this->msg_id, sizeof(int32_t), ret);
		
	}
	
	// 
	if (((spi_base_addr->cr2 & CR2_TXEIE) != 0) && (spi_base_addr->sr & SR_TXE) != 0) {
 8003d90:	6863      	ldr	r3, [r4, #4]
 8003d92:	061e      	lsls	r6, r3, #24
 8003d94:	d50f      	bpl.n	8003db6 <spi_common_handler+0x42>
 8003d96:	68a3      	ldr	r3, [r4, #8]
 8003d98:	0798      	lsls	r0, r3, #30
 8003d9a:	d50c      	bpl.n	8003db6 <spi_common_handler+0x42>
		// 
		if (this->snd_sz != 0) {
 8003d9c:	1b7b      	subs	r3, r7, r5
 8003d9e:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8003da2:	68da      	ldr	r2, [r3, #12]
 8003da4:	2a00      	cmp	r2, #0
 8003da6:	d058      	beq.n	8003e5a <spi_common_handler+0xe6>
			// 
			spi_base_addr->dr[0] = *(this->p_snd_data++);
 8003da8:	6899      	ldr	r1, [r3, #8]
 8003daa:	1c48      	adds	r0, r1, #1
 8003dac:	6098      	str	r0, [r3, #8]
 8003dae:	7809      	ldrb	r1, [r1, #0]
 8003db0:	7321      	strb	r1, [r4, #12]
			this->snd_sz--;
 8003db2:	3a01      	subs	r2, #1
 8003db4:	60da      	str	r2, [r3, #12]
			// 
			spi_base_addr->cr2 &= ~CR2_TXEIE;
		}
	}
	// 
	if (((spi_base_addr->cr2 & CR2_RXNEIE) != 0) && (spi_base_addr->sr & SR_RXNE) != 0) {
 8003db6:	6863      	ldr	r3, [r4, #4]
 8003db8:	065b      	lsls	r3, r3, #25
 8003dba:	d514      	bpl.n	8003de6 <spi_common_handler+0x72>
 8003dbc:	68a3      	ldr	r3, [r4, #8]
 8003dbe:	07da      	lsls	r2, r3, #31
 8003dc0:	d511      	bpl.n	8003de6 <spi_common_handler+0x72>
		// 
		// 
		if (this->rcv_sz != 0) {
 8003dc2:	1b7b      	subs	r3, r7, r5
 8003dc4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8003dc8:	695a      	ldr	r2, [r3, #20]
 8003dca:	b1c2      	cbz	r2, 8003dfe <spi_common_handler+0x8a>
			// 
			dummy_data = spi_base_addr->dr[0];
 8003dcc:	7b21      	ldrb	r1, [r4, #12]
			if (this->p_rcv_data != NULL) {
 8003dce:	6918      	ldr	r0, [r3, #16]
			dummy_data = spi_base_addr->dr[0];
 8003dd0:	b2c9      	uxtb	r1, r1
			if (this->p_rcv_data != NULL) {
 8003dd2:	b118      	cbz	r0, 8003ddc <spi_common_handler+0x68>
				*(this->p_rcv_data++) = dummy_data;
 8003dd4:	1c42      	adds	r2, r0, #1
 8003dd6:	611a      	str	r2, [r3, #16]
 8003dd8:	7001      	strb	r1, [r0, #0]
 8003dda:	695a      	ldr	r2, [r3, #20]
			}
			this->rcv_sz--;
 8003ddc:	1b7b      	subs	r3, r7, r5
 8003dde:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8003de2:	3a01      	subs	r2, #1
 8003de4:	615a      	str	r2, [r3, #20]
			spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
			
		}
	}
	// /
	if ((this->snd_sz == 0) && (this->rcv_sz == 0)) {
 8003de6:	1b7b      	subs	r3, r7, r5
 8003de8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	b923      	cbnz	r3, 8003dfa <spi_common_handler+0x86>
 8003df0:	1b7b      	subs	r3, r7, r5
 8003df2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	b143      	cbz	r3, 8003e0c <spi_common_handler+0x98>
 8003dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 8003dfe:	6862      	ldr	r2, [r4, #4]
	if ((this->snd_sz == 0) && (this->rcv_sz == 0)) {
 8003e00:	68d9      	ldr	r1, [r3, #12]
			spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 8003e02:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003e06:	6062      	str	r2, [r4, #4]
	if ((this->snd_sz == 0) && (this->rcv_sz == 0)) {
 8003e08:	2900      	cmp	r1, #0
 8003e0a:	d1f6      	bne.n	8003dfa <spi_common_handler+0x86>
		// 
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE | CR2_ERRIE);
 8003e0c:	6863      	ldr	r3, [r4, #4]
 8003e0e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003e12:	6063      	str	r3, [r4, #4]
		// 
		ret = kx_kmalloc(sizeof(int32_t));
 8003e14:	2004      	movs	r0, #4
 8003e16:	f001 fb99 	bl	800554c <kx_kmalloc>
		*ret = E_OK;
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8003e1a:	1b7d      	subs	r5, r7, r5
 8003e1c:	eb08 0885 	add.w	r8, r8, r5, lsl #2
		*ret = E_OK;
 8003e20:	2300      	movs	r3, #0
 8003e22:	6003      	str	r3, [r0, #0]
		ret = kx_kmalloc(sizeof(int32_t));
 8003e24:	4602      	mov	r2, r0
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8003e26:	2104      	movs	r1, #4
 8003e28:	f898 0018 	ldrb.w	r0, [r8, #24]
		
	}
}
 8003e2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8003e30:	f001 bb98 	b.w	8005564 <kx_send>
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 8003e34:	6863      	ldr	r3, [r4, #4]
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8003e36:	f8df 8038 	ldr.w	r8, [pc, #56]	; 8003e70 <spi_common_handler+0xfc>
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 8003e3a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003e3e:	6063      	str	r3, [r4, #4]
		ret = kx_kmalloc(sizeof(int32_t));
 8003e40:	2004      	movs	r0, #4
 8003e42:	f001 fb83 	bl	800554c <kx_kmalloc>
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8003e46:	4446      	add	r6, r8
		*ret = E_OBJ;
 8003e48:	f06f 0303 	mvn.w	r3, #3
 8003e4c:	6003      	str	r3, [r0, #0]
		ret = kx_kmalloc(sizeof(int32_t));
 8003e4e:	4602      	mov	r2, r0
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8003e50:	2104      	movs	r1, #4
 8003e52:	7e30      	ldrb	r0, [r6, #24]
 8003e54:	f001 fb86 	bl	8005564 <kx_send>
 8003e58:	e79a      	b.n	8003d90 <spi_common_handler+0x1c>
			spi_base_addr->cr2 &= ~CR2_TXEIE;
 8003e5a:	6863      	ldr	r3, [r4, #4]
 8003e5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e60:	6063      	str	r3, [r4, #4]
	if (((spi_base_addr->cr2 & CR2_RXNEIE) != 0) && (spi_base_addr->sr & SR_RXNE) != 0) {
 8003e62:	6863      	ldr	r3, [r4, #4]
 8003e64:	0659      	lsls	r1, r3, #25
 8003e66:	d4a9      	bmi.n	8003dbc <spi_common_handler+0x48>
 8003e68:	e7c2      	b.n	8003df0 <spi_common_handler+0x7c>
 8003e6a:	bf00      	nop
 8003e6c:	08005ed4 	.word	0x08005ed4
 8003e70:	20076c78 	.word	0x20076c78

08003e74 <spi1_handler>:

/*  */
void spi1_handler(void){
	spi_common_handler(SPI_CH1);
 8003e74:	2000      	movs	r0, #0
 8003e76:	f7ff bf7d 	b.w	8003d74 <spi_common_handler>
 8003e7a:	bf00      	nop

08003e7c <spi2_handler>:
}

void spi2_handler(void){
	spi_common_handler(SPI_CH2);
 8003e7c:	2001      	movs	r0, #1
 8003e7e:	f7ff bf79 	b.w	8003d74 <spi_common_handler>
 8003e82:	bf00      	nop

08003e84 <spi3_handler>:
}

void spi3_handler(void){
	spi_common_handler(SPI_CH3);
 8003e84:	2002      	movs	r0, #2
 8003e86:	f7ff bf75 	b.w	8003d74 <spi_common_handler>
 8003e8a:	bf00      	nop

08003e8c <dma_callback>:
}

// DMA
static void dma_callback(DMA_CH ch, int32_t ret, void *vp)
{
 8003e8c:	b538      	push	{r3, r4, r5, lr}
	volatile struct stm32l4_spi *spi_base_addr;
	SPI_CTL *this = (SPI_CTL*)vp;
	int32_t *callback_ret;
	
	// 
	callback_ret = kx_kmalloc(sizeof(int32_t));
 8003e8e:	2004      	movs	r0, #4
{
 8003e90:	460d      	mov	r5, r1
 8003e92:	4614      	mov	r4, r2
	callback_ret = kx_kmalloc(sizeof(int32_t));
 8003e94:	f001 fb5a 	bl	800554c <kx_kmalloc>
	*callback_ret = ret;
	kx_send(this->msg_id, sizeof(int32_t), callback_ret);
 8003e98:	2104      	movs	r1, #4
	*callback_ret = ret;
 8003e9a:	6005      	str	r5, [r0, #0]
	kx_send(this->msg_id, sizeof(int32_t), callback_ret);
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	7e20      	ldrb	r0, [r4, #24]
}
 8003ea0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	kx_send(this->msg_id, sizeof(int32_t), callback_ret);
 8003ea4:	f001 bb5e 	b.w	8005564 <kx_send>

08003ea8 <spi_disable>:
	uint32_t timeout = 10;
	int32_t ret = E_OK;
	uint8_t dummy_data;
	
	// 
	spi_base_addr = get_reg(ch);
 8003ea8:	4b1f      	ldr	r3, [pc, #124]	; (8003f28 <spi_disable+0x80>)
 8003eaa:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
{
 8003eae:	b570      	push	{r4, r5, r6, lr}
	spi_base_addr = get_reg(ch);
 8003eb0:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
	
	// FIFO0
	while(((spi_base_addr->sr >> 11) & 0x3) != 0) {
 8003eb4:	68ab      	ldr	r3, [r5, #8]
 8003eb6:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8003eba:	bf18      	it	ne
 8003ebc:	2409      	movne	r4, #9
 8003ebe:	d02b      	beq.n	8003f18 <spi_disable+0x70>
		if (timeout-- == 0) {
			ret = E_TMOUT;
			goto SPI_DISABLE_EXIT;
		}
		// 1ms
		kz_tsleep(1);
 8003ec0:	2001      	movs	r0, #1
 8003ec2:	f001 fb2b 	bl	800551c <kz_tsleep>
	while(((spi_base_addr->sr >> 11) & 0x3) != 0) {
 8003ec6:	68ab      	ldr	r3, [r5, #8]
 8003ec8:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8003ecc:	d005      	beq.n	8003eda <spi_disable+0x32>
		if (timeout-- == 0) {
 8003ece:	f114 34ff 	adds.w	r4, r4, #4294967295
 8003ed2:	d2f5      	bcs.n	8003ec0 <spi_disable+0x18>
			ret = E_TMOUT;
 8003ed4:	f06f 0001 	mvn.w	r0, #1
 8003ed8:	bd70      	pop	{r4, r5, r6, pc}
	}
	
	// BUSY
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8003eda:	68ab      	ldr	r3, [r5, #8]
 8003edc:	0619      	lsls	r1, r3, #24
 8003ede:	d50c      	bpl.n	8003efa <spi_disable+0x52>
		// 
		if (timeout-- == 0) {
 8003ee0:	1e66      	subs	r6, r4, #1
 8003ee2:	b924      	cbnz	r4, 8003eee <spi_disable+0x46>
 8003ee4:	e7f6      	b.n	8003ed4 <spi_disable+0x2c>
 8003ee6:	1e73      	subs	r3, r6, #1
 8003ee8:	2e00      	cmp	r6, #0
 8003eea:	d0f3      	beq.n	8003ed4 <spi_disable+0x2c>
 8003eec:	461e      	mov	r6, r3
			ret = E_TMOUT;
			goto SPI_DISABLE_EXIT;
		}
		// 1ms
		kz_tsleep(1);
 8003eee:	2001      	movs	r0, #1
 8003ef0:	f001 fb14 	bl	800551c <kz_tsleep>
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8003ef4:	68ab      	ldr	r3, [r5, #8]
 8003ef6:	061a      	lsls	r2, r3, #24
 8003ef8:	d4f5      	bmi.n	8003ee6 <spi_disable+0x3e>
	}
	
	// SPI
	spi_base_addr->cr1 &= ~CR1_SPE;
 8003efa:	682b      	ldr	r3, [r5, #0]
 8003efc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f00:	602b      	str	r3, [r5, #0]
	
	// FIFO0
	while(((spi_base_addr->sr >> 9) & 0x3) != 0) {
 8003f02:	68a8      	ldr	r0, [r5, #8]
 8003f04:	f3c0 2041 	ubfx	r0, r0, #9, #2
 8003f08:	b160      	cbz	r0, 8003f24 <spi_disable+0x7c>
		// 
		dummy_data = spi_base_addr->dr[0];
 8003f0a:	7b2b      	ldrb	r3, [r5, #12]
	while(((spi_base_addr->sr >> 9) & 0x3) != 0) {
 8003f0c:	68a8      	ldr	r0, [r5, #8]
 8003f0e:	f3c0 2041 	ubfx	r0, r0, #9, #2
 8003f12:	2800      	cmp	r0, #0
 8003f14:	d1f9      	bne.n	8003f0a <spi_disable+0x62>
	}
	
SPI_DISABLE_EXIT:
	return ret;
 8003f16:	bd70      	pop	{r4, r5, r6, pc}
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8003f18:	68ab      	ldr	r3, [r5, #8]
 8003f1a:	061b      	lsls	r3, r3, #24
		if (timeout-- == 0) {
 8003f1c:	bf48      	it	mi
 8003f1e:	2609      	movmi	r6, #9
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8003f20:	d4e5      	bmi.n	8003eee <spi_disable+0x46>
 8003f22:	e7ea      	b.n	8003efa <spi_disable+0x52>
 8003f24:	bd70      	pop	{r4, r5, r6, pc}
 8003f26:	bf00      	nop
 8003f28:	08005ed4 	.word	0x08005ed4

08003f2c <spi_init>:
}

// 
// 
void spi_init(void)
{
 8003f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f30:	4913      	ldr	r1, [pc, #76]	; (8003f80 <spi_init+0x54>)
 8003f32:	4c14      	ldr	r4, [pc, #80]	; (8003f84 <spi_init+0x58>)
 8003f34:	4f14      	ldr	r7, [pc, #80]	; (8003f88 <spi_init+0x5c>)
	SPI_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8003f36:	2600      	movs	r6, #0
		// 
		this = get_myself(ch);
		// 
		memset(this, 0, sizeof(SPI_CTL));
 8003f38:	4635      	mov	r5, r6
{
 8003f3a:	f04f 0808 	mov.w	r8, #8
 8003f3e:	2033      	movs	r0, #51	; 0x33
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
		// ID
		this->msg_id = get_mbx_id(ch);
		// 
		this->status = ST_INTIALIZED;
 8003f40:	f04f 0901 	mov.w	r9, #1
		memset(this, 0, sizeof(SPI_CTL));
 8003f44:	6025      	str	r5, [r4, #0]
 8003f46:	6065      	str	r5, [r4, #4]
		this->ch = ch;
 8003f48:	7026      	strb	r6, [r4, #0]
		memset(this, 0, sizeof(SPI_CTL));
 8003f4a:	60a5      	str	r5, [r4, #8]
 8003f4c:	60e5      	str	r5, [r4, #12]
 8003f4e:	6125      	str	r5, [r4, #16]
 8003f50:	6165      	str	r5, [r4, #20]
 8003f52:	61a5      	str	r5, [r4, #24]
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003f54:	b200      	sxth	r0, r0
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8003f56:	3601      	adds	r6, #1
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003f58:	f001 fad2 	bl	8005500 <kz_setintr>
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8003f5c:	2e03      	cmp	r6, #3
		this->msg_id = get_mbx_id(ch);
 8003f5e:	f884 8018 	strb.w	r8, [r4, #24]
		this->status = ST_INTIALIZED;
 8003f62:	f8c4 9004 	str.w	r9, [r4, #4]
 8003f66:	f107 071c 	add.w	r7, r7, #28
 8003f6a:	f104 041c 	add.w	r4, r4, #28
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8003f6e:	d004      	beq.n	8003f7a <spi_init+0x4e>
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	68b9      	ldr	r1, [r7, #8]
 8003f74:	f897 8018 	ldrb.w	r8, [r7, #24]
 8003f78:	e7e4      	b.n	8003f44 <spi_init+0x18>
 8003f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f7e:	bf00      	nop
 8003f80:	08003e75 	.word	0x08003e75
 8003f84:	20076c78 	.word	0x20076c78
 8003f88:	08005ed4 	.word	0x08005ed4

08003f8c <spi_open>:
{
	SPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= SPI_CH_MAX) {
 8003f8c:	2802      	cmp	r0, #2
 8003f8e:	d87f      	bhi.n	8004090 <spi_open+0x104>
{
 8003f90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_INTIALIZED) {
 8003f94:	00c7      	lsls	r7, r0, #3
 8003f96:	1a3b      	subs	r3, r7, r0
 8003f98:	4e43      	ldr	r6, [pc, #268]	; (80040a8 <spi_open+0x11c>)
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	18f2      	adds	r2, r6, r3
 8003f9e:	f8d2 b004 	ldr.w	fp, [r2, #4]
 8003fa2:	f1bb 0f01 	cmp.w	fp, #1
 8003fa6:	d15c      	bne.n	8004062 <spi_open+0xd6>
	spi_base_addr = get_reg(ch);
 8003fa8:	4d40      	ldr	r5, [pc, #256]	; (80040ac <spi_open+0x120>)
	spi_base_addr->cr1 = CR1_BR(calc_br(ch, open_par->baudrate)) | CR1_MSTR;
 8003faa:	f8d1 9000 	ldr.w	r9, [r1]
	spi_base_addr = get_reg(ch);
 8003fae:	f855 a003 	ldr.w	sl, [r5, r3]
 8003fb2:	442b      	add	r3, r5
 8003fb4:	4604      	mov	r4, r0
	spi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8003fb6:	6958      	ldr	r0, [r3, #20]
 8003fb8:	4688      	mov	r8, r1
 8003fba:	f7fd fe99 	bl	8001cf0 <HAL_RCCEx_GetPeriphCLKFreq>
		power_of_2 = (1 << i);
 8003fbe:	4659      	mov	r1, fp
	spi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8003fc0:	2200      	movs	r2, #0
		power_of_2 = (1 << i);
 8003fc2:	fa01 f302 	lsl.w	r3, r1, r2
		if ((spi_clk/power_of_2) < baudrate) {
 8003fc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fca:	4599      	cmp	r9, r3
 8003fcc:	fa5f fe82 	uxtb.w	lr, r2
 8003fd0:	f102 0201 	add.w	r2, r2, #1
 8003fd4:	d857      	bhi.n	8004086 <spi_open+0xfa>
	for(i = 0; i < 8; i++) {
 8003fd6:	2a08      	cmp	r2, #8
 8003fd8:	d1f3      	bne.n	8003fc2 <spi_open+0x36>
 8003fda:	233c      	movs	r3, #60	; 0x3c
	if (open_par->fmt == SPI_FRAME_FMT_LSB_FIRST) {
 8003fdc:	f898 2006 	ldrb.w	r2, [r8, #6]
	spi_base_addr->cr1 = CR1_BR(calc_br(ch, open_par->baudrate)) | CR1_MSTR;
 8003fe0:	f8ca 3000 	str.w	r3, [sl]
	if (open_par->fmt == SPI_FRAME_FMT_LSB_FIRST) {
 8003fe4:	2a01      	cmp	r2, #1
 8003fe6:	d047      	beq.n	8004078 <spi_open+0xec>
	if (open_par->cpol == SPI_CPOL_NEGATIVE) {
 8003fe8:	f898 3004 	ldrb.w	r3, [r8, #4]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d03c      	beq.n	800406a <spi_open+0xde>
	if (open_par->cpha == SPI_CPHA_LAST_EDGE) {
 8003ff0:	f898 3005 	ldrb.w	r3, [r8, #5]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d02d      	beq.n	8004054 <spi_open+0xc8>
	spi_base_addr->cr2 = CR2_FRXTH | CR2_DS(open_par->size) | CR2_SSOE;
 8003ff8:	f898 3007 	ldrb.w	r3, [r8, #7]
	
	// 
	set_config(ch, open_par);
	
	// DMA (*) 
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8003ffc:	492c      	ldr	r1, [pc, #176]	; (80040b0 <spi_open+0x124>)
 8003ffe:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8004002:	0092      	lsls	r2, r2, #2
	spi_base_addr->cr2 = CR2_FRXTH | CR2_DS(open_par->size) | CR2_SSOE;
 8004004:	021b      	lsls	r3, r3, #8
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8004006:	5c88      	ldrb	r0, [r1, r2]
	spi_base_addr->cr2 = CR2_FRXTH | CR2_DS(open_par->size) | CR2_SSOE;
 8004008:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800400c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004010:	f043 0304 	orr.w	r3, r3, #4
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8004014:	2807      	cmp	r0, #7
	spi_base_addr->cr2 = CR2_FRXTH | CR2_DS(open_par->size) | CR2_SSOE;
 8004016:	f8ca 3004 	str.w	r3, [sl, #4]
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 800401a:	440a      	add	r2, r1
 800401c:	d007      	beq.n	800402e <spi_open+0xa2>
	this = get_myself(ch);
 800401e:	1b3b      	subs	r3, r7, r4
		ret = dma_open(spi_dma_info[ch].tx_ch, spi_dma_info[ch].tx_resorce, dma_callback, this);
 8004020:	6851      	ldr	r1, [r2, #4]
 8004022:	4a24      	ldr	r2, [pc, #144]	; (80040b4 <spi_open+0x128>)
 8004024:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004028:	f7ff fa74 	bl	8003514 <dma_open>
		if (ret != 0) {
 800402c:	b9c8      	cbnz	r0, 8004062 <spi_open+0xd6>
			return -1;
		}
	}
	
	// 
	HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800402e:	1b3c      	subs	r4, r7, r4
 8004030:	00a4      	lsls	r4, r4, #2
 8004032:	4425      	add	r5, r4
 8004034:	2200      	movs	r2, #0
 8004036:	f995 5004 	ldrsb.w	r5, [r5, #4]
 800403a:	2105      	movs	r1, #5
 800403c:	4628      	mov	r0, r5
 800403e:	f7fc f8f5 	bl	800022c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
	
	// 
	this->status = ST_OPENED;
 8004042:	4434      	add	r4, r6
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8004044:	4628      	mov	r0, r5
 8004046:	f7fc f927 	bl	8000298 <HAL_NVIC_EnableIRQ>
	this->status = ST_OPENED;
 800404a:	2302      	movs	r3, #2
 800404c:	6063      	str	r3, [r4, #4]
	
	return 0;
 800404e:	2000      	movs	r0, #0
 8004050:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		spi_base_addr->cr1 |= CR1_CPHA;
 8004054:	f8da 3000 	ldr.w	r3, [sl]
 8004058:	f043 0301 	orr.w	r3, r3, #1
 800405c:	f8ca 3000 	str.w	r3, [sl]
 8004060:	e7ca      	b.n	8003ff8 <spi_open+0x6c>
		return E_PAR;
 8004062:	f04f 30ff 	mov.w	r0, #4294967295
 8004066:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		spi_base_addr->cr1 |= CR1_CPOL;
 800406a:	f8da 3000 	ldr.w	r3, [sl]
 800406e:	f043 0302 	orr.w	r3, r3, #2
 8004072:	f8ca 3000 	str.w	r3, [sl]
 8004076:	e7bb      	b.n	8003ff0 <spi_open+0x64>
		spi_base_addr->cr1 |= CR1_LSBFIRST;
 8004078:	f8da 3000 	ldr.w	r3, [sl]
 800407c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004080:	f8ca 3000 	str.w	r3, [sl]
 8004084:	e7b0      	b.n	8003fe8 <spi_open+0x5c>
	if (i > 0) {
 8004086:	f1be 0f00 	cmp.w	lr, #0
 800408a:	d104      	bne.n	8004096 <spi_open+0x10a>
 800408c:	2304      	movs	r3, #4
 800408e:	e7a5      	b.n	8003fdc <spi_open+0x50>
		return E_PAR;
 8004090:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004094:	4770      	bx	lr
 8004096:	f10e 33ff 	add.w	r3, lr, #4294967295
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040a0:	f043 0304 	orr.w	r3, r3, #4
 80040a4:	e79a      	b.n	8003fdc <spi_open+0x50>
 80040a6:	bf00      	nop
 80040a8:	20076c78 	.word	0x20076c78
 80040ac:	08005ed4 	.word	0x08005ed4
 80040b0:	08005f28 	.word	0x08005f28
 80040b4:	08003e8d 	.word	0x08003e8d

080040b8 <spi_send_recv>:
	volatile struct stm32l4_spi *spi_base_addr;
	int32_t size;
	int32_t *ercd;
	
	// NULL
	if (snd_data == NULL) {
 80040b8:	2900      	cmp	r1, #0
 80040ba:	d038      	beq.n	800412e <spi_send_recv+0x76>
		return E_PAR;
	}
	
	// 
	if (ch >= SPI_CH_MAX) {
 80040bc:	2802      	cmp	r0, #2
 80040be:	d836      	bhi.n	800412e <spi_send_recv+0x76>
{
 80040c0:	b5f0      	push	{r4, r5, r6, r7, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 80040c2:	ebc0 05c0 	rsb	r5, r0, r0, lsl #3
 80040c6:	4c1b      	ldr	r4, [pc, #108]	; (8004134 <spi_send_recv+0x7c>)
 80040c8:	00ad      	lsls	r5, r5, #2
 80040ca:	442c      	add	r4, r5
{
 80040cc:	b083      	sub	sp, #12
	if (this->status != ST_OPENED) {
 80040ce:	6866      	ldr	r6, [r4, #4]
 80040d0:	2e02      	cmp	r6, #2
 80040d2:	d128      	bne.n	8004126 <spi_send_recv+0x6e>
 80040d4:	4607      	mov	r7, r0
	this->snd_sz = snd_sz;
	this->p_rcv_data = rcv_data;
	this->rcv_sz = snd_sz;
	
	// 
	spi_base_addr = get_reg(ch);
 80040d6:	4818      	ldr	r0, [pc, #96]	; (8004138 <spi_send_recv+0x80>)
	this->p_snd_data = snd_data;
 80040d8:	60a1      	str	r1, [r4, #8]
	spi_base_addr = get_reg(ch);
 80040da:	5941      	ldr	r1, [r0, r5]
	this->snd_sz = snd_sz;
 80040dc:	60e3      	str	r3, [r4, #12]
	
	// SPI
	spi_base_addr->cr1 |= CR1_SPE;
 80040de:	6808      	ldr	r0, [r1, #0]
	this->p_rcv_data = rcv_data;
 80040e0:	6122      	str	r2, [r4, #16]
	spi_base_addr->cr1 |= CR1_SPE;
 80040e2:	f040 0240 	orr.w	r2, r0, #64	; 0x40
	this->status = ST_RUN;
 80040e6:	2003      	movs	r0, #3
	this->rcv_sz = snd_sz;
 80040e8:	6163      	str	r3, [r4, #20]
	this->status = ST_RUN;
 80040ea:	6060      	str	r0, [r4, #4]
	spi_base_addr->cr1 |= CR1_SPE;
 80040ec:	600a      	str	r2, [r1, #0]
	
	// 
	spi_base_addr->cr2 |= (CR2_TXEIE | CR2_RXNEIE | CR2_ERRIE);
 80040ee:	684b      	ldr	r3, [r1, #4]
	
	// 
	kz_recv(this->msg_id, &size, &ercd);
 80040f0:	7e20      	ldrb	r0, [r4, #24]
	spi_base_addr->cr2 |= (CR2_TXEIE | CR2_RXNEIE | CR2_ERRIE);
 80040f2:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
	kz_recv(this->msg_id, &size, &ercd);
 80040f6:	aa01      	add	r2, sp, #4
	spi_base_addr->cr2 |= (CR2_TXEIE | CR2_RXNEIE | CR2_ERRIE);
 80040f8:	604b      	str	r3, [r1, #4]
	kz_recv(this->msg_id, &size, &ercd);
 80040fa:	4669      	mov	r1, sp
 80040fc:	f001 f9f2 	bl	80054e4 <kz_recv>
	// 
	kz_kmfree(ercd);
 8004100:	9801      	ldr	r0, [sp, #4]
 8004102:	f001 f9d5 	bl	80054b0 <kz_kmfree>
	
	// 
	this->p_snd_data = NULL;
 8004106:	2300      	movs	r3, #0
 8004108:	60a3      	str	r3, [r4, #8]
	this->snd_sz = 0;
 800410a:	60e3      	str	r3, [r4, #12]
	this->p_rcv_data = NULL;
 800410c:	6123      	str	r3, [r4, #16]
	this->rcv_sz = 0;
 800410e:	6163      	str	r3, [r4, #20]
	
	// SPI
	spi_disable(ch);
 8004110:	4638      	mov	r0, r7
 8004112:	f7ff fec9 	bl	8003ea8 <spi_disable>
	
	// 1ms
	kz_tsleep(1);
 8004116:	2001      	movs	r0, #1
 8004118:	f001 fa00 	bl	800551c <kz_tsleep>
	
	// 
	this->status = ST_OPENED;
	
	return *ercd;
 800411c:	9b01      	ldr	r3, [sp, #4]
	this->status = ST_OPENED;
 800411e:	6066      	str	r6, [r4, #4]
	return *ercd;
 8004120:	6818      	ldr	r0, [r3, #0]
}
 8004122:	b003      	add	sp, #12
 8004124:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return E_PAR;
 8004126:	f04f 30ff 	mov.w	r0, #4294967295
}
 800412a:	b003      	add	sp, #12
 800412c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return E_PAR;
 800412e:	f04f 30ff 	mov.w	r0, #4294967295
 8004132:	4770      	bx	lr
 8004134:	20076c78 	.word	0x20076c78
 8004138:	08005ed4 	.word	0x08005ed4

0800413c <spi_send_dma>:
	int32_t *ercd;
	DMA_SEND send_info;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 800413c:	2900      	cmp	r1, #0
 800413e:	d05e      	beq.n	80041fe <spi_send_dma+0xc2>
		return E_PAR;
	}
	
	// 
	if (ch >= SPI_CH_MAX) {
 8004140:	2802      	cmp	r0, #2
 8004142:	d85c      	bhi.n	80041fe <spi_send_dma+0xc2>
{
 8004144:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 8004148:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 800414c:	4c2d      	ldr	r4, [pc, #180]	; (8004204 <spi_send_dma+0xc8>)
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	441c      	add	r4, r3
{
 8004152:	b089      	sub	sp, #36	; 0x24
	if (this->status != ST_OPENED) {
 8004154:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8004158:	f1b8 0f02 	cmp.w	r8, #2
 800415c:	d14c      	bne.n	80041f8 <spi_send_dma+0xbc>
	
	// 
	this->status = ST_RUN;
	
	// 
	spi_base_addr = get_reg(ch);
 800415e:	4e2a      	ldr	r6, [pc, #168]	; (8004208 <spi_send_dma+0xcc>)
	send_info.dst_addr_inc   = FALSE;
	send_info.transfer_unit  = DMA_TRANSFER_UNIT_8BIT;		// (*) 8bit
	send_info.transfer_count = size;
	
	// DMA
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8004160:	4d2a      	ldr	r5, [pc, #168]	; (800420c <spi_send_dma+0xd0>)
	spi_base_addr = get_reg(ch);
 8004162:	58f6      	ldr	r6, [r6, r3]
	send_info.transfer_count = size;
 8004164:	9207      	str	r2, [sp, #28]
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8004166:	eb00 0340 	add.w	r3, r0, r0, lsl #1
	send_info.src_addr       = (uint32_t)data;
 800416a:	9103      	str	r1, [sp, #12]
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 800416c:	f815 2023 	ldrb.w	r2, [r5, r3, lsl #2]
	send_info.dst_addr       = (uint32_t)(&(spi_base_addr->dr[0]));
 8004170:	f106 030c 	add.w	r3, r6, #12
	this->status = ST_RUN;
 8004174:	2103      	movs	r1, #3
	send_info.src_addr_inc   = TRUE;
 8004176:	f04f 0901 	mov.w	r9, #1
	send_info.dst_addr       = (uint32_t)(&(spi_base_addr->dr[0]));
 800417a:	9305      	str	r3, [sp, #20]
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 800417c:	2a07      	cmp	r2, #7
	send_info.dst_addr_inc   = FALSE;
 800417e:	f04f 0300 	mov.w	r3, #0
	this->status = ST_RUN;
 8004182:	6061      	str	r1, [r4, #4]
	send_info.src_addr_inc   = TRUE;
 8004184:	f88d 9010 	strb.w	r9, [sp, #16]
	send_info.dst_addr_inc   = FALSE;
 8004188:	f88d 3018 	strb.w	r3, [sp, #24]
	send_info.transfer_unit  = DMA_TRANSFER_UNIT_8BIT;		// (*) 8bit
 800418c:	f88d 3019 	strb.w	r3, [sp, #25]
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8004190:	d02b      	beq.n	80041ea <spi_send_dma+0xae>
 8004192:	4605      	mov	r5, r0
		ret = dma_start_ex(spi_dma_info[ch].tx_ch, &send_info);
 8004194:	a903      	add	r1, sp, #12
 8004196:	4610      	mov	r0, r2
 8004198:	f7ff f9f4 	bl	8003584 <dma_start_ex>
		if (ret != 0) {
 800419c:	4607      	mov	r7, r0
 800419e:	bb20      	cbnz	r0, 80041ea <spi_send_dma+0xae>
	}
	
	// dma
	// TXEDMA
	// TXEFIFO(4byte)
	spi_base_addr->cr2 |= CR2_TXDMAEN;
 80041a0:	6873      	ldr	r3, [r6, #4]
	
	// SPI
	spi_base_addr->cr1 |= CR1_SPE;
	
	// 
	kz_recv(this->msg_id, &msg_size, &ercd);
 80041a2:	7e20      	ldrb	r0, [r4, #24]
	spi_base_addr->cr2 |= CR2_TXDMAEN;
 80041a4:	f043 0302 	orr.w	r3, r3, #2
 80041a8:	6073      	str	r3, [r6, #4]
	spi_base_addr->cr1 |= CR1_SPE;
 80041aa:	6833      	ldr	r3, [r6, #0]
 80041ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041b0:	6033      	str	r3, [r6, #0]
	kz_recv(this->msg_id, &msg_size, &ercd);
 80041b2:	aa02      	add	r2, sp, #8
 80041b4:	a901      	add	r1, sp, #4
 80041b6:	f001 f995 	bl	80054e4 <kz_recv>
	// 
	kz_kmfree(ercd);
 80041ba:	9802      	ldr	r0, [sp, #8]
 80041bc:	f001 f978 	bl	80054b0 <kz_kmfree>
	this->p_rcv_data = NULL;
	this->rcv_sz = 0;
	
	// SPI
	//(*) DMAFIFOSPI
	spi_disable(ch);
 80041c0:	4628      	mov	r0, r5
	this->p_snd_data = NULL;
 80041c2:	60a7      	str	r7, [r4, #8]
	this->snd_sz = 0;
 80041c4:	60e7      	str	r7, [r4, #12]
	this->p_rcv_data = NULL;
 80041c6:	6127      	str	r7, [r4, #16]
	this->rcv_sz = 0;
 80041c8:	6167      	str	r7, [r4, #20]
	spi_disable(ch);
 80041ca:	f7ff fe6d 	bl	8003ea8 <spi_disable>
	
	// dma
	spi_base_addr->cr2 &= ~CR2_TXDMAEN;
 80041ce:	6873      	ldr	r3, [r6, #4]
 80041d0:	f023 0302 	bic.w	r3, r3, #2
 80041d4:	6073      	str	r3, [r6, #4]
	
	// 1ms
	kz_tsleep(1);
 80041d6:	4648      	mov	r0, r9
 80041d8:	f001 f9a0 	bl	800551c <kz_tsleep>
	
	// 
	this->status = ST_OPENED;
	
	return *ercd;
 80041dc:	9b02      	ldr	r3, [sp, #8]
	this->status = ST_OPENED;
 80041de:	f8c4 8004 	str.w	r8, [r4, #4]
	return *ercd;
 80041e2:	6818      	ldr	r0, [r3, #0]
}
 80041e4:	b009      	add	sp, #36	; 0x24
 80041e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -1;
 80041ea:	f04f 30ff 	mov.w	r0, #4294967295
		this->status = ST_OPENED;
 80041ee:	f8c4 8004 	str.w	r8, [r4, #4]
}
 80041f2:	b009      	add	sp, #36	; 0x24
 80041f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return E_PAR;
 80041f8:	f04f 30ff 	mov.w	r0, #4294967295
 80041fc:	e7f2      	b.n	80041e4 <spi_send_dma+0xa8>
 80041fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004202:	4770      	bx	lr
 8004204:	20076c78 	.word	0x20076c78
 8004208:	08005ed4 	.word	0x08005ed4
 800420c:	08005f28 	.word	0x08005f28

08004210 <usart_common_handler>:
	
	return empty_num;
}

/*  */
static void usart_common_handler(USART_CH ch){
 8004210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	uint8_t data;
	
	// 
	usart_base_addr = get_reg(ch);
 8004212:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8004216:	4b2e      	ldr	r3, [pc, #184]	; (80042d0 <usart_common_handler+0xc0>)
 8004218:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
	// 
	this = get_myself(ch);
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 800421c:	69e3      	ldr	r3, [r4, #28]
		// 
		//while(1){};
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 800421e:	69e3      	ldr	r3, [r4, #28]
 8004220:	0699      	lsls	r1, r3, #26
static void usart_common_handler(USART_CH ch){
 8004222:	4605      	mov	r5, r0
	if (usart_base_addr->isr & ISR_RXFNE) {
 8004224:	d51d      	bpl.n	8004262 <usart_common_handler+0x52>
		// 
		data = usart_base_addr->rdr;
		// 
		buf_info = &(this->r_buf);
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 8004226:	4b2b      	ldr	r3, [pc, #172]	; (80042d4 <usart_common_handler+0xc4>)
		data = usart_base_addr->rdr;
 8004228:	6a67      	ldr	r7, [r4, #36]	; 0x24
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 800422a:	f640 022c 	movw	r2, #2092	; 0x82c
 800422e:	fb02 3300 	mla	r3, r2, r0, r3
 8004232:	f8b3 1416 	ldrh.w	r1, [r3, #1046]	; 0x416
 8004236:	f8b3 6414 	ldrh.w	r6, [r3, #1044]	; 0x414
 800423a:	1c4a      	adds	r2, r1, #1
 800423c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004240:	42b2      	cmp	r2, r6
 8004242:	d00e      	beq.n	8004262 <usart_common_handler+0x52>
			// 
			buf_info->buf[buf_info->w_idx] = data;
 8004244:	4419      	add	r1, r3
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
			// 
			if (this->rcv_tsk_id != 0) {
 8004246:	6858      	ldr	r0, [r3, #4]
		data = usart_base_addr->rdr;
 8004248:	750f      	strb	r7, [r1, #20]
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 800424a:	b292      	uxth	r2, r2
 800424c:	f8a3 2416 	strh.w	r2, [r3, #1046]	; 0x416
			if (this->rcv_tsk_id != 0) {
 8004250:	b138      	cbz	r0, 8004262 <usart_common_handler+0x52>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 8004252:	6899      	ldr	r1, [r3, #8]
 8004254:	1b92      	subs	r2, r2, r6
 8004256:	428a      	cmp	r2, r1
 8004258:	d303      	bcc.n	8004262 <usart_common_handler+0x52>
					// 
					this->read_size = 0;
 800425a:	2200      	movs	r2, #0
 800425c:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 800425e:	f001 f969 	bl	8005534 <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 8004262:	68a3      	ldr	r3, [r4, #8]
 8004264:	021a      	lsls	r2, r3, #8
 8004266:	d526      	bpl.n	80042b6 <usart_common_handler+0xa6>
 8004268:	69e3      	ldr	r3, [r4, #28]
 800426a:	061b      	lsls	r3, r3, #24
 800426c:	d523      	bpl.n	80042b6 <usart_common_handler+0xa6>
		// 
		buf_info = &(this->s_buf);
		if (buf_info->w_idx != buf_info->r_idx) {
 800426e:	4e19      	ldr	r6, [pc, #100]	; (80042d4 <usart_common_handler+0xc4>)
 8004270:	f640 022c 	movw	r2, #2092	; 0x82c
 8004274:	fb02 6205 	mla	r2, r2, r5, r6
 8004278:	f8b2 181a 	ldrh.w	r1, [r2, #2074]	; 0x81a
 800427c:	f8b2 3818 	ldrh.w	r3, [r2, #2072]	; 0x818
 8004280:	4299      	cmp	r1, r3
 8004282:	d019      	beq.n	80042b8 <usart_common_handler+0xa8>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 8004284:	18d7      	adds	r7, r2, r3
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
			// 
			if (this->snd_tsk_id != 0) {
 8004286:	68d0      	ldr	r0, [r2, #12]
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 8004288:	f897 7418 	ldrb.w	r7, [r7, #1048]	; 0x418
 800428c:	62a7      	str	r7, [r4, #40]	; 0x28
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 800428e:	3301      	adds	r3, #1
 8004290:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004294:	f8a2 3818 	strh.w	r3, [r2, #2072]	; 0x818
			if (this->snd_tsk_id != 0) {
 8004298:	b168      	cbz	r0, 80042b6 <usart_common_handler+0xa6>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 800429a:	f640 022c 	movw	r2, #2092	; 0x82c
	if (r_idx > w_idx) {
 800429e:	4299      	cmp	r1, r3
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80042a0:	fb02 6505 	mla	r5, r2, r5, r6
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80042a4:	bf2a      	itet	cs
 80042a6:	f5c1 6180 	rsbcs	r1, r1, #1024	; 0x400
		empty_num = r_idx - w_idx;
 80042aa:	1a5b      	subcc	r3, r3, r1
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80042ac:	185b      	addcs	r3, r3, r1
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80042ae:	692a      	ldr	r2, [r5, #16]
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80042b0:	b29b      	uxth	r3, r3
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d205      	bcs.n	80042c2 <usart_common_handler+0xb2>
 80042b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				}
			}
		// 
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 80042b8:	68a3      	ldr	r3, [r4, #8]
 80042ba:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80042be:	60a3      	str	r3, [r4, #8]
 80042c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					this->send_size = 0;
 80042c2:	2300      	movs	r3, #0
 80042c4:	612b      	str	r3, [r5, #16]
		}
	}
}
 80042c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
					kx_wakeup(this->snd_tsk_id);
 80042ca:	f001 b933 	b.w	8005534 <kx_wakeup>
 80042ce:	bf00      	nop
 80042d0:	08005f4c 	.word	0x08005f4c
 80042d4:	20076ccc 	.word	0x20076ccc

080042d8 <usart1_handler>:

/*  */
void usart1_handler(void){
	usart_common_handler(USART_CH1);
 80042d8:	2000      	movs	r0, #0
 80042da:	f7ff bf99 	b.w	8004210 <usart_common_handler>
 80042de:	bf00      	nop

080042e0 <usart2_handler>:
}

void usart2_handler(void){
	usart_common_handler(USART_CH2);
 80042e0:	2001      	movs	r0, #1
 80042e2:	f7ff bf95 	b.w	8004210 <usart_common_handler>
 80042e6:	bf00      	nop

080042e8 <usart3_handler>:
}

void usart3_handler(void){
	usart_common_handler(USART_CH3);
 80042e8:	2002      	movs	r0, #2
 80042ea:	f7ff bf91 	b.w	8004210 <usart_common_handler>
 80042ee:	bf00      	nop

080042f0 <usart_init>:
}

// 
// USART
void usart_init(void)
{
 80042f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		// 
		memset(this, 0, sizeof(USART_CTL));
 80042f2:	4c13      	ldr	r4, [pc, #76]	; (8004340 <usart_init+0x50>)
 80042f4:	f640 062c 	movw	r6, #2092	; 0x82c
 80042f8:	4632      	mov	r2, r6
 80042fa:	2100      	movs	r1, #0
 80042fc:	4620      	mov	r0, r4
 80042fe:	f001 fa22 	bl	8005746 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
		// 
		this->status = ST_INTIALIZED;
 8004302:	2501      	movs	r5, #1
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004304:	490f      	ldr	r1, [pc, #60]	; (8004344 <usart_init+0x54>)
 8004306:	2035      	movs	r0, #53	; 0x35
 8004308:	f001 f8fa 	bl	8005500 <kz_setintr>
		memset(this, 0, sizeof(USART_CTL));
 800430c:	4632      	mov	r2, r6
 800430e:	2100      	movs	r1, #0
 8004310:	19a0      	adds	r0, r4, r6
		this->status = ST_INTIALIZED;
 8004312:	7025      	strb	r5, [r4, #0]
		memset(this, 0, sizeof(USART_CTL));
 8004314:	f001 fa17 	bl	8005746 <memset>
 8004318:	f241 0758 	movw	r7, #4184	; 0x1058
		kz_setintr(get_vec_no(ch), get_handler(ch));
 800431c:	490a      	ldr	r1, [pc, #40]	; (8004348 <usart_init+0x58>)
 800431e:	2036      	movs	r0, #54	; 0x36
 8004320:	f001 f8ee 	bl	8005500 <kz_setintr>
		memset(this, 0, sizeof(USART_CTL));
 8004324:	4632      	mov	r2, r6
 8004326:	2100      	movs	r1, #0
 8004328:	19e0      	adds	r0, r4, r7
		this->status = ST_INTIALIZED;
 800432a:	f884 582c 	strb.w	r5, [r4, #2092]	; 0x82c
		memset(this, 0, sizeof(USART_CTL));
 800432e:	f001 fa0a 	bl	8005746 <memset>
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004332:	4906      	ldr	r1, [pc, #24]	; (800434c <usart_init+0x5c>)
 8004334:	2037      	movs	r0, #55	; 0x37
 8004336:	f001 f8e3 	bl	8005500 <kz_setintr>
		this->status = ST_INTIALIZED;
 800433a:	55e5      	strb	r5, [r4, r7]
 800433c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800433e:	bf00      	nop
 8004340:	20076ccc 	.word	0x20076ccc
 8004344:	080042d9 	.word	0x080042d9
 8004348:	080042e1 	.word	0x080042e1
 800434c:	080042e9 	.word	0x080042e9

08004350 <usart_open>:
{
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
	
	// 
	if (ch >= USART_CH_MAX) {
 8004350:	2802      	cmp	r0, #2
 8004352:	d842      	bhi.n	80043da <usart_open+0x8a>
{
 8004354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		return -1;
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 8004358:	f640 062c 	movw	r6, #2092	; 0x82c
 800435c:	fb06 f600 	mul.w	r6, r6, r0
 8004360:	4f1f      	ldr	r7, [pc, #124]	; (80043e0 <usart_open+0x90>)
 8004362:	5dbb      	ldrb	r3, [r7, r6]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d134      	bne.n	80043d2 <usart_open+0x82>
		return -1;
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8004368:	4b1e      	ldr	r3, [pc, #120]	; (80043e4 <usart_open+0x94>)
 800436a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800436e:	00c0      	lsls	r0, r0, #3
 8004370:	eb03 0800 	add.w	r8, r3, r0
 8004374:	581c      	ldr	r4, [r3, r0]
	clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8004376:	f8d8 0014 	ldr.w	r0, [r8, #20]
 800437a:	460d      	mov	r5, r1
 800437c:	f7fd fcb8 	bl	8001cf0 <HAL_RCCEx_GetPeriphCLKFreq>
	return (clk/baudrate);
 8004380:	fbb0 f0f5 	udiv	r0, r0, r5
	// 
	usart_base_addr->brr = calc_brr(ch, baudrate);
 8004384:	60e0      	str	r0, [r4, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8004386:	6823      	ldr	r3, [r4, #0]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8004388:	f998 5004 	ldrsb.w	r5, [r8, #4]
 800438c:	f8d8 1010 	ldr.w	r1, [r8, #16]
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8004390:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004394:	f043 030c 	orr.w	r3, r3, #12
 8004398:	6023      	str	r3, [r4, #0]
	usart_base_addr->cr1 |= CR1_UE ;
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	f043 0301 	orr.w	r3, r3, #1
 80043a0:	6023      	str	r3, [r4, #0]
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 80043a2:	68a3      	ldr	r3, [r4, #8]
 80043a4:	60a3      	str	r3, [r4, #8]
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 80043a6:	68a3      	ldr	r3, [r4, #8]
 80043a8:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 80043ac:	60a3      	str	r3, [r4, #8]
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 80043ae:	68a3      	ldr	r3, [r4, #8]
 80043b0:	60a3      	str	r3, [r4, #8]
	usart_base_addr->cr3 |= CR3_RXFTIE;
 80043b2:	68a3      	ldr	r3, [r4, #8]
 80043b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043b8:	60a3      	str	r3, [r4, #8]
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 80043ba:	4628      	mov	r0, r5
 80043bc:	2200      	movs	r2, #0
 80043be:	f7fb ff35 	bl	800022c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 80043c2:	4628      	mov	r0, r5
 80043c4:	f7fb ff68 	bl	8000298 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 80043c8:	2302      	movs	r3, #2
 80043ca:	55bb      	strb	r3, [r7, r6]
	
	return 0;
 80043cc:	2000      	movs	r0, #0
 80043ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
 80043d2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80043d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
 80043da:	f04f 30ff 	mov.w	r0, #4294967295
 80043de:	4770      	bx	lr
 80043e0:	20076ccc 	.word	0x20076ccc
 80043e4:	08005f4c 	.word	0x08005f4c

080043e8 <usart_send>:
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 80043e8:	2802      	cmp	r0, #2
 80043ea:	d84e      	bhi.n	800448a <usart_send+0xa2>
{
 80043ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043f0:	460c      	mov	r4, r1
		return -1;
	}
	
	// NULL
	if (data == NULL) {
 80043f2:	2900      	cmp	r1, #0
 80043f4:	d045      	beq.n	8004482 <usart_send+0x9a>
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 80043f6:	f640 032c 	movw	r3, #2092	; 0x82c
 80043fa:	fb03 f300 	mul.w	r3, r3, r0
 80043fe:	4f24      	ldr	r7, [pc, #144]	; (8004490 <usart_send+0xa8>)
 8004400:	4615      	mov	r5, r2
 8004402:	5cfa      	ldrb	r2, [r7, r3]
 8004404:	2a02      	cmp	r2, #2
 8004406:	4606      	mov	r6, r0
 8004408:	443b      	add	r3, r7
 800440a:	d13a      	bne.n	8004482 <usart_send+0x9a>
	
	// 
	buf_info = &(this->s_buf);
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 800440c:	f8b3 2818 	ldrh.w	r2, [r3, #2072]	; 0x818
 8004410:	f8b3 381a 	ldrh.w	r3, [r3, #2074]	; 0x81a
	if (r_idx > w_idx) {
 8004414:	429a      	cmp	r2, r3
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 8004416:	bf98      	it	ls
 8004418:	f502 6280 	addls.w	r2, r2, #1024	; 0x400
 800441c:	1ad2      	subs	r2, r2, r3
 800441e:	b292      	uxth	r2, r2
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 8004420:	42aa      	cmp	r2, r5
 8004422:	d321      	bcc.n	8004468 <usart_send+0x80>
		// 
		kz_sleep();
	}
	
	// 
	INTR_DISABLE;
 8004424:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 8004426:	b195      	cbz	r5, 800444e <usart_send+0x66>
 8004428:	f640 012c 	movw	r1, #2092	; 0x82c
 800442c:	fb01 7106 	mla	r1, r1, r6, r7
 8004430:	1962      	adds	r2, r4, r5
 8004432:	f8b1 381a 	ldrh.w	r3, [r1, #2074]	; 0x81a
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 8004436:	f814 5b01 	ldrb.w	r5, [r4], #1
 800443a:	18c8      	adds	r0, r1, r3
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 800443c:	3301      	adds	r3, #1
 800443e:	f3c3 0309 	ubfx	r3, r3, #0, #10
	for (i = 0; i < size; i++) {
 8004442:	4294      	cmp	r4, r2
		buf_info->buf[buf_info->w_idx] = *(data++);
 8004444:	f880 5418 	strb.w	r5, [r0, #1048]	; 0x418
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8004448:	f8a1 381a 	strh.w	r3, [r1, #2074]	; 0x81a
	for (i = 0; i < size; i++) {
 800444c:	d1f3      	bne.n	8004436 <usart_send+0x4e>
	}
	
	// 
	INTR_ENABLE;
 800444e:	b662      	cpsie	i
	
	// USART
	usart_base_addr = get_reg(ch);
 8004450:	4b10      	ldr	r3, [pc, #64]	; (8004494 <usart_send+0xac>)
 8004452:	eb06 0646 	add.w	r6, r6, r6, lsl #1
	usart_base_addr->cr3 |= CR3_TXFTIE;
	
	return 0;
 8004456:	2000      	movs	r0, #0
	usart_base_addr = get_reg(ch);
 8004458:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 800445c:	6893      	ldr	r3, [r2, #8]
 800445e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004462:	6093      	str	r3, [r2, #8]
	return 0;
 8004464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		this->send_size = size;
 8004468:	f640 082c 	movw	r8, #2092	; 0x82c
 800446c:	fb08 7800 	mla	r8, r8, r0, r7
 8004470:	f8c8 5010 	str.w	r5, [r8, #16]
		this->snd_tsk_id = kz_getid();
 8004474:	f000 fff4 	bl	8005460 <kz_getid>
 8004478:	f8c8 000c 	str.w	r0, [r8, #12]
		kz_sleep();
 800447c:	f000 ffe6 	bl	800544c <kz_sleep>
 8004480:	e7d0      	b.n	8004424 <usart_send+0x3c>
		return -1;
 8004482:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
 800448a:	f04f 30ff 	mov.w	r0, #4294967295
 800448e:	4770      	bx	lr
 8004490:	20076ccc 	.word	0x20076ccc
 8004494:	08005f4c 	.word	0x08005f4c

08004498 <usart_recv>:
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 8004498:	2802      	cmp	r0, #2
 800449a:	d842      	bhi.n	8004522 <usart_recv+0x8a>
{
 800449c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044a0:	460d      	mov	r5, r1
		return -1;
	}
	
	// NULL
	if (data == NULL) {
 80044a2:	b3d1      	cbz	r1, 800451a <usart_recv+0x82>
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 80044a4:	f640 082c 	movw	r8, #2092	; 0x82c
 80044a8:	fb08 f800 	mul.w	r8, r8, r0
 80044ac:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8004528 <usart_recv+0x90>
 80044b0:	f819 3008 	ldrb.w	r3, [r9, r8]
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	4604      	mov	r4, r0
 80044b8:	44c8      	add	r8, r9
 80044ba:	d12e      	bne.n	800451a <usart_recv+0x82>
	
	// 
	buf_info = &(this->r_buf);
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 80044bc:	f8b8 6416 	ldrh.w	r6, [r8, #1046]	; 0x416
 80044c0:	f8b8 0414 	ldrh.w	r0, [r8, #1044]	; 0x414
 80044c4:	1a36      	subs	r6, r6, r0
	
	// 
	this->read_size = 0;
	
	// sleep
	if (cnt < size) {
 80044c6:	4296      	cmp	r6, r2
 80044c8:	4617      	mov	r7, r2
 80044ca:	d31c      	bcc.n	8004506 <usart_recv+0x6e>
	this->read_size = 0;
 80044cc:	2300      	movs	r3, #0
 80044ce:	f8c8 3008 	str.w	r3, [r8, #8]
		// 
		kz_sleep();
	}
	
	// 
	INTR_DISABLE;
 80044d2:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 80044d4:	b19f      	cbz	r7, 80044fe <usart_recv+0x66>
 80044d6:	f640 032c 	movw	r3, #2092	; 0x82c
 80044da:	fb03 9404 	mla	r4, r3, r4, r9
 80044de:	19ea      	adds	r2, r5, r7
 80044e0:	f8b4 3414 	ldrh.w	r3, [r4, #1044]	; 0x414
		// 
		*data = buf_info->buf[buf_info->r_idx];
 80044e4:	4423      	add	r3, r4
 80044e6:	7d1b      	ldrb	r3, [r3, #20]
 80044e8:	f805 3b01 	strb.w	r3, [r5], #1
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 80044ec:	f8b4 3414 	ldrh.w	r3, [r4, #1044]	; 0x414
 80044f0:	3301      	adds	r3, #1
 80044f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
	for (i = 0; i < size; i++) {
 80044f6:	4295      	cmp	r5, r2
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 80044f8:	f8a4 3414 	strh.w	r3, [r4, #1044]	; 0x414
	for (i = 0; i < size; i++) {
 80044fc:	d1f2      	bne.n	80044e4 <usart_recv+0x4c>
		// 
		data++;
	}
	
	// 
	INTR_ENABLE;
 80044fe:	b662      	cpsie	i
	
	return cnt;
 8004500:	4630      	mov	r0, r6
 8004502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		this->read_size = size - cnt;
 8004506:	1b93      	subs	r3, r2, r6
 8004508:	f8c8 3008 	str.w	r3, [r8, #8]
		this->rcv_tsk_id = kz_getid();
 800450c:	f000 ffa8 	bl	8005460 <kz_getid>
 8004510:	f8c8 0004 	str.w	r0, [r8, #4]
		kz_sleep();
 8004514:	f000 ff9a 	bl	800544c <kz_sleep>
 8004518:	e7db      	b.n	80044d2 <usart_recv+0x3a>
		return -1;
 800451a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800451e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -1;
 8004522:	f04f 30ff 	mov.w	r0, #4294967295
 8004526:	4770      	bx	lr
 8004528:	20076ccc 	.word	0x20076ccc

0800452c <start_threads>:
}
#endif

/*  */
static int start_threads(int argc, char *argv[])
{
 800452c:	b508      	push	{r3, lr}
	// periferal initialize
	usart_init();
 800452e:	f7ff fedf 	bl	80042f0 <usart_init>
	i2c_wrapper_init();
 8004532:	f7ff f9c9 	bl	80038c8 <i2c_wrapper_init>
	sai_init();
 8004536:	f7ff fc07 	bl	8003d48 <sai_init>
//	tim_init();
	dma_init();
 800453a:	f7fe ffc5 	bl	80034c8 <dma_init>
	octospi_init();
 800453e:	f7ff fac7 	bl	8003ad0 <octospi_init>
	spi_init();
 8004542:	f7ff fcf3 	bl	8003f2c <spi_init>
	
	// device initialize
	//bt_dev_init();
	msp2807_init();
 8004546:	f7fe fb9d 	bl	8002c84 <msp2807_init>
	//pcm3060_init();
	//LCD_dev_init();
	//gysfdmaxb_init();
	
	// manager initialize
	wav_init();
 800454a:	f000 fbb5 	bl	8004cb8 <wav_init>
	cyc_init();
 800454e:	f000 f915 	bl	800477c <cyc_init>
	flash_mng_init();
 8004552:	f000 f9ad 	bl	80048b0 <flash_mng_init>
	ts_mng_init();
 8004556:	f000 fb37 	bl	8004bc8 <ts_mng_init>
	
	// app initialize
	console_init();
 800455a:	f7fd feb9 	bl	80022d0 <console_init>
	//sound_app_init();
	//lcd_apl_init();
	test_init();
 800455e:	f7fe f9f9 	bl	8002954 <test_init>
	
	// command setting
	//bt_dev_set_cmd();
	//sound_app_set_cmd();
	//pcm3060_set_cmd();
	w25q20ew_set_cmd();
 8004562:	f7fe ff5f 	bl	8003424 <w25q20ew_set_cmd>
	//gysfdmaxb_set_cmd();
	flash_mng_set_cmd();
 8004566:	f000 f9c7 	bl	80048f8 <flash_mng_set_cmd>
	
	// flash manager open
	flash_mng_open(FLASH_MNG_KIND_W25Q20EW);
 800456a:	2000      	movs	r0, #0
 800456c:	f000 f9b0 	bl	80048d0 <flash_mng_open>
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk1, "test_tsk1",  3, 0x1000, 0, NULL);

	
	// deprioritize
	kz_chpri(15); 
 8004570:	200f      	movs	r0, #15
 8004572:	f000 ff7f 	bl	8005474 <kz_chpri>
 8004576:	e7fe      	b.n	8004576 <start_threads+0x4a>

08004578 <main>:
	
	return 0;
}

int main(void)
{	
 8004578:	b510      	push	{r4, lr}
 800457a:	b082      	sub	sp, #8
	periferal_clock_init();
	// s
	pin_function_init();
	
	// OS X^[g
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 800457c:	2400      	movs	r4, #0
	periferal_clock_init();
 800457e:	f7fe fa09 	bl	8002994 <periferal_clock_init>
	pin_function_init();
 8004582:	f000 fffd 	bl	8005580 <pin_function_init>
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 8004586:	9401      	str	r4, [sp, #4]
 8004588:	9400      	str	r4, [sp, #0]
 800458a:	4622      	mov	r2, r4
 800458c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004590:	4903      	ldr	r1, [pc, #12]	; (80045a0 <main+0x28>)
 8004592:	4804      	ldr	r0, [pc, #16]	; (80045a4 <main+0x2c>)
 8004594:	f000 fd1a 	bl	8004fcc <kz_start>
	
	// A
	
	return 0;
}
 8004598:	4620      	mov	r0, r4
 800459a:	b002      	add	sp, #8
 800459c:	bd10      	pop	{r4, pc}
 800459e:	bf00      	nop
 80045a0:	08005f94 	.word	0x08005f94
 80045a4:	0800452d 	.word	0x0800452d

080045a8 <dbg_init>:
// ()
static DBG_TSK_INFO dbg_dispatch_tsk_info;

// 
void dbg_init(void)
{
 80045a8:	b508      	push	{r3, lr}
	DBG_INT_INFO *int_info = &dbg_int_info;
	DBG_INT_INFO *tsk_info = &dbg_tsk_info;
	
	memset(int_info, 0, sizeof(DBG_INT_INFO));
 80045aa:	f44f 724d 	mov.w	r2, #820	; 0x334
 80045ae:	2100      	movs	r1, #0
 80045b0:	4805      	ldr	r0, [pc, #20]	; (80045c8 <dbg_init+0x20>)
 80045b2:	f001 f8c8 	bl	8005746 <memset>
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 80045b6:	f44f 72a4 	mov.w	r2, #328	; 0x148
 80045ba:	2100      	movs	r1, #0
 80045bc:	4803      	ldr	r0, [pc, #12]	; (80045cc <dbg_init+0x24>)
}
 80045be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 80045c2:	f001 b8c0 	b.w	8005746 <memset>
 80045c6:	bf00      	nop
 80045c8:	20078698 	.word	0x20078698
 80045cc:	200789cc 	.word	0x200789cc

080045d0 <dbg_save_int_info>:

// 
void dbg_save_int_info(softvec_type_t type, uint32_t svc_type, uint32_t sp)
{
 80045d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
	
	// 
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 80045d4:	4c26      	ldr	r4, [pc, #152]	; (8004670 <dbg_save_int_info+0xa0>)
 80045d6:	f8d4 31ec 	ldr.w	r3, [r4, #492]	; 0x1ec
 80045da:	f003 030f 	and.w	r3, r3, #15
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 80045de:	009d      	lsls	r5, r3, #2
 80045e0:	18ee      	adds	r6, r5, r3
 80045e2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 80045e6:	f884 3330 	strb.w	r3, [r4, #816]	; 0x330
	int_info->int_hist[int_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 80045ea:	6bd7      	ldr	r7, [r2, #60]	; 0x3c
 80045ec:	f8c6 71f8 	str.w	r7, [r6, #504]	; 0x1f8
	int_info->int_hist[int_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 80045f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045f2:	f8c6 21fc 	str.w	r2, [r6, #508]	; 0x1fc
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 80045f6:	280b      	cmp	r0, #11
{
 80045f8:	4607      	mov	r7, r0
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 80045fa:	f8a6 01f4 	strh.w	r0, [r6, #500]	; 0x1f4
{
 80045fe:	4688      	mov	r8, r1
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8004600:	d02f      	beq.n	8004662 <dbg_save_int_info+0x92>
 8004602:	280e      	cmp	r0, #14
 8004604:	d02d      	beq.n	8004662 <dbg_save_int_info+0x92>
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
	} else {
		int_info->int_hist[int_info->last_hist_idx].svc_type = KZ_SYSCALL_TYPE_MAX;
 8004606:	220d      	movs	r2, #13
 8004608:	f886 21f6 	strb.w	r2, [r6, #502]	; 0x1f6
	}
	int_info->int_hist[int_info->last_hist_idx].icsr = SCB->ICSR;
 800460c:	441d      	add	r5, r3
 800460e:	4b19      	ldr	r3, [pc, #100]	; (8004674 <dbg_save_int_info+0xa4>)
 8004610:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 800461a:	f000 fe8b 	bl	8005334 <kz_get_time_s>
 800461e:	4606      	mov	r6, r0
 8004620:	f000 fe82 	bl	8005328 <kz_get_time_ms>
	
	
	// 
	int_info->all_cnt++;
 8004624:	f8d4 21ec 	ldr.w	r2, [r4, #492]	; 0x1ec
	
	// 
	int_info->int_cnt[type]++;
 8004628:	f854 3027 	ldr.w	r3, [r4, r7, lsl #2]
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 800462c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004630:	fb01 0006 	mla	r0, r1, r6, r0
	int_info->all_cnt++;
 8004634:	3201      	adds	r2, #1
	int_info->int_cnt[type]++;
 8004636:	3301      	adds	r3, #1
	
	// SVC or PendSV
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8004638:	2f0b      	cmp	r7, #11
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 800463a:	f8c5 01f0 	str.w	r0, [r5, #496]	; 0x1f0
	int_info->all_cnt++;
 800463e:	f8c4 21ec 	str.w	r2, [r4, #492]	; 0x1ec
	int_info->int_cnt[type]++;
 8004642:	f844 3027 	str.w	r3, [r4, r7, lsl #2]
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8004646:	d003      	beq.n	8004650 <dbg_save_int_info+0x80>
 8004648:	2f0e      	cmp	r7, #14
 800464a:	d001      	beq.n	8004650 <dbg_save_int_info+0x80>
 800464c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		int_info->svc_type[svc_type]++;
 8004650:	f108 086e 	add.w	r8, r8, #110	; 0x6e
 8004654:	f854 3028 	ldr.w	r3, [r4, r8, lsl #2]
 8004658:	3301      	adds	r3, #1
 800465a:	f844 3028 	str.w	r3, [r4, r8, lsl #2]
 800465e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
 8004662:	18ea      	adds	r2, r5, r3
 8004664:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004668:	f882 81f6 	strb.w	r8, [r2, #502]	; 0x1f6
 800466c:	e7ce      	b.n	800460c <dbg_save_int_info+0x3c>
 800466e:	bf00      	nop
 8004670:	20078698 	.word	0x20078698
 8004674:	e000ed00 	.word	0xe000ed00

08004678 <dbg_save_tsk_info>:
	}
}

// 
void dbg_save_tsk_info(char *tsk_name)
{
 8004678:	b570      	push	{r4, r5, r6, lr}
	DBG_TSK_INFO *tsk_info = &dbg_tsk_info;
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 800467a:	4d0e      	ldr	r5, [pc, #56]	; (80046b4 <dbg_save_tsk_info+0x3c>)
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 800467c:	4a0e      	ldr	r2, [pc, #56]	; (80046b8 <dbg_save_tsk_info+0x40>)
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 800467e:	682b      	ldr	r3, [r5, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8004680:	6852      	ldr	r2, [r2, #4]
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8004682:	f003 030f 	and.w	r3, r3, #15
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8004686:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 800468a:	eb05 0484 	add.w	r4, r5, r4, lsl #2
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 800468e:	f885 3144 	strb.w	r3, [r5, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8004692:	6162      	str	r2, [r4, #20]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8004694:	60a0      	str	r0, [r4, #8]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8004696:	f000 fe4d 	bl	8005334 <kz_get_time_s>
 800469a:	4606      	mov	r6, r0
 800469c:	f000 fe44 	bl	8005328 <kz_get_time_ms>
	
	tsk_info->all_cnt++;
 80046a0:	682b      	ldr	r3, [r5, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80046a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
	tsk_info->all_cnt++;
 80046a6:	3301      	adds	r3, #1
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80046a8:	fb02 0006 	mla	r0, r2, r6, r0
	tsk_info->all_cnt++;
 80046ac:	602b      	str	r3, [r5, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80046ae:	6060      	str	r0, [r4, #4]
 80046b0:	bd70      	pop	{r4, r5, r6, pc}
 80046b2:	bf00      	nop
 80046b4:	200789cc 	.word	0x200789cc
 80046b8:	e000ed00 	.word	0xe000ed00

080046bc <dbg_save_dispatch_tsk_info>:
}

// 
void dbg_save_dispatch_tsk_info(char *tsk_name, uint32_t sp)
{
 80046bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80046be:	4c14      	ldr	r4, [pc, #80]	; (8004710 <dbg_save_dispatch_tsk_info+0x54>)
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 80046c0:	4a14      	ldr	r2, [pc, #80]	; (8004714 <dbg_save_dispatch_tsk_info+0x58>)
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80046c2:	6823      	ldr	r3, [r4, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 80046c4:	6852      	ldr	r2, [r2, #4]
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80046c6:	f003 030f 	and.w	r3, r3, #15
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 80046ca:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 80046ce:	eb04 0585 	add.w	r5, r4, r5, lsl #2
{
 80046d2:	460f      	mov	r7, r1
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 80046d4:	616a      	str	r2, [r5, #20]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 80046d6:	60a8      	str	r0, [r5, #8]
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80046d8:	f884 3144 	strb.w	r3, [r4, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80046dc:	f000 fe2a 	bl	8005334 <kz_get_time_s>
 80046e0:	4606      	mov	r6, r0
 80046e2:	f000 fe21 	bl	8005328 <kz_get_time_ms>
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
	
	tsk_info->all_cnt++;
 80046e6:	6822      	ldr	r2, [r4, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 80046e8:	f894 3144 	ldrb.w	r3, [r4, #324]	; 0x144
 80046ec:	f8d7 e03c 	ldr.w	lr, [r7, #60]	; 0x3c
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 80046f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
	tsk_info->all_cnt++;
 80046f2:	3201      	adds	r2, #1
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 80046f4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80046f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
	tsk_info->all_cnt++;
 80046fc:	6022      	str	r2, [r4, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80046fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004702:	fb02 0006 	mla	r0, r2, r6, r0
 8004706:	6068      	str	r0, [r5, #4]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8004708:	f8c3 e00c 	str.w	lr, [r3, #12]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 800470c:	6119      	str	r1, [r3, #16]
 800470e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004710:	20078550 	.word	0x20078550
 8004714:	e000ed00 	.word	0xe000ed00

08004718 <cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int cycmsg_main(int argc, char *argv[])
{
 8004718:	b538      	push	{r3, r4, r5, lr}
 800471a:	4d0a      	ldr	r5, [pc, #40]	; (8004744 <cycmsg_main+0x2c>)
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 800471c:	2005      	movs	r0, #5
 800471e:	f000 fefd 	bl	800551c <kz_tsleep>

		node = cycmsg_que[0].head;
 8004722:	682c      	ldr	r4, [r5, #0]
		prev_node = cycmsg_que[0].head;

		// R[^C~ObZ[W
		while (node != NULL) {
 8004724:	b92c      	cbnz	r4, 8004732 <cycmsg_main+0x1a>
 8004726:	e7f9      	b.n	800471c <cycmsg_main+0x4>
				//kz_kmfree(node);
				node->remain_period = node->period;
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 8004728:	3b05      	subs	r3, #5
 800472a:	60e3      	str	r3, [r4, #12]
			}
			// XV
			prev_node = node;
			node = node->next;
 800472c:	6824      	ldr	r4, [r4, #0]
		while (node != NULL) {
 800472e:	2c00      	cmp	r4, #0
 8004730:	d0f4      	beq.n	800471c <cycmsg_main+0x4>
			if (node->remain_period <= CYC_TASK_PERIOD) {
 8004732:	68e3      	ldr	r3, [r4, #12]
 8004734:	2b05      	cmp	r3, #5
 8004736:	d8f7      	bhi.n	8004728 <cycmsg_main+0x10>
				node->cyc_msg();
 8004738:	6863      	ldr	r3, [r4, #4]
 800473a:	4798      	blx	r3
				node->remain_period = node->period;
 800473c:	68a3      	ldr	r3, [r4, #8]
 800473e:	60e3      	str	r3, [r4, #12]
 8004740:	e7f4      	b.n	800472c <cycmsg_main+0x14>
 8004742:	bf00      	nop
 8004744:	20078b1c 	.word	0x20078b1c

08004748 <set_cyclic_message>:
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 8004748:	b188      	cbz	r0, 800476e <set_cyclic_message+0x26>
{
 800474a:	b538      	push	{r3, r4, r5, lr}
 800474c:	4604      	mov	r4, r0
		return -1;
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 800474e:	2010      	movs	r0, #16
 8004750:	460d      	mov	r5, r1
 8004752:	f000 fe9b 	bl	800548c <kz_kmalloc>
	new_node->cyc_msg       = cyclic_message;
	new_node->period        = period;
	new_node->remain_period = period;
	new_node->next          = NULL;
	
	if (cycmsg_que[0].tail) {
 8004756:	4b08      	ldr	r3, [pc, #32]	; (8004778 <set_cyclic_message+0x30>)
	new_node->cyc_msg       = cyclic_message;
 8004758:	6044      	str	r4, [r0, #4]
	if (cycmsg_que[0].tail) {
 800475a:	685a      	ldr	r2, [r3, #4]
	new_node->period        = period;
 800475c:	6085      	str	r5, [r0, #8]
	new_node->next          = NULL;
 800475e:	2100      	movs	r1, #0
	new_node->remain_period = period;
 8004760:	60c5      	str	r5, [r0, #12]
	new_node->next          = NULL;
 8004762:	6001      	str	r1, [r0, #0]
	if (cycmsg_que[0].tail) {
 8004764:	b132      	cbz	r2, 8004774 <set_cyclic_message+0x2c>
		cycmsg_que[0].tail->next = new_node;
 8004766:	6010      	str	r0, [r2, #0]
	} else {
		cycmsg_que[0].head = new_node;
	}
	cycmsg_que[0].tail = new_node;
 8004768:	6058      	str	r0, [r3, #4]
	
	return 0;
 800476a:	2000      	movs	r0, #0
 800476c:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 800476e:	f04f 30ff 	mov.w	r0, #4294967295
 8004772:	4770      	bx	lr
		cycmsg_que[0].head = new_node;
 8004774:	6018      	str	r0, [r3, #0]
 8004776:	e7f7      	b.n	8004768 <set_cyclic_message+0x20>
 8004778:	20078b1c 	.word	0x20078b1c

0800477c <cyc_init>:
 @brief 
 @param [in] 
 @return     
*/
void cyc_init(void)
{
 800477c:	b530      	push	{r4, r5, lr}
 800477e:	b083      	sub	sp, #12
	CYC_CTL *this = &cyc_ctl;
	int32_t ret;
	
	// ubN
	memset(this, 0, sizeof(CYC_CTL));
 8004780:	4c08      	ldr	r4, [pc, #32]	; (80047a4 <cyc_init+0x28>)
	
	// ^XN
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 8004782:	4909      	ldr	r1, [pc, #36]	; (80047a8 <cyc_init+0x2c>)
 8004784:	4809      	ldr	r0, [pc, #36]	; (80047ac <cyc_init+0x30>)
	memset(this, 0, sizeof(CYC_CTL));
 8004786:	2500      	movs	r5, #0
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 8004788:	9501      	str	r5, [sp, #4]
 800478a:	9500      	str	r5, [sp, #0]
 800478c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004790:	2209      	movs	r2, #9
	memset(this, 0, sizeof(CYC_CTL));
 8004792:	6025      	str	r5, [r4, #0]
 8004794:	6065      	str	r5, [r4, #4]
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 8004796:	f000 fe43 	bl	8005420 <kz_run>
	
	// XV
	this->state = ST_INITIALIZED;
 800479a:	2301      	movs	r3, #1
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 800479c:	6060      	str	r0, [r4, #4]
	this->state = ST_INITIALIZED;
 800479e:	6023      	str	r3, [r4, #0]
}
 80047a0:	b003      	add	sp, #12
 80047a2:	bd30      	pop	{r4, r5, pc}
 80047a4:	20078b14 	.word	0x20078b14
 80047a8:	08005f9c 	.word	0x08005f9c
 80047ac:	08004719 	.word	0x08004719

080047b0 <flash_mng_cmd_erace>:
{
	
}

static void flash_mng_cmd_erace(void)
{
 80047b0:	b538      	push	{r3, r4, r5, lr}
	INTR_DISABLE;
 80047b2:	b672      	cpsid	i
	if (this->state != ST_IDLE) {
 80047b4:	4c09      	ldr	r4, [pc, #36]	; (80047dc <flash_mng_cmd_erace+0x2c>)
 80047b6:	6825      	ldr	r5, [r4, #0]
 80047b8:	2d02      	cmp	r5, #2
 80047ba:	d005      	beq.n	80047c8 <flash_mng_cmd_erace+0x18>
		INTR_ENABLE;
 80047bc:	b662      	cpsie	i
	int32_t ret;
	
	ret = flash_mng_erace(FLASH_MNG_KIND_W25Q20EW, 0);
	if (ret != E_OK) {
		console_str_send("flash_mng_erace error\n");
 80047be:	4808      	ldr	r0, [pc, #32]	; (80047e0 <flash_mng_cmd_erace+0x30>)
	}
}
 80047c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		console_str_send("flash_mng_erace error\n");
 80047c4:	f7fd bda8 	b.w	8002318 <console_str_send>
	this->state = ST_RUNNING;
 80047c8:	2303      	movs	r3, #3
 80047ca:	6023      	str	r3, [r4, #0]
	INTR_ENABLE;
 80047cc:	b662      	cpsie	i
	ret = func->erase(addr);
 80047ce:	2000      	movs	r0, #0
 80047d0:	f7fe fdca 	bl	8003368 <w25q20ew_erase>
	this->state = ST_IDLE;
 80047d4:	6025      	str	r5, [r4, #0]
	if (ret != E_OK) {
 80047d6:	2800      	cmp	r0, #0
 80047d8:	d1f1      	bne.n	80047be <flash_mng_cmd_erace+0xe>
 80047da:	bd38      	pop	{r3, r4, r5, pc}
 80047dc:	20079b24 	.word	0x20079b24
 80047e0:	08005fa8 	.word	0x08005fa8

080047e4 <flash_mng_cmd_read>:

// RAM
#define FLASH_MNG_BUFF_SIZE		(4*1024)
static uint8_t flash_mng_buff[FLASH_MNG_BUFF_SIZE];
static void flash_mng_cmd_read(void)
{
 80047e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(flash_mng_buff, 0, sizeof(flash_mng_buff));
 80047e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80047ec:	2100      	movs	r1, #0
 80047ee:	4827      	ldr	r0, [pc, #156]	; (800488c <flash_mng_cmd_read+0xa8>)
 80047f0:	f000 ffa9 	bl	8005746 <memset>
	INTR_DISABLE;
 80047f4:	b672      	cpsid	i
	if (this->state != ST_IDLE) {
 80047f6:	4c26      	ldr	r4, [pc, #152]	; (8004890 <flash_mng_cmd_read+0xac>)
 80047f8:	6825      	ldr	r5, [r4, #0]
 80047fa:	2d02      	cmp	r5, #2
 80047fc:	d005      	beq.n	800480a <flash_mng_cmd_read+0x26>
		INTR_ENABLE;
 80047fe:	b662      	cpsie	i
	
	ret = flash_mng_read(FLASH_MNG_KIND_W25Q20EW, 0, flash_mng_buff, 4*1024);
	if (ret != E_OK) {
		console_str_send("flash_mng_erace error\n");
 8004800:	4824      	ldr	r0, [pc, #144]	; (8004894 <flash_mng_cmd_read+0xb0>)
			console_str_send(" ");
			console_val_send_hex(flash_mng_buff[k], 2);
		}
		console_str_send("\n");
	}
}
 8004802:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		console_str_send("flash_mng_erace error\n");
 8004806:	f7fd bd87 	b.w	8002318 <console_str_send>
	this->state = ST_RUNNING;
 800480a:	2303      	movs	r3, #3
 800480c:	6023      	str	r3, [r4, #0]
	INTR_ENABLE;
 800480e:	b662      	cpsie	i
	ret = func->read(addr, data, size);
 8004810:	2200      	movs	r2, #0
 8004812:	4610      	mov	r0, r2
 8004814:	491d      	ldr	r1, [pc, #116]	; (800488c <flash_mng_cmd_read+0xa8>)
 8004816:	f7fe fe01 	bl	800341c <w25q20ew_read>
	this->state = ST_IDLE;
 800481a:	6025      	str	r5, [r4, #0]
	if (ret != E_OK) {
 800481c:	2800      	cmp	r0, #0
 800481e:	d1ef      	bne.n	8004800 <flash_mng_cmd_read+0x1c>
	console_str_send("==================== read ============================\n");
 8004820:	481d      	ldr	r0, [pc, #116]	; (8004898 <flash_mng_cmd_read+0xb4>)
 8004822:	4f1a      	ldr	r7, [pc, #104]	; (800488c <flash_mng_cmd_read+0xa8>)
			console_str_send(" ");
 8004824:	4e1d      	ldr	r6, [pc, #116]	; (800489c <flash_mng_cmd_read+0xb8>)
				console_str_send(" |");
 8004826:	f8df a080 	ldr.w	sl, [pc, #128]	; 80048a8 <flash_mng_cmd_read+0xc4>
		console_str_send("\n");
 800482a:	f8df 9080 	ldr.w	r9, [pc, #128]	; 80048ac <flash_mng_cmd_read+0xc8>
	console_str_send("==================== read ============================\n");
 800482e:	f7fd fd73 	bl	8002318 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8004832:	481b      	ldr	r0, [pc, #108]	; (80048a0 <flash_mng_cmd_read+0xbc>)
 8004834:	f7fd fd70 	bl	8002318 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8004838:	481a      	ldr	r0, [pc, #104]	; (80048a4 <flash_mng_cmd_read+0xc0>)
 800483a:	f507 7880 	add.w	r8, r7, #256	; 0x100
 800483e:	f7fd fd6b 	bl	8002318 <console_str_send>
{
 8004842:	463d      	mov	r5, r7
 8004844:	2401      	movs	r4, #1
 8004846:	e001      	b.n	800484c <flash_mng_cmd_read+0x68>
 8004848:	3401      	adds	r4, #1
 800484a:	3501      	adds	r5, #1
			if (j == 0) {
 800484c:	2c01      	cmp	r4, #1
			console_str_send(" ");
 800484e:	4630      	mov	r0, r6
			if (j == 0) {
 8004850:	d010      	beq.n	8004874 <flash_mng_cmd_read+0x90>
			console_str_send(" ");
 8004852:	f7fd fd61 	bl	8002318 <console_str_send>
			console_val_send_hex(flash_mng_buff[k], 2);
 8004856:	2102      	movs	r1, #2
 8004858:	7828      	ldrb	r0, [r5, #0]
 800485a:	f7fd fe83 	bl	8002564 <console_val_send_hex>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 800485e:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8004862:	d1f1      	bne.n	8004848 <flash_mng_cmd_read+0x64>
 8004864:	3710      	adds	r7, #16
		console_str_send("\n");
 8004866:	4648      	mov	r0, r9
 8004868:	f7fd fd56 	bl	8002318 <console_str_send>
	for (i = 0; i < 16; i++) {
 800486c:	4547      	cmp	r7, r8
 800486e:	d1e8      	bne.n	8004842 <flash_mng_cmd_read+0x5e>
 8004870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				console_str_send(" |");
 8004874:	4650      	mov	r0, sl
 8004876:	f7fd fd4f 	bl	8002318 <console_str_send>
			console_str_send(" ");
 800487a:	4630      	mov	r0, r6
 800487c:	f7fd fd4c 	bl	8002318 <console_str_send>
			console_val_send_hex(flash_mng_buff[k], 2);
 8004880:	2102      	movs	r1, #2
 8004882:	7828      	ldrb	r0, [r5, #0]
 8004884:	f7fd fe6e 	bl	8002564 <console_val_send_hex>
 8004888:	e7de      	b.n	8004848 <flash_mng_cmd_read+0x64>
 800488a:	bf00      	nop
 800488c:	20078b24 	.word	0x20078b24
 8004890:	20079b24 	.word	0x20079b24
 8004894:	08005fa8 	.word	0x08005fa8
 8004898:	08005fc0 	.word	0x08005fc0
 800489c:	08005cf0 	.word	0x08005cf0
 80048a0:	08005c78 	.word	0x08005c78
 80048a4:	08005cb0 	.word	0x08005cb0
 80048a8:	08005cec 	.word	0x08005cec
 80048ac:	08005d50 	.word	0x08005d50

080048b0 <flash_mng_init>:
{
 80048b0:	b510      	push	{r4, lr}
		memset(this, 0, sizeof(FLASH_MNG_CTL));
 80048b2:	4c06      	ldr	r4, [pc, #24]	; (80048cc <flash_mng_init+0x1c>)
 80048b4:	2300      	movs	r3, #0
 80048b6:	6023      	str	r3, [r4, #0]
		ret = func->init();
 80048b8:	f7fe fd3e 	bl	8003338 <w25q20ew_init>
		if (ret != 0) {
 80048bc:	b910      	cbnz	r0, 80048c4 <flash_mng_init+0x14>
		this->state = ST_INITIALIZED;
 80048be:	2301      	movs	r3, #1
 80048c0:	6023      	str	r3, [r4, #0]
 80048c2:	bd10      	pop	{r4, pc}
			return -1;
 80048c4:	f04f 30ff 	mov.w	r0, #4294967295
}
 80048c8:	bd10      	pop	{r4, pc}
 80048ca:	bf00      	nop
 80048cc:	20079b24 	.word	0x20079b24

080048d0 <flash_mng_open>:
	if (kind >= FLASH_MNG_KIND_MAX) {
 80048d0:	b968      	cbnz	r0, 80048ee <flash_mng_open+0x1e>
{
 80048d2:	b510      	push	{r4, lr}
	if (this->state != ST_INITIALIZED) {
 80048d4:	4c07      	ldr	r4, [pc, #28]	; (80048f4 <flash_mng_open+0x24>)
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d105      	bne.n	80048e8 <flash_mng_open+0x18>
	ret = func->open();
 80048dc:	f7fe fd36 	bl	800334c <w25q20ew_open>
	if (ret != 0) {
 80048e0:	b910      	cbnz	r0, 80048e8 <flash_mng_open+0x18>
	this->state = ST_IDLE;
 80048e2:	2302      	movs	r3, #2
 80048e4:	6023      	str	r3, [r4, #0]
}
 80048e6:	bd10      	pop	{r4, pc}
		return -1;
 80048e8:	f04f 30ff 	mov.w	r0, #4294967295
 80048ec:	bd10      	pop	{r4, pc}
 80048ee:	f04f 30ff 	mov.w	r0, #4294967295
}
 80048f2:	4770      	bx	lr
 80048f4:	20079b24 	.word	0x20079b24

080048f8 <flash_mng_set_cmd>:

// 
void flash_mng_set_cmd(void)
{
 80048f8:	b500      	push	{lr}
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "flash_mng erace";
 80048fa:	4a09      	ldr	r2, [pc, #36]	; (8004920 <flash_mng_set_cmd+0x28>)
	cmd.func = flash_mng_cmd_erace;
 80048fc:	4b09      	ldr	r3, [pc, #36]	; (8004924 <flash_mng_set_cmd+0x2c>)
{
 80048fe:	b083      	sub	sp, #12
	console_set_command(&cmd);
 8004900:	4668      	mov	r0, sp
	cmd.func = flash_mng_cmd_erace;
 8004902:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 8004906:	f7fd fe65 	bl	80025d4 <console_set_command>
	// 
	cmd.input = "flash_mng read";
 800490a:	4a07      	ldr	r2, [pc, #28]	; (8004928 <flash_mng_set_cmd+0x30>)
	cmd.func = flash_mng_cmd_read;
 800490c:	4b07      	ldr	r3, [pc, #28]	; (800492c <flash_mng_set_cmd+0x34>)
	console_set_command(&cmd);
 800490e:	4668      	mov	r0, sp
	cmd.func = flash_mng_cmd_read;
 8004910:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 8004914:	f7fd fe5e 	bl	80025d4 <console_set_command>
}
 8004918:	b003      	add	sp, #12
 800491a:	f85d fb04 	ldr.w	pc, [sp], #4
 800491e:	bf00      	nop
 8004920:	08005ff8 	.word	0x08005ff8
 8004924:	080047b1 	.word	0x080047b1
 8004928:	08006008 	.word	0x08006008
 800492c:	080047e5 	.word	0x080047e5

08004930 <touch_screen_main>:
	{{NULL,	ST_UNDEIFNED},						{NULL,	ST_UNDEIFNED},			},	// ST_UNDEIFNED
};

// 
static int touch_screen_main(int argc, char *argv[])
{
 8004930:	b570      	push	{r4, r5, r6, lr}
 8004932:	4c11      	ldr	r4, [pc, #68]	; (8004978 <touch_screen_main+0x48>)
 8004934:	4d11      	ldr	r5, [pc, #68]	; (800497c <touch_screen_main+0x4c>)
 8004936:	b084      	sub	sp, #16
	TS_MNG_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8004938:	466a      	mov	r2, sp
 800493a:	a901      	add	r1, sp, #4
 800493c:	7a20      	ldrb	r0, [r4, #8]
 800493e:	f000 fdd1 	bl	80054e4 <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(TS_MNG_MSG));
 8004942:	9a00      	ldr	r2, [sp, #0]
 8004944:	6810      	ldr	r0, [r2, #0]
 8004946:	6851      	ldr	r1, [r2, #4]
 8004948:	ab02      	add	r3, sp, #8
 800494a:	c303      	stmia	r3!, {r0, r1}
		// 
		kz_kmfree(msg);
 800494c:	4610      	mov	r0, r2
 800494e:	f000 fdaf 	bl	80054b0 <kz_kmfree>
		// 
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	9e02      	ldr	r6, [sp, #8]
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	199a      	adds	r2, r3, r6
 800495a:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 800495e:	b11a      	cbz	r2, 8004968 <touch_screen_main+0x38>
			fsm[this->state][tmp_msg.msg_type].func(tmp_msg.msg_data);
 8004960:	9803      	ldr	r0, [sp, #12]
 8004962:	4790      	blx	r2
 8004964:	6823      	ldr	r3, [r4, #0]
 8004966:	005b      	lsls	r3, r3, #1
		}
		// 
		if (fsm[this->state][tmp_msg.msg_type].nxt_state != ST_UNDEIFNED) {
 8004968:	4433      	add	r3, r6
 800496a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800496e:	791b      	ldrb	r3, [r3, #4]
 8004970:	2b02      	cmp	r3, #2
			this->state = fsm[this->state][tmp_msg.msg_type].nxt_state;
 8004972:	bf18      	it	ne
 8004974:	6023      	strne	r3, [r4, #0]
 8004976:	e7df      	b.n	8004938 <touch_screen_main+0x8>
 8004978:	20079b28 	.word	0x20079b28
 800497c:	08006018 	.word	0x08006018

08004980 <ts_msg_write>:
{
 8004980:	b510      	push	{r4, lr}
	ret = msp2807_write((uint16_t*)disp_data_addr);
 8004982:	f7fe fa71 	bl	8002e68 <msp2807_write>
 8004986:	4604      	mov	r4, r0
	write_ret = kz_kmalloc(sizeof(int32_t));
 8004988:	2004      	movs	r0, #4
 800498a:	f000 fd7f 	bl	800548c <kz_kmalloc>
	kz_send(this->slp_msg_id, sizeof(int32_t), write_ret);
 800498e:	4b04      	ldr	r3, [pc, #16]	; (80049a0 <ts_msg_write+0x20>)
	*write_ret = ret;
 8004990:	6004      	str	r4, [r0, #0]
	write_ret = kz_kmalloc(sizeof(int32_t));
 8004992:	4602      	mov	r2, r0
	kz_send(this->slp_msg_id, sizeof(int32_t), write_ret);
 8004994:	2104      	movs	r1, #4
 8004996:	7a58      	ldrb	r0, [r3, #9]
}
 8004998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	kz_send(this->slp_msg_id, sizeof(int32_t), write_ret);
 800499c:	f000 bd94 	b.w	80054c8 <kz_send>
 80049a0:	20079b28 	.word	0x20079b28

080049a4 <ts_mng_proc_cyc>:
	this->state = ST_INITIALIZED;
}

// 
void ts_mng_proc_cyc(void)
{
 80049a4:	b508      	push	{r3, lr}
	TOUCH_SCREEN_CTL *this = &ts_ctl;
	TS_MNG_MSG *msg;
	
	msg = kz_kmalloc(sizeof(TS_MNG_MSG));
 80049a6:	2008      	movs	r0, #8
 80049a8:	f000 fd70 	bl	800548c <kz_kmalloc>
	msg->msg_type = EVENT_CYC;
	msg->msg_data = 0;
	kz_send(this->msg_id, sizeof(TS_MNG_MSG), msg);
 80049ac:	4905      	ldr	r1, [pc, #20]	; (80049c4 <ts_mng_proc_cyc+0x20>)
	msg->msg_type = EVENT_CYC;
 80049ae:	2300      	movs	r3, #0
 80049b0:	6003      	str	r3, [r0, #0]
	msg->msg_data = 0;
 80049b2:	6043      	str	r3, [r0, #4]
	msg = kz_kmalloc(sizeof(TS_MNG_MSG));
 80049b4:	4602      	mov	r2, r0
}
 80049b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	kz_send(this->msg_id, sizeof(TS_MNG_MSG), msg);
 80049ba:	7a08      	ldrb	r0, [r1, #8]
 80049bc:	2108      	movs	r1, #8
 80049be:	f000 bd83 	b.w	80054c8 <kz_send>
 80049c2:	bf00      	nop
 80049c4:	20079b28 	.word	0x20079b28

080049c8 <ts_msg_check_touch_state>:
{
 80049c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	this->touch_state_bmp |= (msp2807_get_touch_state() << this->check_touch_state_cnt++);
 80049cc:	4c7b      	ldr	r4, [pc, #492]	; (8004bbc <ts_msg_check_touch_state+0x1f4>)
{
 80049ce:	b085      	sub	sp, #20
	this->touch_state_bmp |= (msp2807_get_touch_state() << this->check_touch_state_cnt++);
 80049d0:	f7fe fb5a 	bl	8003088 <msp2807_get_touch_state>
 80049d4:	7ae3      	ldrb	r3, [r4, #11]
 80049d6:	7aa2      	ldrb	r2, [r4, #10]
 80049d8:	4098      	lsls	r0, r3
 80049da:	3301      	adds	r3, #1
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	4310      	orrs	r0, r2
 80049e0:	b2c0      	uxtb	r0, r0
	if (this->check_touch_state_cnt < CHECK_TOUCH_STATE_CNT) {
 80049e2:	2b02      	cmp	r3, #2
	this->touch_state_bmp |= (msp2807_get_touch_state() << this->check_touch_state_cnt++);
 80049e4:	72e3      	strb	r3, [r4, #11]
 80049e6:	72a0      	strb	r0, [r4, #10]
	if (this->check_touch_state_cnt < CHECK_TOUCH_STATE_CNT) {
 80049e8:	d910      	bls.n	8004a0c <ts_msg_check_touch_state+0x44>
	this->check_touch_state_cnt = 0;
 80049ea:	2300      	movs	r3, #0
	if (this->touch_state_bmp == TS_TOUCHED) {
 80049ec:	2807      	cmp	r0, #7
	this->check_touch_state_cnt = 0;
 80049ee:	72e3      	strb	r3, [r4, #11]
		if (this->click_state == TOUCH_NONE) {
 80049f0:	68e3      	ldr	r3, [r4, #12]
	if (this->touch_state_bmp == TS_TOUCHED) {
 80049f2:	d00e      	beq.n	8004a12 <ts_msg_check_touch_state+0x4a>
		if ((this->click_state == TOUCH_START) && 		// 
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	f000 80bc 	beq.w	8004b72 <ts_msg_check_touch_state+0x1aa>
		} else if (this->click_state == TOUCHING) {
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	f000 80a5 	beq.w	8004b4a <ts_msg_check_touch_state+0x182>
		this->touch_cnt = 0;
 8004a00:	2300      	movs	r3, #0
 8004a02:	6123      	str	r3, [r4, #16]
		this->click_state = TOUCH_NONE;
 8004a04:	60e3      	str	r3, [r4, #12]
		this->get_touch_val_cnt = 0;
 8004a06:	8423      	strh	r3, [r4, #32]
	this->touch_state_bmp = 0;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	72a3      	strb	r3, [r4, #10]
}
 8004a0c:	b005      	add	sp, #20
 8004a0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (this->click_state == TOUCH_NONE) {
 8004a12:	b983      	cbnz	r3, 8004a36 <ts_msg_check_touch_state+0x6e>
			this->click_state = TOUCH_START;
 8004a14:	2301      	movs	r3, #1
 8004a16:	60e3      	str	r3, [r4, #12]
 8004a18:	4625      	mov	r5, r4
 8004a1a:	f104 0760 	add.w	r7, r4, #96	; 0x60
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8004a1e:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
 8004a22:	b92a      	cbnz	r2, 8004a30 <ts_msg_check_touch_state+0x68>
 8004a24:	6aae      	ldr	r6, [r5, #40]	; 0x28
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8004a26:	4611      	mov	r1, r2
 8004a28:	4610      	mov	r0, r2
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8004a2a:	b10e      	cbz	r6, 8004a30 <ts_msg_check_touch_state+0x68>
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8004a2c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004a2e:	47b0      	blx	r6
 8004a30:	350c      	adds	r5, #12
	for (i = 0; i < CALLBACK_MAX; i++) {
 8004a32:	42af      	cmp	r7, r5
 8004a34:	d1f3      	bne.n	8004a1e <ts_msg_check_touch_state+0x56>
		if (this->touch_cnt++ < SINGLE_CLICK_CNT) {
 8004a36:	6923      	ldr	r3, [r4, #16]
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	2b08      	cmp	r3, #8
 8004a3c:	6122      	str	r2, [r4, #16]
 8004a3e:	d9e3      	bls.n	8004a08 <ts_msg_check_touch_state+0x40>
		this->click_state = TOUCHING;
 8004a40:	2302      	movs	r3, #2
		ret = msp2807_get_touch_pos(&x, &y);
 8004a42:	f10d 010e 	add.w	r1, sp, #14
 8004a46:	a803      	add	r0, sp, #12
		this->click_state = TOUCHING;
 8004a48:	60e3      	str	r3, [r4, #12]
		ret = msp2807_get_touch_pos(&x, &y);
 8004a4a:	f7fe fac1 	bl	8002fd0 <msp2807_get_touch_pos>
		if (ret != E_OK) {
 8004a4e:	2800      	cmp	r0, #0
 8004a50:	f040 80a7 	bne.w	8004ba2 <ts_msg_check_touch_state+0x1da>
		this->touch_x_val[this->get_touch_val_cnt] = x;
 8004a54:	8c23      	ldrh	r3, [r4, #32]
 8004a56:	f8bd 500c 	ldrh.w	r5, [sp, #12]
		this->touch_y_val[this->get_touch_val_cnt] = y;
 8004a5a:	f8bd 000e 	ldrh.w	r0, [sp, #14]
		this->touch_x_val[this->get_touch_val_cnt] = x;
 8004a5e:	f103 020c 	add.w	r2, r3, #12
		if (++this->get_touch_val_cnt >= AVERAGE_CNT) {
 8004a62:	3301      	adds	r3, #1
 8004a64:	b29b      	uxth	r3, r3
		this->touch_y_val[this->get_touch_val_cnt] = y;
 8004a66:	eb04 0142 	add.w	r1, r4, r2, lsl #1
		if (++this->get_touch_val_cnt >= AVERAGE_CNT) {
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	8423      	strh	r3, [r4, #32]
		this->touch_x_val[this->get_touch_val_cnt] = x;
 8004a6e:	f824 5012 	strh.w	r5, [r4, r2, lsl #1]
		this->touch_y_val[this->get_touch_val_cnt] = y;
 8004a72:	8088      	strh	r0, [r1, #4]
		if (++this->get_touch_val_cnt >= AVERAGE_CNT) {
 8004a74:	d9c8      	bls.n	8004a08 <ts_msg_check_touch_state+0x40>
				sum_x += this->touch_x_val[i];
 8004a76:	8b22      	ldrh	r2, [r4, #24]
 8004a78:	8b65      	ldrh	r5, [r4, #26]
				sum_y += this->touch_y_val[i];
 8004a7a:	8ba3      	ldrh	r3, [r4, #28]
 8004a7c:	8be0      	ldrh	r0, [r4, #30]
	if (touch_x < calib_info->start_x) {
 8004a7e:	f8b4 1084 	ldrh.w	r1, [r4, #132]	; 0x84
				sum_x += this->touch_x_val[i];
 8004a82:	442a      	add	r2, r5
			ave_x = sum_x/AVERAGE_CNT;
 8004a84:	f3c2 024e 	ubfx	r2, r2, #1, #15
				sum_y += this->touch_y_val[i];
 8004a88:	4403      	add	r3, r0
	if (touch_x < calib_info->start_x) {
 8004a8a:	428a      	cmp	r2, r1
			ave_y = sum_y/AVERAGE_CNT;
 8004a8c:	f3c3 034e 	ubfx	r3, r3, #1, #15
	if (touch_x < calib_info->start_x) {
 8004a90:	f0c0 808e 	bcc.w	8004bb0 <ts_msg_check_touch_state+0x1e8>
	} else if (touch_x > calib_info->end_x){
 8004a94:	f8b4 0086 	ldrh.w	r0, [r4, #134]	; 0x86
 8004a98:	4282      	cmp	r2, r0
		adj_touch_x = calib_info->end_x - calib_info->start_x;
 8004a9a:	bf8c      	ite	hi
 8004a9c:	1a42      	subhi	r2, r0, r1
		adj_touch_x = touch_x - calib_info->start_x;
 8004a9e:	1a52      	subls	r2, r2, r1
 8004aa0:	b292      	uxth	r2, r2
 8004aa2:	ee07 2a90 	vmov	s15, r2
 8004aa6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
	if (touch_y < calib_info->start_y) {
 8004aaa:	f8b4 2088 	ldrh.w	r2, [r4, #136]	; 0x88
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	f0c0 8081 	bcc.w	8004bb6 <ts_msg_check_touch_state+0x1ee>
	} else if (touch_y > calib_info->end_y){
 8004ab4:	f8b4 108a 	ldrh.w	r1, [r4, #138]	; 0x8a
 8004ab8:	428b      	cmp	r3, r1
		adj_touch_y = calib_info->end_y - calib_info->start_y;
 8004aba:	bf8c      	ite	hi
 8004abc:	1a8b      	subhi	r3, r1, r2
		adj_touch_y = touch_y - calib_info->start_y;
 8004abe:	1a9b      	subls	r3, r3, r2
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	ee07 3a90 	vmov	s15, r3
 8004ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
	ratio = (float)((float)adj_touch_x/(float)calib_info->width);
 8004aca:	f8b4 308c 	ldrh.w	r3, [r4, #140]	; 0x8c
 8004ace:	ee05 3a10 	vmov	s10, r3
	ratio = (float)((float)adj_touch_y/(float)calib_info->height);
 8004ad2:	f8b4 308e 	ldrh.w	r3, [r4, #142]	; 0x8e
 8004ad6:	ee05 3a90 	vmov	s11, r3
	ratio = (float)((float)adj_touch_x/(float)calib_info->width);
 8004ada:	eeb8 5a45 	vcvt.f32.u32	s10, s10
	ratio = (float)((float)adj_touch_y/(float)calib_info->height);
 8004ade:	eef8 5a65 	vcvt.f32.u32	s11, s11
	ratio = (float)((float)adj_touch_x/(float)calib_info->width);
 8004ae2:	ee87 6a05 	vdiv.f32	s12, s14, s10
	*lcd_x = (uint16_t)((float)(calib_info->lcd_width) * ratio);
 8004ae6:	f8b4 3090 	ldrh.w	r3, [r4, #144]	; 0x90
	ratio = (float)((float)adj_touch_y/(float)calib_info->height);
 8004aea:	ee87 7aa5 	vdiv.f32	s14, s15, s11
	*lcd_x = (uint16_t)((float)(calib_info->lcd_width) * ratio);
 8004aee:	ee06 3a90 	vmov	s13, r3
	*lcd_y = (uint16_t)((float)(calib_info->lcd_height) * ratio);
 8004af2:	f8b4 3092 	ldrh.w	r3, [r4, #146]	; 0x92
 8004af6:	4c31      	ldr	r4, [pc, #196]	; (8004bbc <ts_msg_check_touch_state+0x1f4>)
 8004af8:	ee07 3a90 	vmov	s15, r3
	*lcd_x = (uint16_t)((float)(calib_info->lcd_width) * ratio);
 8004afc:	eef8 6a66 	vcvt.f32.u32	s13, s13
	*lcd_y = (uint16_t)((float)(calib_info->lcd_height) * ratio);
 8004b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
	*lcd_x = (uint16_t)((float)(calib_info->lcd_width) * ratio);
 8004b04:	ee66 6a26 	vmul.f32	s13, s12, s13
	*lcd_y = (uint16_t)((float)(calib_info->lcd_height) * ratio);
 8004b08:	ee67 7a27 	vmul.f32	s15, s14, s15
	*lcd_x = (uint16_t)((float)(calib_info->lcd_width) * ratio);
 8004b0c:	eebc 7ae6 	vcvt.u32.f32	s14, s13
	*lcd_y = (uint16_t)((float)(calib_info->lcd_height) * ratio);
 8004b10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	*lcd_x = (uint16_t)((float)(calib_info->lcd_width) * ratio);
 8004b14:	ed8d 7a00 	vstr	s14, [sp]
	*lcd_y = (uint16_t)((float)(calib_info->lcd_height) * ratio);
 8004b18:	edcd 7a01 	vstr	s15, [sp, #4]
 8004b1c:	4625      	mov	r5, r4
 8004b1e:	f104 0660 	add.w	r6, r4, #96	; 0x60
	*lcd_x = (uint16_t)((float)(calib_info->lcd_width) * ratio);
 8004b22:	f8bd 9000 	ldrh.w	r9, [sp]
	*lcd_y = (uint16_t)((float)(calib_info->lcd_height) * ratio);
 8004b26:	f8bd 8004 	ldrh.w	r8, [sp, #4]
 8004b2a:	e002      	b.n	8004b32 <ts_msg_check_touch_state+0x16a>
 8004b2c:	350c      	adds	r5, #12
	for (i = 0; i < CALLBACK_MAX; i++) {
 8004b2e:	42ae      	cmp	r6, r5
 8004b30:	d03b      	beq.n	8004baa <ts_msg_check_touch_state+0x1e2>
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8004b32:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
 8004b36:	2801      	cmp	r0, #1
 8004b38:	d1f8      	bne.n	8004b2c <ts_msg_check_touch_state+0x164>
 8004b3a:	6aaf      	ldr	r7, [r5, #40]	; 0x28
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8004b3c:	4642      	mov	r2, r8
 8004b3e:	4649      	mov	r1, r9
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8004b40:	2f00      	cmp	r7, #0
 8004b42:	d0f3      	beq.n	8004b2c <ts_msg_check_touch_state+0x164>
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8004b44:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004b46:	47b8      	blx	r7
 8004b48:	e7f0      	b.n	8004b2c <ts_msg_check_touch_state+0x164>
 8004b4a:	4625      	mov	r5, r4
 8004b4c:	f104 0660 	add.w	r6, r4, #96	; 0x60
 8004b50:	e003      	b.n	8004b5a <ts_msg_check_touch_state+0x192>
 8004b52:	350c      	adds	r5, #12
	for (i = 0; i < CALLBACK_MAX; i++) {
 8004b54:	42b5      	cmp	r5, r6
 8004b56:	f43f af53 	beq.w	8004a00 <ts_msg_check_touch_state+0x38>
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8004b5a:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
 8004b5e:	2802      	cmp	r0, #2
 8004b60:	d1f7      	bne.n	8004b52 <ts_msg_check_touch_state+0x18a>
 8004b62:	6aaf      	ldr	r7, [r5, #40]	; 0x28
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8004b64:	2200      	movs	r2, #0
 8004b66:	4611      	mov	r1, r2
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8004b68:	2f00      	cmp	r7, #0
 8004b6a:	d0f2      	beq.n	8004b52 <ts_msg_check_touch_state+0x18a>
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8004b6c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004b6e:	47b8      	blx	r7
 8004b70:	e7ef      	b.n	8004b52 <ts_msg_check_touch_state+0x18a>
		if ((this->click_state == TOUCH_START) && 		// 
 8004b72:	6923      	ldr	r3, [r4, #16]
 8004b74:	2b09      	cmp	r3, #9
 8004b76:	f63f af43 	bhi.w	8004a00 <ts_msg_check_touch_state+0x38>
 8004b7a:	4625      	mov	r5, r4
 8004b7c:	f104 0660 	add.w	r6, r4, #96	; 0x60
 8004b80:	e003      	b.n	8004b8a <ts_msg_check_touch_state+0x1c2>
 8004b82:	350c      	adds	r5, #12
	for (i = 0; i < CALLBACK_MAX; i++) {
 8004b84:	42ae      	cmp	r6, r5
 8004b86:	f43f af3b 	beq.w	8004a00 <ts_msg_check_touch_state+0x38>
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8004b8a:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
 8004b8e:	2803      	cmp	r0, #3
 8004b90:	d1f7      	bne.n	8004b82 <ts_msg_check_touch_state+0x1ba>
 8004b92:	6aaf      	ldr	r7, [r5, #40]	; 0x28
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8004b94:	2200      	movs	r2, #0
 8004b96:	4611      	mov	r1, r2
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8004b98:	2f00      	cmp	r7, #0
 8004b9a:	d0f2      	beq.n	8004b82 <ts_msg_check_touch_state+0x1ba>
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8004b9c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004b9e:	47b8      	blx	r7
 8004ba0:	e7ef      	b.n	8004b82 <ts_msg_check_touch_state+0x1ba>
			console_str_send("msp2807_get_touch_pos error\n");
 8004ba2:	4807      	ldr	r0, [pc, #28]	; (8004bc0 <ts_msg_check_touch_state+0x1f8>)
 8004ba4:	f7fd fbb8 	bl	8002318 <console_str_send>
			goto CHECK_STATE_END;
 8004ba8:	e72e      	b.n	8004a08 <ts_msg_check_touch_state+0x40>
			this->get_touch_val_cnt = 0;
 8004baa:	2300      	movs	r3, #0
 8004bac:	8423      	strh	r3, [r4, #32]
 8004bae:	e72b      	b.n	8004a08 <ts_msg_check_touch_state+0x40>
	if (touch_x < calib_info->start_x) {
 8004bb0:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8004bc4 <ts_msg_check_touch_state+0x1fc>
 8004bb4:	e779      	b.n	8004aaa <ts_msg_check_touch_state+0xe2>
	if (touch_y < calib_info->start_y) {
 8004bb6:	eddf 7a03 	vldr	s15, [pc, #12]	; 8004bc4 <ts_msg_check_touch_state+0x1fc>
 8004bba:	e786      	b.n	8004aca <ts_msg_check_touch_state+0x102>
 8004bbc:	20079b28 	.word	0x20079b28
 8004bc0:	0800605c 	.word	0x0800605c
 8004bc4:	00000000 	.word	0x00000000

08004bc8 <ts_mng_init>:
{
 8004bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
	memset(this, 0, sizeof(TOUCH_SCREEN_CTL));
 8004bca:	4c1a      	ldr	r4, [pc, #104]	; (8004c34 <ts_mng_init+0x6c>)
{
 8004bcc:	b083      	sub	sp, #12
	memset(this, 0, sizeof(TOUCH_SCREEN_CTL));
 8004bce:	2294      	movs	r2, #148	; 0x94
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	f000 fdb7 	bl	8005746 <memset>
	this->msg_id = MSGBOX_ID_TOUCH_SCREEN;
 8004bd8:	230b      	movs	r3, #11
	set_cyclic_message(ts_mng_proc_cyc, CHECK_TOUCH_STATE_PERIOD);
 8004bda:	211e      	movs	r1, #30
 8004bdc:	4816      	ldr	r0, [pc, #88]	; (8004c38 <ts_mng_init+0x70>)
	this->msg_id = MSGBOX_ID_TOUCH_SCREEN;
 8004bde:	7223      	strb	r3, [r4, #8]
	set_cyclic_message(ts_mng_proc_cyc, CHECK_TOUCH_STATE_PERIOD);
 8004be0:	f7ff fdb2 	bl	8004748 <set_cyclic_message>
	this->tsk_id = kz_run(touch_screen_main, "touch_screen_main",  TOUCH_SCREEN_PRI, TOUCH_SCREEN_STACK, 0, NULL);
 8004be4:	2300      	movs	r3, #0
 8004be6:	9301      	str	r3, [sp, #4]
 8004be8:	9300      	str	r3, [sp, #0]
 8004bea:	2209      	movs	r2, #9
 8004bec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bf0:	4912      	ldr	r1, [pc, #72]	; (8004c3c <ts_mng_init+0x74>)
 8004bf2:	4813      	ldr	r0, [pc, #76]	; (8004c40 <ts_mng_init+0x78>)
 8004bf4:	f000 fc14 	bl	8005420 <kz_run>
	this->calib_info.lcd_width = MSP2807_DISPLAY_WIDTH;
 8004bf8:	27f0      	movs	r7, #240	; 0xf0
	this->calib_info.start_x = 200;
 8004bfa:	21c8      	movs	r1, #200	; 0xc8
	this->calib_info.end_x = 3900;
 8004bfc:	f640 723c 	movw	r2, #3900	; 0xf3c
	this->calib_info.width = this->calib_info.end_x - this->calib_info.start_x;
 8004c00:	f640 6374 	movw	r3, #3700	; 0xe74
	this->calib_info.lcd_height = MSP2807_DISPLAY_HEIGHT;
 8004c04:	f44f 76a0 	mov.w	r6, #320	; 0x140
	this->state = ST_INITIALIZED;
 8004c08:	2501      	movs	r5, #1
	this->tsk_id = kz_run(touch_screen_main, "touch_screen_main",  TOUCH_SCREEN_PRI, TOUCH_SCREEN_STACK, 0, NULL);
 8004c0a:	6060      	str	r0, [r4, #4]
	this->calib_info.lcd_width = MSP2807_DISPLAY_WIDTH;
 8004c0c:	f8a4 7090 	strh.w	r7, [r4, #144]	; 0x90
	this->calib_info.lcd_height = MSP2807_DISPLAY_HEIGHT;
 8004c10:	f8a4 6092 	strh.w	r6, [r4, #146]	; 0x92
	this->state = ST_INITIALIZED;
 8004c14:	6025      	str	r5, [r4, #0]
	this->calib_info.start_x = 200;
 8004c16:	f8a4 1084 	strh.w	r1, [r4, #132]	; 0x84
	this->calib_info.start_y = 200;
 8004c1a:	f8a4 1088 	strh.w	r1, [r4, #136]	; 0x88
	this->calib_info.end_x = 3900;
 8004c1e:	f8a4 2086 	strh.w	r2, [r4, #134]	; 0x86
	this->calib_info.end_y = 3900;
 8004c22:	f8a4 208a 	strh.w	r2, [r4, #138]	; 0x8a
	this->calib_info.width = this->calib_info.end_x - this->calib_info.start_x;
 8004c26:	f8a4 308c 	strh.w	r3, [r4, #140]	; 0x8c
	this->calib_info.height = this->calib_info.end_y - this->calib_info.start_y;
 8004c2a:	f8a4 308e 	strh.w	r3, [r4, #142]	; 0x8e
}
 8004c2e:	b003      	add	sp, #12
 8004c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c32:	bf00      	nop
 8004c34:	20079b28 	.word	0x20079b28
 8004c38:	080049a5 	.word	0x080049a5
 8004c3c:	08006048 	.word	0x08006048
 8004c40:	08004931 	.word	0x08004931

08004c44 <ts_mng_write>:

// 
int32_t ts_mng_write(uint16_t *disp_data)
{
 8004c44:	b530      	push	{r4, r5, lr}
 8004c46:	4605      	mov	r5, r0
 8004c48:	b083      	sub	sp, #12
	int32_t size;
	int32_t *rcv_ercd;
	int32_t ercd;
	
	// 
	msg = kz_kmalloc(sizeof(TS_MNG_MSG));
 8004c4a:	2008      	movs	r0, #8
 8004c4c:	f000 fc1e 	bl	800548c <kz_kmalloc>
	msg->msg_type = EVENT_WRITE;
	msg->msg_data = (uint32_t)disp_data;
	kz_send(this->msg_id, sizeof(TS_MNG_MSG), msg);
 8004c50:	4c0a      	ldr	r4, [pc, #40]	; (8004c7c <ts_mng_write+0x38>)
	msg->msg_data = (uint32_t)disp_data;
 8004c52:	6045      	str	r5, [r0, #4]
	msg->msg_type = EVENT_WRITE;
 8004c54:	2301      	movs	r3, #1
 8004c56:	6003      	str	r3, [r0, #0]
	msg = kz_kmalloc(sizeof(TS_MNG_MSG));
 8004c58:	4602      	mov	r2, r0
	kz_send(this->msg_id, sizeof(TS_MNG_MSG), msg);
 8004c5a:	2108      	movs	r1, #8
 8004c5c:	7a20      	ldrb	r0, [r4, #8]
 8004c5e:	f000 fc33 	bl	80054c8 <kz_send>
	
	// 
	kz_recv(this->slp_msg_id, &size, &rcv_ercd);
 8004c62:	aa01      	add	r2, sp, #4
 8004c64:	4669      	mov	r1, sp
 8004c66:	7a60      	ldrb	r0, [r4, #9]
 8004c68:	f000 fc3c 	bl	80054e4 <kz_recv>
	ercd = *rcv_ercd;
 8004c6c:	9801      	ldr	r0, [sp, #4]
 8004c6e:	6804      	ldr	r4, [r0, #0]
	// 
	kz_kmfree(rcv_ercd);
 8004c70:	f000 fc1e 	bl	80054b0 <kz_kmfree>
	
	return ercd;
}
 8004c74:	4620      	mov	r0, r4
 8004c76:	b003      	add	sp, #12
 8004c78:	bd30      	pop	{r4, r5, pc}
 8004c7a:	bf00      	nop
 8004c7c:	20079b28 	.word	0x20079b28

08004c80 <ts_mng_reg_callback>:

// 
int32_t ts_mng_reg_callback(TS_CALLBACK_TYPE type, TS_MNG_CALLBACK callback_fp, void *callback_vp)
{
 8004c80:	b470      	push	{r4, r5, r6}
 8004c82:	4e0c      	ldr	r6, [pc, #48]	; (8004cb4 <ts_mng_reg_callback+0x34>)
 8004c84:	2300      	movs	r3, #0
 8004c86:	4634      	mov	r4, r6
	int32_t ret = E_OBJ;
	
	for (i = 0; i < CALLBACK_MAX; i++) {
		cb_info = &(this->callback_info[i]);
		// 
		if (cb_info->callback_fp == NULL) {
 8004c88:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8004c8a:	340c      	adds	r4, #12
 8004c8c:	b13d      	cbz	r5, 8004c9e <ts_mng_reg_callback+0x1e>
 8004c8e:	3301      	adds	r3, #1
	for (i = 0; i < CALLBACK_MAX; i++) {
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d1f9      	bne.n	8004c88 <ts_mng_reg_callback+0x8>
	int32_t ret = E_OBJ;
 8004c94:	f06f 0503 	mvn.w	r5, #3
			break;
		}
	}
	
	return ret;
}
 8004c98:	4628      	mov	r0, r5
 8004c9a:	bc70      	pop	{r4, r5, r6}
 8004c9c:	4770      	bx	lr
			cb_info->type = type;
 8004c9e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004ca2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004ca6:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
			cb_info->callback_fp = callback_fp;
 8004caa:	6299      	str	r1, [r3, #40]	; 0x28
}
 8004cac:	4628      	mov	r0, r5
			cb_info->callback_vp = callback_vp;
 8004cae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004cb0:	bc70      	pop	{r4, r5, r6}
 8004cb2:	4770      	bx	lr
 8004cb4:	20079b28 	.word	0x20079b28

08004cb8 <wav_init>:
}

// OJ
// 
void wav_init(void)
{
 8004cb8:	b510      	push	{r4, lr}
	WAV_CTL *this = &wav_ctl;
	
	// ubN
	memset(this, 0, sizeof(WAV_CTL));
 8004cba:	4c04      	ldr	r4, [pc, #16]	; (8004ccc <wav_init+0x14>)
 8004cbc:	2264      	movs	r2, #100	; 0x64
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	f000 fd40 	bl	8005746 <memset>
	
	// XV
	this->status = ST_INITIALIZED;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	7023      	strb	r3, [r4, #0]
 8004cca:	bd10      	pop	{r4, pc}
 8004ccc:	20079bbc 	.word	0x20079bbc

08004cd0 <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8004cd0:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8004cd2:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8004cd4:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8004cd6:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8004cd8:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8004cda:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8004cdc:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 8004cde:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8004ce0:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8004ce2:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8004ce6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8004cea:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 8004cee:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8004cf2:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8004cf6:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8004cf8:	bd00      	pop	{pc}

08004cfa <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8004cfa:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8004cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004d00 <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8004d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8004d04:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8004d08:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8004d0c:	f000 f9e2 	bl	80050d4 <thread_intr>
  pop  {r4-r11,PC}
 8004d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004d14 <putcurrent>:
}

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
	if (current == NULL) {
 8004d14:	4b0e      	ldr	r3, [pc, #56]	; (8004d50 <putcurrent+0x3c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	b1bb      	cbz	r3, 8004d4a <putcurrent+0x36>
		return -1;
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 8004d1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d1c:	07d1      	lsls	r1, r2, #31
 8004d1e:	d40f      	bmi.n	8004d40 <putcurrent+0x2c>
{
 8004d20:	b430      	push	{r4, r5}
		/* L */
		return 1;
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8004d22:	69dd      	ldr	r5, [r3, #28]
 8004d24:	490b      	ldr	r1, [pc, #44]	; (8004d54 <putcurrent+0x40>)
 8004d26:	00e8      	lsls	r0, r5, #3
 8004d28:	180c      	adds	r4, r1, r0
 8004d2a:	6864      	ldr	r4, [r4, #4]
 8004d2c:	b154      	cbz	r4, 8004d44 <putcurrent+0x30>
		readyque[current->priority].tail->next = current;
 8004d2e:	6023      	str	r3, [r4, #0]
	} else {
		readyque[current->priority].head = current;
	}
	readyque[current->priority].tail = current;
 8004d30:	4401      	add	r1, r0
	current->flags |= KZ_THREAD_FLAG_READY;
 8004d32:	f042 0201 	orr.w	r2, r2, #1
	readyque[current->priority].tail = current;
 8004d36:	604b      	str	r3, [r1, #4]

	return 0;
 8004d38:	2000      	movs	r0, #0
	current->flags |= KZ_THREAD_FLAG_READY;
 8004d3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d3c:	bc30      	pop	{r4, r5}
 8004d3e:	4770      	bx	lr
		return 1;
 8004d40:	2001      	movs	r0, #1
 8004d42:	4770      	bx	lr
		readyque[current->priority].head = current;
 8004d44:	f841 3035 	str.w	r3, [r1, r5, lsl #3]
 8004d48:	e7f2      	b.n	8004d30 <putcurrent+0x1c>
		return -1;
 8004d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d4e:	4770      	bx	lr
 8004d50:	20079c20 	.word	0x20079c20
 8004d54:	20079ec8 	.word	0x20079ec8

08004d58 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
	/*  */
	mng_time.time_ms++;
 8004d58:	4a2c      	ldr	r2, [pc, #176]	; (8004e0c <SysTick_Handler+0xb4>)
 8004d5a:	6813      	ldr	r3, [r2, #0]
 8004d5c:	3301      	adds	r3, #1
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8004d5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
{
 8004d62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	mng_time.time_ms++;
 8004d66:	6013      	str	r3, [r2, #0]
	if(1000 == mng_time.time_ms){
 8004d68:	d104      	bne.n	8004d74 <SysTick_Handler+0x1c>
		mng_time.time_s++;
 8004d6a:	6853      	ldr	r3, [r2, #4]
		mng_time.time_ms = 0;
 8004d6c:	2100      	movs	r1, #0
		mng_time.time_s++;
 8004d6e:	3301      	adds	r3, #1
		mng_time.time_ms = 0;
 8004d70:	e882 000a 	stmia.w	r2, {r1, r3}
{
	int i;
	kz_thread *current_task;
	kz_thread *prev_task;
	
	current_task = timque[0].head;
 8004d74:	f8df e09c 	ldr.w	lr, [pc, #156]	; 8004e14 <SysTick_Handler+0xbc>
 8004d78:	f8de 4000 	ldr.w	r4, [lr]
	prev_task = timque[0].head;
	
	while(NULL != current_task) {
 8004d7c:	b344      	cbz	r4, 8004dd0 <SysTick_Handler+0x78>
 8004d7e:	2700      	movs	r7, #0
 8004d80:	f8de 5004 	ldr.w	r5, [lr, #4]
		if(0 == current_task->time){
			/* fB[L[*/
			if(readyque[current_task->priority].tail) {
 8004d84:	4822      	ldr	r0, [pc, #136]	; (8004e10 <SysTick_Handler+0xb8>)
	while(NULL != current_task) {
 8004d86:	46bc      	mov	ip, r7
			} else if (current_task == timque[0].tail) {
				/*   timqueO^XN */
				timque[0].tail = prev_task;
			}
			/* timqueOAfBXpb`^XNnext|C^NA */
			current_task->t_next = NULL;
 8004d88:	463e      	mov	r6, r7
	while(NULL != current_task) {
 8004d8a:	46a0      	mov	r8, r4
 8004d8c:	4623      	mov	r3, r4
		if(0 == current_task->time){
 8004d8e:	689a      	ldr	r2, [r3, #8]
 8004d90:	bb02      	cbnz	r2, 8004dd4 <SysTick_Handler+0x7c>
			if(readyque[current_task->priority].tail) {
 8004d92:	f8d3 901c 	ldr.w	r9, [r3, #28]
 8004d96:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004d9a:	1881      	adds	r1, r0, r2
 8004d9c:	6849      	ldr	r1, [r1, #4]
 8004d9e:	b301      	cbz	r1, 8004de2 <SysTick_Handler+0x8a>
				readyque[current_task->priority].tail->next = current_task;
 8004da0:	600b      	str	r3, [r1, #0]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 8004da2:	6a99      	ldr	r1, [r3, #40]	; 0x28
			prev_task->t_next = current_task->t_next;
 8004da4:	f8d3 9004 	ldr.w	r9, [r3, #4]
			readyque[current_task->priority].tail = current_task;
 8004da8:	4402      	add	r2, r0
			current_task->flags |= KZ_THREAD_FLAG_READY;
 8004daa:	f041 0101 	orr.w	r1, r1, #1
			if(current_task == timque[0].head) {
 8004dae:	429c      	cmp	r4, r3
			readyque[current_task->priority].tail = current_task;
 8004db0:	6053      	str	r3, [r2, #4]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 8004db2:	6299      	str	r1, [r3, #40]	; 0x28
			prev_task->t_next = current_task->t_next;
 8004db4:	f8c8 9004 	str.w	r9, [r8, #4]
			if(current_task == timque[0].head) {
 8004db8:	d016      	beq.n	8004de8 <SysTick_Handler+0x90>
			} else if (current_task == timque[0].tail) {
 8004dba:	429d      	cmp	r5, r3
 8004dbc:	d019      	beq.n	8004df2 <SysTick_Handler+0x9a>
			current_task->t_next = NULL;
 8004dbe:	605e      	str	r6, [r3, #4]
			/* ^XNXV */
			current_task = prev_task->t_next;
 8004dc0:	f8d8 3004 	ldr.w	r3, [r8, #4]
	while(NULL != current_task) {
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1e2      	bne.n	8004d8e <SysTick_Handler+0x36>
 8004dc8:	f1bc 0f00 	cmp.w	ip, #0
 8004dcc:	d118      	bne.n	8004e00 <SysTick_Handler+0xa8>
 8004dce:	b9d7      	cbnz	r7, 8004e06 <SysTick_Handler+0xae>
 8004dd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		} else {
			/* 1 */
			current_task->time--;
 8004dd4:	3a01      	subs	r2, #1
 8004dd6:	609a      	str	r2, [r3, #8]
			/* O^XNXV */
			prev_task = current_task;
			/* ^XNXV */
			current_task = current_task->t_next;
 8004dd8:	4698      	mov	r8, r3
 8004dda:	685b      	ldr	r3, [r3, #4]
	while(NULL != current_task) {
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1d6      	bne.n	8004d8e <SysTick_Handler+0x36>
 8004de0:	e7f2      	b.n	8004dc8 <SysTick_Handler+0x70>
				readyque[current_task->priority].head = current_task;
 8004de2:	f840 3039 	str.w	r3, [r0, r9, lsl #3]
 8004de6:	e7dc      	b.n	8004da2 <SysTick_Handler+0x4a>
				if(NULL == current_task->t_next) {
 8004de8:	6864      	ldr	r4, [r4, #4]
 8004dea:	b12c      	cbz	r4, 8004df8 <SysTick_Handler+0xa0>
 8004dec:	f04f 0c01 	mov.w	ip, #1
 8004df0:	e7e5      	b.n	8004dbe <SysTick_Handler+0x66>
			} else if (current_task == timque[0].tail) {
 8004df2:	4645      	mov	r5, r8
 8004df4:	2701      	movs	r7, #1
 8004df6:	e7e2      	b.n	8004dbe <SysTick_Handler+0x66>
				if(NULL == current_task->t_next) {
 8004df8:	2701      	movs	r7, #1
 8004dfa:	46bc      	mov	ip, r7
					timque[0].tail = NULL;
 8004dfc:	4625      	mov	r5, r4
 8004dfe:	e7de      	b.n	8004dbe <SysTick_Handler+0x66>
 8004e00:	f8ce 4000 	str.w	r4, [lr]
 8004e04:	e7e3      	b.n	8004dce <SysTick_Handler+0x76>
 8004e06:	f8ce 5004 	str.w	r5, [lr, #4]
 8004e0a:	e7e1      	b.n	8004dd0 <SysTick_Handler+0x78>
 8004e0c:	20079de0 	.word	0x20079de0
 8004e10:	20079ec8 	.word	0x20079ec8
 8004e14:	2007a344 	.word	0x2007a344

08004e18 <recvmsg>:
{
 8004e18:	4603      	mov	r3, r0
	mp = mboxp->head;
 8004e1a:	6840      	ldr	r0, [r0, #4]
	mboxp->head = mp->next;
 8004e1c:	6802      	ldr	r2, [r0, #0]
{
 8004e1e:	b410      	push	{r4}
	mboxp->head = mp->next;
 8004e20:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 8004e22:	b19a      	cbz	r2, 8004e4c <recvmsg+0x34>
	p = mboxp->receiver->syscall.param;
 8004e24:	681a      	ldr	r2, [r3, #0]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8004e26:	6844      	ldr	r4, [r0, #4]
	p = mboxp->receiver->syscall.param;
 8004e28:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
	mp->next = NULL;
 8004e2a:	2100      	movs	r1, #0
 8004e2c:	6001      	str	r1, [r0, #0]
	if (p->un.recv.sizep)
 8004e2e:	6851      	ldr	r1, [r2, #4]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8004e30:	60d4      	str	r4, [r2, #12]
	if (p->un.recv.sizep)
 8004e32:	b109      	cbz	r1, 8004e38 <recvmsg+0x20>
		*(p->un.recv.sizep) = mp->param.size;
 8004e34:	6884      	ldr	r4, [r0, #8]
 8004e36:	600c      	str	r4, [r1, #0]
	if (p->un.recv.pp)
 8004e38:	6892      	ldr	r2, [r2, #8]
 8004e3a:	b10a      	cbz	r2, 8004e40 <recvmsg+0x28>
		*(p->un.recv.pp) = mp->param.p;
 8004e3c:	68c1      	ldr	r1, [r0, #12]
 8004e3e:	6011      	str	r1, [r2, #0]
	mboxp->receiver = NULL;
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]
}
 8004e44:	f85d 4b04 	ldr.w	r4, [sp], #4
	kzmem_free(mp);
 8004e48:	f000 bac8 	b.w	80053dc <kzmem_free>
		mboxp->tail = NULL;
 8004e4c:	609a      	str	r2, [r3, #8]
 8004e4e:	e7e9      	b.n	8004e24 <recvmsg+0xc>

08004e50 <thread_run>:
{
 8004e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e54:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8004fb0 <thread_run+0x160>
 8004e58:	b083      	sub	sp, #12
 8004e5a:	4647      	mov	r7, r8
	for (i = 0; i < THREAD_NUM; i++) {
 8004e5c:	2400      	movs	r4, #0
		if (!thp->init.func) /*  */
 8004e5e:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8004e60:	3744      	adds	r7, #68	; 0x44
 8004e62:	b145      	cbz	r5, 8004e76 <thread_run+0x26>
	for (i = 0; i < THREAD_NUM; i++) {
 8004e64:	3401      	adds	r4, #1
 8004e66:	2c0f      	cmp	r4, #15
 8004e68:	d1f9      	bne.n	8004e5e <thread_run+0xe>
	return -1;
 8004e6a:	f04f 35ff 	mov.w	r5, #4294967295
}
 8004e6e:	4628      	mov	r0, r5
 8004e70:	b003      	add	sp, #12
 8004e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e76:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8004e7a:	4699      	mov	r9, r3
 8004e7c:	eb0a 0304 	add.w	r3, sl, r4
 8004e80:	ea4f 0b83 	mov.w	fp, r3, lsl #2
		thp = &threads[i];
 8004e84:	eb08 070b 	add.w	r7, r8, fp
 8004e88:	460e      	mov	r6, r1
 8004e8a:	9201      	str	r2, [sp, #4]
 8004e8c:	9000      	str	r0, [sp, #0]
	memset(thp, 0, sizeof(*thp));
 8004e8e:	2244      	movs	r2, #68	; 0x44
 8004e90:	4629      	mov	r1, r5
 8004e92:	4638      	mov	r0, r7
 8004e94:	f000 fc57 	bl	8005746 <memset>
	strcpy(thp->name, name);
 8004e98:	f10b 000c 	add.w	r0, fp, #12
 8004e9c:	4631      	mov	r1, r6
 8004e9e:	4440      	add	r0, r8
 8004ea0:	f000 fc59 	bl	8005756 <strcpy>
	memset(thread_stack, 0, stacksize);
 8004ea4:	4b3d      	ldr	r3, [pc, #244]	; (8004f9c <thread_run+0x14c>)
	thp->flags    = 0;
 8004ea6:	62bd      	str	r5, [r7, #40]	; 0x28
	memset(thread_stack, 0, stacksize);
 8004ea8:	681e      	ldr	r6, [r3, #0]
	thp->priority = priority;
 8004eaa:	9b01      	ldr	r3, [sp, #4]
 8004eac:	61fb      	str	r3, [r7, #28]
	thp->init.func = func;
 8004eae:	9b00      	ldr	r3, [sp, #0]
 8004eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
	thp->init.argc = argc;
 8004eb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004eb4:	633b      	str	r3, [r7, #48]	; 0x30
	thp->init.argv = argv;
 8004eb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004eb8:	637b      	str	r3, [r7, #52]	; 0x34
	memset(thread_stack, 0, stacksize);
 8004eba:	4630      	mov	r0, r6
 8004ebc:	464a      	mov	r2, r9
 8004ebe:	4629      	mov	r1, r5
	thp->next     = NULL;
 8004ec0:	f848 500b 	str.w	r5, [r8, fp]
	memset(thread_stack, 0, stacksize);
 8004ec4:	f000 fc3f 	bl	8005746 <memset>
	if(init_dispatch==0){
 8004ec8:	4a35      	ldr	r2, [pc, #212]	; (8004fa0 <thread_run+0x150>)
	thread_stack += stacksize;
 8004eca:	4934      	ldr	r1, [pc, #208]	; (8004f9c <thread_run+0x14c>)
	if(init_dispatch==0){
 8004ecc:	6813      	ldr	r3, [r2, #0]
	thp->stack_size = stacksize;
 8004ece:	f8c7 9024 	str.w	r9, [r7, #36]	; 0x24
	thread_stack += stacksize;
 8004ed2:	444e      	add	r6, r9
 8004ed4:	600e      	str	r6, [r1, #0]
	thp->stack = thread_stack; /* X^bN */
 8004ed6:	623e      	str	r6, [r7, #32]
	if(init_dispatch==0){
 8004ed8:	bb93      	cbnz	r3, 8004f40 <thread_run+0xf0>
		*(--sp) = 0; /* r12 */
 8004eda:	f846 3c0c 	str.w	r3, [r6, #-12]
		*(--sp) = 0; /* r11 */
 8004ede:	f846 3c10 	str.w	r3, [r6, #-16]
		*(--sp) = 0; /* r10 */
 8004ee2:	f846 3c14 	str.w	r3, [r6, #-20]
		*(--sp) = 0; /* r9  */
 8004ee6:	f846 3c18 	str.w	r3, [r6, #-24]
		*(--sp) = 0; /* r8  */
 8004eea:	f846 3c1c 	str.w	r3, [r6, #-28]
		*(--sp) = 0; /* r7  */
 8004eee:	f846 3c20 	str.w	r3, [r6, #-32]
		*(--sp) = 0; /* r6  */
 8004ef2:	f846 3c24 	str.w	r3, [r6, #-36]
		*(--sp) = 0; /* r5  */
 8004ef6:	f846 3c28 	str.w	r3, [r6, #-40]
		*(--sp) = 0; /* r4  */
 8004efa:	f846 3c2c 	str.w	r3, [r6, #-44]
		*(--sp) = 0; /* r3  */
 8004efe:	f846 3c30 	str.w	r3, [r6, #-48]
		*(--sp) = 0; /* r2  */
 8004f02:	f846 3c34 	str.w	r3, [r6, #-52]
		*(--sp) = 0; /* r1  */
 8004f06:	f846 3c38 	str.w	r3, [r6, #-56]
		*(--sp) = (uint32_t)thread_end;
 8004f0a:	4826      	ldr	r0, [pc, #152]	; (8004fa4 <thread_run+0x154>)
		*(--sp) = (uint32_t)thread_init;
 8004f0c:	4926      	ldr	r1, [pc, #152]	; (8004fa8 <thread_run+0x158>)
		*(--sp) = (uint32_t)thp; /* r0  */
 8004f0e:	f846 7c3c 	str.w	r7, [r6, #-60]
		init_dispatch = 1;
 8004f12:	2301      	movs	r3, #1
		*(--sp) = (uint32_t)thread_end;
 8004f14:	f846 0c04 	str.w	r0, [r6, #-4]
		*(--sp) = (uint32_t)thread_init;
 8004f18:	f846 1c08 	str.w	r1, [r6, #-8]
		init_dispatch = 1;
 8004f1c:	6013      	str	r3, [r2, #0]
		*(--sp) = (uint32_t)thp; /* r0  */
 8004f1e:	3e3c      	subs	r6, #60	; 0x3c
 8004f20:	463d      	mov	r5, r7
	thp->context.sp = (uint32)sp;
 8004f22:	4454      	add	r4, sl
 8004f24:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 8004f28:	f8c8 6040 	str.w	r6, [r8, #64]	; 0x40
	putcurrent();
 8004f2c:	f7ff fef2 	bl	8004d14 <putcurrent>
	current = thp;
 8004f30:	4b1e      	ldr	r3, [pc, #120]	; (8004fac <thread_run+0x15c>)
 8004f32:	601f      	str	r7, [r3, #0]
	putcurrent();
 8004f34:	f7ff feee 	bl	8004d14 <putcurrent>
}
 8004f38:	4628      	mov	r0, r5
 8004f3a:	b003      	add	sp, #12
 8004f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		*(--sp) = (uint32_t)thread_end;
 8004f40:	4b18      	ldr	r3, [pc, #96]	; (8004fa4 <thread_run+0x154>)
 8004f42:	f846 3c04 	str.w	r3, [r6, #-4]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8004f46:	4a18      	ldr	r2, [pc, #96]	; (8004fa8 <thread_run+0x158>)
		*(--sp) = 0;                     /* lr(Kv) */
 8004f48:	f846 5c10 	str.w	r5, [r6, #-16]
		*(--sp) = 0x1000000;             /* APSR */
 8004f4c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8004f50:	f06f 0306 	mvn.w	r3, #6
		*(--sp) = 0;                     /* r12  */
 8004f54:	f846 5c14 	str.w	r5, [r6, #-20]
		*(--sp) = 0;                     /* r3   */
 8004f58:	f846 5c18 	str.w	r5, [r6, #-24]
		*(--sp) = 0;                     /* r2   */
 8004f5c:	f846 5c1c 	str.w	r5, [r6, #-28]
		*(--sp) = 0;                     /* r1   */
 8004f60:	f846 5c20 	str.w	r5, [r6, #-32]
		*(--sp) = 0;                     /* r11  */
 8004f64:	f846 5c2c 	str.w	r5, [r6, #-44]
		*(--sp) = 0;                     /* r10  */
 8004f68:	f846 5c30 	str.w	r5, [r6, #-48]
		*(--sp) = 0;                     /* r9   */
 8004f6c:	f846 5c34 	str.w	r5, [r6, #-52]
		*(--sp) = 0;                     /* r8   */
 8004f70:	f846 5c38 	str.w	r5, [r6, #-56]
		*(--sp) = 0;                     /* r7   */
 8004f74:	f846 5c3c 	str.w	r5, [r6, #-60]
		*(--sp) = 0;                     /* r6   */
 8004f78:	f846 5c40 	str.w	r5, [r6, #-64]
		*(--sp) = 0;                     /* r5   */
 8004f7c:	f846 5c44 	str.w	r5, [r6, #-68]
		*(--sp) = 0;                     /* r4   */
 8004f80:	f846 5c48 	str.w	r5, [r6, #-72]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 8004f84:	f846 7c24 	str.w	r7, [r6, #-36]
		*(--sp) = 0x1000000;             /* APSR */
 8004f88:	f846 1c08 	str.w	r1, [r6, #-8]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8004f8c:	f846 2c0c 	str.w	r2, [r6, #-12]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8004f90:	f846 3c28 	str.w	r3, [r6, #-40]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 8004f94:	463d      	mov	r5, r7
		*(--sp) = 0;                     /* r4   */
 8004f96:	3e48      	subs	r6, #72	; 0x48
 8004f98:	e7c3      	b.n	8004f22 <thread_run+0xd2>
 8004f9a:	bf00      	nop
 8004f9c:	20040000 	.word	0x20040000
 8004fa0:	20079ddc 	.word	0x20079ddc
 8004fa4:	08004fb5 	.word	0x08004fb5
 8004fa8:	08004fb9 	.word	0x08004fb9
 8004fac:	20079c20 	.word	0x20079c20
 8004fb0:	20079f48 	.word	0x20079f48

08004fb4 <thread_end>:
	kz_exit();
 8004fb4:	f000 ba46 	b.w	8005444 <kz_exit>

08004fb8 <thread_init>:
{
 8004fb8:	b508      	push	{r3, lr}
	thp->init.func(thp->init.argc, thp->init.argv);
 8004fba:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8004fbc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004fbe:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004fc0:	4798      	blx	r3
}
 8004fc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	kz_exit();
 8004fc6:	f000 ba3d 	b.w	8005444 <kz_exit>
 8004fca:	bf00      	nop

08004fcc <kz_start>:
{
 8004fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd0:	b085      	sub	sp, #20
	current = NULL;
 8004fd2:	2400      	movs	r4, #0
 8004fd4:	4e2e      	ldr	r6, [pc, #184]	; (8005090 <kz_start+0xc4>)
{
 8004fd6:	9303      	str	r3, [sp, #12]
	memset(handlers, 0, sizeof(handlers));
 8004fd8:	4d2e      	ldr	r5, [pc, #184]	; (8005094 <kz_start+0xc8>)
{
 8004fda:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8004fde:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 8004fe2:	4688      	mov	r8, r1
 8004fe4:	4691      	mov	r9, r2
 8004fe6:	4607      	mov	r7, r0
	kzmem_init(); /* I */
 8004fe8:	f000 f9aa 	bl	8005340 <kzmem_init>
	memset(readyque, 0, sizeof(readyque));
 8004fec:	4621      	mov	r1, r4
 8004fee:	2280      	movs	r2, #128	; 0x80
 8004ff0:	4829      	ldr	r0, [pc, #164]	; (8005098 <kz_start+0xcc>)
	current = NULL;
 8004ff2:	6034      	str	r4, [r6, #0]
	memset(readyque, 0, sizeof(readyque));
 8004ff4:	f000 fba7 	bl	8005746 <memset>
	memset(threads,  0, sizeof(threads));
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8004ffe:	4827      	ldr	r0, [pc, #156]	; (800509c <kz_start+0xd0>)
 8005000:	f000 fba1 	bl	8005746 <memset>
	memset(handlers, 0, sizeof(handlers));
 8005004:	4621      	mov	r1, r4
 8005006:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800500a:	4628      	mov	r0, r5
 800500c:	f000 fb9b 	bl	8005746 <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 8005010:	4621      	mov	r1, r4
 8005012:	22e0      	movs	r2, #224	; 0xe0
 8005014:	4822      	ldr	r0, [pc, #136]	; (80050a0 <kz_start+0xd4>)
 8005016:	f000 fb96 	bl	8005746 <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 800501a:	4922      	ldr	r1, [pc, #136]	; (80050a4 <kz_start+0xd8>)
	memset(timque, 0, sizeof(timque));
 800501c:	4a22      	ldr	r2, [pc, #136]	; (80050a8 <kz_start+0xdc>)
	memset(&mng_time, 0, sizeof(mng_time));
 800501e:	600c      	str	r4, [r1, #0]
 8005020:	604c      	str	r4, [r1, #4]
	memset(timque, 0, sizeof(timque));
 8005022:	6014      	str	r4, [r2, #0]
 8005024:	6054      	str	r4, [r2, #4]
	dbg_init();
 8005026:	f7ff fabf 	bl	80045a8 <dbg_init>
	handlers[type] = handler; /* OSonho^ */
 800502a:	4a20      	ldr	r2, [pc, #128]	; (80050ac <kz_start+0xe0>)
 800502c:	62ea      	str	r2, [r5, #44]	; 0x2c
	putcurrent();
 800502e:	f7ff fe71 	bl	8004d14 <putcurrent>
	handlers[type] = handler; /* OSonho^ */
 8005032:	4a1f      	ldr	r2, [pc, #124]	; (80050b0 <kz_start+0xe4>)
 8005034:	63ea      	str	r2, [r5, #60]	; 0x3c
	putcurrent();
 8005036:	f7ff fe6d 	bl	8004d14 <putcurrent>
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_4, 0);
 800503a:	4622      	mov	r2, r4
 800503c:	2104      	movs	r1, #4
 800503e:	f06f 0004 	mvn.w	r0, #4
 8005042:	f7fb f8f3 	bl	800022c <HAL_NVIC_SetPriority>
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8005046:	9b03      	ldr	r3, [sp, #12]
 8005048:	f8cd b000 	str.w	fp, [sp]
 800504c:	464a      	mov	r2, r9
 800504e:	f8cd a004 	str.w	sl, [sp, #4]
 8005052:	4641      	mov	r1, r8
 8005054:	4638      	mov	r0, r7
 8005056:	f7ff fefb 	bl	8004e50 <thread_run>
	SysTick_Config(SystemCoreClock / 1000);
 800505a:	4b16      	ldr	r3, [pc, #88]	; (80050b4 <kz_start+0xe8>)
 800505c:	4a16      	ldr	r2, [pc, #88]	; (80050b8 <kz_start+0xec>)
 800505e:	681b      	ldr	r3, [r3, #0]
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8005060:	6030      	str	r0, [r6, #0]
	SysTick_Config(SystemCoreClock / 1000);
 8005062:	fba2 2303 	umull	r2, r3, r2, r3
 8005066:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005068:	3b01      	subs	r3, #1
 800506a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800506e:	d208      	bcs.n	8005082 <kz_start+0xb6>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005070:	4a12      	ldr	r2, [pc, #72]	; (80050bc <kz_start+0xf0>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005072:	4913      	ldr	r1, [pc, #76]	; (80050c0 <kz_start+0xf4>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005074:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005076:	2550      	movs	r5, #80	; 0x50
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005078:	2307      	movs	r3, #7
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800507a:	f881 5023 	strb.w	r5, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800507e:	6094      	str	r4, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005080:	6013      	str	r3, [r2, #0]
	_dispatch(current->context);
 8005082:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8005084:	b005      	add	sp, #20
 8005086:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_dispatch(current->context);
 800508a:	f7ff be21 	b.w	8004cd0 <_dispatch>
 800508e:	bf00      	nop
 8005090:	20079c20 	.word	0x20079c20
 8005094:	20079c24 	.word	0x20079c24
 8005098:	20079ec8 	.word	0x20079ec8
 800509c:	20079f48 	.word	0x20079f48
 80050a0:	20079de8 	.word	0x20079de8
 80050a4:	20079de0 	.word	0x20079de0
 80050a8:	2007a344 	.word	0x2007a344
 80050ac:	080052c1 	.word	0x080052c1
 80050b0:	08004d59 	.word	0x08004d59
 80050b4:	20040044 	.word	0x20040044
 80050b8:	10624dd3 	.word	0x10624dd3
 80050bc:	e000e010 	.word	0xe000e010
 80050c0:	e000ed00 	.word	0xe000ed00

080050c4 <kz_sysdown>:
{
 80050c4:	b508      	push	{r3, lr}
	puts("system error!\n");
 80050c6:	4802      	ldr	r0, [pc, #8]	; (80050d0 <kz_sysdown+0xc>)
 80050c8:	f000 faf4 	bl	80056b4 <puts>
 80050cc:	e7fe      	b.n	80050cc <kz_sysdown+0x8>
 80050ce:	bf00      	nop
 80050d0:	08006084 	.word	0x08006084

080050d4 <thread_intr>:
{
 80050d4:	b538      	push	{r3, r4, r5, lr}
	current->context.sp = sp;
 80050d6:	4c13      	ldr	r4, [pc, #76]	; (8005124 <thread_intr+0x50>)
 80050d8:	6823      	ldr	r3, [r4, #0]
{
 80050da:	460a      	mov	r2, r1
	current->context.sp = sp;
 80050dc:	6419      	str	r1, [r3, #64]	; 0x40
	dbg_save_int_info(type, current->syscall.type, sp);
 80050de:	f893 1038 	ldrb.w	r1, [r3, #56]	; 0x38
{
 80050e2:	4605      	mov	r5, r0
	dbg_save_int_info(type, current->syscall.type, sp);
 80050e4:	f7ff fa74 	bl	80045d0 <dbg_save_int_info>
	dbg_save_tsk_info(current->name);
 80050e8:	6820      	ldr	r0, [r4, #0]
 80050ea:	300c      	adds	r0, #12
 80050ec:	f7ff fac4 	bl	8004678 <dbg_save_tsk_info>
	if (handlers[type]) {
 80050f0:	4b0d      	ldr	r3, [pc, #52]	; (8005128 <thread_intr+0x54>)
 80050f2:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80050f6:	b103      	cbz	r3, 80050fa <thread_intr+0x26>
		handlers[type]();
 80050f8:	4798      	blx	r3
 80050fa:	4a0c      	ldr	r2, [pc, #48]	; (800512c <thread_intr+0x58>)
	for (i = 0; i < PRIORITY_NUM; i++) {
 80050fc:	2300      	movs	r3, #0
		if (readyque[i].head) /*  */
 80050fe:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8005102:	b920      	cbnz	r0, 800510e <thread_intr+0x3a>
	for (i = 0; i < PRIORITY_NUM; i++) {
 8005104:	3301      	adds	r3, #1
 8005106:	2b10      	cmp	r3, #16
 8005108:	d1f9      	bne.n	80050fe <thread_intr+0x2a>
	kz_sysdown();
 800510a:	f7ff ffdb 	bl	80050c4 <kz_sysdown>
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 800510e:	6c01      	ldr	r1, [r0, #64]	; 0x40
	current = readyque[i].head; /* JgEXbh */
 8005110:	6020      	str	r0, [r4, #0]
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 8005112:	300c      	adds	r0, #12
 8005114:	f7ff fad2 	bl	80046bc <dbg_save_dispatch_tsk_info>
	_dispatch_int(current->context);
 8005118:	6823      	ldr	r3, [r4, #0]
 800511a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 800511c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	_dispatch_int(current->context);
 8005120:	f7ff bdeb 	b.w	8004cfa <_dispatch_int>
 8005124:	20079c20 	.word	0x20079c20
 8005128:	20079c24 	.word	0x20079c24
 800512c:	20079ec8 	.word	0x20079ec8

08005130 <call_functions>:
{
 8005130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005134:	460c      	mov	r4, r1
 8005136:	b082      	sub	sp, #8
	switch (type) {
 8005138:	280c      	cmp	r0, #12
 800513a:	d832      	bhi.n	80051a2 <call_functions+0x72>
 800513c:	e8df f000 	tbb	[pc, r0]
 8005140:	5f5a4a41 	.word	0x5f5a4a41
 8005144:	7d726c62 	.word	0x7d726c62
 8005148:	a18d0785 	.word	0xa18d0785
 800514c:	34          	.byte	0x34
 800514d:	00          	.byte	0x00
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 800514e:	f8df 8160 	ldr.w	r8, [pc, #352]	; 80052b0 <call_functions+0x180>
			p->un.send.ret = thread_send(p->un.send.id,
 8005152:	780d      	ldrb	r5, [r1, #0]
 8005154:	684e      	ldr	r6, [r1, #4]
 8005156:	f8d1 9008 	ldr.w	r9, [r1, #8]
	kz_msgbox *mboxp = &msgboxes[id];
 800515a:	4f54      	ldr	r7, [pc, #336]	; (80052ac <call_functions+0x17c>)
	putcurrent();
 800515c:	f7ff fdda 	bl	8004d14 <putcurrent>
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8005160:	2010      	movs	r0, #16
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 8005162:	f8d8 a000 	ldr.w	sl, [r8]
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8005166:	f000 f913 	bl	8005390 <kzmem_alloc>
	kz_msgbox *mboxp = &msgboxes[id];
 800516a:	012d      	lsls	r5, r5, #4
 800516c:	197b      	adds	r3, r7, r5
	if (mp == NULL)
 800516e:	2800      	cmp	r0, #0
 8005170:	f000 8099 	beq.w	80052a6 <call_functions+0x176>
	mp->next       = NULL;
 8005174:	2200      	movs	r2, #0
 8005176:	6002      	str	r2, [r0, #0]
	if (mboxp->tail) {
 8005178:	689a      	ldr	r2, [r3, #8]
	mp->sender     = thp;
 800517a:	f8c0 a004 	str.w	sl, [r0, #4]
	mp->param.size = size;
 800517e:	6086      	str	r6, [r0, #8]
	mp->param.p    = p;
 8005180:	f8c0 900c 	str.w	r9, [r0, #12]
	if (mboxp->tail) {
 8005184:	2a00      	cmp	r2, #0
 8005186:	f000 808a 	beq.w	800529e <call_functions+0x16e>
		mboxp->tail->next = mp;
 800518a:	6010      	str	r0, [r2, #0]
	mboxp->tail = mp;
 800518c:	6098      	str	r0, [r3, #8]
	if (mboxp->receiver) {
 800518e:	597a      	ldr	r2, [r7, r5]
 8005190:	b132      	cbz	r2, 80051a0 <call_functions+0x70>
		recvmsg(mboxp); /* bZ[WM */
 8005192:	4618      	mov	r0, r3
		current = mboxp->receiver; /* MXbh */
 8005194:	f8c8 2000 	str.w	r2, [r8]
		recvmsg(mboxp); /* bZ[WM */
 8005198:	f7ff fe3e 	bl	8004e18 <recvmsg>
		putcurrent(); /* M\CubN */
 800519c:	f7ff fdba 	bl	8004d14 <putcurrent>
			p->un.send.ret = thread_send(p->un.send.id,
 80051a0:	60e6      	str	r6, [r4, #12]
}
 80051a2:	b002      	add	sp, #8
 80051a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	current->time = time;
 80051a8:	4b41      	ldr	r3, [pc, #260]	; (80052b0 <call_functions+0x180>)
	if(timque[0].tail){
 80051aa:	4a42      	ldr	r2, [pc, #264]	; (80052b4 <call_functions+0x184>)
	current->time = time;
 80051ac:	681b      	ldr	r3, [r3, #0]
	if(timque[0].tail){
 80051ae:	6851      	ldr	r1, [r2, #4]
	current->time = time;
 80051b0:	6820      	ldr	r0, [r4, #0]
 80051b2:	6098      	str	r0, [r3, #8]
	if(timque[0].tail){
 80051b4:	2900      	cmp	r1, #0
 80051b6:	d074      	beq.n	80052a2 <call_functions+0x172>
		timque[0].tail->t_next = current;
 80051b8:	604b      	str	r3, [r1, #4]
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 80051ba:	2100      	movs	r1, #0
	timque[0].tail = current;
 80051bc:	6053      	str	r3, [r2, #4]
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 80051be:	6061      	str	r1, [r4, #4]
}
 80051c0:	e7ef      	b.n	80051a2 <call_functions+0x72>
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 80051c2:	6966      	ldr	r6, [r4, #20]
 80051c4:	6925      	ldr	r5, [r4, #16]
 80051c6:	c90f      	ldmia	r1, {r0, r1, r2, r3}
 80051c8:	e88d 0060 	stmia.w	sp, {r5, r6}
 80051cc:	f7ff fe40 	bl	8004e50 <thread_run>
 80051d0:	61a0      	str	r0, [r4, #24]
			break;
 80051d2:	e7e6      	b.n	80051a2 <call_functions+0x72>
	puts(current->name);
 80051d4:	4c36      	ldr	r4, [pc, #216]	; (80052b0 <call_functions+0x180>)
 80051d6:	6820      	ldr	r0, [r4, #0]
 80051d8:	300c      	adds	r0, #12
 80051da:	f000 fa6b 	bl	80056b4 <puts>
	puts(" EXIT.\n");
 80051de:	4836      	ldr	r0, [pc, #216]	; (80052b8 <call_functions+0x188>)
 80051e0:	f000 fa68 	bl	80056b4 <puts>
	memset(current, 0, sizeof(*current));
 80051e4:	6820      	ldr	r0, [r4, #0]
 80051e6:	2244      	movs	r2, #68	; 0x44
 80051e8:	2100      	movs	r1, #0
}
 80051ea:	b002      	add	sp, #8
 80051ec:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	memset(current, 0, sizeof(*current));
 80051f0:	f000 baa9 	b.w	8005746 <memset>
	putcurrent();
 80051f4:	f7ff fd8e 	bl	8004d14 <putcurrent>
			p->un.wait.ret = thread_wait();
 80051f8:	2300      	movs	r3, #0
 80051fa:	6023      	str	r3, [r4, #0]
			break;
 80051fc:	e7d1      	b.n	80051a2 <call_functions+0x72>
			p->un.sleep.ret = thread_sleep();
 80051fe:	2300      	movs	r3, #0
 8005200:	600b      	str	r3, [r1, #0]
			break;
 8005202:	e7ce      	b.n	80051a2 <call_functions+0x72>
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8005204:	680d      	ldr	r5, [r1, #0]
	putcurrent();
 8005206:	f7ff fd85 	bl	8004d14 <putcurrent>
	current = (kz_thread *)id;
 800520a:	4b29      	ldr	r3, [pc, #164]	; (80052b0 <call_functions+0x180>)
 800520c:	601d      	str	r5, [r3, #0]
	putcurrent();
 800520e:	f7ff fd81 	bl	8004d14 <putcurrent>
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8005212:	2300      	movs	r3, #0
 8005214:	6063      	str	r3, [r4, #4]
			break;
 8005216:	e7c4      	b.n	80051a2 <call_functions+0x72>
	putcurrent();
 8005218:	f7ff fd7c 	bl	8004d14 <putcurrent>
	return (kz_thread_id_t)current;
 800521c:	4b24      	ldr	r3, [pc, #144]	; (80052b0 <call_functions+0x180>)
			p->un.getid.ret = thread_getid();
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6023      	str	r3, [r4, #0]
			break;
 8005222:	e7be      	b.n	80051a2 <call_functions+0x72>
	int old = current->priority;
 8005224:	4b22      	ldr	r3, [pc, #136]	; (80052b0 <call_functions+0x180>)
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8005226:	680a      	ldr	r2, [r1, #0]
	int old = current->priority;
 8005228:	681b      	ldr	r3, [r3, #0]
	if (priority >= 0)
 800522a:	2a00      	cmp	r2, #0
	int old = current->priority;
 800522c:	69dd      	ldr	r5, [r3, #28]
		current->priority = priority; /* DxX */
 800522e:	bfa8      	it	ge
 8005230:	61da      	strge	r2, [r3, #28]
	putcurrent(); /* VDxfB[EL[q */
 8005232:	f7ff fd6f 	bl	8004d14 <putcurrent>
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8005236:	6065      	str	r5, [r4, #4]
			break;
 8005238:	e7b3      	b.n	80051a2 <call_functions+0x72>
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 800523a:	680d      	ldr	r5, [r1, #0]
	putcurrent();
 800523c:	f7ff fd6a 	bl	8004d14 <putcurrent>
	return kzmem_alloc(size);
 8005240:	4628      	mov	r0, r5
 8005242:	f000 f8a5 	bl	8005390 <kzmem_alloc>
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8005246:	6060      	str	r0, [r4, #4]
			break;
 8005248:	e7ab      	b.n	80051a2 <call_functions+0x72>
	kzmem_free(p);
 800524a:	6808      	ldr	r0, [r1, #0]
 800524c:	f000 f8c6 	bl	80053dc <kzmem_free>
	putcurrent();
 8005250:	f7ff fd60 	bl	8004d14 <putcurrent>
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8005254:	2300      	movs	r3, #0
 8005256:	6063      	str	r3, [r4, #4]
			break;
 8005258:	e7a3      	b.n	80051a2 <call_functions+0x72>
			p->un.recv.ret = thread_recv(p->un.recv.id,
 800525a:	780b      	ldrb	r3, [r1, #0]
	if (mboxp->receiver) /* XbhM */
 800525c:	4a13      	ldr	r2, [pc, #76]	; (80052ac <call_functions+0x17c>)
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	18d0      	adds	r0, r2, r3
 8005262:	58d1      	ldr	r1, [r2, r3]
 8005264:	b9f9      	cbnz	r1, 80052a6 <call_functions+0x176>
	mboxp->receiver = current; /* MXbh */
 8005266:	4d12      	ldr	r5, [pc, #72]	; (80052b0 <call_functions+0x180>)
	if (mboxp->head == NULL) {
 8005268:	6841      	ldr	r1, [r0, #4]
	mboxp->receiver = current; /* MXbh */
 800526a:	682e      	ldr	r6, [r5, #0]
 800526c:	50d6      	str	r6, [r2, r3]
	if (mboxp->head == NULL) {
 800526e:	b199      	cbz	r1, 8005298 <call_functions+0x168>
	recvmsg(mboxp); /* bZ[WM */
 8005270:	f7ff fdd2 	bl	8004e18 <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 8005274:	f7ff fd4e 	bl	8004d14 <putcurrent>
	return current->syscall.param->un.recv.ret;
 8005278:	682b      	ldr	r3, [r5, #0]
 800527a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800527c:	68db      	ldr	r3, [r3, #12]
			p->un.recv.ret = thread_recv(p->un.recv.id,
 800527e:	60e3      	str	r3, [r4, #12]
			break;
 8005280:	e78f      	b.n	80051a2 <call_functions+0x72>
	handlers[type] = handler; /* OSonho^ */
 8005282:	4b0e      	ldr	r3, [pc, #56]	; (80052bc <call_functions+0x18c>)
 8005284:	f9b1 2000 	ldrsh.w	r2, [r1]
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8005288:	6849      	ldr	r1, [r1, #4]
	handlers[type] = handler; /* OSonho^ */
 800528a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	putcurrent();
 800528e:	f7ff fd41 	bl	8004d14 <putcurrent>
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8005292:	2300      	movs	r3, #0
 8005294:	60a3      	str	r3, [r4, #8]
			break;
 8005296:	e784      	b.n	80051a2 <call_functions+0x72>
		return -1;
 8005298:	f04f 33ff 	mov.w	r3, #4294967295
 800529c:	e7ef      	b.n	800527e <call_functions+0x14e>
		mboxp->head = mp;
 800529e:	6058      	str	r0, [r3, #4]
 80052a0:	e774      	b.n	800518c <call_functions+0x5c>
		timque[0].head = current;
 80052a2:	6013      	str	r3, [r2, #0]
 80052a4:	e789      	b.n	80051ba <call_functions+0x8a>
		kz_sysdown();
 80052a6:	f7ff ff0d 	bl	80050c4 <kz_sysdown>
 80052aa:	bf00      	nop
 80052ac:	20079de8 	.word	0x20079de8
 80052b0:	20079c20 	.word	0x20079c20
 80052b4:	2007a344 	.word	0x2007a344
 80052b8:	0800607c 	.word	0x0800607c
 80052bc:	20079c24 	.word	0x20079c24

080052c0 <syscall_intr>:
	syscall_proc(current->syscall.type, current->syscall.param);
 80052c0:	4b0e      	ldr	r3, [pc, #56]	; (80052fc <syscall_intr+0x3c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 80052c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	syscall_proc(current->syscall.type, current->syscall.param);
 80052c6:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 80052ca:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 80052cc:	f012 0f01 	tst.w	r2, #1
 80052d0:	d00e      	beq.n	80052f0 <syscall_intr+0x30>
{
 80052d2:	b470      	push	{r4, r5, r6}
	readyque[current->priority].head = current->next;
 80052d4:	69de      	ldr	r6, [r3, #28]
 80052d6:	681c      	ldr	r4, [r3, #0]
 80052d8:	4d09      	ldr	r5, [pc, #36]	; (8005300 <syscall_intr+0x40>)
 80052da:	f845 4036 	str.w	r4, [r5, r6, lsl #3]
	if (readyque[current->priority].head == NULL) {
 80052de:	b14c      	cbz	r4, 80052f4 <syscall_intr+0x34>
	current->next = NULL;
 80052e0:	2400      	movs	r4, #0
	current->flags &= ~KZ_THREAD_FLAG_READY;
 80052e2:	f022 0201 	bic.w	r2, r2, #1
	current->next = NULL;
 80052e6:	601c      	str	r4, [r3, #0]
	current->flags &= ~KZ_THREAD_FLAG_READY;
 80052e8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80052ea:	bc70      	pop	{r4, r5, r6}
	call_functions(type, p);
 80052ec:	f7ff bf20 	b.w	8005130 <call_functions>
 80052f0:	f7ff bf1e 	b.w	8005130 <call_functions>
		readyque[current->priority].tail = NULL;
 80052f4:	eb05 05c6 	add.w	r5, r5, r6, lsl #3
 80052f8:	606c      	str	r4, [r5, #4]
 80052fa:	e7f1      	b.n	80052e0 <syscall_intr+0x20>
 80052fc:	20079c20 	.word	0x20079c20
 8005300:	20079ec8 	.word	0x20079ec8

08005304 <kz_syscall>:
	current->syscall.type  = type;
 8005304:	4b03      	ldr	r3, [pc, #12]	; (8005314 <kz_syscall+0x10>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f883 0038 	strb.w	r0, [r3, #56]	; 0x38
	current->syscall.param = param;
 800530c:	63d9      	str	r1, [r3, #60]	; 0x3c
	__asm volatile("    SVC %0 \n" : : "I" (0));
 800530e:	df00      	svc	0
	__asm volatile("    NOP \n");
 8005310:	bf00      	nop
 8005312:	4770      	bx	lr
 8005314:	20079c20 	.word	0x20079c20

08005318 <kz_srvcall>:
	current = NULL;
 8005318:	4b02      	ldr	r3, [pc, #8]	; (8005324 <kz_srvcall+0xc>)
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 800531e:	f7ff bf07 	b.w	8005130 <call_functions>
 8005322:	bf00      	nop
 8005324:	20079c20 	.word	0x20079c20

08005328 <kz_get_time_ms>:
	return mng_time.time_ms;
 8005328:	4b01      	ldr	r3, [pc, #4]	; (8005330 <kz_get_time_ms+0x8>)
}
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	20079de0 	.word	0x20079de0

08005334 <kz_get_time_s>:
	return mng_time.time_s;
 8005334:	4b01      	ldr	r3, [pc, #4]	; (800533c <kz_get_time_s+0x8>)
}
 8005336:	6858      	ldr	r0, [r3, #4]
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	20079de0 	.word	0x20079de0

08005340 <kzmem_init>:
  return 0;
}

/* I */
int kzmem_init(void)
{
 8005340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005342:	4c11      	ldr	r4, [pc, #68]	; (8005388 <kzmem_init+0x48>)
 8005344:	f8df e044 	ldr.w	lr, [pc, #68]	; 800538c <kzmem_init+0x4c>
 8005348:	f104 0c3c 	add.w	ip, r4, #60	; 0x3c
    memset(mp, 0, sizeof(*mp));
 800534c:	2600      	movs	r6, #0
  for (i = 0; i < p->num; i++) {
 800534e:	f854 2c04 	ldr.w	r2, [r4, #-4]
  mp = (kzmem_block *)area;
 8005352:	f8de 3000 	ldr.w	r3, [lr]
  for (i = 0; i < p->num; i++) {
 8005356:	2a00      	cmp	r2, #0
 8005358:	dd10      	ble.n	800537c <kzmem_init+0x3c>
 800535a:	4618      	mov	r0, r3
 800535c:	4625      	mov	r5, r4
 800535e:	2100      	movs	r1, #0
    *mpp = mp;
 8005360:	602b      	str	r3, [r5, #0]
    memset(mp, 0, sizeof(*mp));
 8005362:	605e      	str	r6, [r3, #4]
 8005364:	601e      	str	r6, [r3, #0]
  for (i = 0; i < p->num; i++) {
 8005366:	e914 0084 	ldmdb	r4, {r2, r7}
 800536a:	3101      	adds	r1, #1
    area += p->size;
 800536c:	4410      	add	r0, r2
  for (i = 0; i < p->num; i++) {
 800536e:	42b9      	cmp	r1, r7
    mp->size = p->size;
 8005370:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 8005372:	461d      	mov	r5, r3
    area += p->size;
 8005374:	f8ce 0000 	str.w	r0, [lr]
    mp = (kzmem_block *)((char *)mp + p->size);
 8005378:	4413      	add	r3, r2
  for (i = 0; i < p->num; i++) {
 800537a:	dbf1      	blt.n	8005360 <kzmem_init+0x20>
 800537c:	340c      	adds	r4, #12
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800537e:	45a4      	cmp	ip, r4
 8005380:	d1e5      	bne.n	800534e <kzmem_init+0xe>
    kzmem_init_pool(&pool[i]); /* eEv[ */
  }
  return 0;
}
 8005382:	2000      	movs	r0, #0
 8005384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005386:	bf00      	nop
 8005388:	20040010 	.word	0x20040010
 800538c:	20040004 	.word	0x20040004

08005390 <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 8005390:	b510      	push	{r4, lr}
	kzmem_block *mp;
	kzmem_pool *p;
	
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
		p = &pool[i];
		if (size <= p->size - sizeof(kzmem_block)) {
 8005392:	4c11      	ldr	r4, [pc, #68]	; (80053d8 <kzmem_alloc+0x48>)
 8005394:	6823      	ldr	r3, [r4, #0]
 8005396:	3b08      	subs	r3, #8
 8005398:	4283      	cmp	r3, r0
 800539a:	d20e      	bcs.n	80053ba <kzmem_alloc+0x2a>
 800539c:	4621      	mov	r1, r4
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800539e:	2201      	movs	r2, #1
		if (size <= p->size - sizeof(kzmem_block)) {
 80053a0:	68cb      	ldr	r3, [r1, #12]
 80053a2:	3b08      	subs	r3, #8
 80053a4:	4283      	cmp	r3, r0
 80053a6:	f101 010c 	add.w	r1, r1, #12
 80053aa:	d207      	bcs.n	80053bc <kzmem_alloc+0x2c>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80053ac:	3201      	adds	r2, #1
 80053ae:	2a05      	cmp	r2, #5
 80053b0:	d1f6      	bne.n	80053a0 <kzmem_alloc+0x10>
			if (p->free == NULL) { /* (EubNs) */
				kz_sysdown();
 80053b2:	f7ff fe87 	bl	80050c4 <kz_sysdown>
				return NULL;
 80053b6:	2000      	movs	r0, #0
 80053b8:	bd10      	pop	{r4, pc}
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80053ba:	2200      	movs	r2, #0
			if (p->free == NULL) { /* (EubNs) */
 80053bc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80053c0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80053c4:	6893      	ldr	r3, [r2, #8]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0f3      	beq.n	80053b2 <kzmem_alloc+0x22>
			}
			/* NXg */
			mp = p->free;
			p->free = p->free->next;
			mp->next = NULL;
 80053ca:	4618      	mov	r0, r3
			p->free = p->free->next;
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	6093      	str	r3, [r2, #8]
			mp->next = NULL;
 80053d0:	2300      	movs	r3, #0
 80053d2:	f840 3b08 	str.w	r3, [r0], #8
			
			/*
			* p\CEubN\
			* CAhXD
			*/
			return mp + 1;
 80053d6:	bd10      	pop	{r4, pc}
 80053d8:	20040008 	.word	0x20040008

080053dc <kzmem_free>:
	return NULL;
}

/*  */
void kzmem_free(void *mem)
{
 80053dc:	b430      	push	{r4, r5}
	/* O()EubN\ */
	mp = ((kzmem_block *)mem - 1);

	for (i = 0; i < MEMORY_AREA_NUM; i++) {
		p = &pool[i];
		if (mp->size == p->size) {
 80053de:	4d0f      	ldr	r5, [pc, #60]	; (800541c <kzmem_free+0x40>)
 80053e0:	f850 4c04 	ldr.w	r4, [r0, #-4]
 80053e4:	682b      	ldr	r3, [r5, #0]
 80053e6:	429c      	cmp	r4, r3
 80053e8:	d00c      	beq.n	8005404 <kzmem_free+0x28>
 80053ea:	462a      	mov	r2, r5
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80053ec:	2301      	movs	r3, #1
		if (mp->size == p->size) {
 80053ee:	68d1      	ldr	r1, [r2, #12]
 80053f0:	42a1      	cmp	r1, r4
 80053f2:	f102 020c 	add.w	r2, r2, #12
 80053f6:	d006      	beq.n	8005406 <kzmem_free+0x2a>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80053f8:	3301      	adds	r3, #1
 80053fa:	2b05      	cmp	r3, #5
 80053fc:	d1f7      	bne.n	80053ee <kzmem_free+0x12>
			return;
		}
	}

  kz_sysdown();
}
 80053fe:	bc30      	pop	{r4, r5}
  kz_sysdown();
 8005400:	f7ff be60 	b.w	80050c4 <kz_sysdown>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8005404:	2300      	movs	r3, #0
			mp->next = p->free;
 8005406:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800540a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
}
 800540e:	bc30      	pop	{r4, r5}
			mp->next = p->free;
 8005410:	689a      	ldr	r2, [r3, #8]
 8005412:	f840 2d08 	str.w	r2, [r0, #-8]!
			p->free = mp;
 8005416:	6098      	str	r0, [r3, #8]
}
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	20040008 	.word	0x20040008

08005420 <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 8005420:	b530      	push	{r4, r5, lr}
 8005422:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.run.func = func;
 8005424:	9001      	str	r0, [sp, #4]
  param.un.run.name = name;
 8005426:	9102      	str	r1, [sp, #8]
{
 8005428:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800542a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  param.un.run.priority = priority;
 800542c:	9203      	str	r2, [sp, #12]
  param.un.run.stacksize = stacksize;
  param.un.run.argc = argc;
  param.un.run.argv = argv;
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 800542e:	a901      	add	r1, sp, #4
 8005430:	2000      	movs	r0, #0
  param.un.run.stacksize = stacksize;
 8005432:	9304      	str	r3, [sp, #16]
  param.un.run.argc = argc;
 8005434:	9505      	str	r5, [sp, #20]
  param.un.run.argv = argv;
 8005436:	9406      	str	r4, [sp, #24]
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 8005438:	f7ff ff64 	bl	8005304 <kz_syscall>
  return param.un.run.ret;
}
 800543c:	9807      	ldr	r0, [sp, #28]
 800543e:	b009      	add	sp, #36	; 0x24
 8005440:	bd30      	pop	{r4, r5, pc}
 8005442:	bf00      	nop

08005444 <kz_exit>:

void kz_exit(void)
{
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8005444:	2100      	movs	r1, #0
 8005446:	2001      	movs	r0, #1
 8005448:	f7ff bf5c 	b.w	8005304 <kz_syscall>

0800544c <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 800544c:	b500      	push	{lr}
 800544e:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 8005450:	a901      	add	r1, sp, #4
 8005452:	2003      	movs	r0, #3
 8005454:	f7ff ff56 	bl	8005304 <kz_syscall>
  return param.un.sleep.ret;
}
 8005458:	9801      	ldr	r0, [sp, #4]
 800545a:	b009      	add	sp, #36	; 0x24
 800545c:	f85d fb04 	ldr.w	pc, [sp], #4

08005460 <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 8005460:	b500      	push	{lr}
 8005462:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8005464:	a901      	add	r1, sp, #4
 8005466:	2005      	movs	r0, #5
 8005468:	f7ff ff4c 	bl	8005304 <kz_syscall>
  return param.un.getid.ret;
}
 800546c:	9801      	ldr	r0, [sp, #4]
 800546e:	b009      	add	sp, #36	; 0x24
 8005470:	f85d fb04 	ldr.w	pc, [sp], #4

08005474 <kz_chpri>:

int kz_chpri(int priority)
{
 8005474:	b500      	push	{lr}
 8005476:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8005478:	a908      	add	r1, sp, #32
 800547a:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 800547e:	2006      	movs	r0, #6
 8005480:	f7ff ff40 	bl	8005304 <kz_syscall>
  return param.un.chpri.ret;
}
 8005484:	9802      	ldr	r0, [sp, #8]
 8005486:	b009      	add	sp, #36	; 0x24
 8005488:	f85d fb04 	ldr.w	pc, [sp], #4

0800548c <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 800548c:	b500      	push	{lr}
 800548e:	4602      	mov	r2, r0
 8005490:	b089      	sub	sp, #36	; 0x24
	kz_syscall_param_t param;
	uint32_t result;
	
	__asm volatile ("MRS %0, basepri" : "=r" (result) );
 8005492:	f3ef 8311 	mrs	r3, BASEPRI
	param.un.kmalloc.size = size;
	param.un.kmalloc.ret = 0xAAAAAAAA;
 8005496:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
	
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 800549a:	a901      	add	r1, sp, #4
 800549c:	2007      	movs	r0, #7
	param.un.kmalloc.size = size;
 800549e:	9201      	str	r2, [sp, #4]
	param.un.kmalloc.ret = 0xAAAAAAAA;
 80054a0:	9302      	str	r3, [sp, #8]
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 80054a2:	f7ff ff2f 	bl	8005304 <kz_syscall>
	return param.un.kmalloc.ret;
}
 80054a6:	9802      	ldr	r0, [sp, #8]
 80054a8:	b009      	add	sp, #36	; 0x24
 80054aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80054ae:	bf00      	nop

080054b0 <kz_kmfree>:

int kz_kmfree(void *p)
{
 80054b0:	b500      	push	{lr}
 80054b2:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 80054b4:	a908      	add	r1, sp, #32
 80054b6:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 80054ba:	2008      	movs	r0, #8
 80054bc:	f7ff ff22 	bl	8005304 <kz_syscall>
  return param.un.kmfree.ret;
}
 80054c0:	9802      	ldr	r0, [sp, #8]
 80054c2:	b009      	add	sp, #36	; 0x24
 80054c4:	f85d fb04 	ldr.w	pc, [sp], #4

080054c8 <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 80054c8:	b500      	push	{lr}
 80054ca:	b089      	sub	sp, #36	; 0x24
	kz_syscall_param_t param;
	
	param.un.send.id = id;
 80054cc:	f88d 0004 	strb.w	r0, [sp, #4]
	param.un.send.size = size;
 80054d0:	9102      	str	r1, [sp, #8]
	param.un.send.p = p;
	
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 80054d2:	2009      	movs	r0, #9
 80054d4:	a901      	add	r1, sp, #4
	param.un.send.p = p;
 80054d6:	9203      	str	r2, [sp, #12]
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 80054d8:	f7ff ff14 	bl	8005304 <kz_syscall>
	return param.un.send.ret;
}
 80054dc:	9804      	ldr	r0, [sp, #16]
 80054de:	b009      	add	sp, #36	; 0x24
 80054e0:	f85d fb04 	ldr.w	pc, [sp], #4

080054e4 <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80054e4:	b500      	push	{lr}
 80054e6:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.recv.id = id;
 80054e8:	f88d 0004 	strb.w	r0, [sp, #4]
  param.un.recv.sizep = sizep;
 80054ec:	9102      	str	r1, [sp, #8]
  param.un.recv.pp = pp;
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 80054ee:	200a      	movs	r0, #10
 80054f0:	a901      	add	r1, sp, #4
  param.un.recv.pp = pp;
 80054f2:	9203      	str	r2, [sp, #12]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 80054f4:	f7ff ff06 	bl	8005304 <kz_syscall>
  return param.un.recv.ret;
}
 80054f8:	9804      	ldr	r0, [sp, #16]
 80054fa:	b009      	add	sp, #36	; 0x24
 80054fc:	f85d fb04 	ldr.w	pc, [sp], #4

08005500 <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 8005500:	b500      	push	{lr}
 8005502:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 8005504:	f8ad 0004 	strh.w	r0, [sp, #4]
  param.un.setintr.handler = handler;
 8005508:	9102      	str	r1, [sp, #8]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 800550a:	200b      	movs	r0, #11
 800550c:	a901      	add	r1, sp, #4
 800550e:	f7ff fef9 	bl	8005304 <kz_syscall>
  return param.un.setintr.ret;
}
 8005512:	9803      	ldr	r0, [sp, #12]
 8005514:	b009      	add	sp, #36	; 0x24
 8005516:	f85d fb04 	ldr.w	pc, [sp], #4
 800551a:	bf00      	nop

0800551c <kz_tsleep>:

int kz_tsleep(int time)
{
 800551c:	b500      	push	{lr}
 800551e:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 8005520:	a908      	add	r1, sp, #32
 8005522:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8005526:	200c      	movs	r0, #12
 8005528:	f7ff feec 	bl	8005304 <kz_syscall>
  return param.un.tsleep.ret;
}
 800552c:	9802      	ldr	r0, [sp, #8]
 800552e:	b009      	add	sp, #36	; 0x24
 8005530:	f85d fb04 	ldr.w	pc, [sp], #4

08005534 <kx_wakeup>:

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 8005534:	b500      	push	{lr}
 8005536:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 8005538:	a908      	add	r1, sp, #32
 800553a:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 800553e:	2004      	movs	r0, #4
 8005540:	f7ff feea 	bl	8005318 <kz_srvcall>
  return param.un.wakeup.ret;
}
 8005544:	9802      	ldr	r0, [sp, #8]
 8005546:	b009      	add	sp, #36	; 0x24
 8005548:	f85d fb04 	ldr.w	pc, [sp], #4

0800554c <kx_kmalloc>:

void *kx_kmalloc(int size)
{
 800554c:	b500      	push	{lr}
 800554e:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 8005550:	a908      	add	r1, sp, #32
 8005552:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_srvcall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8005556:	2007      	movs	r0, #7
 8005558:	f7ff fede 	bl	8005318 <kz_srvcall>
  return param.un.kmalloc.ret;
}
 800555c:	9802      	ldr	r0, [sp, #8]
 800555e:	b009      	add	sp, #36	; 0x24
 8005560:	f85d fb04 	ldr.w	pc, [sp], #4

08005564 <kx_send>:
  kz_srvcall(KZ_SYSCALL_TYPE_KMFREE, &param);
  return param.un.kmfree.ret;
}

int kx_send(kz_msgbox_id_t id, int size, char *p)
{
 8005564:	b500      	push	{lr}
 8005566:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.send.id = id;
 8005568:	f88d 0004 	strb.w	r0, [sp, #4]
  param.un.send.size = size;
 800556c:	9102      	str	r1, [sp, #8]
  param.un.send.p = p;
  kz_srvcall(KZ_SYSCALL_TYPE_SEND, &param);
 800556e:	2009      	movs	r0, #9
 8005570:	a901      	add	r1, sp, #4
  param.un.send.p = p;
 8005572:	9203      	str	r2, [sp, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_SEND, &param);
 8005574:	f7ff fed0 	bl	8005318 <kz_srvcall>
  return param.un.send.ret;
}
 8005578:	9804      	ldr	r0, [sp, #16]
 800557a:	b009      	add	sp, #36	; 0x24
 800557c:	f85d fb04 	ldr.w	pc, [sp], #4

08005580 <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 8005580:	b570      	push	{r4, r5, r6, lr}
 8005582:	4c0f      	ldr	r4, [pc, #60]	; (80055c0 <pin_function_init+0x40>)
 8005584:	2200      	movs	r2, #0
 8005586:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 800558a:	f204 5624 	addw	r6, r4, #1316	; 0x524
	size = sizeof(pin_func)/sizeof(pin_func[0]);
	
	// 
	for (i = 0; i < size; i++) {
		// GPIO
		if (pin_func[i].pin_state) {
 800558e:	b95a      	cbnz	r2, 80055a8 <pin_function_init+0x28>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 8005590:	4621      	mov	r1, r4
 8005592:	4628      	mov	r0, r5
 8005594:	341c      	adds	r4, #28
 8005596:	f7fa fec7 	bl	8000328 <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 800559a:	42a6      	cmp	r6, r4
 800559c:	d00f      	beq.n	80055be <pin_function_init+0x3e>
 800559e:	7d22      	ldrb	r2, [r4, #20]
 80055a0:	f854 5c04 	ldr.w	r5, [r4, #-4]
		if (pin_func[i].pin_state) {
 80055a4:	2a00      	cmp	r2, #0
 80055a6:	d0f3      	beq.n	8005590 <pin_function_init+0x10>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 80055a8:	b2a1      	uxth	r1, r4
 80055aa:	4628      	mov	r0, r5
 80055ac:	f7fa ffd2 	bl	8000554 <HAL_GPIO_WritePin>
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 80055b0:	4621      	mov	r1, r4
 80055b2:	4628      	mov	r0, r5
 80055b4:	341c      	adds	r4, #28
 80055b6:	f7fa feb7 	bl	8000328 <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 80055ba:	42a6      	cmp	r6, r4
 80055bc:	d1ef      	bne.n	800559e <pin_function_init+0x1e>
 80055be:	bd70      	pop	{r4, r5, r6, pc}
 80055c0:	08006098 	.word	0x08006098

080055c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80055c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80055fc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80055c8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80055ca:	e003      	b.n	80055d4 <LoopCopyDataInit>

080055cc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80055cc:	4b0c      	ldr	r3, [pc, #48]	; (8005600 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80055ce:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80055d0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80055d2:	3104      	adds	r1, #4

080055d4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80055d4:	480b      	ldr	r0, [pc, #44]	; (8005604 <LoopForever+0xa>)
	ldr	r3, =_edata
 80055d6:	4b0c      	ldr	r3, [pc, #48]	; (8005608 <LoopForever+0xe>)
	adds	r2, r0, r1
 80055d8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80055da:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80055dc:	d3f6      	bcc.n	80055cc <CopyDataInit>
	ldr	r2, =_sbss
 80055de:	4a0b      	ldr	r2, [pc, #44]	; (800560c <LoopForever+0x12>)
	b	LoopFillZerobss
 80055e0:	e002      	b.n	80055e8 <LoopFillZerobss>

080055e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80055e2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80055e4:	f842 3b04 	str.w	r3, [r2], #4

080055e8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80055e8:	4b09      	ldr	r3, [pc, #36]	; (8005610 <LoopForever+0x16>)
	cmp	r2, r3
 80055ea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80055ec:	d3f9      	bcc.n	80055e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80055ee:	f000 f813 	bl	8005618 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80055f2:	f000 f879 	bl	80056e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80055f6:	f7fe ffbf 	bl	8004578 <main>

080055fa <LoopForever>:

LoopForever:
    b LoopForever
 80055fa:	e7fe      	b.n	80055fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80055fc:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8005600:	08006608 	.word	0x08006608
	ldr	r0, =_sdata
 8005604:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8005608:	20040048 	.word	0x20040048
	ldr	r2, =_sbss
 800560c:	20040048 	.word	0x20040048
	ldr	r3, = _ebss
 8005610:	2007a354 	.word	0x2007a354

08005614 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005614:	e7fe      	b.n	8005614 <ADC1_IRQHandler>
	...

08005618 <SystemInit>:
			
				1. PLLON
	*/
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005618:	4911      	ldr	r1, [pc, #68]	; (8005660 <SystemInit+0x48>)
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set MSION bit */
	RCC->CR |= RCC_CR_MSION;
 800561a:	4b12      	ldr	r3, [pc, #72]	; (8005664 <SystemInit+0x4c>)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800561c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005620:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8005624:	b410      	push	{r4}
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005626:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
	RCC->CR |= RCC_CR_MSION;
 800562a:	681a      	ldr	r2, [r3, #0]
	/* Reset CFGR register */
	RCC->CFGR = 0x00000000U;
 800562c:	2000      	movs	r0, #0
	RCC->CR |= RCC_CR_MSION;
 800562e:	f042 0201 	orr.w	r2, r2, #1
 8005632:	601a      	str	r2, [r3, #0]
	RCC->CFGR = 0x00000000U;
 8005634:	6098      	str	r0, [r3, #8]
	/* Reset HSEON, CSSON , HSION, and PLLON bits */
	RCC->CR &= 0xEAF6FFFFU;
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 800563c:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x00001000U;
 8005640:	f44f 5480 	mov.w	r4, #4096	; 0x1000
	RCC->CR &= 0xEAF6FFFFU;
 8005644:	601a      	str	r2, [r3, #0]
	RCC->PLLCFGR = 0x00001000U;
 8005646:	60dc      	str	r4, [r3, #12]
	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8005648:	681a      	ldr	r2, [r3, #0]
	RCC->CIER = 0x00000000U;
	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800564a:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
	RCC->CR &= 0xFFFBFFFFU;
 800564e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005652:	601a      	str	r2, [r3, #0]
	RCC->CIER = 0x00000000U;
 8005654:	6198      	str	r0, [r3, #24]
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005656:	608c      	str	r4, [r1, #8]
#endif
}
 8005658:	f85d 4b04 	ldr.w	r4, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	e000ed00 	.word	0xe000ed00
 8005664:	40021000 	.word	0x40021000

08005668 <is_ram_addr>:
}

// RAM
uint8_t is_ram_addr(uint32_t addr) 
{
	if ((RAM1_START <= addr) && (addr < RAM3_END)) {
 8005668:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
		return TRUE;
	}
	return FALSE;
}
 800566c:	f5b0 2f20 	cmp.w	r0, #655360	; 0xa0000
 8005670:	bf2c      	ite	cs
 8005672:	2000      	movcs	r0, #0
 8005674:	2001      	movcc	r0, #1
 8005676:	4770      	bx	lr

08005678 <is_peri_addr>:

// RAM
uint8_t is_peri_addr(uint32_t addr) 
{
	if (((PERFERAL_APB1_START <= addr) && (addr < PERFERAL_APB1_END)) ||
 8005678:	f100 4340 	add.w	r3, r0, #3221225472	; 0xc0000000
 800567c:	f5b3 4f18 	cmp.w	r3, #38912	; 0x9800
 8005680:	d313      	bcc.n	80056aa <is_peri_addr+0x32>
		((PERFERAL_APB2_START <= addr) && (addr < PERFERAL_APB2_END)) ||
 8005682:	f100 433f 	add.w	r3, r0, #3204448256	; 0xbf000000
 8005686:	f503 027f 	add.w	r2, r3, #16711680	; 0xff0000
	if (((PERFERAL_APB1_START <= addr) && (addr < PERFERAL_APB1_END)) ||
 800568a:	f5b2 4fc8 	cmp.w	r2, #25600	; 0x6400
 800568e:	d30c      	bcc.n	80056aa <is_peri_addr+0x32>
		((PERFERAL_AHB1_START <= addr) && (addr < PERFERAL_AHB1_END)) ||
 8005690:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
		((PERFERAL_APB2_START <= addr) && (addr < PERFERAL_APB2_END)) ||
 8005694:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8005698:	d307      	bcc.n	80056aa <is_peri_addr+0x32>
		((PERFERAL_AHB1_START <= addr) && (addr < PERFERAL_AHB1_END)) ||
 800569a:	4b05      	ldr	r3, [pc, #20]	; (80056b0 <is_peri_addr+0x38>)
		((PERFERAL_AHB2_START <= addr) && (addr < PERFERAL_AHB2_END))) {
 800569c:	f100 4038 	add.w	r0, r0, #3087007744	; 0xb8000000
		return TRUE;
 80056a0:	4298      	cmp	r0, r3
 80056a2:	bf8c      	ite	hi
 80056a4:	2000      	movhi	r0, #0
 80056a6:	2001      	movls	r0, #1
 80056a8:	4770      	bx	lr
 80056aa:	2001      	movs	r0, #1
	}
	return FALSE;
}
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	08060bff 	.word	0x08060bff

080056b4 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80056b4:	b538      	push	{r3, r4, r5, lr}
 80056b6:	4605      	mov	r5, r0
	int length = strlen(s);
 80056b8:	f7fa fdaa 	bl	8000210 <strlen>
	int numbytes = 0;
	int res;

	numbytes = _write(1, (char*)s, length);
 80056bc:	4629      	mov	r1, r5
 80056be:	4602      	mov	r2, r0
	int length = strlen(s);
 80056c0:	4604      	mov	r4, r0
	numbytes = _write(1, (char*)s, length);
 80056c2:	2001      	movs	r0, #1
 80056c4:	f000 f850 	bl	8005768 <_write>
	numbytes += _write(1, "\n", 1);
 80056c8:	2201      	movs	r2, #1
	numbytes = _write(1, (char*)s, length);
 80056ca:	4605      	mov	r5, r0
	numbytes += _write(1, "\n", 1);
 80056cc:	4905      	ldr	r1, [pc, #20]	; (80056e4 <puts+0x30>)
 80056ce:	4610      	mov	r0, r2
 80056d0:	f000 f84a 	bl	8005768 <_write>

	if (numbytes == (length+1))
 80056d4:	3401      	adds	r4, #1
	numbytes += _write(1, "\n", 1);
 80056d6:	4428      	add	r0, r5
	{
		res = EOF;
	}

	return res;
}
 80056d8:	1b00      	subs	r0, r0, r4
 80056da:	bf18      	it	ne
 80056dc:	f04f 30ff 	movne.w	r0, #4294967295
 80056e0:	bd38      	pop	{r3, r4, r5, pc}
 80056e2:	bf00      	nop
 80056e4:	08005d50 	.word	0x08005d50

080056e8 <__libc_init_array>:
 80056e8:	b570      	push	{r4, r5, r6, lr}
 80056ea:	4e0d      	ldr	r6, [pc, #52]	; (8005720 <__libc_init_array+0x38>)
 80056ec:	4c0d      	ldr	r4, [pc, #52]	; (8005724 <__libc_init_array+0x3c>)
 80056ee:	1ba4      	subs	r4, r4, r6
 80056f0:	10a4      	asrs	r4, r4, #2
 80056f2:	2500      	movs	r5, #0
 80056f4:	42a5      	cmp	r5, r4
 80056f6:	d109      	bne.n	800570c <__libc_init_array+0x24>
 80056f8:	4e0b      	ldr	r6, [pc, #44]	; (8005728 <__libc_init_array+0x40>)
 80056fa:	4c0c      	ldr	r4, [pc, #48]	; (800572c <__libc_init_array+0x44>)
 80056fc:	f000 f83c 	bl	8005778 <_init>
 8005700:	1ba4      	subs	r4, r4, r6
 8005702:	10a4      	asrs	r4, r4, #2
 8005704:	2500      	movs	r5, #0
 8005706:	42a5      	cmp	r5, r4
 8005708:	d105      	bne.n	8005716 <__libc_init_array+0x2e>
 800570a:	bd70      	pop	{r4, r5, r6, pc}
 800570c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005710:	4798      	blx	r3
 8005712:	3501      	adds	r5, #1
 8005714:	e7ee      	b.n	80056f4 <__libc_init_array+0xc>
 8005716:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800571a:	4798      	blx	r3
 800571c:	3501      	adds	r5, #1
 800571e:	e7f2      	b.n	8005706 <__libc_init_array+0x1e>
 8005720:	08006600 	.word	0x08006600
 8005724:	08006600 	.word	0x08006600
 8005728:	08006600 	.word	0x08006600
 800572c:	08006604 	.word	0x08006604

08005730 <memcpy>:
 8005730:	b510      	push	{r4, lr}
 8005732:	1e43      	subs	r3, r0, #1
 8005734:	440a      	add	r2, r1
 8005736:	4291      	cmp	r1, r2
 8005738:	d100      	bne.n	800573c <memcpy+0xc>
 800573a:	bd10      	pop	{r4, pc}
 800573c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005740:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005744:	e7f7      	b.n	8005736 <memcpy+0x6>

08005746 <memset>:
 8005746:	4402      	add	r2, r0
 8005748:	4603      	mov	r3, r0
 800574a:	4293      	cmp	r3, r2
 800574c:	d100      	bne.n	8005750 <memset+0xa>
 800574e:	4770      	bx	lr
 8005750:	f803 1b01 	strb.w	r1, [r3], #1
 8005754:	e7f9      	b.n	800574a <memset+0x4>

08005756 <strcpy>:
 8005756:	4603      	mov	r3, r0
 8005758:	f811 2b01 	ldrb.w	r2, [r1], #1
 800575c:	f803 2b01 	strb.w	r2, [r3], #1
 8005760:	2a00      	cmp	r2, #0
 8005762:	d1f9      	bne.n	8005758 <strcpy+0x2>
 8005764:	4770      	bx	lr
	...

08005768 <_write>:
 8005768:	4b02      	ldr	r3, [pc, #8]	; (8005774 <_write+0xc>)
 800576a:	2258      	movs	r2, #88	; 0x58
 800576c:	601a      	str	r2, [r3, #0]
 800576e:	f04f 30ff 	mov.w	r0, #4294967295
 8005772:	4770      	bx	lr
 8005774:	2007a350 	.word	0x2007a350

08005778 <_init>:
 8005778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800577a:	bf00      	nop
 800577c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800577e:	bc08      	pop	{r3}
 8005780:	469e      	mov	lr, r3
 8005782:	4770      	bx	lr

08005784 <_fini>:
 8005784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005786:	bf00      	nop
 8005788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800578a:	bc08      	pop	{r3}
 800578c:	469e      	mov	lr, r3
 800578e:	4770      	bx	lr
