{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702413028201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702413028201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 23:30:28 2023 " "Processing started: Tue Dec 12 23:30:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702413028201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413028201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cursed -c Cursed " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cursed -c Cursed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413028201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702413028725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702413028725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_par.sv 1 1 " "Found 1 design units, including 1 entities, in source file delay_par.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay_par " "Found entity 1: delay_par" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gate " "Found entity 1: gate" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_save.sv 1 1 " "Found 1 design units, including 1 entities, in source file to_save.sv" { { "Info" "ISGN_ENTITY_NAME" "1 to_save " "Found entity 1: to_save" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file cont_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_seq " "Found entity 1: Cont_seq" {  } { { "Cont_seq.sv" "" { Text "E:/Cursed/Cont_seq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Comands.sv(16) " "Verilog HDL Expression warning at Comands.sv(16): truncated literal to match 8 bits" {  } { { "Comands.sv" "" { Text "E:/Cursed/Comands.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702413035395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Delete delete Comands.sv(5) " "Verilog HDL Declaration information at Comands.sv(5): object \"Delete\" differs only in case from object \"delete\" in the same scope" {  } { { "Comands.sv" "" { Text "E:/Cursed/Comands.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702413035395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comands.sv 1 1 " "Found 1 design units, including 1 entities, in source file comands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comands " "Found entity 1: Comands" {  } { { "Comands.sv" "" { Text "E:/Cursed/Comands.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "E:/Cursed/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obrabotka.sv 1 1 " "Found 1 design units, including 1 entities, in source file obrabotka.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obrabotka " "Found entity 1: obrabotka" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.sv" "" { Text "E:/Cursed/generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regist.sv 1 1 " "Found 1 design units, including 1 entities, in source file regist.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regist " "Found entity 1: regist" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.sv" "" { Text "E:/Cursed/Display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ascii_to_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bcd " "Found entity 1: ascii_to_bcd" {  } { { "ascii_to_bcd.sv" "" { Text "E:/Cursed/ascii_to_bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "E:/Cursed/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb1.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb1 " "Found entity 1: tb1" {  } { { "output_files/tb1.sv" "" { Text "E:/Cursed/output_files/tb1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb2 " "Found entity 1: tb2" {  } { { "output_files/tb2.sv" "" { Text "E:/Cursed/output_files/tb2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb3.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb3 " "Found entity 1: tb3" {  } { { "output_files/tb3.sv" "" { Text "E:/Cursed/output_files/tb3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb4.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb4 " "Found entity 1: tb4" {  } { { "output_files/tb4.sv" "" { Text "E:/Cursed/output_files/tb4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 tb5.sv(19) " "Verilog HDL Expression warning at tb5.sv(19): truncated literal to match 8 bits" {  } { { "output_files/tb5.sv" "" { Text "E:/Cursed/output_files/tb5.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702413035405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb5.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb5 " "Found entity 1: tb5" {  } { { "output_files/tb5.sv" "" { Text "E:/Cursed/output_files/tb5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb6.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb6 " "Found entity 1: tb6" {  } { { "output_files/tb6.sv" "" { Text "E:/Cursed/output_files/tb6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035406 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 tb7.sv(25) " "Verilog HDL Expression warning at tb7.sv(25): truncated literal to match 8 bits" {  } { { "output_files/tb7.sv" "" { Text "E:/Cursed/output_files/tb7.sv" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702413035406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb7.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb7 " "Found entity 1: tb7" {  } { { "output_files/tb7.sv" "" { Text "E:/Cursed/output_files/tb7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb8.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb8 " "Found entity 1: tb8" {  } { { "output_files/tb8.sv" "" { Text "E:/Cursed/output_files/tb8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb9.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb9 " "Found entity 1: tb9" {  } { { "output_files/tb9.sv" "" { Text "E:/Cursed/output_files/tb9.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb10.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb10 " "Found entity 1: tb10" {  } { { "output_files/tb10.sv" "" { Text "E:/Cursed/output_files/tb10.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASCII ascii tb11.sv(5) " "Verilog HDL Declaration information at tb11.sv(5): object \"ASCII\" differs only in case from object \"ascii\" in the same scope" {  } { { "output_files/tb11.sv" "" { Text "E:/Cursed/output_files/tb11.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702413035410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb11.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb11 " "Found entity 1: tb11" {  } { { "output_files/tb11.sv" "" { Text "E:/Cursed/output_files/tb11.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb12.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb12 " "Found entity 1: tb12" {  } { { "output_files/tb12.sv" "" { Text "E:/Cursed/output_files/tb12.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702413035411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413035411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702413035431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.sv(20) " "Verilog HDL assignment warning at main.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "main.sv" "" { Text "E:/Cursed/main.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035431 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.sv(22) " "Verilog HDL assignment warning at main.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "main.sv" "" { Text "E:/Cursed/main.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035431 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.sv(23) " "Verilog HDL assignment warning at main.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "main.sv" "" { Text "E:/Cursed/main.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035431 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.sv(24) " "Verilog HDL assignment warning at main.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "main.sv" "" { Text "E:/Cursed/main.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035431 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.sv(25) " "Verilog HDL assignment warning at main.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "main.sv" "" { Text "E:/Cursed/main.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035431 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obrabotka obrabotka:obrabotka_1 " "Elaborating entity \"obrabotka\" for hierarchy \"obrabotka:obrabotka_1\"" {  } { { "main.sv" "obrabotka_1" { Text "E:/Cursed/main.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obrabotka.sv(12) " "Verilog HDL assignment warning at obrabotka.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 "|obrabotka"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obrabotka.sv(22) " "Verilog HDL assignment warning at obrabotka.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 "|obrabotka"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obrabotka.sv(23) " "Verilog HDL assignment warning at obrabotka.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 "|obrabotka"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obrabotka.sv(31) " "Verilog HDL assignment warning at obrabotka.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 "|obrabotka"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obrabotka.sv(32) " "Verilog HDL assignment warning at obrabotka.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 "|obrabotka"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obrabotka.sv(33) " "Verilog HDL assignment warning at obrabotka.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 "|obrabotka"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obrabotka.sv(34) " "Verilog HDL assignment warning at obrabotka.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 "|obrabotka"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obrabotka.sv(35) " "Verilog HDL assignment warning at obrabotka.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "obrabotka.sv" "" { Text "E:/Cursed/obrabotka.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 "|obrabotka"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register obrabotka:obrabotka_1\|register:reg_1 " "Elaborating entity \"register\" for hierarchy \"obrabotka:obrabotka_1\|register:reg_1\"" {  } { { "obrabotka.sv" "reg_1" { Text "E:/Cursed/obrabotka.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_par obrabotka:obrabotka_1\|delay_par:U1 " "Elaborating entity \"delay_par\" for hierarchy \"obrabotka:obrabotka_1\|delay_par:U1\"" {  } { { "obrabotka.sv" "U1" { Text "E:/Cursed/obrabotka.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 delay_par.sv(10) " "Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035435 "|obrabotka|delay_par:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(13) " "Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035435 "|obrabotka|delay_par:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(15) " "Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035435 "|obrabotka|delay_par:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_par obrabotka:obrabotka_1\|delay_par:U2 " "Elaborating entity \"delay_par\" for hierarchy \"obrabotka:obrabotka_1\|delay_par:U2\"" {  } { { "obrabotka.sv" "U2" { Text "E:/Cursed/obrabotka.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 delay_par.sv(10) " "Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035436 "|obrabotka|delay_par:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(13) " "Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035436 "|obrabotka|delay_par:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(15) " "Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035436 "|obrabotka|delay_par:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate obrabotka:obrabotka_1\|gate:gate_1 " "Elaborating entity \"gate\" for hierarchy \"obrabotka:obrabotka_1\|gate:gate_1\"" {  } { { "obrabotka.sv" "gate_1" { Text "E:/Cursed/obrabotka.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(11) " "Verilog HDL assignment warning at gate.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(13) " "Verilog HDL assignment warning at gate.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(14) " "Verilog HDL assignment warning at gate.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(15) " "Verilog HDL assignment warning at gate.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(16) " "Verilog HDL assignment warning at gate.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(17) " "Verilog HDL assignment warning at gate.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(18) " "Verilog HDL assignment warning at gate.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(19) " "Verilog HDL assignment warning at gate.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gate.sv(20) " "Verilog HDL assignment warning at gate.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "gate.sv" "" { Text "E:/Cursed/gate.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035437 "|obrabotka|gate:gate_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_par obrabotka:obrabotka_1\|gate:gate_1\|delay_par:U1 " "Elaborating entity \"delay_par\" for hierarchy \"obrabotka:obrabotka_1\|gate:gate_1\|delay_par:U1\"" {  } { { "gate.sv" "U1" { Text "E:/Cursed/gate.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 delay_par.sv(10) " "Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035438 "|obrabotka|gate:gate_1|delay_par:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(13) " "Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035438 "|obrabotka|gate:gate_1|delay_par:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(15) " "Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035438 "|obrabotka|gate:gate_1|delay_par:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_par obrabotka:obrabotka_1\|gate:gate_1\|delay_par:U2 " "Elaborating entity \"delay_par\" for hierarchy \"obrabotka:obrabotka_1\|gate:gate_1\|delay_par:U2\"" {  } { { "gate.sv" "U2" { Text "E:/Cursed/gate.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 delay_par.sv(10) " "Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035439 "|obrabotka|gate:gate_1|delay_par:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(13) " "Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035439 "|obrabotka|gate:gate_1|delay_par:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(15) " "Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035439 "|obrabotka|gate:gate_1|delay_par:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comands obrabotka:obrabotka_1\|Comands:comands_1 " "Elaborating entity \"Comands\" for hierarchy \"obrabotka:obrabotka_1\|Comands:comands_1\"" {  } { { "obrabotka.sv" "comands_1" { Text "E:/Cursed/obrabotka.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Comands.sv(15) " "Verilog HDL assignment warning at Comands.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "Comands.sv" "" { Text "E:/Cursed/Comands.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035440 "|obrabotka|Comands:comands_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Comands.sv(16) " "Verilog HDL assignment warning at Comands.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "Comands.sv" "" { Text "E:/Cursed/Comands.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035440 "|obrabotka|Comands:comands_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Comands.sv(17) " "Verilog HDL assignment warning at Comands.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "Comands.sv" "" { Text "E:/Cursed/Comands.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035440 "|obrabotka|Comands:comands_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Comands.sv(18) " "Verilog HDL assignment warning at Comands.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Comands.sv" "" { Text "E:/Cursed/Comands.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035440 "|obrabotka|Comands:comands_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_seq obrabotka:obrabotka_1\|Cont_seq:Cont_seq_1 " "Elaborating entity \"Cont_seq\" for hierarchy \"obrabotka:obrabotka_1\|Cont_seq:Cont_seq_1\"" {  } { { "obrabotka.sv" "Cont_seq_1" { Text "E:/Cursed/obrabotka.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cont_seq.sv(15) " "Verilog HDL assignment warning at Cont_seq.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "Cont_seq.sv" "" { Text "E:/Cursed/Cont_seq.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035442 "|obrabotka|Cont_seq:Cont_seq_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cont_seq.sv(16) " "Verilog HDL assignment warning at Cont_seq.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "Cont_seq.sv" "" { Text "E:/Cursed/Cont_seq.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035442 "|obrabotka|Cont_seq:Cont_seq_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cont_seq.sv(17) " "Verilog HDL assignment warning at Cont_seq.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "Cont_seq.sv" "" { Text "E:/Cursed/Cont_seq.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035442 "|obrabotka|Cont_seq:Cont_seq_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cont_seq.sv(19) " "Verilog HDL assignment warning at Cont_seq.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "Cont_seq.sv" "" { Text "E:/Cursed/Cont_seq.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035442 "|obrabotka|Cont_seq:Cont_seq_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cont_seq.sv(20) " "Verilog HDL assignment warning at Cont_seq.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "Cont_seq.sv" "" { Text "E:/Cursed/Cont_seq.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035442 "|obrabotka|Cont_seq:Cont_seq_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cont_seq.sv(21) " "Verilog HDL assignment warning at Cont_seq.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "Cont_seq.sv" "" { Text "E:/Cursed/Cont_seq.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035442 "|obrabotka|Cont_seq:Cont_seq_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_par obrabotka:obrabotka_1\|Cont_seq:Cont_seq_1\|delay_par:U1 " "Elaborating entity \"delay_par\" for hierarchy \"obrabotka:obrabotka_1\|Cont_seq:Cont_seq_1\|delay_par:U1\"" {  } { { "Cont_seq.sv" "U1" { Text "E:/Cursed/Cont_seq.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 delay_par.sv(10) " "Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035443 "|obrabotka|Cont_seq:Cont_seq_1|delay_par:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(13) " "Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035443 "|obrabotka|Cont_seq:Cont_seq_1|delay_par:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 delay_par.sv(15) " "Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "delay_par.sv" "" { Text "E:/Cursed/delay_par.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035443 "|obrabotka|Cont_seq:Cont_seq_1|delay_par:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_save obrabotka:obrabotka_1\|to_save:to_save_1 " "Elaborating entity \"to_save\" for hierarchy \"obrabotka:obrabotka_1\|to_save:to_save_1\"" {  } { { "obrabotka.sv" "to_save_1" { Text "E:/Cursed/obrabotka.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(12) " "Verilog HDL assignment warning at to_save.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(13) " "Verilog HDL assignment warning at to_save.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(14) " "Verilog HDL assignment warning at to_save.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(15) " "Verilog HDL assignment warning at to_save.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(16) " "Verilog HDL assignment warning at to_save.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(17) " "Verilog HDL assignment warning at to_save.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(18) " "Verilog HDL assignment warning at to_save.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(19) " "Verilog HDL assignment warning at to_save.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 to_save.sv(20) " "Verilog HDL assignment warning at to_save.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "to_save.sv" "" { Text "E:/Cursed/to_save.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035444 "|obrabotka|to_save:to_save_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator generator:generator_1 " "Elaborating entity \"generator\" for hierarchy \"generator:generator_1\"" {  } { { "main.sv" "generator_1" { Text "E:/Cursed/main.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 generator.sv(11) " "Verilog HDL assignment warning at generator.sv(11): truncated value with size 32 to match size of target (3)" {  } { { "generator.sv" "" { Text "E:/Cursed/generator.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035445 "|generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 generator.sv(15) " "Verilog HDL assignment warning at generator.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "generator.sv" "" { Text "E:/Cursed/generator.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035445 "|generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 generator.sv(16) " "Verilog HDL assignment warning at generator.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "generator.sv" "" { Text "E:/Cursed/generator.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035445 "|generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist regist:regist_1 " "Elaborating entity \"regist\" for hierarchy \"regist:regist_1\"" {  } { { "main.sv" "regist_1" { Text "E:/Cursed/main.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 regist.sv(10) " "Verilog HDL assignment warning at regist.sv(10): truncated value with size 32 to match size of target (3)" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 "|regist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 regist.sv(11) " "Verilog HDL assignment warning at regist.sv(11): truncated value with size 32 to match size of target (3)" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 "|regist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regist.sv(14) " "Verilog HDL assignment warning at regist.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 "|regist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regist.sv(15) " "Verilog HDL assignment warning at regist.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 "|regist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regist.sv(17) " "Verilog HDL assignment warning at regist.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 "|regist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regist.sv(18) " "Verilog HDL assignment warning at regist.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 "|regist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regist.sv(19) " "Verilog HDL assignment warning at regist.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 "|regist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regist.sv(20) " "Verilog HDL assignment warning at regist.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035446 "|regist"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:Display_1 " "Elaborating entity \"Display\" for hierarchy \"Display:Display_1\"" {  } { { "main.sv" "Display_1" { Text "E:/Cursed/main.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Display.sv(18) " "Verilog HDL assignment warning at Display.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Display.sv" "" { Text "E:/Cursed/Display.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035447 "|Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Display.sv(19) " "Verilog HDL assignment warning at Display.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "Display.sv" "" { Text "E:/Cursed/Display.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035448 "|Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Display.sv(21) " "Verilog HDL assignment warning at Display.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "Display.sv" "" { Text "E:/Cursed/Display.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035448 "|Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Display.sv(22) " "Verilog HDL assignment warning at Display.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "Display.sv" "" { Text "E:/Cursed/Display.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035448 "|Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Display.sv(23) " "Verilog HDL assignment warning at Display.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "Display.sv" "" { Text "E:/Cursed/Display.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035448 "|Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Display.sv(24) " "Verilog HDL assignment warning at Display.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "Display.sv" "" { Text "E:/Cursed/Display.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702413035448 "|Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_bcd ascii_to_bcd:ascii_to_bcd_1 " "Elaborating entity \"ascii_to_bcd\" for hierarchy \"ascii_to_bcd:ascii_to_bcd_1\"" {  } { { "main.sv" "ascii_to_bcd_1" { Text "E:/Cursed/main.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413035449 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Cont_seq.sv" "" { Text "E:/Cursed/Cont_seq.sv" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702413035806 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702413035806 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "regist:regist_1\|Q\[2\] regist:regist_1\|Q\[2\]~_emulated regist:regist_1\|Q\[2\]~1 " "Register \"regist:regist_1\|Q\[2\]\" is converted into an equivalent circuit using register \"regist:regist_1\|Q\[2\]~_emulated\" and latch \"regist:regist_1\|Q\[2\]~1\"" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702413035806 "|main|regist:regist_1|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "regist:regist_1\|Q\[1\] regist:regist_1\|Q\[1\]~_emulated regist:regist_1\|Q\[1\]~6 " "Register \"regist:regist_1\|Q\[1\]\" is converted into an equivalent circuit using register \"regist:regist_1\|Q\[1\]~_emulated\" and latch \"regist:regist_1\|Q\[1\]~6\"" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702413035806 "|main|regist:regist_1|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "regist:regist_1\|Q\[0\] regist:regist_1\|Q\[0\]~_emulated regist:regist_1\|Q\[0\]~11 " "Register \"regist:regist_1\|Q\[0\]\" is converted into an equivalent circuit using register \"regist:regist_1\|Q\[0\]~_emulated\" and latch \"regist:regist_1\|Q\[0\]~11\"" {  } { { "regist.sv" "" { Text "E:/Cursed/regist.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702413035806 "|main|regist:regist_1|Q[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702413035806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702413035922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Cursed/output_files/Cursed.map.smsg " "Generated suppressed messages file E:/Cursed/output_files/Cursed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413036354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702413036525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702413036525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702413036558 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702413036558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702413036558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702413036558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702413036574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 23:30:36 2023 " "Processing ended: Tue Dec 12 23:30:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702413036574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702413036574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702413036574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702413036574 ""}
