{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651013994825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651013994826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 00:59:54 2022 " "Processing started: Wed Apr 27 00:59:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651013994826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651013994826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spectrum_analyzer -c spectrum_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off spectrum_analyzer -c spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651013994826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651013995198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651013995199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spectrum_analyzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spectrum_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spectrum_analyzer-arch " "Found design unit 1: spectrum_analyzer-arch" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009199 ""} { "Info" "ISGN_ENTITY_NAME" "1 spectrum_analyzer " "Found entity 1: spectrum_analyzer" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/common.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 queue-arch " "Found design unit 1: queue-arch" {  } { { "fifo_queue.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fifo_queue.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009201 ""} { "Info" "ISGN_ENTITY_NAME" "1 queue " "Found entity 1: queue" {  } { { "fifo_queue.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fifo_queue.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_rec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_rec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic_rec-arch " "Found design unit 1: mic_rec-arch" {  } { { "mic_rec.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/mic_rec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009202 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic_rec " "Found entity 1: mic_rec" {  } { { "mic_rec.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/mic_rec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plot_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plot_controller-arch " "Found design unit 1: plot_controller-arch" {  } { { "plot_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009202 ""} { "Info" "ISGN_ENTITY_NAME" "1 plot_controller " "Found entity 1: plot_controller" {  } { { "plot_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-arch " "Found design unit 1: vga_controller-arch" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/vga_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009203 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/vga_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009205 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trig_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trig_tb-sim " "Found design unit 1: trig_tb-sim" {  } { { "trig_tb.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trig_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009206 ""} { "Info" "ISGN_ENTITY_NAME" "1 trig_tb " "Found entity 1: trig_tb" {  } { { "trig_tb.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trig_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigonometric.vhd 2 0 " "Found 2 design units, including 0 entities, in source file trigonometric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigonometric " "Found design unit 1: trigonometric" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 trigonometric-body " "Found design unit 2: trigonometric-body" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_test-rtl " "Found design unit 1: sin_test-rtl" {  } { { "sin_test.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/sin_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009208 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_test " "Found entity 1: sin_test" {  } { { "sin_test.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/sin_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_test-rtl " "Found design unit 1: cos_test-rtl" {  } { { "cos_test.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/cos_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009208 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_test " "Found entity 1: cos_test" {  } { { "cos_test.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/cos_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009209 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFT_CT.vhd 0 0 " "Found 0 design units, including 0 entities, in source file FFT_CT.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft-rtl " "Found design unit 1: fft-rtl" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009210 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file butterfly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butterfly-rtl " "Found design unit 1: butterfly-rtl" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009210 ""} { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spectrum_analyzer " "Elaborating entity \"spectrum_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651014009340 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mic_vcc spectrum_analyzer.vhd(14) " "VHDL Signal Declaration warning at spectrum_analyzer.vhd(14): used explicit default value for signal \"mic_vcc\" because signal was never assigned a value" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651014009343 "|spectrum_analyzer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mic_gnd spectrum_analyzer.vhd(15) " "VHDL Signal Declaration warning at spectrum_analyzer.vhd(15): used explicit default value for signal \"mic_gnd\" because signal was never assigned a value" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651014009344 "|spectrum_analyzer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "spectrum_analyzer.vhd" "pll" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 40 " "Parameter \"clk0_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014009527 ""}  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014009527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014009604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "spectrum_analyzer.vhd" "vga" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plot_controller plot_controller:plot " "Elaborating entity \"plot_controller\" for hierarchy \"plot_controller:plot\"" {  } { { "spectrum_analyzer.vhd" "plot" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_rec mic_rec:mic " "Elaborating entity \"mic_rec\" for hierarchy \"mic_rec:mic\"" {  } { { "spectrum_analyzer.vhd" "mic" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue queue:fifo " "Elaborating entity \"queue\" for hierarchy \"queue:fifo\"" {  } { { "spectrum_analyzer.vhd" "fifo" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft fft:fft " "Elaborating entity \"fft\" for hierarchy \"fft:fft\"" {  } { { "spectrum_analyzer.vhd" "fft" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram fft:fft\|ram:ram " "Elaborating entity \"ram\" for hierarchy \"fft:fft\|ram:ram\"" {  } { { "fft.vhd" "ram" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009794 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataAi ram.vhd(28) " "VHDL Process Statement warning at ram.vhd(28): signal \"dataAi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651014009803 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataBi ram.vhd(29) " "VHDL Process Statement warning at ram.vhd(29): signal \"dataBi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651014009803 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_arr ram.vhd(30) " "VHDL Process Statement warning at ram.vhd(30): signal \"ram_arr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651014009803 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_arr ram.vhd(31) " "VHDL Process Statement warning at ram.vhd(31): signal \"ram_arr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651014009803 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_arr ram.vhd(26) " "VHDL Process Statement warning at ram.vhd(26): inferring latch(es) for signal or variable \"ram_arr\", which holds its previous value in one or more paths through the process" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651014009803 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009803 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009803 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009803 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009804 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009805 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009806 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[8\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[8\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009807 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009808 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009809 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[7\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[7\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009810 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009811 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009812 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009813 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[6\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[6\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009814 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009815 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[5\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[5\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009816 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009817 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[4\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[4\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009818 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009819 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009820 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[3\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[3\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009821 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009822 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009823 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009824 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[2\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[2\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009825 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009826 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[1\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[1\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009827 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009828 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[1\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[1\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[0\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[0\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[1\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[1\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[2\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[2\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[3\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[3\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[4\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[4\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[5\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[5\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[6\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[6\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[7\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[7\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[8\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[8\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[9\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[9\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[10\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[10\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[11\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[11\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[12\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[12\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[13\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[13\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[14\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[14\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009829 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[15\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[15\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[16\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[16\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[17\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[17\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[18\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[18\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[19\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[19\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[20\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[20\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[21\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[21\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[22\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[22\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[23\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[23\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[24\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[24\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[25\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[25\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[26\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[26\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[27\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[27\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[28\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[28\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[29\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[29\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[30\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[30\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_arr\[0\]\[0\]\[31\] ram.vhd(26) " "Inferred latch for \"ram_arr\[0\]\[0\]\[31\]\" at ram.vhd(26)" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 "|spectrum_analyzer|fft:fft|ram:ram"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_arr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_arr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651014009830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly fft:fft\|butterfly:butterfly " "Elaborating entity \"butterfly\" for hierarchy \"fft:fft\|butterfly:butterfly\"" {  } { { "fft.vhd" "butterfly" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014009832 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"w_r: 0\" butterfly.vhd(31) " "VHDL Report Statement at butterfly.vhd(31): \"w_r: 0\" (NOTE)" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 31 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651014009841 "|spectrum_analyzer|fft:fft|butterfly:butterfly"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "27 " "Inferred 27 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Mod0\"" {  } { { "fft.vhd" "Mod0" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Div0\"" {  } { { "fft.vhd" "Div0" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Div1\"" {  } { { "fft.vhd" "Div1" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Div3\"" {  } { { "fft.vhd" "Div3" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Div2\"" {  } { { "fft.vhd" "Div2" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult7\"" {  } { { "butterfly.vhd" "Mult7" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div10\"" {  } { { "butterfly.vhd" "Div10" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult8\"" {  } { { "butterfly.vhd" "Mult8" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div11\"" {  } { { "butterfly.vhd" "Div11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult0\"" {  } { { "trigonometric.vhd" "Mult0" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div0\"" {  } { { "trigonometric.vhd" "Div0" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Mod1\"" {  } { { "fft.vhd" "Mod1" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|Mult0\"" {  } { { "fft.vhd" "Mult0" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult1\"" {  } { { "trigonometric.vhd" "Mult1" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div1\"" {  } { { "trigonometric.vhd" "Div1" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult4\"" {  } { { "trigonometric.vhd" "Mult4" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult5\"" {  } { { "trigonometric.vhd" "Mult5" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div7\"" {  } { { "trigonometric.vhd" "Div7" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult6\"" {  } { { "nadder/nadder_components.vhd" "Mult6" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div8\"" {  } { { "trigonometric.vhd" "Div8" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div9\"" {  } { { "trigonometric.vhd" "Div9" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult3\"" {  } { { "trigonometric.vhd" "Mult3" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div3\"" {  } { { "trigonometric.vhd" "Div3" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div4\"" {  } { { "trigonometric.vhd" "Div4" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div5\"" {  } { { "trigonometric.vhd" "Div5" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div2\"" {  } { { "trigonometric.vhd" "Div2" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div6\"" {  } { { "trigonometric.vhd" "Div6" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014012480 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651014012480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fft:fft\|lpm_divide:Mod0\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014012550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_divide:Mod0 " "Instantiated megafunction \"fft:fft\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012550 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014012550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_8kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"fft:fft\|lpm_divide:Div0\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014012835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_divide:Div0 " "Instantiated megafunction \"fft:fft\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012835 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014012835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"fft:fft\|lpm_divide:Div1\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014012938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_divide:Div1 " "Instantiated megafunction \"fft:fft\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014012938 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014012938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_sco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014012997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014012997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_5b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult7\"" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult7 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013151 ""}  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7fs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7fs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7fs " "Found entity 1: mult_7fs" {  } { { "db/mult_7fs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_7fs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div10\"" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div10 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013218 ""}  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult0\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult0 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013394 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gks " "Found entity 1: mult_gks" {  } { { "db/mult_gks.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_gks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div0\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div0 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013461 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4do " "Found entity 1: lpm_divide_4do" {  } { { "db/lpm_divide_4do.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_4do.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_9dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_9dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_9dg " "Found entity 1: abs_divider_9dg" {  } { { "db/abs_divider_9dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_9dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6le " "Found entity 1: alt_u_div_6le" {  } { { "db/alt_u_div_6le.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_6le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_db9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_db9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_db9 " "Found entity 1: lpm_abs_db9" {  } { { "db/lpm_abs_db9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_db9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"fft:fft\|lpm_divide:Mod1\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_divide:Mod1 " "Instantiated megafunction \"fft:fft\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013592 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oll " "Found entity 1: lpm_divide_oll" {  } { { "db/lpm_divide_oll.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_oll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fft:fft\|lpm_mult:Mult0\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_mult:Mult0 " "Instantiated megafunction \"fft:fft\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013766 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bms " "Found entity 1: mult_bms" {  } { { "db/mult_bms.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_bms.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult1 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013826 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fks " "Found entity 1: mult_fks" {  } { { "db/mult_fks.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_fks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div1\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div1 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013875 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult4\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult4 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013886 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014013945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014013945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult5 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013953 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div7\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014013962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div7 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014013962 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014013962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0do " "Found entity 1: lpm_divide_0do" {  } { { "db/lpm_divide_0do.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_0do.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uke " "Found entity 1: alt_u_div_uke" {  } { { "db/alt_u_div_uke.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_uke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9b9 " "Found entity 1: lpm_abs_9b9" {  } { { "db/lpm_abs_9b9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_9b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\"" {  } { { "nadder/nadder_components.vhd" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014014182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult6 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014182 ""}  } { { "nadder/nadder_components.vhd" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014014182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div9\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014014221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div9 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014221 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014014221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014014246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult3 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014246 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014014246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div3\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014014259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div3 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014259 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014014259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbo " "Found entity 1: lpm_divide_jbo" {  } { { "db/lpm_divide_jbo.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_jbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_obg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_4ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_s99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_s99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_s99 " "Found entity 1: lpm_abs_s99" {  } { { "db/lpm_abs_s99.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_s99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div2\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014014479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div2 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014480 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014014480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div6\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014014504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div6 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014014504 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651014014504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2do " "Found entity 1: lpm_divide_2do" {  } { { "db/lpm_divide_2do.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_2do.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_7dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_7dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_7dg " "Found entity 1: abs_divider_7dg" {  } { { "db/abs_divider_7dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_7dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_2le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_bb9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_bb9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_bb9 " "Found entity 1: lpm_abs_bb9" {  } { { "db/lpm_abs_bb9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_bb9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651014014669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014014669 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "nadder/nadder_components.vhd" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult6|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "nadder/nadder_components.vhd" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult6|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult5|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult5|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult4|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult4|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\|mult_fks:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\|mult_fks:auto_generated\|mac_mult7\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_fks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult1|mult_fks:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\|mult_fks:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\|mult_fks:auto_generated\|mac_out8\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_fks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 45 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014016486 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult1|mult_fks:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651014016486 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651014016486 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1036 " "Ignored 1036 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "442 " "Ignored 442 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1651014018504 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "594 " "Ignored 594 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651014018504 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651014018504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018604 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[0\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018605 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018606 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[1\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018607 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018608 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[2\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018609 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018610 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[3\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018611 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018612 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[4\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018613 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[5\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018614 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018615 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[6\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018616 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018617 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[7\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018618 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018619 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[8\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018620 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[9\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018621 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018622 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[10\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018623 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018624 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[11\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018625 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018626 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[12\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018627 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[13\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018628 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018629 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[14\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018630 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018631 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[15\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018632 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018633 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[16\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018634 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018634 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018634 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018634 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018634 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018634 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018634 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018635 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018635 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018635 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018635 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018635 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018636 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018637 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018638 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018639 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018640 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018641 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018642 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018642 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018642 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018642 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018642 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018642 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018642 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018643 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018644 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018645 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018646 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018647 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018648 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018649 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[30\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[29\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018650 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[28\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018651 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018652 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018652 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018652 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018652 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018652 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018652 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018652 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018652 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[27\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[26\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018653 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[25\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018654 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[24\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018655 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[23\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018656 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018657 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018657 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018657 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018657 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018657 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018657 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018657 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[22\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018657 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[21\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018658 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[20\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018659 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[19\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018660 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[18\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018661 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018662 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018662 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018662 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018662 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018662 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018662 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[17\] " "Latch fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fft:fft\|addrBi\[0\] " "Ports D and ENA on the latch are fed by the same signal fft:fft\|addrBi\[0\]" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651014018662 ""}  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651014018662 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[2\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[1\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[0\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[3\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[5\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[6\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[4\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[7\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[24\] fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[24\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[25\] fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[25\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[26\] fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[26\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[27\] fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[27\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[28\] fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[28\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[29\] fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[29\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[30\] fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\] " "Duplicate LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[30\]\" merged with LATCH primitive \"fft:fft\|ram:ram\|ram_arr\[8\]\[1\]\[31\]\"" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651014167236 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1651014167236 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mic_vcc VCC " "Pin \"mic_vcc\" is stuck at VCC" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651014168268 "|spectrum_analyzer|mic_vcc"} { "Warning" "WMLS_MLS_STUCK_PIN" "mic_gnd GND " "Pin \"mic_gnd\" is stuck at GND" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651014168268 "|spectrum_analyzer|mic_gnd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel GND " "Pin \"sel\" is stuck at GND" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651014168268 "|spectrum_analyzer|sel"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651014168268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651014169053 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651014179646 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fft:fft\|butterfly:butterfly\|lpm_divide:Div4\|lpm_divide_ibo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[1\]~16 " "Logic cell \"fft:fft\|butterfly:butterfly\|lpm_divide:Div4\|lpm_divide_ibo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[1\]~16\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_11_result_int\[1\]~16" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_2ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014179843 ""} { "Info" "ISCL_SCL_CELL_NAME" "fft:fft\|butterfly:butterfly\|lpm_divide:Div5\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_13_result_int\[2\]~20 " "Logic cell \"fft:fft\|butterfly:butterfly\|lpm_divide:Div5\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_13_result_int\[2\]~20\"" {  } { { "db/alt_u_div_mke.tdf" "add_sub_13_result_int\[2\]~20" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_mke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014179843 ""} { "Info" "ISCL_SCL_CELL_NAME" "fft:fft\|butterfly:butterfly\|lpm_divide:Div5\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_13_result_int\[1\]~22 " "Logic cell \"fft:fft\|butterfly:butterfly\|lpm_divide:Div5\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_13_result_int\[1\]~22\"" {  } { { "db/alt_u_div_mke.tdf" "add_sub_13_result_int\[1\]~22" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_mke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014179843 ""} { "Info" "ISCL_SCL_CELL_NAME" "fft:fft\|butterfly:butterfly\|lpm_divide:Div9\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_16_result_int\[1\]~20 " "Logic cell \"fft:fft\|butterfly:butterfly\|lpm_divide:Div9\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_16_result_int\[1\]~20\"" {  } { { "db/alt_u_div_mke.tdf" "add_sub_16_result_int\[1\]~20" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_mke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651014179843 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651014179843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651014181575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651014181575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15966 " "Implemented 15966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651014183907 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651014183907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15898 " "Implemented 15898 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651014183907 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651014183907 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "46 " "Implemented 46 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651014183907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651014183907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651014183978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 01:03:03 2022 " "Processing ended: Wed Apr 27 01:03:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651014183978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:09 " "Elapsed time: 00:03:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651014183978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651014183978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651014183978 ""}
