# do testbench_speed_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/roboy/intelFPGA/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench {/home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:48 on Mar 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench" /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:39:48 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:31 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:40:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.RikshawControl_tb
# vsim work.RikshawControl_tb 
# Start time: 00:40:35 on Mar 06,2019
# Loading sv_std.std
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
add wave -position insertpoint  \
sim:/RikshawControl_tb/stimDelay \
sim:/RikshawControl_tb/clock \
sim:/RikshawControl_tb/reset \
sim:/RikshawControl_tb/hall_sensor1 \
sim:/RikshawControl_tb/hall_sensor2 \
sim:/RikshawControl_tb/hall_sensor3 \
sim:/RikshawControl_tb/readdata \
sim:/RikshawControl_tb/counterData \
sim:/RikshawControl_tb/div_clk
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:10 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:44:10 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:45:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
run
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:07 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:46:07 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:15 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:48:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:21 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:49:21 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
run
restart
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
restart
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
restart
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:01 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:57:01 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (1) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:36 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 00:59:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (32) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:10 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 01:04:10 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (32) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
restart
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (32) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:31 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 01:07:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (32) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:48 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# ** Error: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(32): (vlog-2730) Undefined variable: 'i'.
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# End time: 01:21:48 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:33 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 01:22:33 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (32) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:02 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 03:09:02 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (32) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:39 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# ** Error: (vlog-13069) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(99): near "<=": syntax error, unexpected <=.
# ** Error: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(99): (vlog-13205) Syntax error found in the scope following 'counter_up'. Is there a missing '::'?
# End time: 03:13:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:40 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 03:14:40 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (32) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:19 on Mar 06,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv 
# -- Compiling module RikshawControl
# -- Compiling module speed_sub
# -- Compiling module clock_divider
# -- Compiling module RikshawControl_tb
# 
# Top level modules:
# 	RikshawControl_tb
# End time: 03:15:19 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.RikshawControl_tb
# Loading work.RikshawControl
# Loading work.clock_divider
# Loading work.speed_sub
# ** Warning: (vsim-3015) /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(28): [PCDPC] - Port size (33) does not match connection size (32) for port 'counter'. The port definition is at: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /RikshawControl_tb/DUT/ss1 File: /home/roboy/BikeToRikshaw/catkin/src/roboy_plexus/testbench/speed_modul.sv
run
