{
  "design": {
    "design_info": {
      "boundary_crc": "0xAEF0E1F8ADE497FC",
      "device": "xczu9eg-ffvb1156-2-e",
      "name": "ps_example",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "const_1": "",
      "data_source": "",
      "chan_ctrl_reg": "",
      "dec_ctrl_reg": "",
      "hard_data_reg": "",
      "dec_ctrl_reinterpret": "",
      "src_data_broadcast": "",
      "src_data_fifo": "",
      "chan_ctrl_fifo": "",
      "dec_ctrl_fifo": "",
      "polar_enc": "",
      "enc_const_16": "",
      "enc_const_12": "",
      "enc_ctrl_xclk": {
        "s00_couplers": {
          "auto_cc": "",
          "auto_ss_slid": ""
        }
      },
      "enc_din_xclk": {
        "s00_couplers": {
          "auto_cc": "",
          "auto_ss_k": ""
        }
      },
      "enc_dout_xclk": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "enc_ctrl_reinterpret": "",
      "enc_data_reinterpret": "",
      "enc_data_fifo": "",
      "mod_and_chan": "",
      "demod": "",
      "llr_reshape": "",
      "llr_reinterpret": "",
      "hard_chan_data_fifo": "",
      "polar_dec": "",
      "dec_ctrl_xclk": {
        "s00_couplers": {
          "auto_cc": "",
          "auto_ss_slid": ""
        }
      },
      "dec_din_xclk": {
        "s00_couplers": {
          "auto_cc": "",
          "auto_ss_k": ""
        }
      },
      "dec_stat_xclk": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "dec_stat_reinterpret": "",
      "dec_dout_xclk": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "dec_const_12": "",
      "dec_const_16": "",
      "stats": "",
      "axi_gpio": "",
      "gpio_reset": "",
      "reset_slice": "",
      "rtc": "",
      "enc_ip_mon": "",
      "enc_ip_probe": "",
      "enc_op_mon": "",
      "enc_op_probe": "",
      "dec_ip_mon": "",
      "dec_ip_probe": "",
      "dec_op_mon": "",
      "dec_op_probe": "",
      "microblaze_ps": "",
      "microblaze_ps_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_ps_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": "",
          "auto_cc": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        },
        "m04_couplers": {
          "m04_regslice": ""
        },
        "m05_couplers": {
          "m05_regslice": "",
          "auto_cc": ""
        },
        "m06_couplers": {
          "m06_regslice": ""
        },
        "m07_couplers": {
          "m07_regslice": ""
        },
        "m08_couplers": {
          "m08_regslice": ""
        },
        "m09_couplers": {
          "m09_regslice": ""
        },
        "m10_couplers": {
          "m10_regslice": ""
        },
        "m11_couplers": {
          "m11_regslice": ""
        }
      },
      "mdm_1": "",
      "rst_clk_wiz_100M": "",
      "rst_clk_wiz_200M": "",
      "rst_clk_wiz_150M": "",
      "axi_intc": "",
      "concat_int": ""
    },
    "interface_ports": {
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "led_bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ps_example_clk_wiz_0",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "150"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          }
        }
      },
      "const_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ps_example_const_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "data_source": {
        "vlnv": "xilinx.com:hls:data_source_top:1.0",
        "xci_name": "ps_example_data_source_0"
      },
      "chan_ctrl_reg": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "ps_example_chan_ctrl_reg_0"
      },
      "dec_ctrl_reg": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "ps_example_dec_ctrl_reg_0"
      },
      "hard_data_reg": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "ps_example_hard_data_reg_0"
      },
      "dec_ctrl_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "ps_example_dec_ctrl_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "src_data_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "ps_example_src_data_broadcast_0"
      },
      "src_data_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "ps_example_src_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "16384"
          }
        }
      },
      "chan_ctrl_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "ps_example_chan_ctrl_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "512"
          }
        }
      },
      "dec_ctrl_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "ps_example_dec_ctrl_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "512"
          }
        }
      },
      "polar_enc": {
        "vlnv": "xilinx.com:ip:polar:1.0",
        "xci_name": "ps_example_polar_enc_0",
        "parameters": {
          "Memory_Type": {
            "value": "Distributed_RAM"
          },
          "Operation": {
            "value": "Encode"
          }
        }
      },
      "enc_const_16": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ps_example_enc_const_16_0",
        "parameters": {
          "CONST_VAL": {
            "value": "16"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "enc_const_12": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ps_example_enc_const_12_0",
        "parameters": {
          "CONST_VAL": {
            "value": "12"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "enc_ctrl_xclk": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "ps_example_enc_ctrl_xclk_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "ps_example_auto_cc_0"
              },
              "auto_ss_slid": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "ps_example_auto_ss_slid_0",
                "parameters": {
                  "M_HAS_TLAST": {
                    "value": "0"
                  },
                  "S_HAS_TLAST": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ss_slid": {
                "interface_ports": [
                  "auto_cc/M_AXIS",
                  "auto_ss_slid/S_AXIS"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              },
              "auto_ss_slid_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slid/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk",
                  "auto_ss_slid/aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn",
                  "auto_ss_slid/aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_enc_ctrl_xclk": {
            "interface_ports": [
              "M00_AXIS",
              "s00_couplers/M_AXIS"
            ]
          },
          "enc_ctrl_xclk_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "enc_din_xclk": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "ps_example_enc_din_xclk_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "ps_example_auto_cc_1"
              },
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "ps_example_auto_ss_k_0",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "0"
                  },
                  "S_HAS_TKEEP": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_k_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_k/M_AXIS"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              },
              "auto_cc_to_auto_ss_k": {
                "interface_ports": [
                  "auto_cc/M_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk",
                  "auto_ss_k/aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn",
                  "auto_ss_k/aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_enc_din_xclk": {
            "interface_ports": [
              "M00_AXIS",
              "s00_couplers/M_AXIS"
            ]
          },
          "enc_din_xclk_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "enc_dout_xclk": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "ps_example_enc_dout_xclk_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "ps_example_auto_cc_2"
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_cc/M_AXIS"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_enc_dout_xclk": {
            "interface_ports": [
              "M00_AXIS",
              "s00_couplers/M_AXIS"
            ]
          },
          "enc_dout_xclk_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "enc_ctrl_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "ps_example_enc_ctrl_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "enc_data_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "ps_example_enc_data_reinterpret_0",
        "parameters": {
          "M_HAS_TLAST": {
            "value": "0"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "12"
          },
          "S_HAS_TLAST": {
            "value": "1"
          }
        }
      },
      "enc_data_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "ps_example_enc_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "32768"
          }
        }
      },
      "mod_and_chan": {
        "vlnv": "xilinx.com:hls:mod_and_chan_4x:1.0",
        "xci_name": "ps_example_mod_and_chan_0"
      },
      "demod": {
        "vlnv": "xilinx.com:hls:demod_4x:1.0",
        "xci_name": "ps_example_demod_0"
      },
      "llr_reshape": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "ps_example_llr_reshape_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "12"
          }
        }
      },
      "llr_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "ps_example_llr_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "16"
          }
        }
      },
      "hard_chan_data_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "ps_example_hard_chan_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "16384"
          }
        }
      },
      "polar_dec": {
        "vlnv": "xilinx.com:ip:polar:1.0",
        "xci_name": "ps_example_polar_dec_0",
        "parameters": {
          "Include_PS_Example_Design": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Distributed_RAM"
          },
          "Operation": {
            "value": "Decode"
          }
        }
      },
      "dec_ctrl_xclk": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "ps_example_dec_ctrl_xclk_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "ps_example_auto_cc_3"
              },
              "auto_ss_slid": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "ps_example_auto_ss_slid_1",
                "parameters": {
                  "M_HAS_TLAST": {
                    "value": "0"
                  },
                  "S_HAS_TLAST": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              },
              "auto_cc_to_auto_ss_slid": {
                "interface_ports": [
                  "auto_cc/M_AXIS",
                  "auto_ss_slid/S_AXIS"
                ]
              },
              "auto_ss_slid_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slid/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk",
                  "auto_ss_slid/aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn",
                  "auto_ss_slid/aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_dec_ctrl_xclk": {
            "interface_ports": [
              "M00_AXIS",
              "s00_couplers/M_AXIS"
            ]
          },
          "dec_ctrl_xclk_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "dec_din_xclk": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "ps_example_dec_din_xclk_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "ps_example_auto_cc_4"
              },
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "ps_example_auto_ss_k_1",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "0"
                  },
                  "S_HAS_TKEEP": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_k_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_k/M_AXIS"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              },
              "auto_cc_to_auto_ss_k": {
                "interface_ports": [
                  "auto_cc/M_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk",
                  "auto_ss_k/aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn",
                  "auto_ss_k/aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_dec_din_xclk": {
            "interface_ports": [
              "M00_AXIS",
              "s00_couplers/M_AXIS"
            ]
          },
          "dec_din_xclk_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "dec_stat_xclk": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "ps_example_dec_stat_xclk_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "ps_example_auto_cc_5"
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_cc/M_AXIS"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_dec_stat_xclk": {
            "interface_ports": [
              "M00_AXIS",
              "s00_couplers/M_AXIS"
            ]
          },
          "dec_stat_xclk_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "dec_stat_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "ps_example_dec_stat_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "5"
          }
        }
      },
      "dec_dout_xclk": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "ps_example_dec_dout_xclk_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "ps_example_auto_cc_6"
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_cc/M_AXIS"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_dec_dout_xclk": {
            "interface_ports": [
              "M00_AXIS",
              "s00_couplers/M_AXIS"
            ]
          },
          "dec_dout_xclk_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "dec_const_12": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ps_example_dec_const_12_0",
        "parameters": {
          "CONST_VAL": {
            "value": "12"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "dec_const_16": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ps_example_dec_const_16_0",
        "parameters": {
          "CONST_VAL": {
            "value": "16"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "stats": {
        "vlnv": "xilinx.com:hls:stats_top:1.0",
        "xci_name": "ps_example_stats_0"
      },
      "axi_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ps_example_axi_gpio_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "5"
          }
        }
      },
      "gpio_reset": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ps_example_gpio_reset_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          }
        }
      },
      "reset_slice": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ps_example_reset_slice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "8"
          }
        }
      },
      "rtc": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "ps_example_rtc_0",
        "parameters": {
          "Output_Width": {
            "value": "32"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "enc_ip_mon": {
        "vlnv": "xilinx.com:hls:monitor:1.0",
        "xci_name": "ps_example_enc_ip_mon_0"
      },
      "enc_ip_probe": {
        "vlnv": "xilinx.com:user:axis_probe:1.0",
        "xci_name": "ps_example_enc_ip_probe_0"
      },
      "enc_op_mon": {
        "vlnv": "xilinx.com:hls:monitor:1.0",
        "xci_name": "ps_example_enc_op_mon_0"
      },
      "enc_op_probe": {
        "vlnv": "xilinx.com:user:axis_probe:1.0",
        "xci_name": "ps_example_enc_op_probe_0"
      },
      "dec_ip_mon": {
        "vlnv": "xilinx.com:hls:monitor:1.0",
        "xci_name": "ps_example_dec_ip_mon_0"
      },
      "dec_ip_probe": {
        "vlnv": "xilinx.com:user:axis_probe:1.0",
        "xci_name": "ps_example_dec_ip_probe_0"
      },
      "dec_op_mon": {
        "vlnv": "xilinx.com:hls:monitor:1.0",
        "xci_name": "ps_example_dec_op_mon_0"
      },
      "dec_op_probe": {
        "vlnv": "xilinx.com:user:axis_probe:1.0",
        "xci_name": "ps_example_dec_op_probe_0"
      },
      "microblaze_ps": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "ps_example_microblaze_ps_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > ps_example microblaze_ps_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_ps_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "ps_example_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "ps_example_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "ps_example_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > ps_example microblaze_ps_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "ps_example_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "ps_example_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_ps_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_ps_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_ps_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_ps_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_ps_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_ps_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          }
        },
        "nets": {
          "microblaze_ps_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_ps_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "ps_example_microblaze_ps_axi_periph_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "12"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ps_example_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "12"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m00_regslice_0"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m01_regslice_0"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m02_regslice_0"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ps_example_auto_cc_7"
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_regslice": {
                "interface_ports": [
                  "m02_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m03_regslice_0"
              }
            },
            "interface_nets": {
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              },
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m04_regslice_0"
              }
            },
            "interface_nets": {
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m04_regslice/M_AXI"
                ]
              },
              "m04_couplers_to_m04_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m04_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m05_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m05_regslice_0"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ps_example_auto_cc_8"
              }
            },
            "interface_nets": {
              "m05_regslice_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m05_regslice/M_AXI"
                ]
              },
              "auto_cc_to_m05_regslice": {
                "interface_ports": [
                  "m05_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m05_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m05_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m06_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m06_regslice_0"
              }
            },
            "interface_nets": {
              "m06_regslice_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m06_regslice/M_AXI"
                ]
              },
              "m06_couplers_to_m06_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m06_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m06_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m06_regslice/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m07_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m07_regslice_0"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m07_regslice/S_AXI"
                ]
              },
              "m07_regslice_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m07_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m07_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m07_regslice/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m08_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m08_regslice_0"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m08_regslice/S_AXI"
                ]
              },
              "m08_regslice_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m08_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m08_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m08_regslice/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m09_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m09_regslice_0"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m09_regslice/S_AXI"
                ]
              },
              "m09_regslice_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m09_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m09_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m09_regslice/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m10_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m10_regslice_0"
              }
            },
            "interface_nets": {
              "m10_regslice_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m10_regslice/M_AXI"
                ]
              },
              "m10_couplers_to_m10_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m10_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m10_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m10_regslice/aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m11_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ps_example_m11_regslice_0"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m11_regslice/S_AXI"
                ]
              },
              "m11_regslice_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m11_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m11_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m11_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m06_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "microblaze_ps_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_microblaze_ps_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_ps_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK"
            ]
          },
          "microblaze_ps_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "ps_example_mdm_1_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ps_example_rst_clk_wiz_100M_0"
      },
      "rst_clk_wiz_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ps_example_rst_clk_wiz_200M_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_150M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ps_example_rst_clk_wiz_150M_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "ps_example_axi_intc_0"
      },
      "concat_int": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ps_example_concat_int_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_ps_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M03_AXI",
          "enc_ip_mon/s_axi_CNTRL"
        ]
      },
      "microblaze_ps_mdm_axi": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M00_AXI",
          "mdm_1/S_AXI"
        ]
      },
      "dec_dout_xclk_M00_AXIS": {
        "interface_ports": [
          "dec_dout_xclk/M00_AXIS",
          "stats/hard_data",
          "dec_op_probe/mon"
        ]
      },
      "hard_chan_data_fifo_M_AXIS": {
        "interface_ports": [
          "hard_chan_data_fifo/M_AXIS",
          "stats/error_data"
        ]
      },
      "dec_stat_xclk_M00_AXIS": {
        "interface_ports": [
          "dec_stat_xclk/M00_AXIS",
          "stats/fe_status_V_V"
        ]
      },
      "dec_din_xclk_M00_AXIS": {
        "interface_ports": [
          "dec_din_xclk/M00_AXIS",
          "polar_dec/S_AXIS_DIN"
        ]
      },
      "dec_ctrl_fifo_M_AXIS": {
        "interface_ports": [
          "dec_ctrl_fifo/M_AXIS",
          "dec_ctrl_xclk/S00_AXIS"
        ]
      },
      "src_data_fifo_M_AXIS": {
        "interface_ports": [
          "src_data_fifo/M_AXIS",
          "stats/src_data_V_V"
        ]
      },
      "dec_ctrl_xclk_M00_AXIS": {
        "interface_ports": [
          "dec_ctrl_xclk/M00_AXIS",
          "polar_dec/S_AXIS_CTRL"
        ]
      },
      "enc_dout_xclk_M00_AXIS": {
        "interface_ports": [
          "enc_dout_xclk/M00_AXIS",
          "enc_data_reinterpret/S_AXIS",
          "enc_op_probe/mon"
        ]
      },
      "data_source_enc_ctrl_out": {
        "interface_ports": [
          "data_source/enc_ctrl_out",
          "enc_ctrl_reinterpret/S_AXIS"
        ]
      },
      "polar_dec_M_AXIS_STATUS": {
        "interface_ports": [
          "polar_dec/M_AXIS_STATUS",
          "dec_stat_reinterpret/S_AXIS"
        ]
      },
      "dec_stat_reinterpret_M_AXIS": {
        "interface_ports": [
          "dec_stat_reinterpret/M_AXIS",
          "dec_stat_xclk/S00_AXIS"
        ]
      },
      "dec_ctrl_reg_M_AXIS": {
        "interface_ports": [
          "dec_ctrl_reg/M_AXIS",
          "dec_ctrl_fifo/S_AXIS"
        ]
      },
      "chan_ctrl_reg_M_AXIS": {
        "interface_ports": [
          "chan_ctrl_reg/M_AXIS",
          "chan_ctrl_fifo/S_AXIS"
        ]
      },
      "hard_data_reg_M_AXIS": {
        "interface_ports": [
          "hard_data_reg/M_AXIS",
          "src_data_broadcast/S_AXIS"
        ]
      },
      "src_data_broadcast_M01_AXIS": {
        "interface_ports": [
          "src_data_broadcast/M01_AXIS",
          "src_data_fifo/S_AXIS"
        ]
      },
      "src_data_broadcast_M00_AXIS": {
        "interface_ports": [
          "src_data_broadcast/M00_AXIS",
          "enc_din_xclk/S00_AXIS",
          "enc_ip_probe/mon"
        ]
      },
      "enc_din_xclk_M00_AXIS": {
        "interface_ports": [
          "enc_din_xclk/M00_AXIS",
          "polar_enc/S_AXIS_DIN"
        ]
      },
      "polar_enc_M_AXIS_DOUT": {
        "interface_ports": [
          "polar_enc/M_AXIS_DOUT",
          "enc_dout_xclk/S00_AXIS"
        ]
      },
      "enc_data_fifo_M_AXIS": {
        "interface_ports": [
          "enc_data_fifo/M_AXIS",
          "mod_and_chan/hard_data_V_V"
        ]
      },
      "chan_ctrl_fifo_M_AXIS": {
        "interface_ports": [
          "chan_ctrl_fifo/M_AXIS",
          "mod_and_chan/ctrl_in_V"
        ]
      },
      "enc_data_reinterpret_M_AXIS": {
        "interface_ports": [
          "enc_data_fifo/S_AXIS",
          "enc_data_reinterpret/M_AXIS"
        ]
      },
      "enc_ctrl_reinterpret_M_AXIS": {
        "interface_ports": [
          "enc_ctrl_reinterpret/M_AXIS",
          "enc_ctrl_xclk/S00_AXIS"
        ]
      },
      "enc_ctrl_xclk_M00_AXIS": {
        "interface_ports": [
          "enc_ctrl_xclk/M00_AXIS",
          "polar_enc/S_AXIS_CTRL"
        ]
      },
      "demod_hard_data": {
        "interface_ports": [
          "demod/hard_data",
          "hard_chan_data_fifo/S_AXIS"
        ]
      },
      "llr_reshape_M_AXIS": {
        "interface_ports": [
          "llr_reshape/M_AXIS",
          "llr_reinterpret/S_AXIS"
        ]
      },
      "demod_soft_data": {
        "interface_ports": [
          "demod/soft_data",
          "llr_reshape/S_AXIS"
        ]
      },
      "mod_and_chan_chan_data_2_V": {
        "interface_ports": [
          "mod_and_chan/chan_data_2_V",
          "demod/chan_data_2_V"
        ]
      },
      "mod_and_chan_chan_data_4_V": {
        "interface_ports": [
          "mod_and_chan/chan_data_4_V",
          "demod/chan_data_4_V"
        ]
      },
      "mod_and_chan_chan_data_3_V": {
        "interface_ports": [
          "mod_and_chan/chan_data_3_V",
          "demod/chan_data_3_V"
        ]
      },
      "mod_and_chan_chan_data_1_V": {
        "interface_ports": [
          "mod_and_chan/chan_data_1_V",
          "demod/chan_data_1_V"
        ]
      },
      "mod_and_chan_ctrl_out_V": {
        "interface_ports": [
          "mod_and_chan/ctrl_out_V",
          "demod/ctrl_in_V"
        ]
      },
      "dec_ctrl_reinterpret_M_AXIS": {
        "interface_ports": [
          "dec_ctrl_reinterpret/M_AXIS",
          "dec_ctrl_reg/S_AXIS"
        ]
      },
      "data_source_dec_ctrl_out": {
        "interface_ports": [
          "data_source/dec_ctrl_out",
          "dec_ctrl_reinterpret/S_AXIS"
        ]
      },
      "data_source_chan_ctrl_out_V": {
        "interface_ports": [
          "data_source/chan_ctrl_out_V",
          "chan_ctrl_reg/S_AXIS"
        ]
      },
      "data_source_hard_data_out": {
        "interface_ports": [
          "data_source/hard_data_out",
          "hard_data_reg/S_AXIS"
        ]
      },
      "microblaze_ps_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_ps/DEBUG"
        ]
      },
      "llr_reinterpret_M_AXIS": {
        "interface_ports": [
          "llr_reinterpret/M_AXIS",
          "dec_din_xclk/S00_AXIS",
          "dec_ip_probe/mon"
        ]
      },
      "polar_dec_M_AXIS_DOUT": {
        "interface_ports": [
          "polar_dec/M_AXIS_DOUT",
          "dec_dout_xclk/S00_AXIS"
        ]
      },
      "microblaze_ps_axi_periph_M09_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M09_AXI",
          "dec_op_mon/s_axi_CNTRL"
        ]
      },
      "microblaze_ps_axi_periph_M08_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M08_AXI",
          "dec_ip_mon/s_axi_CNTRL"
        ]
      },
      "microblaze_ps_ilmb_1": {
        "interface_ports": [
          "microblaze_ps/ILMB",
          "microblaze_ps_local_memory/ILMB"
        ]
      },
      "microblaze_ps_dlmb_1": {
        "interface_ports": [
          "microblaze_ps/DLMB",
          "microblaze_ps_local_memory/DLMB"
        ]
      },
      "microblaze_ps_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M05_AXI",
          "polar_dec/S_AXI"
        ]
      },
      "microblaze_ps_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M04_AXI",
          "enc_op_mon/s_axi_CNTRL"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz/CLK_IN1_D"
        ]
      },
      "microblaze_ps_axi_periph_M11_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M11_AXI",
          "axi_intc/s_axi"
        ]
      },
      "microblaze_ps_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M02_AXI",
          "polar_enc/S_AXI"
        ]
      },
      "microblaze_ps_axi_periph_M10_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M10_AXI",
          "gpio_reset/S_AXI"
        ]
      },
      "axi_intc_interrupt": {
        "interface_ports": [
          "axi_intc/interrupt",
          "microblaze_ps/INTERRUPT"
        ]
      },
      "microblaze_ps_axi_dp": {
        "interface_ports": [
          "microblaze_ps_axi_periph/S00_AXI",
          "microblaze_ps/M_AXI_DP"
        ]
      },
      "axi_gpio_GPIO": {
        "interface_ports": [
          "led_bits",
          "axi_gpio/GPIO"
        ]
      },
      "microblaze_ps_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M01_AXI",
          "data_source/s_axi_CNTRL"
        ]
      },
      "microblaze_ps_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M07_AXI",
          "axi_gpio/S_AXI"
        ]
      },
      "microblaze_ps_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_ps_axi_periph/M06_AXI",
          "stats/s_axi_CNTRL"
        ]
      }
    },
    "nets": {
      "const_1_dout": {
        "ports": [
          "const_1/dout",
          "polar_enc/m_axis_status_tready",
          "polar_enc/s_axis_din_words_tvalid",
          "polar_enc/s_axis_din_words_tlast",
          "polar_enc/s_axis_dout_words_tvalid",
          "polar_enc/s_axis_dout_words_tlast",
          "polar_dec/s_axis_din_words_tvalid",
          "polar_dec/s_axis_din_words_tlast",
          "polar_dec/s_axis_dout_words_tvalid",
          "polar_dec/s_axis_dout_words_tlast",
          "data_source/enc_keep_ctrl_V_V_TREADY"
        ]
      },
      "enc_const_16_dout": {
        "ports": [
          "enc_const_16/dout",
          "polar_enc/s_axis_din_words_tdata"
        ]
      },
      "enc_const_12_dout": {
        "ports": [
          "enc_const_12/dout",
          "polar_enc/s_axis_dout_words_tdata"
        ]
      },
      "dec_const_12_dout": {
        "ports": [
          "dec_const_12/dout",
          "polar_dec/s_axis_din_words_tdata"
        ]
      },
      "dec_const_16_dout": {
        "ports": [
          "dec_const_16/dout",
          "polar_dec/s_axis_dout_words_tdata"
        ]
      },
      "gpio_reset_gpio_io_o": {
        "ports": [
          "gpio_reset/gpio_io_o",
          "reset_slice/Din"
        ]
      },
      "enc_ip_probe_valid_op": {
        "ports": [
          "enc_ip_probe/valid_op",
          "enc_ip_mon/tvalid_V"
        ]
      },
      "enc_ip_probe_ready_op": {
        "ports": [
          "enc_ip_probe/ready_op",
          "enc_ip_mon/tready_V"
        ]
      },
      "enc_ip_probe_last_op": {
        "ports": [
          "enc_ip_probe/last_op",
          "enc_ip_mon/tlast_V"
        ]
      },
      "rtc_Q": {
        "ports": [
          "rtc/Q",
          "enc_ip_mon/rtc_V",
          "enc_op_mon/rtc_V",
          "dec_ip_mon/rtc_V",
          "dec_op_mon/rtc_V"
        ]
      },
      "enc_op_probe_valid_op": {
        "ports": [
          "enc_op_probe/valid_op",
          "enc_op_mon/tvalid_V"
        ]
      },
      "enc_op_probe_ready_op": {
        "ports": [
          "enc_op_probe/ready_op",
          "enc_op_mon/tready_V"
        ]
      },
      "enc_op_probe_last_op": {
        "ports": [
          "enc_op_probe/last_op",
          "enc_op_mon/tlast_V"
        ]
      },
      "dec_ip_probe_valid_op": {
        "ports": [
          "dec_ip_probe/valid_op",
          "dec_ip_mon/tvalid_V"
        ]
      },
      "dec_ip_probe_ready_op": {
        "ports": [
          "dec_ip_probe/ready_op",
          "dec_ip_mon/tready_V"
        ]
      },
      "dec_ip_probe_last_op": {
        "ports": [
          "dec_ip_probe/last_op",
          "dec_ip_mon/tlast_V"
        ]
      },
      "dec_op_probe_valid_op": {
        "ports": [
          "dec_op_probe/valid_op",
          "dec_op_mon/tvalid_V"
        ]
      },
      "dec_op_probe_ready_op": {
        "ports": [
          "dec_op_probe/ready_op",
          "dec_op_mon/tready_V"
        ]
      },
      "dec_op_probe_last_op": {
        "ports": [
          "dec_op_probe/last_op",
          "dec_op_mon/tlast_V"
        ]
      },
      "microblaze_ps_Clk": {
        "ports": [
          "clk_wiz/clk_out3",
          "microblaze_ps/Clk",
          "microblaze_ps_axi_periph/ACLK",
          "microblaze_ps_axi_periph/S00_ACLK",
          "microblaze_ps_axi_periph/M00_ACLK",
          "microblaze_ps_local_memory/LMB_Clk",
          "mdm_1/S_AXI_ACLK",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "data_source/cntrl_aclk",
          "microblaze_ps_axi_periph/M01_ACLK",
          "enc_ip_mon/cntrl_aclk",
          "microblaze_ps_axi_periph/M03_ACLK",
          "enc_op_mon/cntrl_aclk",
          "microblaze_ps_axi_periph/M04_ACLK",
          "stats/cntrl_aclk",
          "microblaze_ps_axi_periph/M06_ACLK",
          "axi_gpio/s_axi_aclk",
          "microblaze_ps_axi_periph/M07_ACLK",
          "dec_ip_mon/cntrl_aclk",
          "microblaze_ps_axi_periph/M08_ACLK",
          "dec_op_mon/cntrl_aclk",
          "microblaze_ps_axi_periph/M09_ACLK",
          "gpio_reset/s_axi_aclk",
          "microblaze_ps_axi_periph/M10_ACLK",
          "axi_intc/s_axi_aclk",
          "microblaze_ps_axi_periph/M11_ACLK"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked",
          "rst_clk_wiz_200M/dcm_locked",
          "rst_clk_wiz_150M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_100M/mb_reset",
          "microblaze_ps/Reset"
        ]
      },
      "rst_clk_wiz_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_100M/bus_struct_reset",
          "microblaze_ps_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "microblaze_ps_axi_periph/ARESETN",
          "microblaze_ps_axi_periph/S00_ARESETN",
          "microblaze_ps_axi_periph/M00_ARESETN",
          "mdm_1/S_AXI_ARESETN",
          "data_source/ap_rst_n_cntrl_aclk",
          "microblaze_ps_axi_periph/M01_ARESETN",
          "enc_ip_mon/ap_rst_n_cntrl_aclk",
          "microblaze_ps_axi_periph/M03_ARESETN",
          "enc_op_mon/ap_rst_n_cntrl_aclk",
          "microblaze_ps_axi_periph/M04_ARESETN",
          "stats/ap_rst_n_cntrl_aclk",
          "microblaze_ps_axi_periph/M06_ARESETN",
          "axi_gpio/s_axi_aresetn",
          "microblaze_ps_axi_periph/M07_ARESETN",
          "dec_ip_mon/ap_rst_n_cntrl_aclk",
          "microblaze_ps_axi_periph/M08_ARESETN",
          "dec_op_mon/ap_rst_n_cntrl_aclk",
          "microblaze_ps_axi_periph/M09_ARESETN",
          "gpio_reset/s_axi_aresetn",
          "microblaze_ps_axi_periph/M10_ARESETN",
          "axi_intc/s_axi_aresetn",
          "microblaze_ps_axi_periph/M11_ARESETN"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_100M/mb_debug_sys_rst"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "polar_enc/core_clk",
          "microblaze_ps_axi_periph/M02_ACLK",
          "rst_clk_wiz_200M/slowest_sync_clk",
          "polar_dec/core_clk",
          "microblaze_ps_axi_periph/M05_ACLK",
          "enc_ctrl_xclk/ACLK",
          "enc_ctrl_xclk/M00_AXIS_ACLK",
          "enc_din_xclk/ACLK",
          "enc_din_xclk/M00_AXIS_ACLK",
          "enc_dout_xclk/ACLK",
          "enc_dout_xclk/S00_AXIS_ACLK",
          "dec_ctrl_xclk/ACLK",
          "dec_ctrl_xclk/M00_AXIS_ACLK",
          "dec_din_xclk/M00_AXIS_ACLK",
          "dec_stat_xclk/ACLK",
          "dec_stat_xclk/S00_AXIS_ACLK",
          "dec_stat_reinterpret/aclk",
          "dec_dout_xclk/ACLK",
          "dec_dout_xclk/S00_AXIS_ACLK"
        ]
      },
      "rst_clk_wiz_200M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_200M/peripheral_aresetn",
          "microblaze_ps_axi_periph/M02_ARESETN",
          "microblaze_ps_axi_periph/M05_ARESETN",
          "enc_ctrl_xclk/ARESETN",
          "enc_ctrl_xclk/M00_AXIS_ARESETN",
          "enc_din_xclk/ARESETN",
          "enc_din_xclk/M00_AXIS_ARESETN",
          "enc_dout_xclk/ARESETN",
          "enc_dout_xclk/S00_AXIS_ARESETN",
          "dec_ctrl_xclk/ARESETN",
          "dec_ctrl_xclk/M00_AXIS_ARESETN",
          "dec_din_xclk/M00_AXIS_ARESETN",
          "dec_stat_xclk/ARESETN",
          "dec_stat_xclk/S00_AXIS_ARESETN",
          "dec_stat_reinterpret/aresetn",
          "dec_dout_xclk/ARESETN",
          "dec_dout_xclk/S00_AXIS_ARESETN",
          "polar_dec/reset_n",
          "polar_enc/reset_n"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "data_source/ap_clk",
          "chan_ctrl_reg/aclk",
          "enc_ctrl_reinterpret/aclk",
          "dec_ctrl_reinterpret/aclk",
          "hard_data_reg/aclk",
          "rst_clk_wiz_150M/slowest_sync_clk",
          "chan_ctrl_fifo/s_axis_aclk",
          "mod_and_chan/ap_clk",
          "dec_ctrl_fifo/s_axis_aclk",
          "dec_ctrl_reg/aclk",
          "dec_ctrl_xclk/S00_AXIS_ACLK",
          "enc_ctrl_xclk/S00_AXIS_ACLK",
          "src_data_broadcast/aclk",
          "enc_din_xclk/S00_AXIS_ACLK",
          "src_data_fifo/s_axis_aclk",
          "enc_dout_xclk/M00_AXIS_ACLK",
          "enc_data_reinterpret/aclk",
          "enc_data_fifo/s_axis_aclk",
          "demod/ap_clk",
          "llr_reshape/aclk",
          "hard_chan_data_fifo/s_axis_aclk",
          "llr_reinterpret/aclk",
          "dec_din_xclk/S00_AXIS_ACLK",
          "dec_din_xclk/ACLK",
          "dec_stat_xclk/M00_AXIS_ACLK",
          "stats/ap_clk",
          "dec_dout_xclk/M00_AXIS_ACLK",
          "rtc/CLK",
          "enc_ip_mon/ap_clk",
          "enc_ip_probe/clk",
          "enc_op_mon/ap_clk",
          "enc_op_probe/clk",
          "dec_ip_mon/ap_clk",
          "dec_ip_probe/clk",
          "dec_op_mon/ap_clk",
          "dec_op_probe/clk"
        ]
      },
      "rst_clk_wiz_150M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_150M/peripheral_aresetn",
          "data_source/ap_rst_n",
          "chan_ctrl_reg/aresetn",
          "enc_ctrl_reinterpret/aresetn",
          "dec_ctrl_reinterpret/aresetn",
          "hard_data_reg/aresetn",
          "chan_ctrl_fifo/s_axis_aresetn",
          "mod_and_chan/ap_rst_n",
          "dec_ctrl_fifo/s_axis_aresetn",
          "dec_ctrl_reg/aresetn",
          "dec_ctrl_xclk/S00_AXIS_ARESETN",
          "enc_ctrl_xclk/S00_AXIS_ARESETN",
          "src_data_broadcast/aresetn",
          "enc_din_xclk/S00_AXIS_ARESETN",
          "src_data_fifo/s_axis_aresetn",
          "enc_dout_xclk/M00_AXIS_ARESETN",
          "enc_data_reinterpret/aresetn",
          "enc_data_fifo/s_axis_aresetn",
          "demod/ap_rst_n",
          "llr_reshape/aresetn",
          "hard_chan_data_fifo/s_axis_aresetn",
          "llr_reinterpret/aresetn",
          "dec_din_xclk/S00_AXIS_ARESETN",
          "dec_din_xclk/ARESETN",
          "dec_stat_xclk/M00_AXIS_ARESETN",
          "stats/ap_rst_n",
          "dec_dout_xclk/M00_AXIS_ARESETN",
          "enc_ip_mon/ap_rst_n",
          "enc_op_mon/ap_rst_n",
          "dec_ip_mon/ap_rst_n",
          "dec_op_mon/ap_rst_n"
        ]
      },
      "rst_clk_wiz_150M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_150M/peripheral_reset",
          "rtc/SCLR"
        ]
      },
      "reset_slice_Dout": {
        "ports": [
          "reset_slice/Dout",
          "rst_clk_wiz_150M/aux_reset_in",
          "rst_clk_wiz_200M/aux_reset_in"
        ]
      },
      "polar_enc_interrupt": {
        "ports": [
          "polar_enc/interrupt",
          "concat_int/In0"
        ]
      },
      "polar_dec_interrupt": {
        "ports": [
          "polar_dec/interrupt",
          "concat_int/In1"
        ]
      },
      "concat_int_dout": {
        "ports": [
          "concat_int/dout",
          "axi_intc/intr"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "rst_clk_wiz_200M/ext_reset_in",
          "rst_clk_wiz_150M/ext_reset_in",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/microblaze_ps": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_Reg": {
                "address_block": "/axi_gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_intc_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_data_source_Reg": {
                "address_block": "/data_source/s_axi_CNTRL/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dec_ip_mon_Reg": {
                "address_block": "/dec_ip_mon/s_axi_CNTRL/Reg",
                "offset": "0x44AC0000",
                "range": "64K"
              },
              "SEG_dec_op_mon_Reg": {
                "address_block": "/dec_op_mon/s_axi_CNTRL/Reg",
                "offset": "0x44AD0000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_ps_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "1M"
              },
              "SEG_enc_ip_mon_Reg": {
                "address_block": "/enc_ip_mon/s_axi_CNTRL/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_enc_op_mon_Reg": {
                "address_block": "/enc_op_mon/s_axi_CNTRL/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_gpio_reset_Reg": {
                "address_block": "/gpio_reset/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_polar_dec_PARAMS": {
                "address_block": "/polar_dec/S_AXI/PARAMS",
                "offset": "0x44A80000",
                "range": "256K"
              },
              "SEG_polar_enc_PARAMS": {
                "address_block": "/polar_enc/S_AXI/PARAMS",
                "offset": "0x44A40000",
                "range": "256K"
              },
              "SEG_stats_Reg": {
                "address_block": "/stats/s_axi_CNTRL/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_ps_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "1M"
              }
            }
          }
        }
      }
    }
  }
}