Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug 25 09:43:11 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  483         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (187)
6. checking no_output_delay (179)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (187)
--------------------------------
 There are 187 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (179)
---------------------------------
 There are 179 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.050        0.000                      0                 2598        0.097        0.000                      0                 2598        5.270        0.000                       0                  1453  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.050        0.000                      0                 2598        0.097        0.000                      0                 2598        5.270        0.000                       0                  1453  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.876ns (45.990%)  route 4.552ns (54.010%))
  Logic Levels:           16  (CARRY4=11 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.067    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.401    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[25]
    SLICE_X33Y84         FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y84         FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 3.762ns (45.250%)  route 4.552ns (54.750%))
  Logic Levels:           15  (CARRY4=10 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.287 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.287    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[21]
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 3.741ns (45.111%)  route 4.552ns (54.889%))
  Logic Levels:           15  (CARRY4=10 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.266 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[23]
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 3.667ns (44.617%)  route 4.552ns (55.383%))
  Logic Levels:           15  (CARRY4=10 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.192 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[22]
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 3.651ns (44.509%)  route 4.552ns (55.491%))
  Logic Levels:           15  (CARRY4=10 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.176 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.176    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[20]
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 3.648ns (44.489%)  route 4.552ns (55.511%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.173 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.173    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[17]
    SLICE_X33Y82         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y82         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[16]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[16]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 3.627ns (44.346%)  route 4.552ns (55.654%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.152    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[19]
    SLICE_X33Y82         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y82         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 3.553ns (43.838%)  route 4.552ns (56.162%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.078 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.078    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[18]
    SLICE_X33Y82         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y82         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[17]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[17]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 3.537ns (43.727%)  route 4.552ns (56.273%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.062 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.062    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[16]
    SLICE_X33Y82         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y82         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[15]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[15]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 3.534ns (43.706%)  route 4.552ns (56.294%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[1]/Q
                         net (fo=4, routed)           0.580     2.009    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.666 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.666    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.783    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.900    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.215 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, routed)           0.909     4.124    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.307     4.431 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, routed)           0.670     5.101    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.225 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, routed)           0.803     6.028    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, routed)          0.789     6.941    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, routed)           0.463     7.528    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, routed)           0.338     7.990    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.497 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.059    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[13]
    SLICE_X33Y81         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y81         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[12]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)        0.062    13.451    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[12]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  4.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg[4]
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg[3]
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg[7]
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg[5]
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg[0]
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg[3]
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg[2]
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter1_reg[6]
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/tmp_data_V_1_reg_1353_pp0_iter2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter1_reg[4]
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/trunc_ln186_1_reg_1371_pp0_iter2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U1/dout_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/F2_reg_1472_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U1/ap_clk
    SLICE_X37Y64         FDRE                                         r  bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U1/dout_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U1/dout_r_reg[53]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U1/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip_u/dout_r[51]
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.663 r  bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U1/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip_u/F2_reg_1472[1]_i_1/O
                         net (fo=1, routed)           0.000     0.663    bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U1_n_65
    SLICE_X36Y64         FDRE                                         r  bd_0_i/hls_inst/inst/F2_reg_1472_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y64         FDRE                                         r  bd_0_i/hls_inst/inst/F2_reg_1472_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/F2_reg_1472_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X47Y51  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X48Y53  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X48Y53  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X51Y52  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X47Y52  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X48Y52  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X51Y52  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X47Y52  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X48Y52  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500     SLICE_X48Y52  bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_2_reg_1358_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_2_reg_1358_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_3_reg_1367_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_3_reg_1367_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_4_reg_1376_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_4_reg_1376_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X38Y72  bd_0_i/hls_inst/inst/tmp_reg_1340_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X38Y72  bd_0_i/hls_inst/inst/tmp_reg_1340_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_2_reg_1358_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_2_reg_1358_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_3_reg_1367_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_3_reg_1367_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_4_reg_1376_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X30Y69  bd_0_i/hls_inst/inst/tmp_4_reg_1376_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X38Y72  bd_0_i/hls_inst/inst/tmp_reg_1340_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.250       5.270      SLICE_X38Y72  bd_0_i/hls_inst/inst/tmp_reg_1340_pp0_iter1_reg_reg[0]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.201ns  (logic 0.668ns (15.900%)  route 3.533ns (84.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/ap_clk
    SLICE_X34Y76         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          2.560     4.051    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel
    SLICE_X32Y87         LUT3 (Prop_lut3_I2_O)        0.150     4.201 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/axis_vector_out_TDATA[28]_INST_0/O
                         net (fo=0)                   0.973     5.174    axis_vector_out_tdata[28]
                                                                      r  axis_vector_out_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.201ns  (logic 0.670ns (15.949%)  route 3.531ns (84.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/ap_clk
    SLICE_X34Y76         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          2.558     4.049    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.152     4.201 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/axis_vector_out_TDATA[26]_INST_0/O
                         net (fo=0)                   0.973     5.174    axis_vector_out_tdata[26]
                                                                      r  axis_vector_out_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.175ns  (logic 0.642ns (15.376%)  route 3.533ns (84.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/ap_clk
    SLICE_X34Y76         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          2.560     4.051    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel
    SLICE_X32Y87         LUT3 (Prop_lut3_I2_O)        0.124     4.175 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/axis_vector_out_TDATA[27]_INST_0/O
                         net (fo=0)                   0.973     5.148    axis_vector_out_tdata[27]
                                                                      r  axis_vector_out_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.173ns  (logic 0.642ns (15.385%)  route 3.531ns (84.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/ap_clk
    SLICE_X34Y76         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          2.558     4.049    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     4.173 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/axis_vector_out_TDATA[25]_INST_0/O
                         net (fo=0)                   0.973     5.146    axis_vector_out_tdata[25]
                                                                      r  axis_vector_out_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.046ns  (logic 0.670ns (16.559%)  route 3.376ns (83.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/ap_clk
    SLICE_X34Y76         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          2.403     3.894    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.152     4.046 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/axis_vector_out_TDATA[20]_INST_0/O
                         net (fo=0)                   0.973     5.019    axis_vector_out_tdata[20]
                                                                      r  axis_vector_out_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.018ns  (logic 0.642ns (15.978%)  route 3.376ns (84.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/ap_clk
    SLICE_X34Y76         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          2.403     3.894    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.018 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/axis_vector_out_TDATA[19]_INST_0/O
                         net (fo=0)                   0.973     4.991    axis_vector_out_tdata[19]
                                                                      r  axis_vector_out_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_weight_in_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.964ns  (logic 0.670ns (16.903%)  route 3.294ns (83.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=26, routed)          2.321     3.812    bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_sel
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.152     3.964 r  bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/stream_weight_in_TDATA[24]_INST_0/O
                         net (fo=0)                   0.973     4.937    stream_weight_in_tdata[24]
                                                                      r  stream_weight_in_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_weight_in_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.936ns  (logic 0.642ns (16.312%)  route 3.294ns (83.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=26, routed)          2.321     3.812    bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_sel
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.936 r  bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/stream_weight_in_TDATA[23]_INST_0/O
                         net (fo=0)                   0.973     4.909    stream_weight_in_tdata[23]
                                                                      r  stream_weight_in_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_tdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.909ns  (logic 0.668ns (17.088%)  route 3.241ns (82.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/ap_clk
    SLICE_X34Y76         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          2.268     3.759    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel
    SLICE_X32Y84         LUT3 (Prop_lut3_I2_O)        0.150     3.909 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/axis_vector_out_TDATA[22]_INST_0/O
                         net (fo=0)                   0.973     4.882    axis_vector_out_tdata[22]
                                                                      r  axis_vector_out_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.904ns  (logic 0.668ns (17.111%)  route 3.236ns (82.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/ap_clk
    SLICE_X34Y76         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          2.263     3.754    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_sel
    SLICE_X32Y87         LUT3 (Prop_lut3_I2_O)        0.150     3.904 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/axis_vector_out_TDATA[30]_INST_0/O
                         net (fo=0)                   0.973     4.877    axis_vector_out_tdata[30]
                                                                      r  axis_vector_out_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_control_in_V_data_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_control_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_control_in_V_data_V_U/ap_clk
    SLICE_X40Y73         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_control_in_V_data_V_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/regslice_both_axis_control_in_V_data_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.948    axis_control_in_tready
                                                                      r  axis_control_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_sigmoid_switch_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/ap_clk
    SLICE_X27Y69         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.948    axis_sigmoid_switch_in_tready
                                                                      r  axis_sigmoid_switch_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_V_data_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_V_data_V_U/ap_clk
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_V_data_V_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_V_data_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.948    axis_vector_in_tready
                                                                      r  axis_vector_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_len_in_V_data_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_vector_out_len_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_len_in_V_data_V_U/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_len_in_V_data_V_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_len_in_V_data_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.948    axis_vector_out_len_in_tready
                                                                      r  axis_vector_out_len_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_bias_in_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/ap_clk
    SLICE_X33Y69         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/B_V_data_1_state_reg[0]/Q
                         net (fo=6, unset)            0.410     0.961    stream_bias_in_tvalid
                                                                      r  stream_bias_in_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_stream_sigmoid_switch_in_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_sigmoid_switch_in_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_stream_sigmoid_switch_in_U/ap_clk
    SLICE_X35Y69         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_stream_sigmoid_switch_in_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_stream_sigmoid_switch_in_U/B_V_data_1_state_reg[0]/Q
                         net (fo=6, unset)            0.410     0.961    stream_sigmoid_switch_in_tvalid
                                                                      r  stream_sigmoid_switch_in_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_in_len_in_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/B_V_data_1_state_reg[0]/Q
                         net (fo=6, unset)            0.410     0.961    stream_vector_in_len_in_tvalid
                                                                      r  stream_vector_in_len_in_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_in_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/ap_clk
    SLICE_X33Y71         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/B_V_data_1_state_reg[0]/Q
                         net (fo=6, unset)            0.410     0.961    stream_vector_in_tvalid
                                                                      r  stream_vector_in_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.961    stream_vector_out_tready
                                                                      r  stream_vector_out_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            axis_bias_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X50Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.968    axis_bias_in_tready
                                                                      r  axis_bias_in_tready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1116 Endpoints
Min Delay          1116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.834ns  (logic 0.620ns (9.072%)  route 6.214ns (90.928%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         0.914     4.120    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/ap_block_pp0_stage0_11001
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.244 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln570_1_reg_1504[0]_i_1/O
                         net (fo=37, routed)          2.590     6.834    bd_0_i/hls_inst/inst/F2_1_reg_14970
    SLICE_X49Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[48]/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.834ns  (logic 0.620ns (9.072%)  route 6.214ns (90.928%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         0.914     4.120    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/ap_block_pp0_stage0_11001
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.244 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln570_1_reg_1504[0]_i_1/O
                         net (fo=37, routed)          2.590     6.834    bd_0_i/hls_inst/inst/F2_1_reg_14970
    SLICE_X49Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[49]/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.683ns  (logic 0.646ns (9.666%)  route 6.037ns (90.334%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         3.327     6.533    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_block_pp0_stage0_11001
    SLICE_X50Y47         LUT4 (Prop_lut4_I1_O)        0.150     6.683 r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state[1]_i_1__3/O
                         net (fo=1, routed)           0.000     6.683    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state[1]_i_1__3_n_0
    SLICE_X50Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X50Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[1]/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.667ns  (logic 0.620ns (9.299%)  route 6.047ns (90.701%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 r  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 f  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         3.337     6.543    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_block_pp0_stage0_11001
    SLICE_X51Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.667 r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state[0]_i_1__4/O
                         net (fo=1, routed)           0.000     6.667    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state[0]_i_1__4_n_0
    SLICE_X51Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X51Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_state_reg[0]/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_sel_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.657ns  (logic 0.620ns (9.314%)  route 6.037ns (90.686%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         3.327     6.533    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_block_pp0_stage0_11001
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.657 r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_sel_rd_i_1__4/O
                         net (fo=1, routed)           0.000     6.657    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_sel_rd_i_1__4_n_0
    SLICE_X50Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_sel_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X50Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_sel_rd_reg/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.645ns  (logic 0.620ns (9.331%)  route 6.025ns (90.669%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         0.914     4.120    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/ap_block_pp0_stage0_11001
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.244 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln570_1_reg_1504[0]_i_1/O
                         net (fo=37, routed)          2.401     6.645    bd_0_i/hls_inst/inst/F2_1_reg_14970
    SLICE_X48Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[31]/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.645ns  (logic 0.620ns (9.331%)  route 6.025ns (90.669%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         0.914     4.120    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/ap_block_pp0_stage0_11001
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.244 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln570_1_reg_1504[0]_i_1/O
                         net (fo=37, routed)          2.401     6.645    bd_0_i/hls_inst/inst/F2_1_reg_14970
    SLICE_X48Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[32]/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.645ns  (logic 0.620ns (9.331%)  route 6.025ns (90.669%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         0.914     4.120    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/ap_block_pp0_stage0_11001
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.244 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln570_1_reg_1504[0]_i_1/O
                         net (fo=37, routed)          2.401     6.645    bd_0_i/hls_inst/inst/F2_1_reg_14970
    SLICE_X48Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y48         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln554_1_reg_1485_reg[33]/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/din0_buf1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.617ns  (logic 0.496ns (7.495%)  route 6.121ns (92.505%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         3.411     6.617    bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/ap_block_pp0_stage0_11001
    SLICE_X52Y46         FDRE                                         r  bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/din0_buf1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/ap_clk
    SLICE_X52Y46         FDRE                                         r  bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/din0_buf1_reg[12]/C

Slack:                    inf
  Source:                 axis_vector_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/din0_buf1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.617ns  (logic 0.496ns (7.495%)  route 6.121ns (92.505%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_vector_out_tready (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/axis_vector_out_TREADY
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/din0_buf1[31]_i_13/O
                         net (fo=1, routed)           0.845     1.942    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5_1
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9/O
                         net (fo=1, routed)           0.452     2.518    bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_9_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I2_O)        0.124     2.642 f  bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/din0_buf1[31]_i_5/O
                         net (fo=1, routed)           0.440     3.082    bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1_reg[31]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/din0_buf1[31]_i_1__0/O
                         net (fo=349, routed)         3.411     6.617    bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/ap_block_pp0_stage0_11001
    SLICE_X52Y46         FDRE                                         r  bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/din0_buf1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.924     0.924    bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/ap_clk
    SLICE_X52Y46         FDRE                                         r  bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U2/din0_buf1_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_bias_in_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[0]
    SLICE_X48Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X48Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[0]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[10] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[10]
    SLICE_X51Y48         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X51Y48         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[10]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[11] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[11]
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[11]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[12] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[12]
    SLICE_X50Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X50Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[12]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[13] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[13]
    SLICE_X50Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X50Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[13]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[14] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[14]
    SLICE_X52Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X52Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[14]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[15] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[15]
    SLICE_X52Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X52Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[15]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[16] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[16]
    SLICE_X50Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X50Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[16]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[17] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[17]
    SLICE_X50Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X50Y46         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[17]/C

Slack:                    inf
  Source:                 axis_bias_in_tdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_bias_in_tdata[18] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/axis_bias_in_TDATA[18]
    SLICE_X50Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1452, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/ap_clk
    SLICE_X50Y45         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A_reg[18]/C





