
## EX NO 2 :  SIMULATION AND IMPLEMENTATION OF SEVEN SEGMENT DISPLAY IN VERILOG HDL

## AIM

To design and simulate a seven-segment display driver using Verilog HDL, and verify its functionality through a testbench in the Vivado 2023.1 environment. The objective is to implement the logic that converts a 4-bit binary input into the corresponding 7-segment display output for the digits 0 to 9.

## APPARATUS REQUIRED

Vivado 2023.1
Computer system with a suitable operating system.

## PROCEDURE

Launch Vivado 2023.1:

Open Vivado and create a new project.
Design the Verilog Code:

Write the Verilog code for the seven-segment display, defining the logic that maps a 4-bit binary input to the corresponding segments (a to g) of the display.
Create the Testbench:

Write a testbench to simulate the seven-segment display behavior. The testbench should apply various 4-bit input values and monitor the corresponding output on the seven-segment display.
Add the Verilog Files:

Add both the design module and the testbench in the Vivado project.
Run Simulation:

Run the behavioral simulation to verify the output. Ensure the seven-segment display behaves correctly for binary inputs 0000 to 1001 (decimal 0 to 9).
Observe the Waveforms:

Analyze the output waveforms in the simulation window, and verify that the correct segments light up for each digit.
Save and Document Results:

Capture screenshots of the waveform and save the simulation logs. These will be included in the lab report.


## DIAGRAM
![image](https://github.com/user-attachments/assets/d7ecb419-906e-4e3b-9b82-f86ced4f364a)



## VERILOG CODE FOR SEVEN SEGMENT DISPLAY

```
module bcd(bcd,s);
input [3:0]bcd;
output reg [6:0]s;
always@(*)
case(bcd)
  0:s=7'b0000001;
  1:s=7'b1001111;
  2:s=7'b0010010;
  3:s=7'b0000110;
  4:s=7'b1001100;
  5:s=7'b0100100;
  6:s=7'b0100000;
  7:s=7'b0001111;
  8:s=7'b0000000;
  9:s=7'b0000100;
  default:s=7'b1111111;
  endcase
endmodule
```
![Screenshot (9)](https://github.com/user-attachments/assets/008c73e0-b8dd-4ae2-a13b-3ee9288681c3)



## TEST BENCH CODE

```
module bcd_tb; // Inputs 
reg [3:0] bcd;

// Outputs
wire [6:0] s;

// Instantiate the Unit Under Test (UUT)
bcd uut (
    .bcd(bcd),
    .s(s)
);

// Test procedure
initial begin
    // Initialize inputs
    bcd = 4'b0000;
    #10 bcd = 4'b0000; // Display 0
    #10 bcd = 4'b0001; // Display 1
    #10 bcd = 4'b0010; // Display 2
    #10 bcd = 4'b0011; // Display 3
    #10 bcd= 4'b0100; // Display 4
    #10 bcd = 4'b0101; // Display 5
    #10 bcd = 4'b0110; // Display 6
    #10 bcd = 4'b0111; // Display 7
    #10 bcd = 4'b1000; // Display 8
    #10 bcd = 4'b1001; // Display 9
    #10 $stop;
end
endmodule
```
![Screenshot (11)](https://github.com/user-attachments/assets/369f2a21-46e0-437c-a1a3-2edbd52bf5e0)

## CONCLUSION

In this experiment, a seven-segment display driver was successfully designed and simulated using Verilog HDL. The simulation results confirmed that the display correctly represented the digits 0 to 9 based on the 4-bit binary input. The testbench effectively verified the functionality of the seven-segment display by applying various input combinations and observing the corresponding segment outputs. This experiment highlights how Verilog HDL can be used to control hardware components like a seven-segment display in digital systems.
