INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/Square_Root/sim/Square_Root.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_Root'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mig_7series_v4_2_ddr_phy_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ddr_mig'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/ADXL362Ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADXL362Ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelArithmetics.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AccelArithmetics'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AccelDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelerometerCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AccelerometerCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AudioDemo'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dbncr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPGAMonitor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LedBar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedBar'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LocalRst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LocalRst'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LogoDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogoDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MicDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MouseCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MouseDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/OverlayCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OverlayCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmDes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PdmDes'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmSer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PdmSer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ps2Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ps2Interface'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pwm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ram2Ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RamCntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RamCntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLedDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/SPI_If.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_If'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TWICtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TempDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TempSensorCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Vga'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDemo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sSegDemo'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sSegDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nexys4DdrUserDemo'
