
BL_RIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007aa0  080000b8  080000b8  000100b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e4  08007b58  08007b58  00017b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800833c  0800833c  0002050a  2**0
                  CONTENTS
  4 .ARM          00000000  0800833c  0800833c  0002050a  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800833c  0800833c  0002050a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800833c  0800833c  0001833c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008340  08008340  00018340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000400  08008344  00020400  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .shared_mem   00000012  200004f8  0800843c  000204f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000008b0  20000510  0800844e  00020510  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000dc0  0800844e  00020dc0  2**0
                  ALLOC
 12 .ARM.attributes 00000028  00000000  00000000  0002050a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014c41  00000000  00000000  00020532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ff9  00000000  00000000  00035173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001100  00000000  00000000  00038170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fe8  00000000  00000000  00039270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b319  00000000  00000000  0003a258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000150fb  00000000  00000000  00055571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a65dc  00000000  00000000  0006a66c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00110c48  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000046c4  00000000  00000000  00110c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000510 	.word	0x20000510
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08007b30 	.word	0x08007b30

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000514 	.word	0x20000514
 80000fc:	08007b30 	.word	0x08007b30

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_shi>:
 8000110:	b403      	push	{r0, r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0040      	lsls	r0, r0, #1
 8000118:	0049      	lsls	r1, r1, #1
 800011a:	5e09      	ldrsh	r1, [r1, r0]
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	448e      	add	lr, r1
 8000120:	bc03      	pop	{r0, r1}
 8000122:	4770      	bx	lr

08000124 <__udivsi3>:
 8000124:	2200      	movs	r2, #0
 8000126:	0843      	lsrs	r3, r0, #1
 8000128:	428b      	cmp	r3, r1
 800012a:	d374      	bcc.n	8000216 <__udivsi3+0xf2>
 800012c:	0903      	lsrs	r3, r0, #4
 800012e:	428b      	cmp	r3, r1
 8000130:	d35f      	bcc.n	80001f2 <__udivsi3+0xce>
 8000132:	0a03      	lsrs	r3, r0, #8
 8000134:	428b      	cmp	r3, r1
 8000136:	d344      	bcc.n	80001c2 <__udivsi3+0x9e>
 8000138:	0b03      	lsrs	r3, r0, #12
 800013a:	428b      	cmp	r3, r1
 800013c:	d328      	bcc.n	8000190 <__udivsi3+0x6c>
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d30d      	bcc.n	8000160 <__udivsi3+0x3c>
 8000144:	22ff      	movs	r2, #255	; 0xff
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	ba12      	rev	r2, r2
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d302      	bcc.n	8000156 <__udivsi3+0x32>
 8000150:	1212      	asrs	r2, r2, #8
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	d065      	beq.n	8000222 <__udivsi3+0xfe>
 8000156:	0b03      	lsrs	r3, r0, #12
 8000158:	428b      	cmp	r3, r1
 800015a:	d319      	bcc.n	8000190 <__udivsi3+0x6c>
 800015c:	e000      	b.n	8000160 <__udivsi3+0x3c>
 800015e:	0a09      	lsrs	r1, r1, #8
 8000160:	0bc3      	lsrs	r3, r0, #15
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x46>
 8000166:	03cb      	lsls	r3, r1, #15
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b83      	lsrs	r3, r0, #14
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x52>
 8000172:	038b      	lsls	r3, r1, #14
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b43      	lsrs	r3, r0, #13
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x5e>
 800017e:	034b      	lsls	r3, r1, #13
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b03      	lsrs	r3, r0, #12
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x6a>
 800018a:	030b      	lsls	r3, r1, #12
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0ac3      	lsrs	r3, r0, #11
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x76>
 8000196:	02cb      	lsls	r3, r1, #11
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a83      	lsrs	r3, r0, #10
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x82>
 80001a2:	028b      	lsls	r3, r1, #10
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a43      	lsrs	r3, r0, #9
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x8e>
 80001ae:	024b      	lsls	r3, r1, #9
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a03      	lsrs	r3, r0, #8
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x9a>
 80001ba:	020b      	lsls	r3, r1, #8
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	d2cd      	bcs.n	800015e <__udivsi3+0x3a>
 80001c2:	09c3      	lsrs	r3, r0, #7
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xa8>
 80001c8:	01cb      	lsls	r3, r1, #7
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0983      	lsrs	r3, r0, #6
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xb4>
 80001d4:	018b      	lsls	r3, r1, #6
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0943      	lsrs	r3, r0, #5
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xc0>
 80001e0:	014b      	lsls	r3, r1, #5
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0903      	lsrs	r3, r0, #4
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xcc>
 80001ec:	010b      	lsls	r3, r1, #4
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	08c3      	lsrs	r3, r0, #3
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xd8>
 80001f8:	00cb      	lsls	r3, r1, #3
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0883      	lsrs	r3, r0, #2
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xe4>
 8000204:	008b      	lsls	r3, r1, #2
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0843      	lsrs	r3, r0, #1
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xf0>
 8000210:	004b      	lsls	r3, r1, #1
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	1a41      	subs	r1, r0, r1
 8000218:	d200      	bcs.n	800021c <__udivsi3+0xf8>
 800021a:	4601      	mov	r1, r0
 800021c:	4152      	adcs	r2, r2
 800021e:	4610      	mov	r0, r2
 8000220:	4770      	bx	lr
 8000222:	e7ff      	b.n	8000224 <__udivsi3+0x100>
 8000224:	b501      	push	{r0, lr}
 8000226:	2000      	movs	r0, #0
 8000228:	f000 f8f0 	bl	800040c <__aeabi_idiv0>
 800022c:	bd02      	pop	{r1, pc}
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uidivmod>:
 8000230:	2900      	cmp	r1, #0
 8000232:	d0f7      	beq.n	8000224 <__udivsi3+0x100>
 8000234:	e776      	b.n	8000124 <__udivsi3>
 8000236:	4770      	bx	lr

08000238 <__divsi3>:
 8000238:	4603      	mov	r3, r0
 800023a:	430b      	orrs	r3, r1
 800023c:	d47f      	bmi.n	800033e <__divsi3+0x106>
 800023e:	2200      	movs	r2, #0
 8000240:	0843      	lsrs	r3, r0, #1
 8000242:	428b      	cmp	r3, r1
 8000244:	d374      	bcc.n	8000330 <__divsi3+0xf8>
 8000246:	0903      	lsrs	r3, r0, #4
 8000248:	428b      	cmp	r3, r1
 800024a:	d35f      	bcc.n	800030c <__divsi3+0xd4>
 800024c:	0a03      	lsrs	r3, r0, #8
 800024e:	428b      	cmp	r3, r1
 8000250:	d344      	bcc.n	80002dc <__divsi3+0xa4>
 8000252:	0b03      	lsrs	r3, r0, #12
 8000254:	428b      	cmp	r3, r1
 8000256:	d328      	bcc.n	80002aa <__divsi3+0x72>
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d30d      	bcc.n	800027a <__divsi3+0x42>
 800025e:	22ff      	movs	r2, #255	; 0xff
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	ba12      	rev	r2, r2
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d302      	bcc.n	8000270 <__divsi3+0x38>
 800026a:	1212      	asrs	r2, r2, #8
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	d065      	beq.n	800033c <__divsi3+0x104>
 8000270:	0b03      	lsrs	r3, r0, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d319      	bcc.n	80002aa <__divsi3+0x72>
 8000276:	e000      	b.n	800027a <__divsi3+0x42>
 8000278:	0a09      	lsrs	r1, r1, #8
 800027a:	0bc3      	lsrs	r3, r0, #15
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x4c>
 8000280:	03cb      	lsls	r3, r1, #15
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b83      	lsrs	r3, r0, #14
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x58>
 800028c:	038b      	lsls	r3, r1, #14
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b43      	lsrs	r3, r0, #13
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x64>
 8000298:	034b      	lsls	r3, r1, #13
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b03      	lsrs	r3, r0, #12
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x70>
 80002a4:	030b      	lsls	r3, r1, #12
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0ac3      	lsrs	r3, r0, #11
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x7c>
 80002b0:	02cb      	lsls	r3, r1, #11
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a83      	lsrs	r3, r0, #10
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x88>
 80002bc:	028b      	lsls	r3, r1, #10
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a43      	lsrs	r3, r0, #9
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x94>
 80002c8:	024b      	lsls	r3, r1, #9
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a03      	lsrs	r3, r0, #8
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0xa0>
 80002d4:	020b      	lsls	r3, r1, #8
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	d2cd      	bcs.n	8000278 <__divsi3+0x40>
 80002dc:	09c3      	lsrs	r3, r0, #7
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xae>
 80002e2:	01cb      	lsls	r3, r1, #7
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0983      	lsrs	r3, r0, #6
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xba>
 80002ee:	018b      	lsls	r3, r1, #6
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0943      	lsrs	r3, r0, #5
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xc6>
 80002fa:	014b      	lsls	r3, r1, #5
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0903      	lsrs	r3, r0, #4
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xd2>
 8000306:	010b      	lsls	r3, r1, #4
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	08c3      	lsrs	r3, r0, #3
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xde>
 8000312:	00cb      	lsls	r3, r1, #3
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0883      	lsrs	r3, r0, #2
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xea>
 800031e:	008b      	lsls	r3, r1, #2
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0843      	lsrs	r3, r0, #1
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xf6>
 800032a:	004b      	lsls	r3, r1, #1
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	1a41      	subs	r1, r0, r1
 8000332:	d200      	bcs.n	8000336 <__divsi3+0xfe>
 8000334:	4601      	mov	r1, r0
 8000336:	4152      	adcs	r2, r2
 8000338:	4610      	mov	r0, r2
 800033a:	4770      	bx	lr
 800033c:	e05d      	b.n	80003fa <__divsi3+0x1c2>
 800033e:	0fca      	lsrs	r2, r1, #31
 8000340:	d000      	beq.n	8000344 <__divsi3+0x10c>
 8000342:	4249      	negs	r1, r1
 8000344:	1003      	asrs	r3, r0, #32
 8000346:	d300      	bcc.n	800034a <__divsi3+0x112>
 8000348:	4240      	negs	r0, r0
 800034a:	4053      	eors	r3, r2
 800034c:	2200      	movs	r2, #0
 800034e:	469c      	mov	ip, r3
 8000350:	0903      	lsrs	r3, r0, #4
 8000352:	428b      	cmp	r3, r1
 8000354:	d32d      	bcc.n	80003b2 <__divsi3+0x17a>
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d312      	bcc.n	8000382 <__divsi3+0x14a>
 800035c:	22fc      	movs	r2, #252	; 0xfc
 800035e:	0189      	lsls	r1, r1, #6
 8000360:	ba12      	rev	r2, r2
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d30c      	bcc.n	8000382 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d308      	bcc.n	8000382 <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d304      	bcc.n	8000382 <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	d03a      	beq.n	80003f2 <__divsi3+0x1ba>
 800037c:	1192      	asrs	r2, r2, #6
 800037e:	e000      	b.n	8000382 <__divsi3+0x14a>
 8000380:	0989      	lsrs	r1, r1, #6
 8000382:	09c3      	lsrs	r3, r0, #7
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x154>
 8000388:	01cb      	lsls	r3, r1, #7
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0983      	lsrs	r3, r0, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x160>
 8000394:	018b      	lsls	r3, r1, #6
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0943      	lsrs	r3, r0, #5
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x16c>
 80003a0:	014b      	lsls	r3, r1, #5
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0903      	lsrs	r3, r0, #4
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x178>
 80003ac:	010b      	lsls	r3, r1, #4
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	08c3      	lsrs	r3, r0, #3
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x184>
 80003b8:	00cb      	lsls	r3, r1, #3
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0883      	lsrs	r3, r0, #2
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x190>
 80003c4:	008b      	lsls	r3, r1, #2
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	d2d9      	bcs.n	8000380 <__divsi3+0x148>
 80003cc:	0843      	lsrs	r3, r0, #1
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d301      	bcc.n	80003d6 <__divsi3+0x19e>
 80003d2:	004b      	lsls	r3, r1, #1
 80003d4:	1ac0      	subs	r0, r0, r3
 80003d6:	4152      	adcs	r2, r2
 80003d8:	1a41      	subs	r1, r0, r1
 80003da:	d200      	bcs.n	80003de <__divsi3+0x1a6>
 80003dc:	4601      	mov	r1, r0
 80003de:	4663      	mov	r3, ip
 80003e0:	4152      	adcs	r2, r2
 80003e2:	105b      	asrs	r3, r3, #1
 80003e4:	4610      	mov	r0, r2
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x1b4>
 80003e8:	4240      	negs	r0, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d500      	bpl.n	80003f0 <__divsi3+0x1b8>
 80003ee:	4249      	negs	r1, r1
 80003f0:	4770      	bx	lr
 80003f2:	4663      	mov	r3, ip
 80003f4:	105b      	asrs	r3, r3, #1
 80003f6:	d300      	bcc.n	80003fa <__divsi3+0x1c2>
 80003f8:	4240      	negs	r0, r0
 80003fa:	b501      	push	{r0, lr}
 80003fc:	2000      	movs	r0, #0
 80003fe:	f000 f805 	bl	800040c <__aeabi_idiv0>
 8000402:	bd02      	pop	{r1, pc}

08000404 <__aeabi_idivmod>:
 8000404:	2900      	cmp	r1, #0
 8000406:	d0f8      	beq.n	80003fa <__divsi3+0x1c2>
 8000408:	e716      	b.n	8000238 <__divsi3>
 800040a:	4770      	bx	lr

0800040c <__aeabi_idiv0>:
 800040c:	4770      	bx	lr
 800040e:	46c0      	nop			; (mov r8, r8)

08000410 <crc32_for_byte>:
 * Invalid file names and files that cause errors are silently skipped.
 * The program reads from stdin if it is called with no arguments.
 *
 * From http://home.thep.lu.se/~bjorn/crc/ */

uint32_t crc32_for_byte(uint32_t r) {
 8000410:	b580      	push	{r7, lr}
 8000412:	b084      	sub	sp, #16
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  for(int j = 0; j < 8; ++j)
 8000418:	2300      	movs	r3, #0
 800041a:	60fb      	str	r3, [r7, #12]
 800041c:	e00d      	b.n	800043a <crc32_for_byte+0x2a>
    r = (r & 1? 0: (uint32_t)0xEDB88320L) ^ r >> 1;
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	2201      	movs	r2, #1
 8000422:	4013      	ands	r3, r2
 8000424:	d001      	beq.n	800042a <crc32_for_byte+0x1a>
 8000426:	2300      	movs	r3, #0
 8000428:	e000      	b.n	800042c <crc32_for_byte+0x1c>
 800042a:	4b09      	ldr	r3, [pc, #36]	; (8000450 <crc32_for_byte+0x40>)
 800042c:	687a      	ldr	r2, [r7, #4]
 800042e:	0852      	lsrs	r2, r2, #1
 8000430:	4053      	eors	r3, r2
 8000432:	607b      	str	r3, [r7, #4]
  for(int j = 0; j < 8; ++j)
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	3301      	adds	r3, #1
 8000438:	60fb      	str	r3, [r7, #12]
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	2b07      	cmp	r3, #7
 800043e:	ddee      	ble.n	800041e <crc32_for_byte+0xe>
  return r ^ (uint32_t)0xFF000000L;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	22ff      	movs	r2, #255	; 0xff
 8000444:	0612      	lsls	r2, r2, #24
 8000446:	4053      	eors	r3, r2
}
 8000448:	0018      	movs	r0, r3
 800044a:	46bd      	mov	sp, r7
 800044c:	b004      	add	sp, #16
 800044e:	bd80      	pop	{r7, pc}
 8000450:	edb88320 	.word	0xedb88320

08000454 <crc32>:

uint32_t crc32(const void *data, uint32_t n_bytes) {
 8000454:	b580      	push	{r7, lr}
 8000456:	b086      	sub	sp, #24
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
 800045c:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0;
 800045e:	2300      	movs	r3, #0
 8000460:	617b      	str	r3, [r7, #20]
  static uint32_t table[0x100];
  if(!*table)
 8000462:	4b1a      	ldr	r3, [pc, #104]	; (80004cc <crc32+0x78>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d111      	bne.n	800048e <crc32+0x3a>
    for(size_t i = 0; i < 0x100; ++i)
 800046a:	2300      	movs	r3, #0
 800046c:	613b      	str	r3, [r7, #16]
 800046e:	e00b      	b.n	8000488 <crc32+0x34>
      table[i] = crc32_for_byte(i);
 8000470:	693b      	ldr	r3, [r7, #16]
 8000472:	0018      	movs	r0, r3
 8000474:	f7ff ffcc 	bl	8000410 <crc32_for_byte>
 8000478:	0001      	movs	r1, r0
 800047a:	4b14      	ldr	r3, [pc, #80]	; (80004cc <crc32+0x78>)
 800047c:	693a      	ldr	r2, [r7, #16]
 800047e:	0092      	lsls	r2, r2, #2
 8000480:	50d1      	str	r1, [r2, r3]
    for(size_t i = 0; i < 0x100; ++i)
 8000482:	693b      	ldr	r3, [r7, #16]
 8000484:	3301      	adds	r3, #1
 8000486:	613b      	str	r3, [r7, #16]
 8000488:	693b      	ldr	r3, [r7, #16]
 800048a:	2bff      	cmp	r3, #255	; 0xff
 800048c:	d9f0      	bls.n	8000470 <crc32+0x1c>
  for(size_t i = 0; i < n_bytes; ++i)
 800048e:	2300      	movs	r3, #0
 8000490:	60fb      	str	r3, [r7, #12]
 8000492:	e012      	b.n	80004ba <crc32+0x66>
    crc = table[(uint8_t)crc ^ ((uint8_t*)data)[i]] ^ crc >> 8;
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	b2da      	uxtb	r2, r3
 8000498:	6879      	ldr	r1, [r7, #4]
 800049a:	68fb      	ldr	r3, [r7, #12]
 800049c:	18cb      	adds	r3, r1, r3
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	4053      	eors	r3, r2
 80004a2:	b2db      	uxtb	r3, r3
 80004a4:	001a      	movs	r2, r3
 80004a6:	4b09      	ldr	r3, [pc, #36]	; (80004cc <crc32+0x78>)
 80004a8:	0092      	lsls	r2, r2, #2
 80004aa:	58d2      	ldr	r2, [r2, r3]
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	0a1b      	lsrs	r3, r3, #8
 80004b0:	4053      	eors	r3, r2
 80004b2:	617b      	str	r3, [r7, #20]
  for(size_t i = 0; i < n_bytes; ++i)
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	3301      	adds	r3, #1
 80004b8:	60fb      	str	r3, [r7, #12]
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	429a      	cmp	r2, r3
 80004c0:	d3e8      	bcc.n	8000494 <crc32+0x40>

  return crc;
 80004c2:	697b      	ldr	r3, [r7, #20]
}
 80004c4:	0018      	movs	r0, r3
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b006      	add	sp, #24
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	2000052c 	.word	0x2000052c

080004d0 <image_get_header>:
#include "image.h"
#include "memoryMap.h"
#include "crc32.h"

const image_hdr_t *image_get_header(image_slot_t slot)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	0002      	movs	r2, r0
 80004d8:	1dfb      	adds	r3, r7, #7
 80004da:	701a      	strb	r2, [r3, #0]
    const image_hdr_t *hdr = NULL;
 80004dc:	2300      	movs	r3, #0
 80004de:	60fb      	str	r3, [r7, #12]

    switch (slot)
 80004e0:	1dfb      	adds	r3, r7, #7
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d002      	beq.n	80004ee <image_get_header+0x1e>
 80004e8:	2b02      	cmp	r3, #2
 80004ea:	d003      	beq.n	80004f4 <image_get_header+0x24>
        break;
    case IMAGE_SLOT_2:
        hdr = (const image_hdr_t *) &__loader_rom_start__;
        break;
    default:
        break;
 80004ec:	e005      	b.n	80004fa <image_get_header+0x2a>
        hdr = (const image_hdr_t *) &__app_rom_start__;
 80004ee:	4b0d      	ldr	r3, [pc, #52]	; (8000524 <image_get_header+0x54>)
 80004f0:	60fb      	str	r3, [r7, #12]
        break;
 80004f2:	e002      	b.n	80004fa <image_get_header+0x2a>
        hdr = (const image_hdr_t *) &__loader_rom_start__;
 80004f4:	4b0c      	ldr	r3, [pc, #48]	; (8000528 <image_get_header+0x58>)
 80004f6:	60fb      	str	r3, [r7, #12]
        break;
 80004f8:	46c0      	nop			; (mov r8, r8)
    }

    if (hdr && hdr->image_magic == IMAGE_MAGIC)
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d00b      	beq.n	8000518 <image_get_header+0x48>
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	781a      	ldrb	r2, [r3, #0]
 8000504:	785b      	ldrb	r3, [r3, #1]
 8000506:	021b      	lsls	r3, r3, #8
 8000508:	4313      	orrs	r3, r2
 800050a:	b29a      	uxth	r2, r3
 800050c:	23e7      	movs	r3, #231	; 0xe7
 800050e:	005b      	lsls	r3, r3, #1
 8000510:	429a      	cmp	r2, r3
 8000512:	d101      	bne.n	8000518 <image_get_header+0x48>
    {
        return hdr;
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	e000      	b.n	800051a <image_get_header+0x4a>
    }
    else
    {
        return NULL;
 8000518:	2300      	movs	r3, #0
    }
}
 800051a:	0018      	movs	r0, r3
 800051c:	46bd      	mov	sp, r7
 800051e:	b004      	add	sp, #16
 8000520:	bd80      	pop	{r7, pc}
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	0800c800 	.word	0x0800c800
 8000528:	08046800 	.word	0x08046800

0800052c <image_validate>:

int image_validate(image_slot_t slot, const image_hdr_t *hdr)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b086      	sub	sp, #24
 8000530:	af00      	add	r7, sp, #0
 8000532:	0002      	movs	r2, r0
 8000534:	6039      	str	r1, [r7, #0]
 8000536:	1dfb      	adds	r3, r7, #7
 8000538:	701a      	strb	r2, [r3, #0]
    // void *addr = (slot == IMAGE_SLOT_1 ? &__apparom_start__ : &__appbrom_start__);
    void *addr = NULL;
 800053a:	2300      	movs	r3, #0
 800053c:	617b      	str	r3, [r7, #20]

    switch (slot)
 800053e:	1dfb      	adds	r3, r7, #7
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	2b01      	cmp	r3, #1
 8000544:	d002      	beq.n	800054c <image_validate+0x20>
 8000546:	2b02      	cmp	r3, #2
 8000548:	d003      	beq.n	8000552 <image_validate+0x26>
 800054a:	e005      	b.n	8000558 <image_validate+0x2c>
    {
    case IMAGE_SLOT_1:
        addr = &__app_rom_start__;
 800054c:	4b22      	ldr	r3, [pc, #136]	; (80005d8 <image_validate+0xac>)
 800054e:	617b      	str	r3, [r7, #20]
        break;
 8000550:	e007      	b.n	8000562 <image_validate+0x36>
    case IMAGE_SLOT_2:
        addr = &__loader_rom_start__;
 8000552:	4b22      	ldr	r3, [pc, #136]	; (80005dc <image_validate+0xb0>)
 8000554:	617b      	str	r3, [r7, #20]
        break;
 8000556:	e004      	b.n	8000562 <image_validate+0x36>
    default:
        addr = NULL;
 8000558:	2300      	movs	r3, #0
 800055a:	617b      	str	r3, [r7, #20]
        return -1;
 800055c:	2301      	movs	r3, #1
 800055e:	425b      	negs	r3, r3
 8000560:	e036      	b.n	80005d0 <image_validate+0xa4>
    }

    addr += sizeof(image_hdr_t);
 8000562:	697b      	ldr	r3, [r7, #20]
 8000564:	3320      	adds	r3, #32
 8000566:	617b      	str	r3, [r7, #20]
    uint32_t len = hdr->data_size;
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	7a1a      	ldrb	r2, [r3, #8]
 800056c:	7a59      	ldrb	r1, [r3, #9]
 800056e:	0209      	lsls	r1, r1, #8
 8000570:	430a      	orrs	r2, r1
 8000572:	7a99      	ldrb	r1, [r3, #10]
 8000574:	0409      	lsls	r1, r1, #16
 8000576:	430a      	orrs	r2, r1
 8000578:	7adb      	ldrb	r3, [r3, #11]
 800057a:	061b      	lsls	r3, r3, #24
 800057c:	4313      	orrs	r3, r2
 800057e:	613b      	str	r3, [r7, #16]
    uint32_t crc_calc = crc32(addr, len);
 8000580:	693a      	ldr	r2, [r7, #16]
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	0011      	movs	r1, r2
 8000586:	0018      	movs	r0, r3
 8000588:	f7ff ff64 	bl	8000454 <crc32>
 800058c:	0003      	movs	r3, r0
 800058e:	60fb      	str	r3, [r7, #12]
    uint32_t crc_image = hdr->crc;
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	791a      	ldrb	r2, [r3, #4]
 8000594:	7959      	ldrb	r1, [r3, #5]
 8000596:	0209      	lsls	r1, r1, #8
 8000598:	430a      	orrs	r2, r1
 800059a:	7999      	ldrb	r1, [r3, #6]
 800059c:	0409      	lsls	r1, r1, #16
 800059e:	430a      	orrs	r2, r1
 80005a0:	79db      	ldrb	r3, [r3, #7]
 80005a2:	061b      	lsls	r3, r3, #24
 80005a4:	4313      	orrs	r3, r2
 80005a6:	60bb      	str	r3, [r7, #8]

    if (crc_calc == crc_image) {
 80005a8:	68fa      	ldr	r2, [r7, #12]
 80005aa:	68bb      	ldr	r3, [r7, #8]
 80005ac:	429a      	cmp	r2, r3
 80005ae:	d107      	bne.n	80005c0 <image_validate+0x94>
        printf("CRC OK: %lx vs %lx\r\n", crc_image, crc_calc);
 80005b0:	68fa      	ldr	r2, [r7, #12]
 80005b2:	68b9      	ldr	r1, [r7, #8]
 80005b4:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <image_validate+0xb4>)
 80005b6:	0018      	movs	r0, r3
 80005b8:	f005 ff56 	bl	8006468 <iprintf>
        return 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	e007      	b.n	80005d0 <image_validate+0xa4>
    }
    else {
        printf("CRC mismatch: %lx vs %lx\r\n", crc_image, crc_calc);
 80005c0:	68fa      	ldr	r2, [r7, #12]
 80005c2:	68b9      	ldr	r1, [r7, #8]
 80005c4:	4b07      	ldr	r3, [pc, #28]	; (80005e4 <image_validate+0xb8>)
 80005c6:	0018      	movs	r0, r3
 80005c8:	f005 ff4e 	bl	8006468 <iprintf>
        return -1;
 80005cc:	2301      	movs	r3, #1
 80005ce:	425b      	negs	r3, r3
    }

}
 80005d0:	0018      	movs	r0, r3
 80005d2:	46bd      	mov	sp, r7
 80005d4:	b006      	add	sp, #24
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	0800c800 	.word	0x0800c800
 80005dc:	08046800 	.word	0x08046800
 80005e0:	08007b58 	.word	0x08007b58
 80005e4:	08007b70 	.word	0x08007b70

080005e8 <HAL_UARTEx_RxEventCallback>:
#define STRINGIFY(x) #x
#define ADD_QUOTES(y) STRINGIFY(y)


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	000a      	movs	r2, r1
 80005f2:	1cbb      	adds	r3, r7, #2
 80005f4:	801a      	strh	r2, [r3, #0]
	  HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_buff, sizeof rx_buff);
 80005f6:	2382      	movs	r3, #130	; 0x82
 80005f8:	009a      	lsls	r2, r3, #2
 80005fa:	4906      	ldr	r1, [pc, #24]	; (8000614 <HAL_UARTEx_RxEventCallback+0x2c>)
 80005fc:	4b06      	ldr	r3, [pc, #24]	; (8000618 <HAL_UARTEx_RxEventCallback+0x30>)
 80005fe:	0018      	movs	r0, r3
 8000600:	f005 fe30 	bl	8006264 <HAL_UARTEx_ReceiveToIdle_IT>
	  //memcpy(message,rx_buff,4);
	  dato_recivido = true;
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <HAL_UARTEx_RxEventCallback+0x34>)
 8000606:	2201      	movs	r2, #1
 8000608:	701a      	strb	r2, [r3, #0]
	  //counter++;
}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	46bd      	mov	sp, r7
 800060e:	b002      	add	sp, #8
 8000610:	bd80      	pop	{r7, pc}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	20000b58 	.word	0x20000b58
 8000618:	20000a10 	.word	0x20000a10
 800061c:	20000b48 	.word	0x20000b48

08000620 <CRC16_X25>:
  0xf78f, 0xe606, 0xd49d, 0xc514, 0xb1ab, 0xa022, 0x92b9, 0x8330,
  0x7bc7, 0x6a4e, 0x58d5, 0x495c, 0x3de3, 0x2c6a, 0x1ef1, 0x0f78
};

uint16_t CRC16_X25(const void * data, uint16_t sizeOfData, uint16_t startCrc)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	0008      	movs	r0, r1
 800062a:	0011      	movs	r1, r2
 800062c:	1cbb      	adds	r3, r7, #2
 800062e:	1c02      	adds	r2, r0, #0
 8000630:	801a      	strh	r2, [r3, #0]
 8000632:	003b      	movs	r3, r7
 8000634:	1c0a      	adds	r2, r1, #0
 8000636:	801a      	strh	r2, [r3, #0]
	  const uint8_t * dataPtr = (const uint8_t *) data;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	60fb      	str	r3, [r7, #12]

	  startCrc = startCrc ^ 0xffff;
 800063c:	003b      	movs	r3, r7
 800063e:	003a      	movs	r2, r7
 8000640:	8812      	ldrh	r2, [r2, #0]
 8000642:	43d2      	mvns	r2, r2
 8000644:	801a      	strh	r2, [r3, #0]

	  while (sizeOfData--) {
 8000646:	e012      	b.n	800066e <CRC16_X25+0x4e>
	    startCrc = crc16Table[(startCrc ^ *dataPtr++) & 0xFF] ^ (startCrc >> 8);
 8000648:	003b      	movs	r3, r7
 800064a:	881a      	ldrh	r2, [r3, #0]
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	1c59      	adds	r1, r3, #1
 8000650:	60f9      	str	r1, [r7, #12]
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4053      	eors	r3, r2
 8000656:	22ff      	movs	r2, #255	; 0xff
 8000658:	401a      	ands	r2, r3
 800065a:	4b0c      	ldr	r3, [pc, #48]	; (800068c <CRC16_X25+0x6c>)
 800065c:	0052      	lsls	r2, r2, #1
 800065e:	5ad1      	ldrh	r1, [r2, r3]
 8000660:	003b      	movs	r3, r7
 8000662:	881b      	ldrh	r3, [r3, #0]
 8000664:	0a1b      	lsrs	r3, r3, #8
 8000666:	b29a      	uxth	r2, r3
 8000668:	003b      	movs	r3, r7
 800066a:	404a      	eors	r2, r1
 800066c:	801a      	strh	r2, [r3, #0]
	  while (sizeOfData--) {
 800066e:	1cbb      	adds	r3, r7, #2
 8000670:	881b      	ldrh	r3, [r3, #0]
 8000672:	1cba      	adds	r2, r7, #2
 8000674:	1e59      	subs	r1, r3, #1
 8000676:	8011      	strh	r1, [r2, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d1e5      	bne.n	8000648 <CRC16_X25+0x28>
	  }

	  return (startCrc ^ 0xffff);
 800067c:	003b      	movs	r3, r7
 800067e:	881b      	ldrh	r3, [r3, #0]
 8000680:	43db      	mvns	r3, r3
 8000682:	b29b      	uxth	r3, r3
}
 8000684:	0018      	movs	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	b004      	add	sp, #16
 800068a:	bd80      	pop	{r7, pc}
 800068c:	0800801c 	.word	0x0800801c

08000690 <write>:


uint32_t write(uint8_t *data,uint32_t begin)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b087      	sub	sp, #28
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	6039      	str	r1, [r7, #0]
	uint32_t end = begin+64;// return the address to next 512 bytes
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	3340      	adds	r3, #64	; 0x40
 800069e:	60fb      	str	r3, [r7, #12]
	uint32_t _index;
	uint16_t k = 0;
 80006a0:	2316      	movs	r3, #22
 80006a2:	18fb      	adds	r3, r7, r3
 80006a4:	2200      	movs	r2, #0
 80006a6:	801a      	strh	r2, [r3, #0]
	HAL_FLASH_Unlock();
 80006a8:	f001 ffd2 	bl	8002650 <HAL_FLASH_Unlock>
	for(uint32_t i = begin; i<end; i++)// 64*8 = 512 bytes
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	613b      	str	r3, [r7, #16]
 80006b0:	e023      	b.n	80006fa <write+0x6a>
	{
	  _index = 8*i;
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	00db      	lsls	r3, r3, #3
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	4915      	ldr	r1, [pc, #84]	; (8000710 <write+0x80>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	4252      	negs	r2, r2
 80006be:	17d3      	asrs	r3, r2, #31
 80006c0:	600a      	str	r2, [r1, #0]
 80006c2:	604b      	str	r3, [r1, #4]
	  memset(&double_word,0xFF,8);
	  memcpy(&double_word,&data[k],8);
 80006c4:	2416      	movs	r4, #22
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	18d1      	adds	r1, r2, r3
 80006ce:	4b10      	ldr	r3, [pc, #64]	; (8000710 <write+0x80>)
 80006d0:	2208      	movs	r2, #8
 80006d2:	0018      	movs	r0, r3
 80006d4:	f005 feb6 	bl	8006444 <memcpy>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,loader_rom+_index,double_word);
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	4a0e      	ldr	r2, [pc, #56]	; (8000714 <write+0x84>)
 80006dc:	1899      	adds	r1, r3, r2
 80006de:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <write+0x80>)
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	2001      	movs	r0, #1
 80006e6:	f001 ff65 	bl	80025b4 <HAL_FLASH_Program>
	  k+=8;
 80006ea:	193b      	adds	r3, r7, r4
 80006ec:	193a      	adds	r2, r7, r4
 80006ee:	8812      	ldrh	r2, [r2, #0]
 80006f0:	3208      	adds	r2, #8
 80006f2:	801a      	strh	r2, [r3, #0]
	for(uint32_t i = begin; i<end; i++)// 64*8 = 512 bytes
 80006f4:	693b      	ldr	r3, [r7, #16]
 80006f6:	3301      	adds	r3, #1
 80006f8:	613b      	str	r3, [r7, #16]
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d3d7      	bcc.n	80006b2 <write+0x22>
	}
	HAL_FLASH_Lock();
 8000702:	f001 ffc9 	bl	8002698 <HAL_FLASH_Lock>
	return end;
 8000706:	68fb      	ldr	r3, [r7, #12]
}
 8000708:	0018      	movs	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	b007      	add	sp, #28
 800070e:	bd90      	pop	{r4, r7, pc}
 8000710:	20000b40 	.word	0x20000b40
 8000714:	08046800 	.word	0x08046800

08000718 <clear_app_rom>:



void clear_app_rom(void)
{
 8000718:	b590      	push	{r4, r7, lr}
 800071a:	b087      	sub	sp, #28
 800071c:	af00      	add	r7, sp, #0
	printf("\r Clean APP_Room \r\n");
 800071e:	4b24      	ldr	r3, [pc, #144]	; (80007b0 <clear_app_rom+0x98>)
 8000720:	0018      	movs	r0, r3
 8000722:	f005 ff41 	bl	80065a8 <puts>
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PageError = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	607b      	str	r3, [r7, #4]

	HAL_FLASH_Unlock();
 800072a:	f001 ff91 	bl	8002650 <HAL_FLASH_Unlock>
	FLASH->OPTR |= FLASH_OPTR_DUAL_BANK_Msk;
 800072e:	4b21      	ldr	r3, [pc, #132]	; (80007b4 <clear_app_rom+0x9c>)
 8000730:	6a1a      	ldr	r2, [r3, #32]
 8000732:	4b20      	ldr	r3, [pc, #128]	; (80007b4 <clear_app_rom+0x9c>)
 8000734:	2180      	movs	r1, #128	; 0x80
 8000736:	0389      	lsls	r1, r1, #14
 8000738:	430a      	orrs	r2, r1
 800073a:	621a      	str	r2, [r3, #32]
	  EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800073c:	2408      	movs	r4, #8
 800073e:	193b      	adds	r3, r7, r4
 8000740:	2202      	movs	r2, #2
 8000742:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.Page = 25;
 8000744:	193b      	adds	r3, r7, r4
 8000746:	2219      	movs	r2, #25
 8000748:	609a      	str	r2, [r3, #8]
	  EraseInitStruct.Banks = FLASH_BANK_1;
 800074a:	193b      	adds	r3, r7, r4
 800074c:	2204      	movs	r2, #4
 800074e:	605a      	str	r2, [r3, #4]
	  EraseInitStruct.NbPages = 103;
 8000750:	193b      	adds	r3, r7, r4
 8000752:	2267      	movs	r2, #103	; 0x67
 8000754:	60da      	str	r2, [r3, #12]
	  HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8000756:	1d3a      	adds	r2, r7, #4
 8000758:	193b      	adds	r3, r7, r4
 800075a:	0011      	movs	r1, r2
 800075c:	0018      	movs	r0, r3
 800075e:	f002 f825 	bl	80027ac <HAL_FLASHEx_Erase>
	  HAL_FLASH_Lock();
 8000762:	f001 ff99 	bl	8002698 <HAL_FLASH_Lock>

	  PageError = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]
	  HAL_FLASH_Unlock();
 800076a:	f001 ff71 	bl	8002650 <HAL_FLASH_Unlock>
	  FLASH->OPTR |= FLASH_OPTR_DUAL_BANK_Msk;
 800076e:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <clear_app_rom+0x9c>)
 8000770:	6a1a      	ldr	r2, [r3, #32]
 8000772:	4b10      	ldr	r3, [pc, #64]	; (80007b4 <clear_app_rom+0x9c>)
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	0389      	lsls	r1, r1, #14
 8000778:	430a      	orrs	r2, r1
 800077a:	621a      	str	r2, [r3, #32]
	  EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800077c:	0021      	movs	r1, r4
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2202      	movs	r2, #2
 8000782:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.Page = 128;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2280      	movs	r2, #128	; 0x80
 8000788:	609a      	str	r2, [r3, #8]
	  EraseInitStruct.Banks = FLASH_BANK_2;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2280      	movs	r2, #128	; 0x80
 800078e:	0212      	lsls	r2, r2, #8
 8000790:	605a      	str	r2, [r3, #4]
	  EraseInitStruct.NbPages = 13;
 8000792:	187b      	adds	r3, r7, r1
 8000794:	220d      	movs	r2, #13
 8000796:	60da      	str	r2, [r3, #12]
	  HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8000798:	1d3a      	adds	r2, r7, #4
 800079a:	187b      	adds	r3, r7, r1
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f002 f804 	bl	80027ac <HAL_FLASHEx_Erase>
	  HAL_FLASH_Lock();
 80007a4:	f001 ff78 	bl	8002698 <HAL_FLASH_Lock>
}
 80007a8:	46c0      	nop			; (mov r8, r8)
 80007aa:	46bd      	mov	sp, r7
 80007ac:	b007      	add	sp, #28
 80007ae:	bd90      	pop	{r4, r7, pc}
 80007b0:	08007b8c 	.word	0x08007b8c
 80007b4:	40022000 	.word	0x40022000

080007b8 <clear_loader_rom>:

void clear_loader_rom(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0
	printf("\r Clean Loader_Room \r\n");
 80007be:	4b15      	ldr	r3, [pc, #84]	; (8000814 <clear_loader_rom+0x5c>)
 80007c0:	0018      	movs	r0, r3
 80007c2:	f005 fef1 	bl	80065a8 <puts>
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PageError = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
	  PageError = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	607b      	str	r3, [r7, #4]
	  HAL_FLASH_Unlock();
 80007ce:	f001 ff3f 	bl	8002650 <HAL_FLASH_Unlock>
	  FLASH->OPTR |= FLASH_OPTR_DUAL_BANK_Msk;
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <clear_loader_rom+0x60>)
 80007d4:	6a1a      	ldr	r2, [r3, #32]
 80007d6:	4b10      	ldr	r3, [pc, #64]	; (8000818 <clear_loader_rom+0x60>)
 80007d8:	2180      	movs	r1, #128	; 0x80
 80007da:	0389      	lsls	r1, r1, #14
 80007dc:	430a      	orrs	r2, r1
 80007de:	621a      	str	r2, [r3, #32]
	  EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80007e0:	2108      	movs	r1, #8
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2202      	movs	r2, #2
 80007e6:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.Page = 141;
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	228d      	movs	r2, #141	; 0x8d
 80007ec:	609a      	str	r2, [r3, #8]
	  EraseInitStruct.Banks = FLASH_BANK_2;
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2280      	movs	r2, #128	; 0x80
 80007f2:	0212      	lsls	r2, r2, #8
 80007f4:	605a      	str	r2, [r3, #4]
	  EraseInitStruct.NbPages = 115;
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2273      	movs	r2, #115	; 0x73
 80007fa:	60da      	str	r2, [r3, #12]
	  HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 80007fc:	1d3a      	adds	r2, r7, #4
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	0011      	movs	r1, r2
 8000802:	0018      	movs	r0, r3
 8000804:	f001 ffd2 	bl	80027ac <HAL_FLASHEx_Erase>
	  HAL_FLASH_Lock();
 8000808:	f001 ff46 	bl	8002698 <HAL_FLASH_Lock>
}
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	b006      	add	sp, #24
 8000812:	bd80      	pop	{r7, pc}
 8000814:	08007ba0 	.word	0x08007ba0
 8000818:	40022000 	.word	0x40022000

0800081c <clone_rom>:
	  		  printf("%02X",*(ptr++));
	  	  printf("|\r\r\n");
}

uint32_t clone_rom(uint32_t Firmware_zise)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08a      	sub	sp, #40	; 0x28
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	uint32_t rows = Firmware_zise/8;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	08db      	lsrs	r3, r3, #3
 8000828:	60fb      	str	r3, [r7, #12]
	uint32_t offset = Firmware_zise%8;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2207      	movs	r2, #7
 800082e:	4013      	ands	r3, r2
 8000830:	60bb      	str	r3, [r7, #8]
	uint32_t _index = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	627b      	str	r3, [r7, #36]	; 0x24

	for(int k = 0; k <10; k++)
 8000836:	2300      	movs	r3, #0
 8000838:	623b      	str	r3, [r7, #32]
 800083a:	e01e      	b.n	800087a <clone_rom+0x5e>
	{
		printf("\033\143");
 800083c:	4b6b      	ldr	r3, [pc, #428]	; (80009ec <clone_rom+0x1d0>)
 800083e:	0018      	movs	r0, r3
 8000840:	f005 fe12 	bl	8006468 <iprintf>
		printf("Clear app rom");
 8000844:	4b6a      	ldr	r3, [pc, #424]	; (80009f0 <clone_rom+0x1d4>)
 8000846:	0018      	movs	r0, r3
 8000848:	f005 fe0e 	bl	8006468 <iprintf>
		for(int q = 0; q<=k; q++)
 800084c:	2300      	movs	r3, #0
 800084e:	61fb      	str	r3, [r7, #28]
 8000850:	e008      	b.n	8000864 <clone_rom+0x48>
		{
			printf(".");
 8000852:	202e      	movs	r0, #46	; 0x2e
 8000854:	f005 fe22 	bl	800649c <putchar>
			HAL_Delay(100);
 8000858:	2064      	movs	r0, #100	; 0x64
 800085a:	f001 fccb 	bl	80021f4 <HAL_Delay>
		for(int q = 0; q<=k; q++)
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	3301      	adds	r3, #1
 8000862:	61fb      	str	r3, [r7, #28]
 8000864:	69fa      	ldr	r2, [r7, #28]
 8000866:	6a3b      	ldr	r3, [r7, #32]
 8000868:	429a      	cmp	r2, r3
 800086a:	ddf2      	ble.n	8000852 <clone_rom+0x36>
		}
		printf("\r\n");
 800086c:	4b61      	ldr	r3, [pc, #388]	; (80009f4 <clone_rom+0x1d8>)
 800086e:	0018      	movs	r0, r3
 8000870:	f005 fe9a 	bl	80065a8 <puts>
	for(int k = 0; k <10; k++)
 8000874:	6a3b      	ldr	r3, [r7, #32]
 8000876:	3301      	adds	r3, #1
 8000878:	623b      	str	r3, [r7, #32]
 800087a:	6a3b      	ldr	r3, [r7, #32]
 800087c:	2b09      	cmp	r3, #9
 800087e:	dddd      	ble.n	800083c <clone_rom+0x20>
	}

	clear_app_rom();
 8000880:	f7ff ff4a 	bl	8000718 <clear_app_rom>

	printf("\r ------ Clone to slot 1 ---------- \r\n");
 8000884:	4b5c      	ldr	r3, [pc, #368]	; (80009f8 <clone_rom+0x1dc>)
 8000886:	0018      	movs	r0, r3
 8000888:	f005 fe8e 	bl	80065a8 <puts>
	printf("\r rows: %ld \r\n",rows);
 800088c:	68fa      	ldr	r2, [r7, #12]
 800088e:	4b5b      	ldr	r3, [pc, #364]	; (80009fc <clone_rom+0x1e0>)
 8000890:	0011      	movs	r1, r2
 8000892:	0018      	movs	r0, r3
 8000894:	f005 fde8 	bl	8006468 <iprintf>
	printf("\r offset: %ld \r\n",offset);
 8000898:	68ba      	ldr	r2, [r7, #8]
 800089a:	4b59      	ldr	r3, [pc, #356]	; (8000a00 <clone_rom+0x1e4>)
 800089c:	0011      	movs	r1, r2
 800089e:	0018      	movs	r0, r3
 80008a0:	f005 fde2 	bl	8006468 <iprintf>
	for(int k = 0; k <10; k++)
 80008a4:	2300      	movs	r3, #0
 80008a6:	61bb      	str	r3, [r7, #24]
 80008a8:	e01e      	b.n	80008e8 <clone_rom+0xcc>
	{
		printf("\033\143");
 80008aa:	4b50      	ldr	r3, [pc, #320]	; (80009ec <clone_rom+0x1d0>)
 80008ac:	0018      	movs	r0, r3
 80008ae:	f005 fddb 	bl	8006468 <iprintf>
		printf(" waiting ");
 80008b2:	4b54      	ldr	r3, [pc, #336]	; (8000a04 <clone_rom+0x1e8>)
 80008b4:	0018      	movs	r0, r3
 80008b6:	f005 fdd7 	bl	8006468 <iprintf>
		for(int q = 0; q<=k; q++)
 80008ba:	2300      	movs	r3, #0
 80008bc:	617b      	str	r3, [r7, #20]
 80008be:	e008      	b.n	80008d2 <clone_rom+0xb6>
		{
			printf(".");
 80008c0:	202e      	movs	r0, #46	; 0x2e
 80008c2:	f005 fdeb 	bl	800649c <putchar>
			HAL_Delay(100);
 80008c6:	2064      	movs	r0, #100	; 0x64
 80008c8:	f001 fc94 	bl	80021f4 <HAL_Delay>
		for(int q = 0; q<=k; q++)
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	3301      	adds	r3, #1
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	697a      	ldr	r2, [r7, #20]
 80008d4:	69bb      	ldr	r3, [r7, #24]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	ddf2      	ble.n	80008c0 <clone_rom+0xa4>
		}
		printf("\r\n");
 80008da:	4b46      	ldr	r3, [pc, #280]	; (80009f4 <clone_rom+0x1d8>)
 80008dc:	0018      	movs	r0, r3
 80008de:	f005 fe63 	bl	80065a8 <puts>
	for(int k = 0; k <10; k++)
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	3301      	adds	r3, #1
 80008e6:	61bb      	str	r3, [r7, #24]
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	2b09      	cmp	r3, #9
 80008ec:	dddd      	ble.n	80008aa <clone_rom+0x8e>
	}

	HAL_FLASH_Unlock();
 80008ee:	f001 feaf 	bl	8002650 <HAL_FLASH_Unlock>
    for(uint32_t i = 0; i<=rows-1; i++)// 12288 /8 -1 = =rows,   11532/8 =
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
 80008f6:	e02e      	b.n	8000956 <clone_rom+0x13a>
    {
    	_index = 8*i;
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	00db      	lsls	r3, r3, #3
 80008fc:	627b      	str	r3, [r7, #36]	; 0x24
  	  RDAddr = (uint64_t *)(loader_rom + _index);
 80008fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000900:	4a41      	ldr	r2, [pc, #260]	; (8000a08 <clone_rom+0x1ec>)
 8000902:	4694      	mov	ip, r2
 8000904:	4463      	add	r3, ip
 8000906:	001a      	movs	r2, r3
 8000908:	4b40      	ldr	r3, [pc, #256]	; (8000a0c <clone_rom+0x1f0>)
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	4940      	ldr	r1, [pc, #256]	; (8000a10 <clone_rom+0x1f4>)
 800090e:	2201      	movs	r2, #1
 8000910:	4252      	negs	r2, r2
 8000912:	17d3      	asrs	r3, r2, #31
 8000914:	600a      	str	r2, [r1, #0]
 8000916:	604b      	str	r3, [r1, #4]
  	  memset(&double_word,0xFF,8);
  	  memcpy(&double_word,RDAddr,8);
 8000918:	4b3c      	ldr	r3, [pc, #240]	; (8000a0c <clone_rom+0x1f0>)
 800091a:	6819      	ldr	r1, [r3, #0]
 800091c:	4b3c      	ldr	r3, [pc, #240]	; (8000a10 <clone_rom+0x1f4>)
 800091e:	2208      	movs	r2, #8
 8000920:	0018      	movs	r0, r3
 8000922:	f005 fd8f 	bl	8006444 <memcpy>
  	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,app_rom+_index,double_word);
 8000926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000928:	4a3a      	ldr	r2, [pc, #232]	; (8000a14 <clone_rom+0x1f8>)
 800092a:	1899      	adds	r1, r3, r2
 800092c:	4b38      	ldr	r3, [pc, #224]	; (8000a10 <clone_rom+0x1f4>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	2001      	movs	r0, #1
 8000934:	f001 fe3e 	bl	80025b4 <HAL_FLASH_Program>
  	  crc_temp = CRC16_X25(RDAddr, 8, crc_temp);
 8000938:	4b34      	ldr	r3, [pc, #208]	; (8000a0c <clone_rom+0x1f0>)
 800093a:	6818      	ldr	r0, [r3, #0]
 800093c:	4b36      	ldr	r3, [pc, #216]	; (8000a18 <clone_rom+0x1fc>)
 800093e:	881b      	ldrh	r3, [r3, #0]
 8000940:	001a      	movs	r2, r3
 8000942:	2108      	movs	r1, #8
 8000944:	f7ff fe6c 	bl	8000620 <CRC16_X25>
 8000948:	0003      	movs	r3, r0
 800094a:	001a      	movs	r2, r3
 800094c:	4b32      	ldr	r3, [pc, #200]	; (8000a18 <clone_rom+0x1fc>)
 800094e:	801a      	strh	r2, [r3, #0]
    for(uint32_t i = 0; i<=rows-1; i++)// 12288 /8 -1 = =rows,   11532/8 =
 8000950:	693b      	ldr	r3, [r7, #16]
 8000952:	3301      	adds	r3, #1
 8000954:	613b      	str	r3, [r7, #16]
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	3b01      	subs	r3, #1
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	429a      	cmp	r2, r3
 800095e:	d9cb      	bls.n	80008f8 <clone_rom+0xdc>
	  //printf(" \r crc parts_app_rom: %04X \n",crc_temp);
	  //print_double_word(loader_rom+_index,&double_word);
    }
    if(offset!=0)
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d031      	beq.n	80009ca <clone_rom+0x1ae>
 8000966:	492a      	ldr	r1, [pc, #168]	; (8000a10 <clone_rom+0x1f4>)
 8000968:	2201      	movs	r2, #1
 800096a:	4252      	negs	r2, r2
 800096c:	17d3      	asrs	r3, r2, #31
 800096e:	600a      	str	r2, [r1, #0]
 8000970:	604b      	str	r3, [r1, #4]
    {
    	memset(&double_word,0xFF,8);
		_index+= 8;
 8000972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000974:	3308      	adds	r3, #8
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
		RDAddr = (uint64_t *)(loader_rom + _index);
 8000978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800097a:	4a23      	ldr	r2, [pc, #140]	; (8000a08 <clone_rom+0x1ec>)
 800097c:	4694      	mov	ip, r2
 800097e:	4463      	add	r3, ip
 8000980:	001a      	movs	r2, r3
 8000982:	4b22      	ldr	r3, [pc, #136]	; (8000a0c <clone_rom+0x1f0>)
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	4922      	ldr	r1, [pc, #136]	; (8000a10 <clone_rom+0x1f4>)
 8000988:	2201      	movs	r2, #1
 800098a:	4252      	negs	r2, r2
 800098c:	17d3      	asrs	r3, r2, #31
 800098e:	600a      	str	r2, [r1, #0]
 8000990:	604b      	str	r3, [r1, #4]
		memset(&double_word,0xFF,8);
		memcpy(&double_word,RDAddr,offset);
 8000992:	4b1e      	ldr	r3, [pc, #120]	; (8000a0c <clone_rom+0x1f0>)
 8000994:	6819      	ldr	r1, [r3, #0]
 8000996:	68ba      	ldr	r2, [r7, #8]
 8000998:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <clone_rom+0x1f4>)
 800099a:	0018      	movs	r0, r3
 800099c:	f005 fd52 	bl	8006444 <memcpy>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,app_rom+_index,double_word);
 80009a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a2:	4a1c      	ldr	r2, [pc, #112]	; (8000a14 <clone_rom+0x1f8>)
 80009a4:	1899      	adds	r1, r3, r2
 80009a6:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <clone_rom+0x1f4>)
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	2001      	movs	r0, #1
 80009ae:	f001 fe01 	bl	80025b4 <HAL_FLASH_Program>
		crc_temp = CRC16_X25(&double_word,offset, crc_temp);
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	b299      	uxth	r1, r3
 80009b6:	4b18      	ldr	r3, [pc, #96]	; (8000a18 <clone_rom+0x1fc>)
 80009b8:	881a      	ldrh	r2, [r3, #0]
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <clone_rom+0x1f4>)
 80009bc:	0018      	movs	r0, r3
 80009be:	f7ff fe2f 	bl	8000620 <CRC16_X25>
 80009c2:	0003      	movs	r3, r0
 80009c4:	001a      	movs	r2, r3
 80009c6:	4b14      	ldr	r3, [pc, #80]	; (8000a18 <clone_rom+0x1fc>)
 80009c8:	801a      	strh	r2, [r3, #0]
		//printf(" \r crc parts_app_rom: %04X \n",crc_temp);
		//print_double_word(loader_rom+_index,&double_word);
    }
    HAL_FLASH_Lock();
 80009ca:	f001 fe65 	bl	8002698 <HAL_FLASH_Lock>


    if(crc_temp == CRC_16)
 80009ce:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <clone_rom+0x1fc>)
 80009d0:	881b      	ldrh	r3, [r3, #0]
 80009d2:	001a      	movs	r2, r3
 80009d4:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <clone_rom+0x200>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	429a      	cmp	r2, r3
 80009da:	d101      	bne.n	80009e0 <clone_rom+0x1c4>
   		return 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	e000      	b.n	80009e2 <clone_rom+0x1c6>
    else
    	return 1;
 80009e0:	2301      	movs	r3, #1
}
 80009e2:	0018      	movs	r0, r3
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b00a      	add	sp, #40	; 0x28
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	08007be0 	.word	0x08007be0
 80009f0:	08007be4 	.word	0x08007be4
 80009f4:	08007bf4 	.word	0x08007bf4
 80009f8:	08007bf8 	.word	0x08007bf8
 80009fc:	08007c20 	.word	0x08007c20
 8000a00:	08007c30 	.word	0x08007c30
 8000a04:	08007c44 	.word	0x08007c44
 8000a08:	08046800 	.word	0x08046800
 8000a0c:	20000b38 	.word	0x20000b38
 8000a10:	20000b40 	.word	0x20000b40
 8000a14:	0800c800 	.word	0x0800c800
 8000a18:	20000d6e 	.word	0x20000d6e
 8000a1c:	20000d64 	.word	0x20000d64

08000a20 <wait>:

void wait(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	 while(dato_recivido == false)
 8000a24:	e00a      	b.n	8000a3c <wait+0x1c>
	 {
		 printf("\r waiting... \r\n");
 8000a26:	4b0d      	ldr	r3, [pc, #52]	; (8000a5c <wait+0x3c>)
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f005 fdbd 	bl	80065a8 <puts>
		 HAL_Delay(100);
 8000a2e:	2064      	movs	r0, #100	; 0x64
 8000a30:	f001 fbe0 	bl	80021f4 <HAL_Delay>
		 if(flag_break)
 8000a34:	4b0a      	ldr	r3, [pc, #40]	; (8000a60 <wait+0x40>)
 8000a36:	881b      	ldrh	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d107      	bne.n	8000a4c <wait+0x2c>
	 while(dato_recivido == false)
 8000a3c:	4b09      	ldr	r3, [pc, #36]	; (8000a64 <wait+0x44>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2201      	movs	r2, #1
 8000a42:	4053      	eors	r3, r2
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d1ed      	bne.n	8000a26 <wait+0x6>
 8000a4a:	e000      	b.n	8000a4e <wait+0x2e>
		 {
			 break;
 8000a4c:	46c0      	nop			; (mov r8, r8)
		 }
	 }
	HAL_TIM_Base_Stop_IT(&htim15);
 8000a4e:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <wait+0x48>)
 8000a50:	0018      	movs	r0, r3
 8000a52:	f003 f84d 	bl	8003af0 <HAL_TIM_Base_Stop_IT>

}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	08007c50 	.word	0x08007c50
 8000a60:	20000d78 	.word	0x20000d78
 8000a64:	20000b48 	.word	0x20000b48
 8000a68:	200009c4 	.word	0x200009c4

08000a6c <update_firmware>:

uint32_t update_firmware (void)
{
 8000a6c:	b5b0      	push	{r4, r5, r7, lr}
 8000a6e:	b08e      	sub	sp, #56	; 0x38
 8000a70:	af00      	add	r7, sp, #0
	 uint32_t err = 0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	637b      	str	r3, [r7, #52]	; 0x34
	 //uint8_t len=0;
	 uint8_t buffer[10];
	 uint8_t strnum[10];
	 uint8_t OK[3] = {0x4F,0x4B,0x20};
 8000a76:	2310      	movs	r3, #16
 8000a78:	18fb      	adds	r3, r7, r3
 8000a7a:	4a8a      	ldr	r2, [pc, #552]	; (8000ca4 <update_firmware+0x238>)
 8000a7c:	8811      	ldrh	r1, [r2, #0]
 8000a7e:	8019      	strh	r1, [r3, #0]
 8000a80:	7892      	ldrb	r2, [r2, #2]
 8000a82:	709a      	strb	r2, [r3, #2]
	 uint8_t ERR[4] = {0x45,0x52,0x52,0x20};
 8000a84:	230c      	movs	r3, #12
 8000a86:	18fb      	adds	r3, r7, r3
 8000a88:	4a87      	ldr	r2, [pc, #540]	; (8000ca8 <update_firmware+0x23c>)
 8000a8a:	601a      	str	r2, [r3, #0]
	 uint32_t cmd7 [2] = {0x00,0x00};
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	2200      	movs	r2, #0
 8000a96:	605a      	str	r2, [r3, #4]
	 clear_loader_rom();
 8000a98:	f7ff fe8e 	bl	80007b8 <clear_loader_rom>
	 HAL_UART_Transmit(&huart2,"FZ\n", (sizeof("FZ\n")-1),500);// begin
 8000a9c:	23fa      	movs	r3, #250	; 0xfa
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	4982      	ldr	r1, [pc, #520]	; (8000cac <update_firmware+0x240>)
 8000aa2:	4883      	ldr	r0, [pc, #524]	; (8000cb0 <update_firmware+0x244>)
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	f003 fc73 	bl	8004390 <HAL_UART_Transmit>
	 printf("\r Send FZ ... \r\n");
 8000aaa:	4b82      	ldr	r3, [pc, #520]	; (8000cb4 <update_firmware+0x248>)
 8000aac:	0018      	movs	r0, r3
 8000aae:	f005 fd7b 	bl	80065a8 <puts>
	 wait();
 8000ab2:	f7ff ffb5 	bl	8000a20 <wait>
	 if(flag_break)
 8000ab6:	4b80      	ldr	r3, [pc, #512]	; (8000cb8 <update_firmware+0x24c>)
 8000ab8:	881b      	ldrh	r3, [r3, #0]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <update_firmware+0x56>
	 {
		 return 1;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e2cc      	b.n	800105c <update_firmware+0x5f0>
	 }
	 dato_recivido = false;
 8000ac2:	4b7e      	ldr	r3, [pc, #504]	; (8000cbc <update_firmware+0x250>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	701a      	strb	r2, [r3, #0]
 8000ac8:	4b7d      	ldr	r3, [pc, #500]	; (8000cc0 <update_firmware+0x254>)
 8000aca:	681a      	ldr	r2, [r3, #0]

	memcpy(&FW_SIZE,&rx_buff[0],4);
 8000acc:	4b7d      	ldr	r3, [pc, #500]	; (8000cc4 <update_firmware+0x258>)
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	4b7b      	ldr	r3, [pc, #492]	; (8000cc0 <update_firmware+0x254>)
 8000ad2:	685a      	ldr	r2, [r3, #4]
	memcpy(&CRC_16,&rx_buff[4],4);
 8000ad4:	4b7c      	ldr	r3, [pc, #496]	; (8000cc8 <update_firmware+0x25c>)
 8000ad6:	601a      	str	r2, [r3, #0]
	pages = (uint32_t)(FW_SIZE/512);
 8000ad8:	4b7a      	ldr	r3, [pc, #488]	; (8000cc4 <update_firmware+0x258>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	0a5a      	lsrs	r2, r3, #9
 8000ade:	4b7b      	ldr	r3, [pc, #492]	; (8000ccc <update_firmware+0x260>)
 8000ae0:	601a      	str	r2, [r3, #0]
	n_bytes = 512*pages;
 8000ae2:	4b7a      	ldr	r3, [pc, #488]	; (8000ccc <update_firmware+0x260>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	025a      	lsls	r2, r3, #9
 8000ae8:	4b79      	ldr	r3, [pc, #484]	; (8000cd0 <update_firmware+0x264>)
 8000aea:	601a      	str	r2, [r3, #0]
	offset = FW_SIZE - n_bytes;
 8000aec:	4b75      	ldr	r3, [pc, #468]	; (8000cc4 <update_firmware+0x258>)
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	4b77      	ldr	r3, [pc, #476]	; (8000cd0 <update_firmware+0x264>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	1ad2      	subs	r2, r2, r3
 8000af6:	4b77      	ldr	r3, [pc, #476]	; (8000cd4 <update_firmware+0x268>)
 8000af8:	601a      	str	r2, [r3, #0]
	printf(" \r fw_size: %lX \n",FW_SIZE);
 8000afa:	4b72      	ldr	r3, [pc, #456]	; (8000cc4 <update_firmware+0x258>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	4b76      	ldr	r3, [pc, #472]	; (8000cd8 <update_firmware+0x26c>)
 8000b00:	0011      	movs	r1, r2
 8000b02:	0018      	movs	r0, r3
 8000b04:	f005 fcb0 	bl	8006468 <iprintf>
	printf(" \r crc_app: %lX \n",CRC_16);
 8000b08:	4b6f      	ldr	r3, [pc, #444]	; (8000cc8 <update_firmware+0x25c>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	4b73      	ldr	r3, [pc, #460]	; (8000cdc <update_firmware+0x270>)
 8000b0e:	0011      	movs	r1, r2
 8000b10:	0018      	movs	r0, r3
 8000b12:	f005 fca9 	bl	8006468 <iprintf>
	printf(" \r pages: %ld \n",pages);
 8000b16:	4b6d      	ldr	r3, [pc, #436]	; (8000ccc <update_firmware+0x260>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	4b71      	ldr	r3, [pc, #452]	; (8000ce0 <update_firmware+0x274>)
 8000b1c:	0011      	movs	r1, r2
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f005 fca2 	bl	8006468 <iprintf>
	printf(" \r n_bytes: %ld \n",n_bytes);
 8000b24:	4b6a      	ldr	r3, [pc, #424]	; (8000cd0 <update_firmware+0x264>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b6e      	ldr	r3, [pc, #440]	; (8000ce4 <update_firmware+0x278>)
 8000b2a:	0011      	movs	r1, r2
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f005 fc9b 	bl	8006468 <iprintf>
	printf(" \r offset: %ld \n",offset);
 8000b32:	4b68      	ldr	r3, [pc, #416]	; (8000cd4 <update_firmware+0x268>)
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	4b6c      	ldr	r3, [pc, #432]	; (8000ce8 <update_firmware+0x27c>)
 8000b38:	0011      	movs	r1, r2
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f005 fc94 	bl	8006468 <iprintf>
	HAL_UART_Transmit(&huart2,"OK\n", (sizeof("OK\n")-1),500);
 8000b40:	23fa      	movs	r3, #250	; 0xfa
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	4969      	ldr	r1, [pc, #420]	; (8000cec <update_firmware+0x280>)
 8000b46:	485a      	ldr	r0, [pc, #360]	; (8000cb0 <update_firmware+0x244>)
 8000b48:	2203      	movs	r2, #3
 8000b4a:	f003 fc21 	bl	8004390 <HAL_UART_Transmit>
	memset(rx_buff,'\0',sizeof(rx_buff));
 8000b4e:	2382      	movs	r3, #130	; 0x82
 8000b50:	009a      	lsls	r2, r3, #2
 8000b52:	4b5b      	ldr	r3, [pc, #364]	; (8000cc0 <update_firmware+0x254>)
 8000b54:	2100      	movs	r1, #0
 8000b56:	0018      	movs	r0, r3
 8000b58:	f005 fc7d 	bl	8006456 <memset>
	wait();
 8000b5c:	f7ff ff60 	bl	8000a20 <wait>
	 dato_recivido = false;
 8000b60:	4b56      	ldr	r3, [pc, #344]	; (8000cbc <update_firmware+0x250>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]

	 printf(" \r Starting loader.......... \r\n");
 8000b66:	4b62      	ldr	r3, [pc, #392]	; (8000cf0 <update_firmware+0x284>)
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f005 fd1d 	bl	80065a8 <puts>
	int i =0;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	633b      	str	r3, [r7, #48]	; 0x30
	while( i<=pages-1)
 8000b72:	e110      	b.n	8000d96 <update_firmware+0x32a>
 8000b74:	4b52      	ldr	r3, [pc, #328]	; (8000cc0 <update_firmware+0x254>)
 8000b76:	681a      	ldr	r2, [r3, #0]
	{
		memcpy(&index_page,&rx_buff[0],4);
 8000b78:	4b5e      	ldr	r3, [pc, #376]	; (8000cf4 <update_firmware+0x288>)
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	4b50      	ldr	r3, [pc, #320]	; (8000cc0 <update_firmware+0x254>)
 8000b7e:	685a      	ldr	r2, [r3, #4]
		memcpy(&crc_part,&rx_buff[4],4);
 8000b80:	4b5d      	ldr	r3, [pc, #372]	; (8000cf8 <update_firmware+0x28c>)
 8000b82:	601a      	str	r2, [r3, #0]
		printf(" \r index: %lX \n",index_page);
 8000b84:	4b5b      	ldr	r3, [pc, #364]	; (8000cf4 <update_firmware+0x288>)
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	4b5c      	ldr	r3, [pc, #368]	; (8000cfc <update_firmware+0x290>)
 8000b8a:	0011      	movs	r1, r2
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f005 fc6b 	bl	8006468 <iprintf>
		printf(" \r crc_part: %lX \n",crc_part);
 8000b92:	4b59      	ldr	r3, [pc, #356]	; (8000cf8 <update_firmware+0x28c>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	4b5a      	ldr	r3, [pc, #360]	; (8000d00 <update_firmware+0x294>)
 8000b98:	0011      	movs	r1, r2
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f005 fc64 	bl	8006468 <iprintf>
		crc = CRC16_X25(&rx_buff[8], 512, 0);
 8000ba0:	2380      	movs	r3, #128	; 0x80
 8000ba2:	0099      	lsls	r1, r3, #2
 8000ba4:	4b57      	ldr	r3, [pc, #348]	; (8000d04 <update_firmware+0x298>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff fd39 	bl	8000620 <CRC16_X25>
 8000bae:	0003      	movs	r3, r0
 8000bb0:	001a      	movs	r2, r3
 8000bb2:	4b55      	ldr	r3, [pc, #340]	; (8000d08 <update_firmware+0x29c>)
 8000bb4:	801a      	strh	r2, [r3, #0]
		crc_rec = CRC16_X25(&rx_buff[8], 512, crc_rec);
 8000bb6:	4b55      	ldr	r3, [pc, #340]	; (8000d0c <update_firmware+0x2a0>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	b29a      	uxth	r2, r3
 8000bbc:	2380      	movs	r3, #128	; 0x80
 8000bbe:	0099      	lsls	r1, r3, #2
 8000bc0:	4b50      	ldr	r3, [pc, #320]	; (8000d04 <update_firmware+0x298>)
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f7ff fd2c 	bl	8000620 <CRC16_X25>
 8000bc8:	0003      	movs	r3, r0
 8000bca:	001a      	movs	r2, r3
 8000bcc:	4b4f      	ldr	r3, [pc, #316]	; (8000d0c <update_firmware+0x2a0>)
 8000bce:	601a      	str	r2, [r3, #0]
		printf(" \r crc computed: %X \r\n",crc);
 8000bd0:	4b4d      	ldr	r3, [pc, #308]	; (8000d08 <update_firmware+0x29c>)
 8000bd2:	881b      	ldrh	r3, [r3, #0]
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	4b4e      	ldr	r3, [pc, #312]	; (8000d10 <update_firmware+0x2a4>)
 8000bd8:	0011      	movs	r1, r2
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f005 fc44 	bl	8006468 <iprintf>
		printf(" \r crc_rec: %lX \r\n",crc_rec);
 8000be0:	4b4a      	ldr	r3, [pc, #296]	; (8000d0c <update_firmware+0x2a0>)
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	4b4b      	ldr	r3, [pc, #300]	; (8000d14 <update_firmware+0x2a8>)
 8000be6:	0011      	movs	r1, r2
 8000be8:	0018      	movs	r0, r3
 8000bea:	f005 fc3d 	bl	8006468 <iprintf>

		if(crc == crc_part)
 8000bee:	4b46      	ldr	r3, [pc, #280]	; (8000d08 <update_firmware+0x29c>)
 8000bf0:	881b      	ldrh	r3, [r3, #0]
 8000bf2:	001a      	movs	r2, r3
 8000bf4:	4b40      	ldr	r3, [pc, #256]	; (8000cf8 <update_firmware+0x28c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d000      	beq.n	8000bfe <update_firmware+0x192>
 8000bfc:	e092      	b.n	8000d24 <update_firmware+0x2b8>
		{
			a = write(&rx_buff[8],a);
 8000bfe:	4b46      	ldr	r3, [pc, #280]	; (8000d18 <update_firmware+0x2ac>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	001a      	movs	r2, r3
 8000c04:	4b3f      	ldr	r3, [pc, #252]	; (8000d04 <update_firmware+0x298>)
 8000c06:	0011      	movs	r1, r2
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f7ff fd41 	bl	8000690 <write>
 8000c0e:	0003      	movs	r3, r0
 8000c10:	b29a      	uxth	r2, r3
 8000c12:	4b41      	ldr	r3, [pc, #260]	; (8000d18 <update_firmware+0x2ac>)
 8000c14:	801a      	strh	r2, [r3, #0]

		  memset(buffer,'\0',sizeof(buffer));
 8000c16:	2420      	movs	r4, #32
 8000c18:	193b      	adds	r3, r7, r4
 8000c1a:	220a      	movs	r2, #10
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f005 fc19 	bl	8006456 <memset>
		  memset(strnum,'\0',sizeof(strnum));
 8000c24:	2514      	movs	r5, #20
 8000c26:	197b      	adds	r3, r7, r5
 8000c28:	220a      	movs	r2, #10
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f005 fc12 	bl	8006456 <memset>
		  snprintf(strnum,sizeof(strnum), "%ld",index_page);
 8000c32:	4b30      	ldr	r3, [pc, #192]	; (8000cf4 <update_firmware+0x288>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a39      	ldr	r2, [pc, #228]	; (8000d1c <update_firmware+0x2b0>)
 8000c38:	1978      	adds	r0, r7, r5
 8000c3a:	210a      	movs	r1, #10
 8000c3c:	f005 fd86 	bl	800674c <sniprintf>
		  //printf("strnum: %s, len: %d \n",strnum,strlen(strnum));
		  memcpy(&buffer[0], OK, sizeof(OK));
 8000c40:	193a      	adds	r2, r7, r4
 8000c42:	2310      	movs	r3, #16
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	0010      	movs	r0, r2
 8000c48:	0019      	movs	r1, r3
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	001a      	movs	r2, r3
 8000c4e:	f005 fbf9 	bl	8006444 <memcpy>
		  memcpy(&buffer[sizeof(OK)], strnum,strlen(strnum));
 8000c52:	197b      	adds	r3, r7, r5
 8000c54:	0018      	movs	r0, r3
 8000c56:	f7ff fa53 	bl	8000100 <strlen>
 8000c5a:	0002      	movs	r2, r0
 8000c5c:	1979      	adds	r1, r7, r5
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	3303      	adds	r3, #3
 8000c62:	0018      	movs	r0, r3
 8000c64:	f005 fbee 	bl	8006444 <memcpy>
		  printf(" \r %s\r\n",buffer);
 8000c68:	193a      	adds	r2, r7, r4
 8000c6a:	4b2d      	ldr	r3, [pc, #180]	; (8000d20 <update_firmware+0x2b4>)
 8000c6c:	0011      	movs	r1, r2
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f005 fbfa 	bl	8006468 <iprintf>
		  HAL_UART_Transmit(&huart2,(uint8_t*)buffer, strlen(buffer),500);
 8000c74:	193b      	adds	r3, r7, r4
 8000c76:	0018      	movs	r0, r3
 8000c78:	f7ff fa42 	bl	8000100 <strlen>
 8000c7c:	0003      	movs	r3, r0
 8000c7e:	b29a      	uxth	r2, r3
 8000c80:	23fa      	movs	r3, #250	; 0xfa
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	1939      	adds	r1, r7, r4
 8000c86:	480a      	ldr	r0, [pc, #40]	; (8000cb0 <update_firmware+0x244>)
 8000c88:	f003 fb82 	bl	8004390 <HAL_UART_Transmit>
			wait();
 8000c8c:	f7ff fec8 	bl	8000a20 <wait>
			dato_recivido = false;
 8000c90:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <update_firmware+0x250>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
			err = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	637b      	str	r3, [r7, #52]	; 0x34
			i++;
 8000c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	633b      	str	r3, [r7, #48]	; 0x30
 8000ca0:	e079      	b.n	8000d96 <update_firmware+0x32a>
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	08007e48 	.word	0x08007e48
 8000ca8:	20525245 	.word	0x20525245
 8000cac:	08007c60 	.word	0x08007c60
 8000cb0:	20000a10 	.word	0x20000a10
 8000cb4:	08007c64 	.word	0x08007c64
 8000cb8:	20000d78 	.word	0x20000d78
 8000cbc:	20000b48 	.word	0x20000b48
 8000cc0:	20000b58 	.word	0x20000b58
 8000cc4:	20000d60 	.word	0x20000d60
 8000cc8:	20000d64 	.word	0x20000d64
 8000ccc:	20000b4c 	.word	0x20000b4c
 8000cd0:	20000b54 	.word	0x20000b54
 8000cd4:	20000b50 	.word	0x20000b50
 8000cd8:	08007c74 	.word	0x08007c74
 8000cdc:	08007c88 	.word	0x08007c88
 8000ce0:	08007c9c 	.word	0x08007c9c
 8000ce4:	08007cac 	.word	0x08007cac
 8000ce8:	08007cc0 	.word	0x08007cc0
 8000cec:	08007cd4 	.word	0x08007cd4
 8000cf0:	08007cd8 	.word	0x08007cd8
 8000cf4:	20000d68 	.word	0x20000d68
 8000cf8:	20000d7c 	.word	0x20000d7c
 8000cfc:	08007cf8 	.word	0x08007cf8
 8000d00:	08007d08 	.word	0x08007d08
 8000d04:	20000b60 	.word	0x20000b60
 8000d08:	20000d6c 	.word	0x20000d6c
 8000d0c:	20000d80 	.word	0x20000d80
 8000d10:	08007d1c 	.word	0x08007d1c
 8000d14:	08007d34 	.word	0x08007d34
 8000d18:	20000d72 	.word	0x20000d72
 8000d1c:	08007d48 	.word	0x08007d48
 8000d20:	08007d4c 	.word	0x08007d4c
		}
		else
		{
			err = 1;
 8000d24:	2301      	movs	r3, #1
 8000d26:	637b      	str	r3, [r7, #52]	; 0x34
			i = i;
			memset(buffer,'\0',sizeof(buffer));
 8000d28:	2420      	movs	r4, #32
 8000d2a:	193b      	adds	r3, r7, r4
 8000d2c:	220a      	movs	r2, #10
 8000d2e:	2100      	movs	r1, #0
 8000d30:	0018      	movs	r0, r3
 8000d32:	f005 fb90 	bl	8006456 <memset>
		  memset(strnum,'\0',sizeof(strnum));
 8000d36:	2514      	movs	r5, #20
 8000d38:	197b      	adds	r3, r7, r5
 8000d3a:	220a      	movs	r2, #10
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f005 fb89 	bl	8006456 <memset>
		  snprintf(strnum,sizeof(strnum), "%ld",index_page);
 8000d44:	4bc7      	ldr	r3, [pc, #796]	; (8001064 <update_firmware+0x5f8>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4ac7      	ldr	r2, [pc, #796]	; (8001068 <update_firmware+0x5fc>)
 8000d4a:	1978      	adds	r0, r7, r5
 8000d4c:	210a      	movs	r1, #10
 8000d4e:	f005 fcfd 	bl	800674c <sniprintf>
		  memcpy(&buffer[0], ERR, sizeof(ERR));
 8000d52:	193b      	adds	r3, r7, r4
 8000d54:	220c      	movs	r2, #12
 8000d56:	18ba      	adds	r2, r7, r2
 8000d58:	6812      	ldr	r2, [r2, #0]
 8000d5a:	601a      	str	r2, [r3, #0]
		  memcpy(&buffer[sizeof(ERR)], strnum,strlen(strnum));
 8000d5c:	197b      	adds	r3, r7, r5
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f7ff f9ce 	bl	8000100 <strlen>
 8000d64:	0002      	movs	r2, r0
 8000d66:	1979      	adds	r1, r7, r5
 8000d68:	193b      	adds	r3, r7, r4
 8000d6a:	3304      	adds	r3, #4
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f005 fb69 	bl	8006444 <memcpy>
		  printf(" \r buffer: %s\r\n",buffer);
 8000d72:	193a      	adds	r2, r7, r4
 8000d74:	4bbd      	ldr	r3, [pc, #756]	; (800106c <update_firmware+0x600>)
 8000d76:	0011      	movs	r1, r2
 8000d78:	0018      	movs	r0, r3
 8000d7a:	f005 fb75 	bl	8006468 <iprintf>
		  HAL_UART_Transmit(&huart2,(uint8_t*)buffer, strlen(buffer),500);
 8000d7e:	193b      	adds	r3, r7, r4
 8000d80:	0018      	movs	r0, r3
 8000d82:	f7ff f9bd 	bl	8000100 <strlen>
 8000d86:	0003      	movs	r3, r0
 8000d88:	b29a      	uxth	r2, r3
 8000d8a:	23fa      	movs	r3, #250	; 0xfa
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	1939      	adds	r1, r7, r4
 8000d90:	48b7      	ldr	r0, [pc, #732]	; (8001070 <update_firmware+0x604>)
 8000d92:	f003 fafd 	bl	8004390 <HAL_UART_Transmit>
	while( i<=pages-1)
 8000d96:	4bb7      	ldr	r3, [pc, #732]	; (8001074 <update_firmware+0x608>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	1e5a      	subs	r2, r3, #1
 8000d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d300      	bcc.n	8000da4 <update_firmware+0x338>
 8000da2:	e6e7      	b.n	8000b74 <update_firmware+0x108>
		  //return -1;
		}

	}// end while
	if(offset!=0)
 8000da4:	4bb4      	ldr	r3, [pc, #720]	; (8001078 <update_firmware+0x60c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d100      	bne.n	8000dae <update_firmware+0x342>
 8000dac:	e106      	b.n	8000fbc <update_firmware+0x550>
	{
		printf(" \r --------------Last Page ----------- \n");
 8000dae:	4bb3      	ldr	r3, [pc, #716]	; (800107c <update_firmware+0x610>)
 8000db0:	0018      	movs	r0, r3
 8000db2:	f005 fbf9 	bl	80065a8 <puts>
 8000db6:	4bb2      	ldr	r3, [pc, #712]	; (8001080 <update_firmware+0x614>)
 8000db8:	681a      	ldr	r2, [r3, #0]
		memcpy(&index_page,&rx_buff[0],4);
 8000dba:	4baa      	ldr	r3, [pc, #680]	; (8001064 <update_firmware+0x5f8>)
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	4bb0      	ldr	r3, [pc, #704]	; (8001080 <update_firmware+0x614>)
 8000dc0:	685a      	ldr	r2, [r3, #4]
		memcpy(&crc_part,&rx_buff[4],4);
 8000dc2:	4bb0      	ldr	r3, [pc, #704]	; (8001084 <update_firmware+0x618>)
 8000dc4:	601a      	str	r2, [r3, #0]
		printf(" \r index: %lX \n",index_page);
 8000dc6:	4ba7      	ldr	r3, [pc, #668]	; (8001064 <update_firmware+0x5f8>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	4baf      	ldr	r3, [pc, #700]	; (8001088 <update_firmware+0x61c>)
 8000dcc:	0011      	movs	r1, r2
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f005 fb4a 	bl	8006468 <iprintf>
		printf(" \r crc_part: %lX \n",crc_part);
 8000dd4:	4bab      	ldr	r3, [pc, #684]	; (8001084 <update_firmware+0x618>)
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	4bac      	ldr	r3, [pc, #688]	; (800108c <update_firmware+0x620>)
 8000dda:	0011      	movs	r1, r2
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f005 fb43 	bl	8006468 <iprintf>
		crc = CRC16_X25(&rx_buff[8], offset, 0);//offset
 8000de2:	4ba5      	ldr	r3, [pc, #660]	; (8001078 <update_firmware+0x60c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	b299      	uxth	r1, r3
 8000de8:	4ba9      	ldr	r3, [pc, #676]	; (8001090 <update_firmware+0x624>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	0018      	movs	r0, r3
 8000dee:	f7ff fc17 	bl	8000620 <CRC16_X25>
 8000df2:	0003      	movs	r3, r0
 8000df4:	001a      	movs	r2, r3
 8000df6:	4ba7      	ldr	r3, [pc, #668]	; (8001094 <update_firmware+0x628>)
 8000df8:	801a      	strh	r2, [r3, #0]
		crc_rec = CRC16_X25(&rx_buff[8], offset, crc_rec);
 8000dfa:	4b9f      	ldr	r3, [pc, #636]	; (8001078 <update_firmware+0x60c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	b299      	uxth	r1, r3
 8000e00:	4ba5      	ldr	r3, [pc, #660]	; (8001098 <update_firmware+0x62c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	4ba2      	ldr	r3, [pc, #648]	; (8001090 <update_firmware+0x624>)
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f7ff fc09 	bl	8000620 <CRC16_X25>
 8000e0e:	0003      	movs	r3, r0
 8000e10:	001a      	movs	r2, r3
 8000e12:	4ba1      	ldr	r3, [pc, #644]	; (8001098 <update_firmware+0x62c>)
 8000e14:	601a      	str	r2, [r3, #0]
		printf(" \r crc computed: %X \r\n",crc);
 8000e16:	4b9f      	ldr	r3, [pc, #636]	; (8001094 <update_firmware+0x628>)
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	001a      	movs	r2, r3
 8000e1c:	4b9f      	ldr	r3, [pc, #636]	; (800109c <update_firmware+0x630>)
 8000e1e:	0011      	movs	r1, r2
 8000e20:	0018      	movs	r0, r3
 8000e22:	f005 fb21 	bl	8006468 <iprintf>
		printf(" \r crc_rec: %lX \r\n",crc_rec);
 8000e26:	4b9c      	ldr	r3, [pc, #624]	; (8001098 <update_firmware+0x62c>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	4b9d      	ldr	r3, [pc, #628]	; (80010a0 <update_firmware+0x634>)
 8000e2c:	0011      	movs	r1, r2
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f005 fb1a 	bl	8006468 <iprintf>


		if(crc == crc_part)
 8000e34:	4b97      	ldr	r3, [pc, #604]	; (8001094 <update_firmware+0x628>)
 8000e36:	881b      	ldrh	r3, [r3, #0]
 8000e38:	001a      	movs	r2, r3
 8000e3a:	4b92      	ldr	r3, [pc, #584]	; (8001084 <update_firmware+0x618>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d000      	beq.n	8000e44 <update_firmware+0x3d8>
 8000e42:	e082      	b.n	8000f4a <update_firmware+0x4de>
		{
			a = write(&rx_buff[8],a);
 8000e44:	4b97      	ldr	r3, [pc, #604]	; (80010a4 <update_firmware+0x638>)
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	001a      	movs	r2, r3
 8000e4a:	4b91      	ldr	r3, [pc, #580]	; (8001090 <update_firmware+0x624>)
 8000e4c:	0011      	movs	r1, r2
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f7ff fc1e 	bl	8000690 <write>
 8000e54:	0003      	movs	r3, r0
 8000e56:	b29a      	uxth	r2, r3
 8000e58:	4b92      	ldr	r3, [pc, #584]	; (80010a4 <update_firmware+0x638>)
 8000e5a:	801a      	strh	r2, [r3, #0]

		  memset(buffer,'\0',sizeof(buffer));
 8000e5c:	2420      	movs	r4, #32
 8000e5e:	193b      	adds	r3, r7, r4
 8000e60:	220a      	movs	r2, #10
 8000e62:	2100      	movs	r1, #0
 8000e64:	0018      	movs	r0, r3
 8000e66:	f005 faf6 	bl	8006456 <memset>
		  memset(strnum,'\0',sizeof(strnum));
 8000e6a:	2514      	movs	r5, #20
 8000e6c:	197b      	adds	r3, r7, r5
 8000e6e:	220a      	movs	r2, #10
 8000e70:	2100      	movs	r1, #0
 8000e72:	0018      	movs	r0, r3
 8000e74:	f005 faef 	bl	8006456 <memset>
		  snprintf(strnum,sizeof(strnum), "%d",index_page);
 8000e78:	4b7a      	ldr	r3, [pc, #488]	; (8001064 <update_firmware+0x5f8>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a8a      	ldr	r2, [pc, #552]	; (80010a8 <update_firmware+0x63c>)
 8000e7e:	1978      	adds	r0, r7, r5
 8000e80:	210a      	movs	r1, #10
 8000e82:	f005 fc63 	bl	800674c <sniprintf>
		  //printf("strnum: %s, len: %d \n",strnum,strlen(strnum));
		  memcpy(&buffer[0], OK, sizeof(OK));
 8000e86:	193a      	adds	r2, r7, r4
 8000e88:	2310      	movs	r3, #16
 8000e8a:	18fb      	adds	r3, r7, r3
 8000e8c:	0010      	movs	r0, r2
 8000e8e:	0019      	movs	r1, r3
 8000e90:	2303      	movs	r3, #3
 8000e92:	001a      	movs	r2, r3
 8000e94:	f005 fad6 	bl	8006444 <memcpy>
		  memcpy(&buffer[sizeof(OK)], strnum,strlen(strnum));
 8000e98:	197b      	adds	r3, r7, r5
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f7ff f930 	bl	8000100 <strlen>
 8000ea0:	0002      	movs	r2, r0
 8000ea2:	1979      	adds	r1, r7, r5
 8000ea4:	193b      	adds	r3, r7, r4
 8000ea6:	3303      	adds	r3, #3
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f005 facb 	bl	8006444 <memcpy>
		  printf(" \r buffer: %s\r\n",buffer);
 8000eae:	193a      	adds	r2, r7, r4
 8000eb0:	4b6e      	ldr	r3, [pc, #440]	; (800106c <update_firmware+0x600>)
 8000eb2:	0011      	movs	r1, r2
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f005 fad7 	bl	8006468 <iprintf>
		  HAL_UART_Transmit(&huart2,(uint8_t*)buffer, strlen(buffer),500);
 8000eba:	193b      	adds	r3, r7, r4
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f7ff f91f 	bl	8000100 <strlen>
 8000ec2:	0003      	movs	r3, r0
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	23fa      	movs	r3, #250	; 0xfa
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	1939      	adds	r1, r7, r4
 8000ecc:	4868      	ldr	r0, [pc, #416]	; (8001070 <update_firmware+0x604>)
 8000ece:	f003 fa5f 	bl	8004390 <HAL_UART_Transmit>
		  cmd7[0] = crc_rec;
 8000ed2:	4b71      	ldr	r3, [pc, #452]	; (8001098 <update_firmware+0x62c>)
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	601a      	str	r2, [r3, #0]
		  cmd7[1] = 0xFFFFFFFF;
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	2201      	movs	r2, #1
 8000ede:	4252      	negs	r2, r2
 8000ee0:	605a      	str	r2, [r3, #4]
		  printf("\r ************************************* \r\n");
 8000ee2:	4b72      	ldr	r3, [pc, #456]	; (80010ac <update_firmware+0x640>)
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	f005 fb5f 	bl	80065a8 <puts>
		  printf(" \r crc rec: %lX \r\n",crc_rec);
 8000eea:	4b6b      	ldr	r3, [pc, #428]	; (8001098 <update_firmware+0x62c>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	4b70      	ldr	r3, [pc, #448]	; (80010b0 <update_firmware+0x644>)
 8000ef0:	0011      	movs	r1, r2
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f005 fab8 	bl	8006468 <iprintf>
		  printf(" \r crc_app: %lX \n",CRC_16);
 8000ef8:	4b6e      	ldr	r3, [pc, #440]	; (80010b4 <update_firmware+0x648>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	4b6e      	ldr	r3, [pc, #440]	; (80010b8 <update_firmware+0x64c>)
 8000efe:	0011      	movs	r1, r2
 8000f00:	0018      	movs	r0, r3
 8000f02:	f005 fab1 	bl	8006468 <iprintf>
		  printf("\r ************************************* \r\n");
 8000f06:	4b69      	ldr	r3, [pc, #420]	; (80010ac <update_firmware+0x640>)
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f005 fb4d 	bl	80065a8 <puts>
		  HAL_Delay(200);
 8000f0e:	20c8      	movs	r0, #200	; 0xc8
 8000f10:	f001 f970 	bl	80021f4 <HAL_Delay>
		  HAL_UART_Transmit(&huart2,(uint8_t*)cmd7, sizeof(cmd7),500);
 8000f14:	23fa      	movs	r3, #250	; 0xfa
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	1d39      	adds	r1, r7, #4
 8000f1a:	4855      	ldr	r0, [pc, #340]	; (8001070 <update_firmware+0x604>)
 8000f1c:	2208      	movs	r2, #8
 8000f1e:	f003 fa37 	bl	8004390 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2,(uint8_t*)cmd7, sizeof(cmd7),500);
 8000f22:	23fa      	movs	r3, #250	; 0xfa
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	1d39      	adds	r1, r7, #4
 8000f28:	4851      	ldr	r0, [pc, #324]	; (8001070 <update_firmware+0x604>)
 8000f2a:	2208      	movs	r2, #8
 8000f2c:	f003 fa30 	bl	8004390 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2,(uint8_t*)cmd7, sizeof(cmd7),500);
 8000f30:	23fa      	movs	r3, #250	; 0xfa
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	1d39      	adds	r1, r7, #4
 8000f36:	484e      	ldr	r0, [pc, #312]	; (8001070 <update_firmware+0x604>)
 8000f38:	2208      	movs	r2, #8
 8000f3a:	f003 fa29 	bl	8004390 <HAL_UART_Transmit>
		//wait();
		dato_recivido = false;
 8000f3e:	4b5f      	ldr	r3, [pc, #380]	; (80010bc <update_firmware+0x650>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]
		err = 0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	637b      	str	r3, [r7, #52]	; 0x34
 8000f48:	e038      	b.n	8000fbc <update_firmware+0x550>
		}
		else{
			err = 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	637b      	str	r3, [r7, #52]	; 0x34
			memset(buffer,'\0',sizeof(buffer));
 8000f4e:	2420      	movs	r4, #32
 8000f50:	193b      	adds	r3, r7, r4
 8000f52:	220a      	movs	r2, #10
 8000f54:	2100      	movs	r1, #0
 8000f56:	0018      	movs	r0, r3
 8000f58:	f005 fa7d 	bl	8006456 <memset>
			  memset(strnum,'\0',sizeof(strnum));
 8000f5c:	2514      	movs	r5, #20
 8000f5e:	197b      	adds	r3, r7, r5
 8000f60:	220a      	movs	r2, #10
 8000f62:	2100      	movs	r1, #0
 8000f64:	0018      	movs	r0, r3
 8000f66:	f005 fa76 	bl	8006456 <memset>
			  snprintf(strnum,sizeof(strnum), "%d",index_page);
 8000f6a:	4b3e      	ldr	r3, [pc, #248]	; (8001064 <update_firmware+0x5f8>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a4e      	ldr	r2, [pc, #312]	; (80010a8 <update_firmware+0x63c>)
 8000f70:	1978      	adds	r0, r7, r5
 8000f72:	210a      	movs	r1, #10
 8000f74:	f005 fbea 	bl	800674c <sniprintf>
			  memcpy(&buffer[0], ERR, sizeof(ERR));
 8000f78:	193b      	adds	r3, r7, r4
 8000f7a:	220c      	movs	r2, #12
 8000f7c:	18ba      	adds	r2, r7, r2
 8000f7e:	6812      	ldr	r2, [r2, #0]
 8000f80:	601a      	str	r2, [r3, #0]
			  memcpy(&buffer[sizeof(ERR)], strnum,strlen(strnum));
 8000f82:	197b      	adds	r3, r7, r5
 8000f84:	0018      	movs	r0, r3
 8000f86:	f7ff f8bb 	bl	8000100 <strlen>
 8000f8a:	0002      	movs	r2, r0
 8000f8c:	1979      	adds	r1, r7, r5
 8000f8e:	193b      	adds	r3, r7, r4
 8000f90:	3304      	adds	r3, #4
 8000f92:	0018      	movs	r0, r3
 8000f94:	f005 fa56 	bl	8006444 <memcpy>
			  printf(" \r buffer: %s\r\n",buffer);
 8000f98:	193a      	adds	r2, r7, r4
 8000f9a:	4b34      	ldr	r3, [pc, #208]	; (800106c <update_firmware+0x600>)
 8000f9c:	0011      	movs	r1, r2
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f005 fa62 	bl	8006468 <iprintf>
			  HAL_UART_Transmit(&huart2,(uint8_t*)buffer, strlen(buffer),500);
 8000fa4:	193b      	adds	r3, r7, r4
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f7ff f8aa 	bl	8000100 <strlen>
 8000fac:	0003      	movs	r3, r0
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	23fa      	movs	r3, #250	; 0xfa
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	1939      	adds	r1, r7, r4
 8000fb6:	482e      	ldr	r0, [pc, #184]	; (8001070 <update_firmware+0x604>)
 8000fb8:	f003 f9ea 	bl	8004390 <HAL_UART_Transmit>
			  //return -1;
		}
	}// offset

//---------------- Validate -------------------------
	const image_hdr_t *hdr = NULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
	hdr = image_get_header(IMAGE_SLOT_2);//magic
 8000fc0:	2002      	movs	r0, #2
 8000fc2:	f7ff fa85 	bl	80004d0 <image_get_header>
 8000fc6:	0003      	movs	r3, r0
 8000fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (hdr == NULL)
 8000fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d106      	bne.n	8000fde <update_firmware+0x572>
	{
		printf("Magic incorrect \r\n");
 8000fd0:	4b3b      	ldr	r3, [pc, #236]	; (80010c0 <update_firmware+0x654>)
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f005 fae8 	bl	80065a8 <puts>
		err =  -1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	425b      	negs	r3, r3
 8000fdc:	637b      	str	r3, [r7, #52]	; 0x34
	}
	if (image_validate(IMAGE_SLOT_2, hdr) != 0)//crc
 8000fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	2002      	movs	r0, #2
 8000fe4:	f7ff faa2 	bl	800052c <image_validate>
 8000fe8:	1e03      	subs	r3, r0, #0
 8000fea:	d006      	beq.n	8000ffa <update_firmware+0x58e>
	{
		printf("CRC incorrect \r\n");
 8000fec:	4b35      	ldr	r3, [pc, #212]	; (80010c4 <update_firmware+0x658>)
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f005 fada 	bl	80065a8 <puts>
		err = -1;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	425b      	negs	r3, r3
 8000ff8:	637b      	str	r3, [r7, #52]	; 0x34
	}//*/
// -------------------------- Clone ----------------------------
	printf("Check Slot 2 \r\n");
 8000ffa:	4b33      	ldr	r3, [pc, #204]	; (80010c8 <update_firmware+0x65c>)
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f005 fad3 	bl	80065a8 <puts>
	HAL_Delay(4000);
 8001002:	23fa      	movs	r3, #250	; 0xfa
 8001004:	011b      	lsls	r3, r3, #4
 8001006:	0018      	movs	r0, r3
 8001008:	f001 f8f4 	bl	80021f4 <HAL_Delay>
	printf("Ready to write to  Slot 1 \r\n");
 800100c:	4b2f      	ldr	r3, [pc, #188]	; (80010cc <update_firmware+0x660>)
 800100e:	0018      	movs	r0, r3
 8001010:	f005 faca 	bl	80065a8 <puts>
	HAL_Delay(4000);
 8001014:	23fa      	movs	r3, #250	; 0xfa
 8001016:	011b      	lsls	r3, r3, #4
 8001018:	0018      	movs	r0, r3
 800101a:	f001 f8eb 	bl	80021f4 <HAL_Delay>

	if((CRC_16 == crc_rec) && (err == 0))
 800101e:	4b25      	ldr	r3, [pc, #148]	; (80010b4 <update_firmware+0x648>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <update_firmware+0x62c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	429a      	cmp	r2, r3
 8001028:	d109      	bne.n	800103e <update_firmware+0x5d2>
 800102a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800102c:	2b00      	cmp	r3, #0
 800102e:	d106      	bne.n	800103e <update_firmware+0x5d2>
		err = clone_rom(FW_SIZE);
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <update_firmware+0x664>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	0018      	movs	r0, r3
 8001036:	f7ff fbf1 	bl	800081c <clone_rom>
 800103a:	0003      	movs	r3, r0
 800103c:	637b      	str	r3, [r7, #52]	; 0x34
	if ( err == 0)
 800103e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001040:	2b00      	cmp	r3, #0
 8001042:	d105      	bne.n	8001050 <update_firmware+0x5e4>
	{
		printf("UPDATE SUCCESSFULLY\r\n");
 8001044:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <update_firmware+0x668>)
 8001046:	0018      	movs	r0, r3
 8001048:	f005 faae 	bl	80065a8 <puts>
		return 0;
 800104c:	2300      	movs	r3, #0
 800104e:	e005      	b.n	800105c <update_firmware+0x5f0>
	}
	else
	{
		printf("UPDATE FAIL\r\n");
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <update_firmware+0x66c>)
 8001052:	0018      	movs	r0, r3
 8001054:	f005 faa8 	bl	80065a8 <puts>
		return -1;
 8001058:	2301      	movs	r3, #1
 800105a:	425b      	negs	r3, r3
	}//*/

}// get_Firmware()
 800105c:	0018      	movs	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	b00e      	add	sp, #56	; 0x38
 8001062:	bdb0      	pop	{r4, r5, r7, pc}
 8001064:	20000d68 	.word	0x20000d68
 8001068:	08007d48 	.word	0x08007d48
 800106c:	08007d54 	.word	0x08007d54
 8001070:	20000a10 	.word	0x20000a10
 8001074:	20000b4c 	.word	0x20000b4c
 8001078:	20000b50 	.word	0x20000b50
 800107c:	08007d64 	.word	0x08007d64
 8001080:	20000b58 	.word	0x20000b58
 8001084:	20000d7c 	.word	0x20000d7c
 8001088:	08007cf8 	.word	0x08007cf8
 800108c:	08007d08 	.word	0x08007d08
 8001090:	20000b60 	.word	0x20000b60
 8001094:	20000d6c 	.word	0x20000d6c
 8001098:	20000d80 	.word	0x20000d80
 800109c:	08007d1c 	.word	0x08007d1c
 80010a0:	08007d34 	.word	0x08007d34
 80010a4:	20000d72 	.word	0x20000d72
 80010a8:	08007d8c 	.word	0x08007d8c
 80010ac:	08007d90 	.word	0x08007d90
 80010b0:	08007dbc 	.word	0x08007dbc
 80010b4:	20000d64 	.word	0x20000d64
 80010b8:	08007c88 	.word	0x08007c88
 80010bc:	20000b48 	.word	0x20000b48
 80010c0:	08007dd0 	.word	0x08007dd0
 80010c4:	08007de4 	.word	0x08007de4
 80010c8:	08007df4 	.word	0x08007df4
 80010cc:	08007e04 	.word	0x08007e04
 80010d0:	20000d60 	.word	0x20000d60
 80010d4:	08007e20 	.word	0x08007e20
 80010d8:	08007e38 	.word	0x08007e38

080010dc <BootJumpASM>:

__attribute__( (naked, noreturn) ) static void BootJumpASM(uint32_t PC, uint32_t SP) {
	__asm("           \n\
 80010dc:	f381 8808 	msr	MSP, r1
 80010e0:	4700      	bx	r0
			msr msp, r1 /* load r1 into MSP */\n\
			bx r0       /* branch to the address at r0 */\n\
	");
}
 80010e2:	46c0      	nop			; (mov r8, r8)

080010e4 <image_start>:

 void image_start(const image_hdr_t *hdr) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 80010ec:	200f      	movs	r0, #15
 80010ee:	183b      	adds	r3, r7, r0
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f4:	b672      	cpsid	i
}
 80010f6:	46c0      	nop			; (mov r8, r8)
	/* Disable interrupts */
	//Disable IRQ
	__disable_irq();

	//Disable the system timer
	SysTick->CTRL = 0;
 80010f8:	4b28      	ldr	r3, [pc, #160]	; (800119c <image_start+0xb8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]

	//Clear the exception pending bit
	SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk ;
 80010fe:	4b28      	ldr	r3, [pc, #160]	; (80011a0 <image_start+0xbc>)
 8001100:	685a      	ldr	r2, [r3, #4]
 8001102:	4b27      	ldr	r3, [pc, #156]	; (80011a0 <image_start+0xbc>)
 8001104:	2180      	movs	r1, #128	; 0x80
 8001106:	0489      	lsls	r1, r1, #18
 8001108:	430a      	orrs	r2, r1
 800110a:	605a      	str	r2, [r3, #4]

	//Disable IRQs
    for (i = 0; i < 8; i++) {
 800110c:	183b      	adds	r3, r7, r0
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
 8001112:	e015      	b.n	8001140 <image_start+0x5c>
        NVIC->ICER[i] = 0xFFFFFFFF; // disable IRQ
 8001114:	4923      	ldr	r1, [pc, #140]	; (80011a4 <image_start+0xc0>)
 8001116:	200f      	movs	r0, #15
 8001118:	183b      	adds	r3, r7, r0
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	3320      	adds	r3, #32
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	2201      	movs	r2, #1
 8001122:	4252      	negs	r2, r2
 8001124:	505a      	str	r2, [r3, r1]
        NVIC->ICPR[i] = 0xFFFFFFFF; // clear pending IRQ
 8001126:	491f      	ldr	r1, [pc, #124]	; (80011a4 <image_start+0xc0>)
 8001128:	183b      	adds	r3, r7, r0
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	3360      	adds	r3, #96	; 0x60
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	2201      	movs	r2, #1
 8001132:	4252      	negs	r2, r2
 8001134:	505a      	str	r2, [r3, r1]
    for (i = 0; i < 8; i++) {
 8001136:	183b      	adds	r3, r7, r0
 8001138:	781a      	ldrb	r2, [r3, #0]
 800113a:	183b      	adds	r3, r7, r0
 800113c:	3201      	adds	r2, #1
 800113e:	701a      	strb	r2, [r3, #0]
 8001140:	230f      	movs	r3, #15
 8001142:	18fb      	adds	r3, r7, r3
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b07      	cmp	r3, #7
 8001148:	d9e4      	bls.n	8001114 <image_start+0x30>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800114a:	f3bf 8f4f 	dsb	sy
}
 800114e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8001150:	f3bf 8f6f 	isb	sy
}
 8001154:	46c0      	nop			; (mov r8, r8)
	//Barriers
	__DSB();
	__ISB();

	//const DeviceVectors *vectors = (const DeviceVectors *) hdr->vector_addr;
	uint32_t *isr = (uint32_t *)hdr->vector_addr;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	7c1a      	ldrb	r2, [r3, #16]
 800115a:	7c59      	ldrb	r1, [r3, #17]
 800115c:	0209      	lsls	r1, r1, #8
 800115e:	430a      	orrs	r2, r1
 8001160:	7c99      	ldrb	r1, [r3, #18]
 8001162:	0409      	lsls	r1, r1, #16
 8001164:	430a      	orrs	r2, r1
 8001166:	7cdb      	ldrb	r3, [r3, #19]
 8001168:	061b      	lsls	r3, r3, #24
 800116a:	4313      	orrs	r3, r2
 800116c:	60bb      	str	r3, [r7, #8]
    SCB->VTOR = (uint32_t)isr & SCB_VTOR_TBLOFF_Msk;
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <image_start+0xbc>)
 8001172:	21ff      	movs	r1, #255	; 0xff
 8001174:	438a      	bics	r2, r1
 8001176:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8001178:	f3bf 8f4f 	dsb	sy
}
 800117c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800117e:	f3bf 8f6f 	isb	sy
}
 8001182:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 8001184:	b662      	cpsie	i
}
 8001186:	46c0      	nop			; (mov r8, r8)
	__ISB();

	/* Enable interrrupts */
	__enable_irq();

    BootJumpASM(isr[1], isr[0]);
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	3304      	adds	r3, #4
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	0019      	movs	r1, r3
 8001194:	0010      	movs	r0, r2
 8001196:	f7ff ffa1 	bl	80010dc <BootJumpASM>
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	e000e010 	.word	0xe000e010
 80011a0:	e000ed00 	.word	0xe000ed00
 80011a4:	e000e100 	.word	0xe000e100

080011a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ae:	f000 ff9b 	bl	80020e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b2:	f000 f96f 	bl	8001494 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  //MX_GPIO_Init();
  MX_USART2_UART_Init();
 80011b6:	f000 fac1 	bl	800173c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80011ba:	f000 f9b3 	bl	8001524 <MX_TIM1_Init>
  MX_TIM3_Init();
 80011be:	f000 fa0d 	bl	80015dc <MX_TIM3_Init>
  MX_USART5_UART_Init();
 80011c2:	f000 fb09 	bl	80017d8 <MX_USART5_UART_Init>
  MX_TIM15_Init();
 80011c6:	f000 fa5f 	bl	8001688 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init_user();
 80011ca:	f000 fb89 	bl	80018e0 <MX_GPIO_Init_user>
   RetargetInit(&huart5);
 80011ce:	4b96      	ldr	r3, [pc, #600]	; (8001428 <main+0x280>)
 80011d0:	0018      	movs	r0, r3
 80011d2:	f000 fcd5 	bl	8001b80 <RetargetInit>
   /*HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);// BOOT/*/

   printf("\r ------ Start Bootooader ----- \r\n");
 80011d6:	4b95      	ldr	r3, [pc, #596]	; (800142c <main+0x284>)
 80011d8:	0018      	movs	r0, r3
 80011da:	f005 f9e5 	bl	80065a8 <puts>
   HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_buff, sizeof rx_buff);
 80011de:	2382      	movs	r3, #130	; 0x82
 80011e0:	009a      	lsls	r2, r3, #2
 80011e2:	4993      	ldr	r1, [pc, #588]	; (8001430 <main+0x288>)
 80011e4:	4b93      	ldr	r3, [pc, #588]	; (8001434 <main+0x28c>)
 80011e6:	0018      	movs	r0, r3
 80011e8:	f005 f83c 	bl	8006264 <HAL_UARTEx_ReceiveToIdle_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	shared_memory_init();
 80011ec:	f000 fc3c 	bl	8001a68 <shared_memory_init>
	timer_flag = 0;
 80011f0:	4b91      	ldr	r3, [pc, #580]	; (8001438 <main+0x290>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim1);
 80011f6:	4b91      	ldr	r3, [pc, #580]	; (800143c <main+0x294>)
 80011f8:	0018      	movs	r0, r3
 80011fa:	f002 fc1d 	bl	8003a38 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim15);
 80011fe:	4b90      	ldr	r3, [pc, #576]	; (8001440 <main+0x298>)
 8001200:	0018      	movs	r0, r3
 8001202:	f002 fc19 	bl	8003a38 <HAL_TIM_Base_Start_IT>


	while (1)
	{
		HAL_Delay(5);
 8001206:	2005      	movs	r0, #5
 8001208:	f000 fff4 	bl	80021f4 <HAL_Delay>
		boot = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_14);// 1/0
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	01da      	lsls	r2, r3, #7
 8001210:	23a0      	movs	r3, #160	; 0xa0
 8001212:	05db      	lsls	r3, r3, #23
 8001214:	0011      	movs	r1, r2
 8001216:	0018      	movs	r0, r3
 8001218:	f001 fce4 	bl	8002be4 <HAL_GPIO_ReadPin>
 800121c:	0003      	movs	r3, r0
 800121e:	b29a      	uxth	r2, r3
 8001220:	4b88      	ldr	r3, [pc, #544]	; (8001444 <main+0x29c>)
 8001222:	801a      	strh	r2, [r3, #0]
		printf("\r boot: %d \r\n",boot);
 8001224:	4b87      	ldr	r3, [pc, #540]	; (8001444 <main+0x29c>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	001a      	movs	r2, r3
 800122a:	4b87      	ldr	r3, [pc, #540]	; (8001448 <main+0x2a0>)
 800122c:	0011      	movs	r1, r2
 800122e:	0018      	movs	r0, r3
 8001230:	f005 f91a 	bl	8006468 <iprintf>
		bootloader = timer_flag & boot;
 8001234:	4b80      	ldr	r3, [pc, #512]	; (8001438 <main+0x290>)
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	4a82      	ldr	r2, [pc, #520]	; (8001444 <main+0x29c>)
 800123a:	8812      	ldrh	r2, [r2, #0]
 800123c:	4013      	ands	r3, r2
 800123e:	b29b      	uxth	r3, r3
 8001240:	1e5a      	subs	r2, r3, #1
 8001242:	4193      	sbcs	r3, r2
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b81      	ldr	r3, [pc, #516]	; (800144c <main+0x2a4>)
 8001248:	701a      	strb	r2, [r3, #0]
		if(bootloader)
 800124a:	4b80      	ldr	r3, [pc, #512]	; (800144c <main+0x2a4>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d00a      	beq.n	8001268 <main+0xc0>
		{
			printf(" App \n\r");
 8001252:	4b7f      	ldr	r3, [pc, #508]	; (8001450 <main+0x2a8>)
 8001254:	0018      	movs	r0, r3
 8001256:	f005 f907 	bl	8006468 <iprintf>
			HAL_TIM_Base_Stop_IT(&htim1);
 800125a:	4b78      	ldr	r3, [pc, #480]	; (800143c <main+0x294>)
 800125c:	0018      	movs	r0, r3
 800125e:	f002 fc47 	bl	8003af0 <HAL_TIM_Base_Stop_IT>
			shared_mem_set_app_update_requested(false);
 8001262:	2000      	movs	r0, #0
 8001264:	f000 fc68 	bl	8001b38 <shared_mem_set_app_update_requested>
		}
		 if(bootloader == 0)
 8001268:	4b78      	ldr	r3, [pc, #480]	; (800144c <main+0x2a4>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2201      	movs	r2, #1
 800126e:	4053      	eors	r3, r2
 8001270:	b2db      	uxtb	r3, r3
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00a      	beq.n	800128c <main+0xe4>
		{
			printf(" \r Bootloader \r\n");
 8001276:	4b77      	ldr	r3, [pc, #476]	; (8001454 <main+0x2ac>)
 8001278:	0018      	movs	r0, r3
 800127a:	f005 f995 	bl	80065a8 <puts>
			HAL_TIM_Base_Stop_IT(&htim1);
 800127e:	4b6f      	ldr	r3, [pc, #444]	; (800143c <main+0x294>)
 8001280:	0018      	movs	r0, r3
 8001282:	f002 fc35 	bl	8003af0 <HAL_TIM_Base_Stop_IT>
			shared_mem_set_app_update_requested(true);
 8001286:	2001      	movs	r0, #1
 8001288:	f000 fc56 	bl	8001b38 <shared_mem_set_app_update_requested>
		}

	    if((flag_break == 1) && (bootloader==0))
 800128c:	4b72      	ldr	r3, [pc, #456]	; (8001458 <main+0x2b0>)
 800128e:	881b      	ldrh	r3, [r3, #0]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d10d      	bne.n	80012b0 <main+0x108>
 8001294:	4b6d      	ldr	r3, [pc, #436]	; (800144c <main+0x2a4>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	2201      	movs	r2, #1
 800129a:	4053      	eors	r3, r2
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d006      	beq.n	80012b0 <main+0x108>
		{
			printf(" \r App Timer \r\n");
 80012a2:	4b6e      	ldr	r3, [pc, #440]	; (800145c <main+0x2b4>)
 80012a4:	0018      	movs	r0, r3
 80012a6:	f005 f97f 	bl	80065a8 <puts>
			shared_mem_set_app_update_requested(false);
 80012aa:	2000      	movs	r0, #0
 80012ac:	f000 fc44 	bl	8001b38 <shared_mem_set_app_update_requested>
		}

	if (shared_mem_is_bl_upd_requested()) {//bootloader
 80012b0:	f000 fc01 	bl	8001ab6 <shared_mem_is_bl_upd_requested>
 80012b4:	1e03      	subs	r3, r0, #0
 80012b6:	d01f      	beq.n	80012f8 <main+0x150>
			hdr = image_get_header(IMAGE_SLOT_2); // get address y magic
 80012b8:	2002      	movs	r0, #2
 80012ba:	f7ff f909 	bl	80004d0 <image_get_header>
 80012be:	0002      	movs	r2, r0
 80012c0:	4b67      	ldr	r3, [pc, #412]	; (8001460 <main+0x2b8>)
 80012c2:	601a      	str	r2, [r3, #0]

		// Load the updater (apparom)
		if (hdr == NULL)
 80012c4:	4b66      	ldr	r3, [pc, #408]	; (8001460 <main+0x2b8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d104      	bne.n	80012d6 <main+0x12e>
		{
			printf("No image found in slot 2\r\n");
 80012cc:	4b65      	ldr	r3, [pc, #404]	; (8001464 <main+0x2bc>)
 80012ce:	0018      	movs	r0, r3
 80012d0:	f005 f96a 	bl	80065a8 <puts>
 80012d4:	e005      	b.n	80012e2 <main+0x13a>
		}
		else
		{
			if (image_validate(IMAGE_SLOT_2, hdr) != 0) {// addr =  &__loader_rom_start__ + sizeof(image_hdr_t), len -> crc(add, len)
 80012d6:	4b62      	ldr	r3, [pc, #392]	; (8001460 <main+0x2b8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	0019      	movs	r1, r3
 80012dc:	2002      	movs	r0, #2
 80012de:	f7ff f925 	bl	800052c <image_validate>
			}
		}
		//ioport_set_pin_level(RED_LED, false);
		//ioport_set_pin_level(GREEN_LED, false);
		//ioport_set_pin_level(BLUE_LED, false);
		printf("Jumping to updater\r\n");
 80012e2:	4b61      	ldr	r3, [pc, #388]	; (8001468 <main+0x2c0>)
 80012e4:	0018      	movs	r0, r3
 80012e6:	f005 f95f 	bl	80065a8 <puts>
		shared_mem_increment_boot_counter();
 80012ea:	f000 fbed 	bl	8001ac8 <shared_mem_increment_boot_counter>
		//printf("Boot count: %d \r\n",shared_mem_get_boot_counter());
		image_start(hdr);
 80012ee:	4b5c      	ldr	r3, [pc, #368]	; (8001460 <main+0x2b8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	0018      	movs	r0, r3
 80012f4:	f7ff fef6 	bl	80010e4 <image_start>

	}

	if (!shared_mem_is_app_upd_requested()) {//app //boot 1
 80012f8:	f000 fbd4 	bl	8001aa4 <shared_mem_is_app_upd_requested>
 80012fc:	0003      	movs	r3, r0
 80012fe:	001a      	movs	r2, r3
 8001300:	2301      	movs	r3, #1
 8001302:	4053      	eors	r3, r2
 8001304:	b2db      	uxtb	r3, r3
 8001306:	2b00      	cmp	r3, #0
 8001308:	d037      	beq.n	800137a <main+0x1d2>
		// Boot count, maybe not neccessary or implement a better thing to handle this
		const uint8_t max_boot_attemps = 4;
 800130a:	1dfb      	adds	r3, r7, #7
 800130c:	2204      	movs	r2, #4
 800130e:	701a      	strb	r2, [r3, #0]
		if (shared_mem_get_boot_counter() >= max_boot_attemps)
 8001310:	f000 fbf2 	bl	8001af8 <shared_mem_get_boot_counter>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	1dfb      	adds	r3, r7, #7
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	4293      	cmp	r3, r2
 800131e:	d809      	bhi.n	8001334 <main+0x18c>
		{
			shared_mem_clear_boot_counter();
 8001320:	f000 fbe0 	bl	8001ae4 <shared_mem_clear_boot_counter>
			printf("App unstable, entering to DFU mode\r\n");
 8001324:	4b51      	ldr	r3, [pc, #324]	; (800146c <main+0x2c4>)
 8001326:	0018      	movs	r0, r3
 8001328:	f005 f93e 	bl	80065a8 <puts>
			break;
 800132c:	46c0      	nop			; (mov r8, r8)

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }//end while
	HAL_NVIC_SystemReset(); //resetea el uC
 800132e:	f001 f868 	bl	8002402 <HAL_NVIC_SystemReset>
 8001332:	e073      	b.n	800141c <main+0x274>
		hdr = image_get_header(IMAGE_SLOT_1);// get address y magic
 8001334:	2001      	movs	r0, #1
 8001336:	f7ff f8cb 	bl	80004d0 <image_get_header>
 800133a:	0002      	movs	r2, r0
 800133c:	4b48      	ldr	r3, [pc, #288]	; (8001460 <main+0x2b8>)
 800133e:	601a      	str	r2, [r3, #0]
		if (hdr == NULL)
 8001340:	4b47      	ldr	r3, [pc, #284]	; (8001460 <main+0x2b8>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d104      	bne.n	8001352 <main+0x1aa>
			printf("No image found in slot 1\r\n");
 8001348:	4b49      	ldr	r3, [pc, #292]	; (8001470 <main+0x2c8>)
 800134a:	0018      	movs	r0, r3
 800134c:	f005 f92c 	bl	80065a8 <puts>
			goto invalid;
 8001350:	e064      	b.n	800141c <main+0x274>
		if (image_validate(IMAGE_SLOT_1, hdr) != 0) { // addr =  &__loader_rom_start__ + sizeof(image_hdr_t), len -> crc(add, len)
 8001352:	4b43      	ldr	r3, [pc, #268]	; (8001460 <main+0x2b8>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	0019      	movs	r1, r3
 8001358:	2001      	movs	r0, #1
 800135a:	f7ff f8e7 	bl	800052c <image_validate>
 800135e:	1e03      	subs	r3, r0, #0
 8001360:	d15b      	bne.n	800141a <main+0x272>
		printf("Jumping to application\r\n\n");
 8001362:	4b44      	ldr	r3, [pc, #272]	; (8001474 <main+0x2cc>)
 8001364:	0018      	movs	r0, r3
 8001366:	f005 f91f 	bl	80065a8 <puts>
		shared_mem_increment_boot_counter();
 800136a:	f000 fbad 	bl	8001ac8 <shared_mem_increment_boot_counter>
		image_start(hdr);
 800136e:	4b3c      	ldr	r3, [pc, #240]	; (8001460 <main+0x2b8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	0018      	movs	r0, r3
 8001374:	f7ff feb6 	bl	80010e4 <image_start>
 8001378:	e745      	b.n	8001206 <main+0x5e>
	else if (shared_mem_is_app_upd_requested())
 800137a:	f000 fb93 	bl	8001aa4 <shared_mem_is_app_upd_requested>
 800137e:	1e03      	subs	r3, r0, #0
 8001380:	d100      	bne.n	8001384 <main+0x1dc>
 8001382:	e740      	b.n	8001206 <main+0x5e>
		if (update_firmware() == 0)
 8001384:	f7ff fb72 	bl	8000a6c <update_firmware>
 8001388:	1e03      	subs	r3, r0, #0
 800138a:	d000      	beq.n	800138e <main+0x1e6>
 800138c:	e73b      	b.n	8001206 <main+0x5e>
			printf("Update completed, restarting\r\n");
 800138e:	4b3a      	ldr	r3, [pc, #232]	; (8001478 <main+0x2d0>)
 8001390:	0018      	movs	r0, r3
 8001392:	f005 f909 	bl	80065a8 <puts>
			shared_mem_set_update_completed();
 8001396:	f000 fbb9 	bl	8001b0c <shared_mem_set_update_completed>
			shared_mem_clear_boot_counter();
 800139a:	f000 fba3 	bl	8001ae4 <shared_mem_clear_boot_counter>
			shared_mem_clear_ota_info();
 800139e:	f000 fbc1 	bl	8001b24 <shared_mem_clear_ota_info>
			shared_mem_set_app_update_requested(false);
 80013a2:	2000      	movs	r0, #0
 80013a4:	f000 fbc8 	bl	8001b38 <shared_mem_set_app_update_requested>
			shared_mem_set_update();
 80013a8:	f000 fbd6 	bl	8001b58 <shared_mem_set_update>
			printf("shared_mem_get_update: %d \n\r",shared_mem_get_update());
 80013ac:	f000 fbde 	bl	8001b6c <shared_mem_get_update>
 80013b0:	0002      	movs	r2, r0
 80013b2:	4b32      	ldr	r3, [pc, #200]	; (800147c <main+0x2d4>)
 80013b4:	0011      	movs	r1, r2
 80013b6:	0018      	movs	r0, r3
 80013b8:	f005 f856 	bl	8006468 <iprintf>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);//resetea el uC
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	482f      	ldr	r0, [pc, #188]	; (8001480 <main+0x2d8>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	0019      	movs	r1, r3
 80013c6:	f001 fc2a 	bl	8002c1e <HAL_GPIO_WritePin>
			HAL_Delay(2000);
 80013ca:	23fa      	movs	r3, #250	; 0xfa
 80013cc:	00db      	lsls	r3, r3, #3
 80013ce:	0018      	movs	r0, r3
 80013d0:	f000 ff10 	bl	80021f4 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 80013d4:	2380      	movs	r3, #128	; 0x80
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	4829      	ldr	r0, [pc, #164]	; (8001480 <main+0x2d8>)
 80013da:	2201      	movs	r2, #1
 80013dc:	0019      	movs	r1, r3
 80013de:	f001 fc1e 	bl	8002c1e <HAL_GPIO_WritePin>
			printf("Reset COMM \n\r");
 80013e2:	4b28      	ldr	r3, [pc, #160]	; (8001484 <main+0x2dc>)
 80013e4:	0018      	movs	r0, r3
 80013e6:	f005 f83f 	bl	8006468 <iprintf>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, 0);//resetea el uC
 80013ea:	4b27      	ldr	r3, [pc, #156]	; (8001488 <main+0x2e0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	2108      	movs	r1, #8
 80013f0:	0018      	movs	r0, r3
 80013f2:	f001 fc14 	bl	8002c1e <HAL_GPIO_WritePin>
			HAL_Delay(2000);
 80013f6:	23fa      	movs	r3, #250	; 0xfa
 80013f8:	00db      	lsls	r3, r3, #3
 80013fa:	0018      	movs	r0, r3
 80013fc:	f000 fefa 	bl	80021f4 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, 1);
 8001400:	4b21      	ldr	r3, [pc, #132]	; (8001488 <main+0x2e0>)
 8001402:	2201      	movs	r2, #1
 8001404:	2108      	movs	r1, #8
 8001406:	0018      	movs	r0, r3
 8001408:	f001 fc09 	bl	8002c1e <HAL_GPIO_WritePin>
			printf("Shutdown COMM  \n\r");
 800140c:	4b1f      	ldr	r3, [pc, #124]	; (800148c <main+0x2e4>)
 800140e:	0018      	movs	r0, r3
 8001410:	f005 f82a 	bl	8006468 <iprintf>
			HAL_NVIC_SystemReset();
 8001414:	f000 fff5 	bl	8002402 <HAL_NVIC_SystemReset>
		HAL_Delay(5);
 8001418:	e6f5      	b.n	8001206 <main+0x5e>
			goto invalid;
 800141a:	46c0      	nop			; (mov r8, r8)

	invalid:
		printf("\r\nFlash a valid application\r\n");
 800141c:	4b1c      	ldr	r3, [pc, #112]	; (8001490 <main+0x2e8>)
 800141e:	0018      	movs	r0, r3
 8001420:	f005 f8c2 	bl	80065a8 <puts>
		while (true)
		{
			__asm__ __volatile__("");
 8001424:	e7fe      	b.n	8001424 <main+0x27c>
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	20000aa4 	.word	0x20000aa4
 800142c:	08007e4c 	.word	0x08007e4c
 8001430:	20000b58 	.word	0x20000b58
 8001434:	20000a10 	.word	0x20000a10
 8001438:	20000d76 	.word	0x20000d76
 800143c:	2000092c 	.word	0x2000092c
 8001440:	200009c4 	.word	0x200009c4
 8001444:	20000d74 	.word	0x20000d74
 8001448:	08007e70 	.word	0x08007e70
 800144c:	20000b49 	.word	0x20000b49
 8001450:	08007e80 	.word	0x08007e80
 8001454:	08007e88 	.word	0x08007e88
 8001458:	20000d78 	.word	0x20000d78
 800145c:	08007e98 	.word	0x08007e98
 8001460:	20000d84 	.word	0x20000d84
 8001464:	08007ea8 	.word	0x08007ea8
 8001468:	08007ec4 	.word	0x08007ec4
 800146c:	08007ed8 	.word	0x08007ed8
 8001470:	08007efc 	.word	0x08007efc
 8001474:	08007f18 	.word	0x08007f18
 8001478:	08007f34 	.word	0x08007f34
 800147c:	08007f54 	.word	0x08007f54
 8001480:	50000400 	.word	0x50000400
 8001484:	08007f74 	.word	0x08007f74
 8001488:	50000c00 	.word	0x50000c00
 800148c:	08007f84 	.word	0x08007f84
 8001490:	08007f9c 	.word	0x08007f9c

08001494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b093      	sub	sp, #76	; 0x4c
 8001498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	2410      	movs	r4, #16
 800149c:	193b      	adds	r3, r7, r4
 800149e:	0018      	movs	r0, r3
 80014a0:	2338      	movs	r3, #56	; 0x38
 80014a2:	001a      	movs	r2, r3
 80014a4:	2100      	movs	r1, #0
 80014a6:	f004 ffd6 	bl	8006456 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014aa:	003b      	movs	r3, r7
 80014ac:	0018      	movs	r0, r3
 80014ae:	2310      	movs	r3, #16
 80014b0:	001a      	movs	r2, r3
 80014b2:	2100      	movs	r1, #0
 80014b4:	f004 ffcf 	bl	8006456 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	0018      	movs	r0, r3
 80014be:	f001 fbcb 	bl	8002c58 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014c2:	193b      	adds	r3, r7, r4
 80014c4:	2202      	movs	r2, #2
 80014c6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c8:	193b      	adds	r3, r7, r4
 80014ca:	2280      	movs	r2, #128	; 0x80
 80014cc:	0052      	lsls	r2, r2, #1
 80014ce:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80014d0:	193b      	adds	r3, r7, r4
 80014d2:	2200      	movs	r2, #0
 80014d4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014d6:	193b      	adds	r3, r7, r4
 80014d8:	2240      	movs	r2, #64	; 0x40
 80014da:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014dc:	193b      	adds	r3, r7, r4
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e2:	193b      	adds	r3, r7, r4
 80014e4:	0018      	movs	r0, r3
 80014e6:	f001 fc03 	bl	8002cf0 <HAL_RCC_OscConfig>
 80014ea:	1e03      	subs	r3, r0, #0
 80014ec:	d001      	beq.n	80014f2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80014ee:	f000 fa83 	bl	80019f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f2:	003b      	movs	r3, r7
 80014f4:	2207      	movs	r2, #7
 80014f6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014f8:	003b      	movs	r3, r7
 80014fa:	2200      	movs	r2, #0
 80014fc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014fe:	003b      	movs	r3, r7
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001504:	003b      	movs	r3, r7
 8001506:	2200      	movs	r2, #0
 8001508:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800150a:	003b      	movs	r3, r7
 800150c:	2100      	movs	r1, #0
 800150e:	0018      	movs	r0, r3
 8001510:	f001 ff08 	bl	8003324 <HAL_RCC_ClockConfig>
 8001514:	1e03      	subs	r3, r0, #0
 8001516:	d001      	beq.n	800151c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001518:	f000 fa6e 	bl	80019f8 <Error_Handler>
  }
}
 800151c:	46c0      	nop			; (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	b013      	add	sp, #76	; 0x4c
 8001522:	bd90      	pop	{r4, r7, pc}

08001524 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800152a:	2310      	movs	r3, #16
 800152c:	18fb      	adds	r3, r7, r3
 800152e:	0018      	movs	r0, r3
 8001530:	2310      	movs	r3, #16
 8001532:	001a      	movs	r2, r3
 8001534:	2100      	movs	r1, #0
 8001536:	f004 ff8e 	bl	8006456 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	0018      	movs	r0, r3
 800153e:	230c      	movs	r3, #12
 8001540:	001a      	movs	r2, r3
 8001542:	2100      	movs	r1, #0
 8001544:	f004 ff87 	bl	8006456 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001548:	4b21      	ldr	r3, [pc, #132]	; (80015d0 <MX_TIM1_Init+0xac>)
 800154a:	4a22      	ldr	r2, [pc, #136]	; (80015d4 <MX_TIM1_Init+0xb0>)
 800154c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16000-1;
 800154e:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <MX_TIM1_Init+0xac>)
 8001550:	4a21      	ldr	r2, [pc, #132]	; (80015d8 <MX_TIM1_Init+0xb4>)
 8001552:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001554:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <MX_TIM1_Init+0xac>)
 8001556:	2200      	movs	r2, #0
 8001558:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <MX_TIM1_Init+0xac>)
 800155c:	22c8      	movs	r2, #200	; 0xc8
 800155e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001560:	4b1b      	ldr	r3, [pc, #108]	; (80015d0 <MX_TIM1_Init+0xac>)
 8001562:	2200      	movs	r2, #0
 8001564:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001566:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <MX_TIM1_Init+0xac>)
 8001568:	2200      	movs	r2, #0
 800156a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <MX_TIM1_Init+0xac>)
 800156e:	2200      	movs	r2, #0
 8001570:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001572:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MX_TIM1_Init+0xac>)
 8001574:	0018      	movs	r0, r3
 8001576:	f002 fa07 	bl	8003988 <HAL_TIM_Base_Init>
 800157a:	1e03      	subs	r3, r0, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 800157e:	f000 fa3b 	bl	80019f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001582:	2110      	movs	r1, #16
 8001584:	187b      	adds	r3, r7, r1
 8001586:	2280      	movs	r2, #128	; 0x80
 8001588:	0152      	lsls	r2, r2, #5
 800158a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800158c:	187a      	adds	r2, r7, r1
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <MX_TIM1_Init+0xac>)
 8001590:	0011      	movs	r1, r2
 8001592:	0018      	movs	r0, r3
 8001594:	f002 fc0c 	bl	8003db0 <HAL_TIM_ConfigClockSource>
 8001598:	1e03      	subs	r3, r0, #0
 800159a:	d001      	beq.n	80015a0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800159c:	f000 fa2c 	bl	80019f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	2200      	movs	r2, #0
 80015aa:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ac:	1d3b      	adds	r3, r7, #4
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015b2:	1d3a      	adds	r2, r7, #4
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <MX_TIM1_Init+0xac>)
 80015b6:	0011      	movs	r1, r2
 80015b8:	0018      	movs	r0, r3
 80015ba:	f002 fe0b 	bl	80041d4 <HAL_TIMEx_MasterConfigSynchronization>
 80015be:	1e03      	subs	r3, r0, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80015c2:	f000 fa19 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b008      	add	sp, #32
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	46c0      	nop			; (mov r8, r8)
 80015d0:	2000092c 	.word	0x2000092c
 80015d4:	40012c00 	.word	0x40012c00
 80015d8:	00003e7f 	.word	0x00003e7f

080015dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015e2:	2310      	movs	r3, #16
 80015e4:	18fb      	adds	r3, r7, r3
 80015e6:	0018      	movs	r0, r3
 80015e8:	2310      	movs	r3, #16
 80015ea:	001a      	movs	r2, r3
 80015ec:	2100      	movs	r1, #0
 80015ee:	f004 ff32 	bl	8006456 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	0018      	movs	r0, r3
 80015f6:	230c      	movs	r3, #12
 80015f8:	001a      	movs	r2, r3
 80015fa:	2100      	movs	r1, #0
 80015fc:	f004 ff2b 	bl	8006456 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001600:	4b1e      	ldr	r3, [pc, #120]	; (800167c <MX_TIM3_Init+0xa0>)
 8001602:	4a1f      	ldr	r2, [pc, #124]	; (8001680 <MX_TIM3_Init+0xa4>)
 8001604:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16000-1;
 8001606:	4b1d      	ldr	r3, [pc, #116]	; (800167c <MX_TIM3_Init+0xa0>)
 8001608:	4a1e      	ldr	r2, [pc, #120]	; (8001684 <MX_TIM3_Init+0xa8>)
 800160a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160c:	4b1b      	ldr	r3, [pc, #108]	; (800167c <MX_TIM3_Init+0xa0>)
 800160e:	2200      	movs	r2, #0
 8001610:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8000;
 8001612:	4b1a      	ldr	r3, [pc, #104]	; (800167c <MX_TIM3_Init+0xa0>)
 8001614:	22fa      	movs	r2, #250	; 0xfa
 8001616:	0152      	lsls	r2, r2, #5
 8001618:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800161a:	4b18      	ldr	r3, [pc, #96]	; (800167c <MX_TIM3_Init+0xa0>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001620:	4b16      	ldr	r3, [pc, #88]	; (800167c <MX_TIM3_Init+0xa0>)
 8001622:	2200      	movs	r2, #0
 8001624:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001626:	4b15      	ldr	r3, [pc, #84]	; (800167c <MX_TIM3_Init+0xa0>)
 8001628:	0018      	movs	r0, r3
 800162a:	f002 f9ad 	bl	8003988 <HAL_TIM_Base_Init>
 800162e:	1e03      	subs	r3, r0, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001632:	f000 f9e1 	bl	80019f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001636:	2110      	movs	r1, #16
 8001638:	187b      	adds	r3, r7, r1
 800163a:	2280      	movs	r2, #128	; 0x80
 800163c:	0152      	lsls	r2, r2, #5
 800163e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001640:	187a      	adds	r2, r7, r1
 8001642:	4b0e      	ldr	r3, [pc, #56]	; (800167c <MX_TIM3_Init+0xa0>)
 8001644:	0011      	movs	r1, r2
 8001646:	0018      	movs	r0, r3
 8001648:	f002 fbb2 	bl	8003db0 <HAL_TIM_ConfigClockSource>
 800164c:	1e03      	subs	r3, r0, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001650:	f000 f9d2 	bl	80019f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001660:	1d3a      	adds	r2, r7, #4
 8001662:	4b06      	ldr	r3, [pc, #24]	; (800167c <MX_TIM3_Init+0xa0>)
 8001664:	0011      	movs	r1, r2
 8001666:	0018      	movs	r0, r3
 8001668:	f002 fdb4 	bl	80041d4 <HAL_TIMEx_MasterConfigSynchronization>
 800166c:	1e03      	subs	r3, r0, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001670:	f000 f9c2 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001674:	46c0      	nop			; (mov r8, r8)
 8001676:	46bd      	mov	sp, r7
 8001678:	b008      	add	sp, #32
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000978 	.word	0x20000978
 8001680:	40000400 	.word	0x40000400
 8001684:	00003e7f 	.word	0x00003e7f

08001688 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168e:	2310      	movs	r3, #16
 8001690:	18fb      	adds	r3, r7, r3
 8001692:	0018      	movs	r0, r3
 8001694:	2310      	movs	r3, #16
 8001696:	001a      	movs	r2, r3
 8001698:	2100      	movs	r1, #0
 800169a:	f004 fedc 	bl	8006456 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	0018      	movs	r0, r3
 80016a2:	230c      	movs	r3, #12
 80016a4:	001a      	movs	r2, r3
 80016a6:	2100      	movs	r1, #0
 80016a8:	f004 fed5 	bl	8006456 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80016ac:	4b1f      	ldr	r3, [pc, #124]	; (800172c <MX_TIM15_Init+0xa4>)
 80016ae:	4a20      	ldr	r2, [pc, #128]	; (8001730 <MX_TIM15_Init+0xa8>)
 80016b0:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 16000-1;
 80016b2:	4b1e      	ldr	r3, [pc, #120]	; (800172c <MX_TIM15_Init+0xa4>)
 80016b4:	4a1f      	ldr	r2, [pc, #124]	; (8001734 <MX_TIM15_Init+0xac>)
 80016b6:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b8:	4b1c      	ldr	r3, [pc, #112]	; (800172c <MX_TIM15_Init+0xa4>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 15000;
 80016be:	4b1b      	ldr	r3, [pc, #108]	; (800172c <MX_TIM15_Init+0xa4>)
 80016c0:	4a1d      	ldr	r2, [pc, #116]	; (8001738 <MX_TIM15_Init+0xb0>)
 80016c2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c4:	4b19      	ldr	r3, [pc, #100]	; (800172c <MX_TIM15_Init+0xa4>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80016ca:	4b18      	ldr	r3, [pc, #96]	; (800172c <MX_TIM15_Init+0xa4>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d0:	4b16      	ldr	r3, [pc, #88]	; (800172c <MX_TIM15_Init+0xa4>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <MX_TIM15_Init+0xa4>)
 80016d8:	0018      	movs	r0, r3
 80016da:	f002 f955 	bl	8003988 <HAL_TIM_Base_Init>
 80016de:	1e03      	subs	r3, r0, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 80016e2:	f000 f989 	bl	80019f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e6:	2110      	movs	r1, #16
 80016e8:	187b      	adds	r3, r7, r1
 80016ea:	2280      	movs	r2, #128	; 0x80
 80016ec:	0152      	lsls	r2, r2, #5
 80016ee:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80016f0:	187a      	adds	r2, r7, r1
 80016f2:	4b0e      	ldr	r3, [pc, #56]	; (800172c <MX_TIM15_Init+0xa4>)
 80016f4:	0011      	movs	r1, r2
 80016f6:	0018      	movs	r0, r3
 80016f8:	f002 fb5a 	bl	8003db0 <HAL_TIM_ConfigClockSource>
 80016fc:	1e03      	subs	r3, r0, #0
 80016fe:	d001      	beq.n	8001704 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8001700:	f000 f97a 	bl	80019f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	2200      	movs	r2, #0
 800170e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001710:	1d3a      	adds	r2, r7, #4
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <MX_TIM15_Init+0xa4>)
 8001714:	0011      	movs	r1, r2
 8001716:	0018      	movs	r0, r3
 8001718:	f002 fd5c 	bl	80041d4 <HAL_TIMEx_MasterConfigSynchronization>
 800171c:	1e03      	subs	r3, r0, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8001720:	f000 f96a 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001724:	46c0      	nop			; (mov r8, r8)
 8001726:	46bd      	mov	sp, r7
 8001728:	b008      	add	sp, #32
 800172a:	bd80      	pop	{r7, pc}
 800172c:	200009c4 	.word	0x200009c4
 8001730:	40014000 	.word	0x40014000
 8001734:	00003e7f 	.word	0x00003e7f
 8001738:	00003a98 	.word	0x00003a98

0800173c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001740:	4b23      	ldr	r3, [pc, #140]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001742:	4a24      	ldr	r2, [pc, #144]	; (80017d4 <MX_USART2_UART_Init+0x98>)
 8001744:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001746:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001748:	2296      	movs	r2, #150	; 0x96
 800174a:	0192      	lsls	r2, r2, #6
 800174c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800174e:	4b20      	ldr	r3, [pc, #128]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001754:	4b1e      	ldr	r3, [pc, #120]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001756:	2200      	movs	r2, #0
 8001758:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800175a:	4b1d      	ldr	r3, [pc, #116]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 800175c:	2200      	movs	r2, #0
 800175e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001760:	4b1b      	ldr	r3, [pc, #108]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001762:	220c      	movs	r2, #12
 8001764:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001766:	4b1a      	ldr	r3, [pc, #104]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800176c:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 800176e:	2200      	movs	r2, #0
 8001770:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001772:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001774:	2200      	movs	r2, #0
 8001776:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001778:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 800177a:	2200      	movs	r2, #0
 800177c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800177e:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001780:	2200      	movs	r2, #0
 8001782:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001786:	0018      	movs	r0, r3
 8001788:	f002 fdac 	bl	80042e4 <HAL_UART_Init>
 800178c:	1e03      	subs	r3, r0, #0
 800178e:	d001      	beq.n	8001794 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001790:	f000 f932 	bl	80019f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001794:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001796:	2100      	movs	r1, #0
 8001798:	0018      	movs	r0, r3
 800179a:	f004 fce1 	bl	8006160 <HAL_UARTEx_SetTxFifoThreshold>
 800179e:	1e03      	subs	r3, r0, #0
 80017a0:	d001      	beq.n	80017a6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80017a2:	f000 f929 	bl	80019f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 80017a8:	2100      	movs	r1, #0
 80017aa:	0018      	movs	r0, r3
 80017ac:	f004 fd18 	bl	80061e0 <HAL_UARTEx_SetRxFifoThreshold>
 80017b0:	1e03      	subs	r3, r0, #0
 80017b2:	d001      	beq.n	80017b8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80017b4:	f000 f920 	bl	80019f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80017b8:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 80017ba:	0018      	movs	r0, r3
 80017bc:	f004 fc96 	bl	80060ec <HAL_UARTEx_DisableFifoMode>
 80017c0:	1e03      	subs	r3, r0, #0
 80017c2:	d001      	beq.n	80017c8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80017c4:	f000 f918 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017c8:	46c0      	nop			; (mov r8, r8)
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	20000a10 	.word	0x20000a10
 80017d4:	40004400 	.word	0x40004400

080017d8 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 80017dc:	4b16      	ldr	r3, [pc, #88]	; (8001838 <MX_USART5_UART_Init+0x60>)
 80017de:	4a17      	ldr	r2, [pc, #92]	; (800183c <MX_USART5_UART_Init+0x64>)
 80017e0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <MX_USART5_UART_Init+0x60>)
 80017e4:	22e1      	movs	r2, #225	; 0xe1
 80017e6:	0252      	lsls	r2, r2, #9
 80017e8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80017ea:	4b13      	ldr	r3, [pc, #76]	; (8001838 <MX_USART5_UART_Init+0x60>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80017f0:	4b11      	ldr	r3, [pc, #68]	; (8001838 <MX_USART5_UART_Init+0x60>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80017f6:	4b10      	ldr	r3, [pc, #64]	; (8001838 <MX_USART5_UART_Init+0x60>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80017fc:	4b0e      	ldr	r3, [pc, #56]	; (8001838 <MX_USART5_UART_Init+0x60>)
 80017fe:	220c      	movs	r2, #12
 8001800:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001802:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <MX_USART5_UART_Init+0x60>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001808:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <MX_USART5_UART_Init+0x60>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800180e:	4b0a      	ldr	r3, [pc, #40]	; (8001838 <MX_USART5_UART_Init+0x60>)
 8001810:	2200      	movs	r2, #0
 8001812:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001814:	4b08      	ldr	r3, [pc, #32]	; (8001838 <MX_USART5_UART_Init+0x60>)
 8001816:	2200      	movs	r2, #0
 8001818:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800181a:	4b07      	ldr	r3, [pc, #28]	; (8001838 <MX_USART5_UART_Init+0x60>)
 800181c:	2200      	movs	r2, #0
 800181e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001820:	4b05      	ldr	r3, [pc, #20]	; (8001838 <MX_USART5_UART_Init+0x60>)
 8001822:	0018      	movs	r0, r3
 8001824:	f002 fd5e 	bl	80042e4 <HAL_UART_Init>
 8001828:	1e03      	subs	r3, r0, #0
 800182a:	d001      	beq.n	8001830 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 800182c:	f000 f8e4 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8001830:	46c0      	nop			; (mov r8, r8)
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	46c0      	nop			; (mov r8, r8)
 8001838:	20000aa4 	.word	0x20000aa4
 800183c:	40005000 	.word	0x40005000

08001840 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END MX_GPIO_Init_2 */
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a1a      	ldr	r2, [pc, #104]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d102      	bne.n	8001858 <HAL_TIM_PeriodElapsedCallback+0x18>
	  {
		timer_flag = 1 ;
 8001852:	4b1a      	ldr	r3, [pc, #104]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001854:	2201      	movs	r2, #1
 8001856:	801a      	strh	r2, [r3, #0]
	  }

   if(htim->Instance == TIM3)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a18      	ldr	r2, [pc, #96]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d102      	bne.n	8001868 <HAL_TIM_PeriodElapsedCallback+0x28>
     {
	   dato_recivido = 1;// offset is 0 or page integers
 8001862:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001864:	2201      	movs	r2, #1
 8001866:	701a      	strb	r2, [r3, #0]
     }

   if(htim->Instance == TIM15)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a16      	ldr	r2, [pc, #88]	; (80018c8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d11d      	bne.n	80018ae <HAL_TIM_PeriodElapsedCallback+0x6e>
     {
		printf("TIMER15\r\n\n");
 8001872:	4b16      	ldr	r3, [pc, #88]	; (80018cc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001874:	0018      	movs	r0, r3
 8001876:	f004 fe97 	bl	80065a8 <puts>
		printf("flag_timer: %d\r\n\n",flag_timer);
 800187a:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	001a      	movs	r2, r3
 8001880:	4b14      	ldr	r3, [pc, #80]	; (80018d4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001882:	0011      	movs	r1, r2
 8001884:	0018      	movs	r0, r3
 8001886:	f004 fdef 	bl	8006468 <iprintf>
		if(flag_timer)
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00a      	beq.n	80018a8 <HAL_TIM_PeriodElapsedCallback+0x68>
		{
			flag_break = 1;
 8001892:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001894:	2201      	movs	r2, #1
 8001896:	801a      	strh	r2, [r3, #0]
			printf("flag_break: %d\r\n\n",flag_break);
 8001898:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	001a      	movs	r2, r3
 800189e:	4b0f      	ldr	r3, [pc, #60]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80018a0:	0011      	movs	r1, r2
 80018a2:	0018      	movs	r0, r3
 80018a4:	f004 fde0 	bl	8006468 <iprintf>
		}
		flag_timer = 1;
 80018a8:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	801a      	strh	r2, [r3, #0]

     }
}
 80018ae:	46c0      	nop			; (mov r8, r8)
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b002      	add	sp, #8
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			; (mov r8, r8)
 80018b8:	40012c00 	.word	0x40012c00
 80018bc:	20000d76 	.word	0x20000d76
 80018c0:	40000400 	.word	0x40000400
 80018c4:	20000b48 	.word	0x20000b48
 80018c8:	40014000 	.word	0x40014000
 80018cc:	08007fbc 	.word	0x08007fbc
 80018d0:	20000d70 	.word	0x20000d70
 80018d4:	08007fc8 	.word	0x08007fc8
 80018d8:	20000d78 	.word	0x20000d78
 80018dc:	08007fdc 	.word	0x08007fdc

080018e0 <MX_GPIO_Init_user>:



static void MX_GPIO_Init_user(void)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b08b      	sub	sp, #44	; 0x2c
 80018e4:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e6:	2414      	movs	r4, #20
 80018e8:	193b      	adds	r3, r7, r4
 80018ea:	0018      	movs	r0, r3
 80018ec:	2314      	movs	r3, #20
 80018ee:	001a      	movs	r2, r3
 80018f0:	2100      	movs	r1, #0
 80018f2:	f004 fdb0 	bl	8006456 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f6:	4b3d      	ldr	r3, [pc, #244]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 80018f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018fa:	4b3c      	ldr	r3, [pc, #240]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 80018fc:	2104      	movs	r1, #4
 80018fe:	430a      	orrs	r2, r1
 8001900:	635a      	str	r2, [r3, #52]	; 0x34
 8001902:	4b3a      	ldr	r3, [pc, #232]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 8001904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001906:	2204      	movs	r2, #4
 8001908:	4013      	ands	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
 800190c:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 800190e:	4b37      	ldr	r3, [pc, #220]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 8001910:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001912:	4b36      	ldr	r3, [pc, #216]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 8001914:	2108      	movs	r1, #8
 8001916:	430a      	orrs	r2, r1
 8001918:	635a      	str	r2, [r3, #52]	; 0x34
 800191a:	4b34      	ldr	r3, [pc, #208]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 800191c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800191e:	2208      	movs	r2, #8
 8001920:	4013      	ands	r3, r2
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001926:	4b31      	ldr	r3, [pc, #196]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 8001928:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800192a:	4b30      	ldr	r3, [pc, #192]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 800192c:	2101      	movs	r1, #1
 800192e:	430a      	orrs	r2, r1
 8001930:	635a      	str	r2, [r3, #52]	; 0x34
 8001932:	4b2e      	ldr	r3, [pc, #184]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 8001934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001936:	2201      	movs	r2, #1
 8001938:	4013      	ands	r3, r2
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800193e:	4b2b      	ldr	r3, [pc, #172]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 8001940:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001942:	4b2a      	ldr	r3, [pc, #168]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 8001944:	2102      	movs	r1, #2
 8001946:	430a      	orrs	r2, r1
 8001948:	635a      	str	r2, [r3, #52]	; 0x34
 800194a:	4b28      	ldr	r3, [pc, #160]	; (80019ec <MX_GPIO_Init_user+0x10c>)
 800194c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800194e:	2202      	movs	r2, #2
 8001950:	4013      	ands	r3, r2
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 8001956:	4b26      	ldr	r3, [pc, #152]	; (80019f0 <MX_GPIO_Init_user+0x110>)
 8001958:	2201      	movs	r2, #1
 800195a:	2108      	movs	r1, #8
 800195c:	0018      	movs	r0, r3
 800195e:	f001 f95e 	bl	8002c1e <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(RST_COMM_GPIO_Port, RST_COMM_Pin, GPIO_PIN_SET);
 8001962:	2380      	movs	r3, #128	; 0x80
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	4823      	ldr	r0, [pc, #140]	; (80019f4 <MX_GPIO_Init_user+0x114>)
 8001968:	2201      	movs	r2, #1
 800196a:	0019      	movs	r1, r3
 800196c:	f001 f957 	bl	8002c1e <HAL_GPIO_WritePin>

	  GPIO_InitStruct.Pin = LTE_ON_Pin;
 8001970:	193b      	adds	r3, r7, r4
 8001972:	2208      	movs	r2, #8
 8001974:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001976:	193b      	adds	r3, r7, r4
 8001978:	2201      	movs	r2, #1
 800197a:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	193b      	adds	r3, r7, r4
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001982:	193b      	adds	r3, r7, r4
 8001984:	2200      	movs	r2, #0
 8001986:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(LTE_ON_GPIO_Port, &GPIO_InitStruct);
 8001988:	193b      	adds	r3, r7, r4
 800198a:	4a19      	ldr	r2, [pc, #100]	; (80019f0 <MX_GPIO_Init_user+0x110>)
 800198c:	0019      	movs	r1, r3
 800198e:	0010      	movs	r0, r2
 8001990:	f000 ffbc 	bl	800290c <HAL_GPIO_Init>


	  /*Configure GPIO pin : RST_COMM_Pin */
	  GPIO_InitStruct.Pin = RST_COMM_Pin;
 8001994:	0021      	movs	r1, r4
 8001996:	187b      	adds	r3, r7, r1
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	0052      	lsls	r2, r2, #1
 800199c:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199e:	000c      	movs	r4, r1
 80019a0:	193b      	adds	r3, r7, r4
 80019a2:	2201      	movs	r2, #1
 80019a4:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	193b      	adds	r3, r7, r4
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	193b      	adds	r3, r7, r4
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(RST_COMM_GPIO_Port, &GPIO_InitStruct);
 80019b2:	193b      	adds	r3, r7, r4
 80019b4:	4a0f      	ldr	r2, [pc, #60]	; (80019f4 <MX_GPIO_Init_user+0x114>)
 80019b6:	0019      	movs	r1, r3
 80019b8:	0010      	movs	r0, r2
 80019ba:	f000 ffa7 	bl	800290c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
  /*Configure GPIO pin : PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80019be:	0021      	movs	r1, r4
 80019c0:	187b      	adds	r3, r7, r1
 80019c2:	2280      	movs	r2, #128	; 0x80
 80019c4:	01d2      	lsls	r2, r2, #7
 80019c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c8:	187b      	adds	r3, r7, r1
 80019ca:	2200      	movs	r2, #0
 80019cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019ce:	187b      	adds	r3, r7, r1
 80019d0:	2202      	movs	r2, #2
 80019d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d4:	187a      	adds	r2, r7, r1
 80019d6:	23a0      	movs	r3, #160	; 0xa0
 80019d8:	05db      	lsls	r3, r3, #23
 80019da:	0011      	movs	r1, r2
 80019dc:	0018      	movs	r0, r3
 80019de:	f000 ff95 	bl	800290c <HAL_GPIO_Init>


}
 80019e2:	46c0      	nop			; (mov r8, r8)
 80019e4:	46bd      	mov	sp, r7
 80019e6:	b00b      	add	sp, #44	; 0x2c
 80019e8:	bd90      	pop	{r4, r7, pc}
 80019ea:	46c0      	nop			; (mov r8, r8)
 80019ec:	40021000 	.word	0x40021000
 80019f0:	50000c00 	.word	0x50000c00
 80019f4:	50000400 	.word	0x50000400

080019f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80019fc:	b672      	cpsid	i
}
 80019fe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <Error_Handler+0x8>
	...

08001a04 <prv_set_flag>:
  BL_UPDATE_REQUEST = 1 << 1,

  FLAG_BG_FAULT = 1 << 2,
};

static void prv_set_flag(uint32_t flag, bool value) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	000a      	movs	r2, r1
 8001a0e:	1cfb      	adds	r3, r7, #3
 8001a10:	701a      	strb	r2, [r3, #0]
    if (value) {
 8001a12:	1cfb      	adds	r3, r7, #3
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d006      	beq.n	8001a28 <prv_set_flag+0x24>
        shared_data.flags |= flag;
 8001a1a:	4b09      	ldr	r3, [pc, #36]	; (8001a40 <prv_set_flag+0x3c>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	431a      	orrs	r2, r3
 8001a22:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <prv_set_flag+0x3c>)
 8001a24:	601a      	str	r2, [r3, #0]
    } else {
        shared_data.flags &= ~flag;
    }
}
 8001a26:	e006      	b.n	8001a36 <prv_set_flag+0x32>
        shared_data.flags &= ~flag;
 8001a28:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <prv_set_flag+0x3c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	43d2      	mvns	r2, r2
 8001a30:	401a      	ands	r2, r3
 8001a32:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <prv_set_flag+0x3c>)
 8001a34:	601a      	str	r2, [r3, #0]
}
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	b002      	add	sp, #8
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	46c0      	nop			; (mov r8, r8)
 8001a40:	200004f8 	.word	0x200004f8

08001a44 <prv_get_flag>:

static bool prv_get_flag(uint32_t flag) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    return shared_data.flags & flag;
 8001a4c:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <prv_get_flag+0x20>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	4013      	ands	r3, r2
 8001a54:	1e5a      	subs	r2, r3, #1
 8001a56:	4193      	sbcs	r3, r2
 8001a58:	b2db      	uxtb	r3, r3
}
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b002      	add	sp, #8
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			; (mov r8, r8)
 8001a64:	200004f8 	.word	0x200004f8

08001a68 <shared_memory_init>:

void shared_memory_init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  if (shared_data.magic != MAGIC)
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <shared_memory_init+0x34>)
 8001a6e:	685a      	ldr	r2, [r3, #4]
 8001a70:	23e7      	movs	r3, #231	; 0xe7
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d00d      	beq.n	8001a94 <shared_memory_init+0x2c>
  {
    printf("Shared memory uninitialized, setting MAGIC\r\n");
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <shared_memory_init+0x38>)
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	f004 fd94 	bl	80065a8 <puts>
    memset(&shared_data, 0, sizeof (shared_data_t));
 8001a80:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <shared_memory_init+0x34>)
 8001a82:	2212      	movs	r2, #18
 8001a84:	2100      	movs	r1, #0
 8001a86:	0018      	movs	r0, r3
 8001a88:	f004 fce5 	bl	8006456 <memset>
    shared_data.magic = MAGIC;
 8001a8c:	23e7      	movs	r3, #231	; 0xe7
 8001a8e:	005a      	lsls	r2, r3, #1
 8001a90:	4b02      	ldr	r3, [pc, #8]	; (8001a9c <shared_memory_init+0x34>)
 8001a92:	605a      	str	r2, [r3, #4]
  }
}
 8001a94:	46c0      	nop			; (mov r8, r8)
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	46c0      	nop			; (mov r8, r8)
 8001a9c:	200004f8 	.word	0x200004f8
 8001aa0:	08007ff0 	.word	0x08007ff0

08001aa4 <shared_mem_is_app_upd_requested>:

bool shared_mem_is_app_upd_requested(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  return prv_get_flag(APP_UPDATE_REQUEST);
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	f7ff ffcb 	bl	8001a44 <prv_get_flag>
 8001aae:	0003      	movs	r3, r0
}
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <shared_mem_is_bl_upd_requested>:

bool shared_mem_is_bl_upd_requested(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	af00      	add	r7, sp, #0
  return prv_get_flag(BL_UPDATE_REQUEST);
 8001aba:	2002      	movs	r0, #2
 8001abc:	f7ff ffc2 	bl	8001a44 <prv_get_flag>
 8001ac0:	0003      	movs	r3, r0
}
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <shared_mem_increment_boot_counter>:
{
  return prv_get_flag(FLAG_BG_FAULT);
}

void shared_mem_increment_boot_counter(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  shared_data.boot_count++;
 8001acc:	4b04      	ldr	r3, [pc, #16]	; (8001ae0 <shared_mem_increment_boot_counter+0x18>)
 8001ace:	7c1b      	ldrb	r3, [r3, #16]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	4b02      	ldr	r3, [pc, #8]	; (8001ae0 <shared_mem_increment_boot_counter+0x18>)
 8001ad6:	741a      	strb	r2, [r3, #16]
}
 8001ad8:	46c0      	nop			; (mov r8, r8)
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	200004f8 	.word	0x200004f8

08001ae4 <shared_mem_clear_boot_counter>:

void shared_mem_clear_boot_counter(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  shared_data.boot_count = 0;
 8001ae8:	4b02      	ldr	r3, [pc, #8]	; (8001af4 <shared_mem_clear_boot_counter+0x10>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	741a      	strb	r2, [r3, #16]
}
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	200004f8 	.word	0x200004f8

08001af8 <shared_mem_get_boot_counter>:

uint8_t shared_mem_get_boot_counter(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  return shared_data.boot_count;
 8001afc:	4b02      	ldr	r3, [pc, #8]	; (8001b08 <shared_mem_get_boot_counter+0x10>)
 8001afe:	7c1b      	ldrb	r3, [r3, #16]
}
 8001b00:	0018      	movs	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	200004f8 	.word	0x200004f8

08001b0c <shared_mem_set_update_completed>:
{
  return shared_data.update_size;
}

void shared_mem_set_update_completed(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  memcpy(shared_data.fota_status, "DONE", 4);
 8001b10:	4b02      	ldr	r3, [pc, #8]	; (8001b1c <shared_mem_set_update_completed+0x10>)
 8001b12:	4a03      	ldr	r2, [pc, #12]	; (8001b20 <shared_mem_set_update_completed+0x14>)
 8001b14:	60da      	str	r2, [r3, #12]
}
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	200004f8 	.word	0x200004f8
 8001b20:	454e4f44 	.word	0x454e4f44

08001b24 <shared_mem_clear_ota_info>:

void shared_mem_clear_ota_info(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  shared_data.update_size = 0;
 8001b28:	4b02      	ldr	r3, [pc, #8]	; (8001b34 <shared_mem_clear_ota_info+0x10>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]

}
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	200004f8 	.word	0x200004f8

08001b38 <shared_mem_set_app_update_requested>:

void shared_mem_set_app_update_requested(bool value)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	0002      	movs	r2, r0
 8001b40:	1dfb      	adds	r3, r7, #7
 8001b42:	701a      	strb	r2, [r3, #0]
  prv_set_flag(APP_UPDATE_REQUEST, value);
 8001b44:	1dfb      	adds	r3, r7, #7
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	0019      	movs	r1, r3
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	f7ff ff5a 	bl	8001a04 <prv_set_flag>
}
 8001b50:	46c0      	nop			; (mov r8, r8)
 8001b52:	46bd      	mov	sp, r7
 8001b54:	b002      	add	sp, #8
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <shared_mem_set_update>:
  shared_data.update_size = size;
}


void shared_mem_set_update(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	shared_data.update = 1;
 8001b5c:	4b02      	ldr	r3, [pc, #8]	; (8001b68 <shared_mem_set_update+0x10>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	745a      	strb	r2, [r3, #17]
}
 8001b62:	46c0      	nop			; (mov r8, r8)
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	200004f8 	.word	0x200004f8

08001b6c <shared_mem_get_update>:
{
	shared_data.update = 0;
}

int shared_mem_get_update(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
	return shared_data.update;
 8001b70:	4b02      	ldr	r3, [pc, #8]	; (8001b7c <shared_mem_get_update+0x10>)
 8001b72:	7c5b      	ldrb	r3, [r3, #17]
}
 8001b74:	0018      	movs	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	46c0      	nop			; (mov r8, r8)
 8001b7c:	200004f8 	.word	0x200004f8

08001b80 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001b88:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <RetargetInit+0x28>)
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	601a      	str	r2, [r3, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001b8e:	4b07      	ldr	r3, [pc, #28]	; (8001bac <RetargetInit+0x2c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	6898      	ldr	r0, [r3, #8]
 8001b94:	2300      	movs	r3, #0
 8001b96:	2202      	movs	r2, #2
 8001b98:	2100      	movs	r1, #0
 8001b9a:	f004 fd0f 	bl	80065bc <setvbuf>
}
 8001b9e:	46c0      	nop			; (mov r8, r8)
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	b002      	add	sp, #8
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	20000d88 	.word	0x20000d88
 8001bac:	2000040c 	.word	0x2000040c

08001bb0 <_isatty>:

int _isatty(int fd) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	db04      	blt.n	8001bc8 <_isatty+0x18>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	dc01      	bgt.n	8001bc8 <_isatty+0x18>
    return 1;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e005      	b.n	8001bd4 <_isatty+0x24>

  errno = EBADF;
 8001bc8:	f004 fc12 	bl	80063f0 <__errno>
 8001bcc:	0003      	movs	r3, r0
 8001bce:	2209      	movs	r2, #9
 8001bd0:	601a      	str	r2, [r3, #0]
  return 0;
 8001bd2:	2300      	movs	r3, #0
}
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	b002      	add	sp, #8
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <_write>:

int _write(int fd, char* ptr, int len) {
 8001bdc:	b5b0      	push	{r4, r5, r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d002      	beq.n	8001bf4 <_write+0x18>
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d114      	bne.n	8001c1e <_write+0x42>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <_write+0x58>)
 8001bf6:	6818      	ldr	r0, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	2517      	movs	r5, #23
 8001bfe:	197c      	adds	r4, r7, r5
 8001c00:	2301      	movs	r3, #1
 8001c02:	425b      	negs	r3, r3
 8001c04:	68b9      	ldr	r1, [r7, #8]
 8001c06:	f002 fbc3 	bl	8004390 <HAL_UART_Transmit>
 8001c0a:	0003      	movs	r3, r0
 8001c0c:	7023      	strb	r3, [r4, #0]
    if (hstatus == HAL_OK)
 8001c0e:	197b      	adds	r3, r7, r5
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <_write+0x3e>
      return len;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	e008      	b.n	8001c2c <_write+0x50>
    else
      return EIO;
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	e006      	b.n	8001c2c <_write+0x50>
  }
  errno = EBADF;
 8001c1e:	f004 fbe7 	bl	80063f0 <__errno>
 8001c22:	0003      	movs	r3, r0
 8001c24:	2209      	movs	r2, #9
 8001c26:	601a      	str	r2, [r3, #0]
  return -1;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	425b      	negs	r3, r3
}
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	b006      	add	sp, #24
 8001c32:	bdb0      	pop	{r4, r5, r7, pc}
 8001c34:	20000d88 	.word	0x20000d88

08001c38 <_close>:

int _close(int fd) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	db04      	blt.n	8001c50 <_close+0x18>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	dc01      	bgt.n	8001c50 <_close+0x18>
    return 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	e006      	b.n	8001c5e <_close+0x26>

  errno = EBADF;
 8001c50:	f004 fbce 	bl	80063f0 <__errno>
 8001c54:	0003      	movs	r3, r0
 8001c56:	2209      	movs	r2, #9
 8001c58:	601a      	str	r2, [r3, #0]
  return -1;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	425b      	negs	r3, r3
}
 8001c5e:	0018      	movs	r0, r3
 8001c60:	46bd      	mov	sp, r7
 8001c62:	b002      	add	sp, #8
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b084      	sub	sp, #16
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	60f8      	str	r0, [r7, #12]
 8001c6e:	60b9      	str	r1, [r7, #8]
 8001c70:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001c72:	f004 fbbd 	bl	80063f0 <__errno>
 8001c76:	0003      	movs	r3, r0
 8001c78:	2209      	movs	r2, #9
 8001c7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	425b      	negs	r3, r3
}
 8001c80:	0018      	movs	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	b004      	add	sp, #16
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_read>:

int _read(int fd, char* ptr, int len) {
 8001c88:	b5b0      	push	{r4, r5, r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d113      	bne.n	8001cc2 <_read+0x3a>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001c9a:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <_read+0x50>)
 8001c9c:	6818      	ldr	r0, [r3, #0]
 8001c9e:	2517      	movs	r5, #23
 8001ca0:	197c      	adds	r4, r7, r5
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	425b      	negs	r3, r3
 8001ca6:	68b9      	ldr	r1, [r7, #8]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f002 fc0d 	bl	80044c8 <HAL_UART_Receive>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	7023      	strb	r3, [r4, #0]
    if (hstatus == HAL_OK)
 8001cb2:	197b      	adds	r3, r7, r5
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <_read+0x36>
      return 1;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e008      	b.n	8001cd0 <_read+0x48>
    else
      return EIO;
 8001cbe:	2305      	movs	r3, #5
 8001cc0:	e006      	b.n	8001cd0 <_read+0x48>
  }
  errno = EBADF;
 8001cc2:	f004 fb95 	bl	80063f0 <__errno>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	2209      	movs	r2, #9
 8001cca:	601a      	str	r2, [r3, #0]
  return -1;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	425b      	negs	r3, r3
}
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b006      	add	sp, #24
 8001cd6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cd8:	20000d88 	.word	0x20000d88

08001cdc <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	db08      	blt.n	8001cfe <_fstat+0x22>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	dc05      	bgt.n	8001cfe <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	2280      	movs	r2, #128	; 0x80
 8001cf6:	0192      	lsls	r2, r2, #6
 8001cf8:	605a      	str	r2, [r3, #4]
    return 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e005      	b.n	8001d0a <_fstat+0x2e>
  }

  errno = EBADF;
 8001cfe:	f004 fb77 	bl	80063f0 <__errno>
 8001d02:	0003      	movs	r3, r0
 8001d04:	2209      	movs	r2, #9
 8001d06:	601a      	str	r2, [r3, #0]
  return 0;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b002      	add	sp, #8
 8001d10:	bd80      	pop	{r7, pc}
	...

08001d14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1a:	4b0f      	ldr	r3, [pc, #60]	; (8001d58 <HAL_MspInit+0x44>)
 8001d1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d1e:	4b0e      	ldr	r3, [pc, #56]	; (8001d58 <HAL_MspInit+0x44>)
 8001d20:	2101      	movs	r1, #1
 8001d22:	430a      	orrs	r2, r1
 8001d24:	641a      	str	r2, [r3, #64]	; 0x40
 8001d26:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <HAL_MspInit+0x44>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d32:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <HAL_MspInit+0x44>)
 8001d34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d36:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <HAL_MspInit+0x44>)
 8001d38:	2180      	movs	r1, #128	; 0x80
 8001d3a:	0549      	lsls	r1, r1, #21
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_MspInit+0x44>)
 8001d42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d44:	2380      	movs	r3, #128	; 0x80
 8001d46:	055b      	lsls	r3, r3, #21
 8001d48:	4013      	ands	r3, r2
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d4e:	46c0      	nop			; (mov r8, r8)
 8001d50:	46bd      	mov	sp, r7
 8001d52:	b002      	add	sp, #8
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	46c0      	nop			; (mov r8, r8)
 8001d58:	40021000 	.word	0x40021000

08001d5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a29      	ldr	r2, [pc, #164]	; (8001e10 <HAL_TIM_Base_MspInit+0xb4>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d11e      	bne.n	8001dac <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d6e:	4b29      	ldr	r3, [pc, #164]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001d70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d72:	4b28      	ldr	r3, [pc, #160]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001d74:	2180      	movs	r1, #128	; 0x80
 8001d76:	0109      	lsls	r1, r1, #4
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	641a      	str	r2, [r3, #64]	; 0x40
 8001d7c:	4b25      	ldr	r3, [pc, #148]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001d7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d80:	2380      	movs	r3, #128	; 0x80
 8001d82:	011b      	lsls	r3, r3, #4
 8001d84:	4013      	ands	r3, r2
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	200d      	movs	r0, #13
 8001d90:	f000 fb12 	bl	80023b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001d94:	200d      	movs	r0, #13
 8001d96:	f000 fb24 	bl	80023e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	200e      	movs	r0, #14
 8001da0:	f000 fb0a 	bl	80023b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001da4:	200e      	movs	r0, #14
 8001da6:	f000 fb1c 	bl	80023e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001daa:	e02c      	b.n	8001e06 <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a19      	ldr	r2, [pc, #100]	; (8001e18 <HAL_TIM_Base_MspInit+0xbc>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d10c      	bne.n	8001dd0 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001db6:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001db8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001dba:	4b16      	ldr	r3, [pc, #88]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001dbc:	2102      	movs	r1, #2
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	63da      	str	r2, [r3, #60]	; 0x3c
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
 8001dcc:	693b      	ldr	r3, [r7, #16]
}
 8001dce:	e01a      	b.n	8001e06 <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM15)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a11      	ldr	r2, [pc, #68]	; (8001e1c <HAL_TIM_Base_MspInit+0xc0>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d115      	bne.n	8001e06 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001ddc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dde:	4b0d      	ldr	r3, [pc, #52]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001de0:	2180      	movs	r1, #128	; 0x80
 8001de2:	0249      	lsls	r1, r1, #9
 8001de4:	430a      	orrs	r2, r1
 8001de6:	641a      	str	r2, [r3, #64]	; 0x40
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <HAL_TIM_Base_MspInit+0xb8>)
 8001dea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dec:	2380      	movs	r3, #128	; 0x80
 8001dee:	025b      	lsls	r3, r3, #9
 8001df0:	4013      	ands	r3, r2
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	2014      	movs	r0, #20
 8001dfc:	f000 fadc 	bl	80023b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8001e00:	2014      	movs	r0, #20
 8001e02:	f000 faee 	bl	80023e2 <HAL_NVIC_EnableIRQ>
}
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	b006      	add	sp, #24
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	46c0      	nop			; (mov r8, r8)
 8001e10:	40012c00 	.word	0x40012c00
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40000400 	.word	0x40000400
 8001e1c:	40014000 	.word	0x40014000

08001e20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e20:	b590      	push	{r4, r7, lr}
 8001e22:	b097      	sub	sp, #92	; 0x5c
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e28:	2344      	movs	r3, #68	; 0x44
 8001e2a:	18fb      	adds	r3, r7, r3
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	2314      	movs	r3, #20
 8001e30:	001a      	movs	r2, r3
 8001e32:	2100      	movs	r1, #0
 8001e34:	f004 fb0f 	bl	8006456 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e38:	2418      	movs	r4, #24
 8001e3a:	193b      	adds	r3, r7, r4
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	232c      	movs	r3, #44	; 0x2c
 8001e40:	001a      	movs	r2, r3
 8001e42:	2100      	movs	r1, #0
 8001e44:	f004 fb07 	bl	8006456 <memset>
  if(huart->Instance==USART2)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a45      	ldr	r2, [pc, #276]	; (8001f64 <HAL_UART_MspInit+0x144>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d147      	bne.n	8001ee2 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e52:	193b      	adds	r3, r7, r4
 8001e54:	2202      	movs	r2, #2
 8001e56:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e58:	193b      	adds	r3, r7, r4
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e5e:	193b      	adds	r3, r7, r4
 8001e60:	0018      	movs	r0, r3
 8001e62:	f001 fc09 	bl	8003678 <HAL_RCCEx_PeriphCLKConfig>
 8001e66:	1e03      	subs	r3, r0, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001e6a:	f7ff fdc5 	bl	80019f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e6e:	4b3e      	ldr	r3, [pc, #248]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001e70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e72:	4b3d      	ldr	r3, [pc, #244]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001e74:	2180      	movs	r1, #128	; 0x80
 8001e76:	0289      	lsls	r1, r1, #10
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e7c:	4b3a      	ldr	r3, [pc, #232]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001e7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	029b      	lsls	r3, r3, #10
 8001e84:	4013      	ands	r3, r2
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8a:	4b37      	ldr	r3, [pc, #220]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001e8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e8e:	4b36      	ldr	r3, [pc, #216]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001e90:	2101      	movs	r1, #1
 8001e92:	430a      	orrs	r2, r1
 8001e94:	635a      	str	r2, [r3, #52]	; 0x34
 8001e96:	4b34      	ldr	r3, [pc, #208]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ea2:	2144      	movs	r1, #68	; 0x44
 8001ea4:	187b      	adds	r3, r7, r1
 8001ea6:	220c      	movs	r2, #12
 8001ea8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	187b      	adds	r3, r7, r1
 8001eac:	2202      	movs	r2, #2
 8001eae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	187b      	adds	r3, r7, r1
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb6:	187b      	adds	r3, r7, r1
 8001eb8:	2200      	movs	r2, #0
 8001eba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001ebc:	187b      	adds	r3, r7, r1
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec2:	187a      	adds	r2, r7, r1
 8001ec4:	23a0      	movs	r3, #160	; 0xa0
 8001ec6:	05db      	lsls	r3, r3, #23
 8001ec8:	0011      	movs	r1, r2
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f000 fd1e 	bl	800290c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	201c      	movs	r0, #28
 8001ed6:	f000 fa6f 	bl	80023b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001eda:	201c      	movs	r0, #28
 8001edc:	f000 fa81 	bl	80023e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8001ee0:	e03c      	b.n	8001f5c <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART5)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a21      	ldr	r2, [pc, #132]	; (8001f6c <HAL_UART_MspInit+0x14c>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d137      	bne.n	8001f5c <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART5_CLK_ENABLE();
 8001eec:	4b1e      	ldr	r3, [pc, #120]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001ef2:	2180      	movs	r1, #128	; 0x80
 8001ef4:	0049      	lsls	r1, r1, #1
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	63da      	str	r2, [r3, #60]	; 0x3c
 8001efa:	4b1b      	ldr	r3, [pc, #108]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001efc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001efe:	2380      	movs	r3, #128	; 0x80
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4013      	ands	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f08:	4b17      	ldr	r3, [pc, #92]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f0c:	4b16      	ldr	r3, [pc, #88]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001f0e:	2102      	movs	r1, #2
 8001f10:	430a      	orrs	r2, r1
 8001f12:	635a      	str	r2, [r3, #52]	; 0x34
 8001f14:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <HAL_UART_MspInit+0x148>)
 8001f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f18:	2202      	movs	r2, #2
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	60bb      	str	r3, [r7, #8]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f20:	2144      	movs	r1, #68	; 0x44
 8001f22:	187b      	adds	r3, r7, r1
 8001f24:	2203      	movs	r2, #3
 8001f26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	187b      	adds	r3, r7, r1
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	187b      	adds	r3, r7, r1
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f34:	187b      	adds	r3, r7, r1
 8001f36:	2200      	movs	r2, #0
 8001f38:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART5;
 8001f3a:	187b      	adds	r3, r7, r1
 8001f3c:	2208      	movs	r2, #8
 8001f3e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f40:	187b      	adds	r3, r7, r1
 8001f42:	4a0b      	ldr	r2, [pc, #44]	; (8001f70 <HAL_UART_MspInit+0x150>)
 8001f44:	0019      	movs	r1, r3
 8001f46:	0010      	movs	r0, r2
 8001f48:	f000 fce0 	bl	800290c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_5_6_IRQn, 0, 0);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2100      	movs	r1, #0
 8001f50:	201d      	movs	r0, #29
 8001f52:	f000 fa31 	bl	80023b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_IRQn);
 8001f56:	201d      	movs	r0, #29
 8001f58:	f000 fa43 	bl	80023e2 <HAL_NVIC_EnableIRQ>
}
 8001f5c:	46c0      	nop			; (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b017      	add	sp, #92	; 0x5c
 8001f62:	bd90      	pop	{r4, r7, pc}
 8001f64:	40004400 	.word	0x40004400
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40005000 	.word	0x40005000
 8001f70:	50000400 	.word	0x50000400

08001f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f78:	e7fe      	b.n	8001f78 <NMI_Handler+0x4>

08001f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7e:	e7fe      	b.n	8001f7e <HardFault_Handler+0x4>

08001f80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001f84:	46c0      	nop			; (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f98:	f000 f910 	bl	80021bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f9c:	46c0      	nop			; (mov r8, r8)
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001fa8:	4b03      	ldr	r3, [pc, #12]	; (8001fb8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001faa:	0018      	movs	r0, r3
 8001fac:	f001 fdce 	bl	8003b4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001fb0:	46c0      	nop			; (mov r8, r8)
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	46c0      	nop			; (mov r8, r8)
 8001fb8:	2000092c 	.word	0x2000092c

08001fbc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001fc0:	4b03      	ldr	r3, [pc, #12]	; (8001fd0 <TIM1_CC_IRQHandler+0x14>)
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	f001 fdc2 	bl	8003b4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001fc8:	46c0      	nop			; (mov r8, r8)
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	2000092c 	.word	0x2000092c

08001fd4 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8001fd8:	4b03      	ldr	r3, [pc, #12]	; (8001fe8 <TIM15_IRQHandler+0x14>)
 8001fda:	0018      	movs	r0, r3
 8001fdc:	f001 fdb6 	bl	8003b4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8001fe0:	46c0      	nop			; (mov r8, r8)
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	200009c4 	.word	0x200009c4

08001fec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ff0:	4b03      	ldr	r3, [pc, #12]	; (8002000 <USART2_IRQHandler+0x14>)
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	f002 fb4a 	bl	800468c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ff8:	46c0      	nop			; (mov r8, r8)
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	20000a10 	.word	0x20000a10

08002004 <USART3_4_5_6_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_IRQHandler(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_IRQn 0 */

  /* USER CODE END USART3_4_5_6_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002008:	4b03      	ldr	r3, [pc, #12]	; (8002018 <USART3_4_5_6_IRQHandler+0x14>)
 800200a:	0018      	movs	r0, r3
 800200c:	f002 fb3e 	bl	800468c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_5_6_IRQn 1 */

  /* USER CODE END USART3_4_5_6_IRQn 1 */
}
 8002010:	46c0      	nop			; (mov r8, r8)
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	46c0      	nop			; (mov r8, r8)
 8002018:	20000aa4 	.word	0x20000aa4

0800201c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002024:	4a14      	ldr	r2, [pc, #80]	; (8002078 <_sbrk+0x5c>)
 8002026:	4b15      	ldr	r3, [pc, #84]	; (800207c <_sbrk+0x60>)
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002030:	4b13      	ldr	r3, [pc, #76]	; (8002080 <_sbrk+0x64>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d102      	bne.n	800203e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002038:	4b11      	ldr	r3, [pc, #68]	; (8002080 <_sbrk+0x64>)
 800203a:	4a12      	ldr	r2, [pc, #72]	; (8002084 <_sbrk+0x68>)
 800203c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800203e:	4b10      	ldr	r3, [pc, #64]	; (8002080 <_sbrk+0x64>)
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	18d3      	adds	r3, r2, r3
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	429a      	cmp	r2, r3
 800204a:	d207      	bcs.n	800205c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800204c:	f004 f9d0 	bl	80063f0 <__errno>
 8002050:	0003      	movs	r3, r0
 8002052:	220c      	movs	r2, #12
 8002054:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002056:	2301      	movs	r3, #1
 8002058:	425b      	negs	r3, r3
 800205a:	e009      	b.n	8002070 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800205c:	4b08      	ldr	r3, [pc, #32]	; (8002080 <_sbrk+0x64>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002062:	4b07      	ldr	r3, [pc, #28]	; (8002080 <_sbrk+0x64>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	18d2      	adds	r2, r2, r3
 800206a:	4b05      	ldr	r3, [pc, #20]	; (8002080 <_sbrk+0x64>)
 800206c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800206e:	68fb      	ldr	r3, [r7, #12]
}
 8002070:	0018      	movs	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	b006      	add	sp, #24
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20024000 	.word	0x20024000
 800207c:	00000400 	.word	0x00000400
 8002080:	20000d8c 	.word	0x20000d8c
 8002084:	20000dc0 	.word	0x20000dc0

08002088 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800208c:	46c0      	nop			; (mov r8, r8)
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
	...

08002094 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002094:	480d      	ldr	r0, [pc, #52]	; (80020cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002096:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002098:	f7ff fff6 	bl	8002088 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800209c:	480c      	ldr	r0, [pc, #48]	; (80020d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800209e:	490d      	ldr	r1, [pc, #52]	; (80020d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020a0:	4a0d      	ldr	r2, [pc, #52]	; (80020d8 <LoopForever+0xe>)
  movs r3, #0
 80020a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a4:	e002      	b.n	80020ac <LoopCopyDataInit>

080020a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020aa:	3304      	adds	r3, #4

080020ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b0:	d3f9      	bcc.n	80020a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020b2:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80020b4:	4c0a      	ldr	r4, [pc, #40]	; (80020e0 <LoopForever+0x16>)
  movs r3, #0
 80020b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b8:	e001      	b.n	80020be <LoopFillZerobss>

080020ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020bc:	3204      	adds	r2, #4

080020be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c0:	d3fb      	bcc.n	80020ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80020c2:	f004 f99b 	bl	80063fc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80020c6:	f7ff f86f 	bl	80011a8 <main>

080020ca <LoopForever>:

LoopForever:
  b LoopForever
 80020ca:	e7fe      	b.n	80020ca <LoopForever>
  ldr   r0, =_estack
 80020cc:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80020d0:	20000400 	.word	0x20000400
  ldr r1, =_edata
 80020d4:	200004f8 	.word	0x200004f8
  ldr r2, =_sidata
 80020d8:	08008344 	.word	0x08008344
  ldr r2, =_sbss
 80020dc:	20000510 	.word	0x20000510
  ldr r4, =_ebss
 80020e0:	20000dc0 	.word	0x20000dc0

080020e4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020e4:	e7fe      	b.n	80020e4 <ADC1_IRQHandler>
	...

080020e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020ee:	1dfb      	adds	r3, r7, #7
 80020f0:	2200      	movs	r2, #0
 80020f2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020f4:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <HAL_Init+0x3c>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4b0a      	ldr	r3, [pc, #40]	; (8002124 <HAL_Init+0x3c>)
 80020fa:	2180      	movs	r1, #128	; 0x80
 80020fc:	0049      	lsls	r1, r1, #1
 80020fe:	430a      	orrs	r2, r1
 8002100:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002102:	2003      	movs	r0, #3
 8002104:	f000 f810 	bl	8002128 <HAL_InitTick>
 8002108:	1e03      	subs	r3, r0, #0
 800210a:	d003      	beq.n	8002114 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800210c:	1dfb      	adds	r3, r7, #7
 800210e:	2201      	movs	r2, #1
 8002110:	701a      	strb	r2, [r3, #0]
 8002112:	e001      	b.n	8002118 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002114:	f7ff fdfe 	bl	8001d14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002118:	1dfb      	adds	r3, r7, #7
 800211a:	781b      	ldrb	r3, [r3, #0]
}
 800211c:	0018      	movs	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	b002      	add	sp, #8
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40022000 	.word	0x40022000

08002128 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002128:	b590      	push	{r4, r7, lr}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002130:	230f      	movs	r3, #15
 8002132:	18fb      	adds	r3, r7, r3
 8002134:	2200      	movs	r2, #0
 8002136:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002138:	4b1d      	ldr	r3, [pc, #116]	; (80021b0 <HAL_InitTick+0x88>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d02b      	beq.n	8002198 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002140:	4b1c      	ldr	r3, [pc, #112]	; (80021b4 <HAL_InitTick+0x8c>)
 8002142:	681c      	ldr	r4, [r3, #0]
 8002144:	4b1a      	ldr	r3, [pc, #104]	; (80021b0 <HAL_InitTick+0x88>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	0019      	movs	r1, r3
 800214a:	23fa      	movs	r3, #250	; 0xfa
 800214c:	0098      	lsls	r0, r3, #2
 800214e:	f7fd ffe9 	bl	8000124 <__udivsi3>
 8002152:	0003      	movs	r3, r0
 8002154:	0019      	movs	r1, r3
 8002156:	0020      	movs	r0, r4
 8002158:	f7fd ffe4 	bl	8000124 <__udivsi3>
 800215c:	0003      	movs	r3, r0
 800215e:	0018      	movs	r0, r3
 8002160:	f000 f953 	bl	800240a <HAL_SYSTICK_Config>
 8002164:	1e03      	subs	r3, r0, #0
 8002166:	d112      	bne.n	800218e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b03      	cmp	r3, #3
 800216c:	d80a      	bhi.n	8002184 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	2301      	movs	r3, #1
 8002172:	425b      	negs	r3, r3
 8002174:	2200      	movs	r2, #0
 8002176:	0018      	movs	r0, r3
 8002178:	f000 f91e 	bl	80023b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800217c:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <HAL_InitTick+0x90>)
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	e00d      	b.n	80021a0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002184:	230f      	movs	r3, #15
 8002186:	18fb      	adds	r3, r7, r3
 8002188:	2201      	movs	r2, #1
 800218a:	701a      	strb	r2, [r3, #0]
 800218c:	e008      	b.n	80021a0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800218e:	230f      	movs	r3, #15
 8002190:	18fb      	adds	r3, r7, r3
 8002192:	2201      	movs	r2, #1
 8002194:	701a      	strb	r2, [r3, #0]
 8002196:	e003      	b.n	80021a0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002198:	230f      	movs	r3, #15
 800219a:	18fb      	adds	r3, r7, r3
 800219c:	2201      	movs	r2, #1
 800219e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80021a0:	230f      	movs	r3, #15
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	781b      	ldrb	r3, [r3, #0]
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b005      	add	sp, #20
 80021ac:	bd90      	pop	{r4, r7, pc}
 80021ae:	46c0      	nop			; (mov r8, r8)
 80021b0:	20000408 	.word	0x20000408
 80021b4:	20000400 	.word	0x20000400
 80021b8:	20000404 	.word	0x20000404

080021bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021c0:	4b05      	ldr	r3, [pc, #20]	; (80021d8 <HAL_IncTick+0x1c>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	001a      	movs	r2, r3
 80021c6:	4b05      	ldr	r3, [pc, #20]	; (80021dc <HAL_IncTick+0x20>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	18d2      	adds	r2, r2, r3
 80021cc:	4b03      	ldr	r3, [pc, #12]	; (80021dc <HAL_IncTick+0x20>)
 80021ce:	601a      	str	r2, [r3, #0]
}
 80021d0:	46c0      	nop			; (mov r8, r8)
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	46c0      	nop			; (mov r8, r8)
 80021d8:	20000408 	.word	0x20000408
 80021dc:	20000d90 	.word	0x20000d90

080021e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  return uwTick;
 80021e4:	4b02      	ldr	r3, [pc, #8]	; (80021f0 <HAL_GetTick+0x10>)
 80021e6:	681b      	ldr	r3, [r3, #0]
}
 80021e8:	0018      	movs	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	46c0      	nop			; (mov r8, r8)
 80021f0:	20000d90 	.word	0x20000d90

080021f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021fc:	f7ff fff0 	bl	80021e0 <HAL_GetTick>
 8002200:	0003      	movs	r3, r0
 8002202:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	3301      	adds	r3, #1
 800220c:	d005      	beq.n	800221a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800220e:	4b0a      	ldr	r3, [pc, #40]	; (8002238 <HAL_Delay+0x44>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	001a      	movs	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	189b      	adds	r3, r3, r2
 8002218:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	f7ff ffe0 	bl	80021e0 <HAL_GetTick>
 8002220:	0002      	movs	r2, r0
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	429a      	cmp	r2, r3
 800222a:	d8f7      	bhi.n	800221c <HAL_Delay+0x28>
  {
  }
}
 800222c:	46c0      	nop			; (mov r8, r8)
 800222e:	46c0      	nop			; (mov r8, r8)
 8002230:	46bd      	mov	sp, r7
 8002232:	b004      	add	sp, #16
 8002234:	bd80      	pop	{r7, pc}
 8002236:	46c0      	nop			; (mov r8, r8)
 8002238:	20000408 	.word	0x20000408

0800223c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	0002      	movs	r2, r0
 8002244:	1dfb      	adds	r3, r7, #7
 8002246:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002248:	1dfb      	adds	r3, r7, #7
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b7f      	cmp	r3, #127	; 0x7f
 800224e:	d809      	bhi.n	8002264 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002250:	1dfb      	adds	r3, r7, #7
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	001a      	movs	r2, r3
 8002256:	231f      	movs	r3, #31
 8002258:	401a      	ands	r2, r3
 800225a:	4b04      	ldr	r3, [pc, #16]	; (800226c <__NVIC_EnableIRQ+0x30>)
 800225c:	2101      	movs	r1, #1
 800225e:	4091      	lsls	r1, r2
 8002260:	000a      	movs	r2, r1
 8002262:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002264:	46c0      	nop			; (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	b002      	add	sp, #8
 800226a:	bd80      	pop	{r7, pc}
 800226c:	e000e100 	.word	0xe000e100

08002270 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002270:	b590      	push	{r4, r7, lr}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	0002      	movs	r2, r0
 8002278:	6039      	str	r1, [r7, #0]
 800227a:	1dfb      	adds	r3, r7, #7
 800227c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800227e:	1dfb      	adds	r3, r7, #7
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b7f      	cmp	r3, #127	; 0x7f
 8002284:	d828      	bhi.n	80022d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002286:	4a2f      	ldr	r2, [pc, #188]	; (8002344 <__NVIC_SetPriority+0xd4>)
 8002288:	1dfb      	adds	r3, r7, #7
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	b25b      	sxtb	r3, r3
 800228e:	089b      	lsrs	r3, r3, #2
 8002290:	33c0      	adds	r3, #192	; 0xc0
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	589b      	ldr	r3, [r3, r2]
 8002296:	1dfa      	adds	r2, r7, #7
 8002298:	7812      	ldrb	r2, [r2, #0]
 800229a:	0011      	movs	r1, r2
 800229c:	2203      	movs	r2, #3
 800229e:	400a      	ands	r2, r1
 80022a0:	00d2      	lsls	r2, r2, #3
 80022a2:	21ff      	movs	r1, #255	; 0xff
 80022a4:	4091      	lsls	r1, r2
 80022a6:	000a      	movs	r2, r1
 80022a8:	43d2      	mvns	r2, r2
 80022aa:	401a      	ands	r2, r3
 80022ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	019b      	lsls	r3, r3, #6
 80022b2:	22ff      	movs	r2, #255	; 0xff
 80022b4:	401a      	ands	r2, r3
 80022b6:	1dfb      	adds	r3, r7, #7
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	0018      	movs	r0, r3
 80022bc:	2303      	movs	r3, #3
 80022be:	4003      	ands	r3, r0
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022c4:	481f      	ldr	r0, [pc, #124]	; (8002344 <__NVIC_SetPriority+0xd4>)
 80022c6:	1dfb      	adds	r3, r7, #7
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	b25b      	sxtb	r3, r3
 80022cc:	089b      	lsrs	r3, r3, #2
 80022ce:	430a      	orrs	r2, r1
 80022d0:	33c0      	adds	r3, #192	; 0xc0
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80022d6:	e031      	b.n	800233c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022d8:	4a1b      	ldr	r2, [pc, #108]	; (8002348 <__NVIC_SetPriority+0xd8>)
 80022da:	1dfb      	adds	r3, r7, #7
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	0019      	movs	r1, r3
 80022e0:	230f      	movs	r3, #15
 80022e2:	400b      	ands	r3, r1
 80022e4:	3b08      	subs	r3, #8
 80022e6:	089b      	lsrs	r3, r3, #2
 80022e8:	3306      	adds	r3, #6
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	18d3      	adds	r3, r2, r3
 80022ee:	3304      	adds	r3, #4
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	1dfa      	adds	r2, r7, #7
 80022f4:	7812      	ldrb	r2, [r2, #0]
 80022f6:	0011      	movs	r1, r2
 80022f8:	2203      	movs	r2, #3
 80022fa:	400a      	ands	r2, r1
 80022fc:	00d2      	lsls	r2, r2, #3
 80022fe:	21ff      	movs	r1, #255	; 0xff
 8002300:	4091      	lsls	r1, r2
 8002302:	000a      	movs	r2, r1
 8002304:	43d2      	mvns	r2, r2
 8002306:	401a      	ands	r2, r3
 8002308:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	019b      	lsls	r3, r3, #6
 800230e:	22ff      	movs	r2, #255	; 0xff
 8002310:	401a      	ands	r2, r3
 8002312:	1dfb      	adds	r3, r7, #7
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	0018      	movs	r0, r3
 8002318:	2303      	movs	r3, #3
 800231a:	4003      	ands	r3, r0
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002320:	4809      	ldr	r0, [pc, #36]	; (8002348 <__NVIC_SetPriority+0xd8>)
 8002322:	1dfb      	adds	r3, r7, #7
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	001c      	movs	r4, r3
 8002328:	230f      	movs	r3, #15
 800232a:	4023      	ands	r3, r4
 800232c:	3b08      	subs	r3, #8
 800232e:	089b      	lsrs	r3, r3, #2
 8002330:	430a      	orrs	r2, r1
 8002332:	3306      	adds	r3, #6
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	18c3      	adds	r3, r0, r3
 8002338:	3304      	adds	r3, #4
 800233a:	601a      	str	r2, [r3, #0]
}
 800233c:	46c0      	nop			; (mov r8, r8)
 800233e:	46bd      	mov	sp, r7
 8002340:	b003      	add	sp, #12
 8002342:	bd90      	pop	{r4, r7, pc}
 8002344:	e000e100 	.word	0xe000e100
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002350:	f3bf 8f4f 	dsb	sy
}
 8002354:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002356:	4b04      	ldr	r3, [pc, #16]	; (8002368 <__NVIC_SystemReset+0x1c>)
 8002358:	4a04      	ldr	r2, [pc, #16]	; (800236c <__NVIC_SystemReset+0x20>)
 800235a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800235c:	f3bf 8f4f 	dsb	sy
}
 8002360:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002362:	46c0      	nop			; (mov r8, r8)
 8002364:	e7fd      	b.n	8002362 <__NVIC_SystemReset+0x16>
 8002366:	46c0      	nop			; (mov r8, r8)
 8002368:	e000ed00 	.word	0xe000ed00
 800236c:	05fa0004 	.word	0x05fa0004

08002370 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	1e5a      	subs	r2, r3, #1
 800237c:	2380      	movs	r3, #128	; 0x80
 800237e:	045b      	lsls	r3, r3, #17
 8002380:	429a      	cmp	r2, r3
 8002382:	d301      	bcc.n	8002388 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002384:	2301      	movs	r3, #1
 8002386:	e010      	b.n	80023aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002388:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <SysTick_Config+0x44>)
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	3a01      	subs	r2, #1
 800238e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002390:	2301      	movs	r3, #1
 8002392:	425b      	negs	r3, r3
 8002394:	2103      	movs	r1, #3
 8002396:	0018      	movs	r0, r3
 8002398:	f7ff ff6a 	bl	8002270 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800239c:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <SysTick_Config+0x44>)
 800239e:	2200      	movs	r2, #0
 80023a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023a2:	4b04      	ldr	r3, [pc, #16]	; (80023b4 <SysTick_Config+0x44>)
 80023a4:	2207      	movs	r2, #7
 80023a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	0018      	movs	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	b002      	add	sp, #8
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	46c0      	nop			; (mov r8, r8)
 80023b4:	e000e010 	.word	0xe000e010

080023b8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60b9      	str	r1, [r7, #8]
 80023c0:	607a      	str	r2, [r7, #4]
 80023c2:	210f      	movs	r1, #15
 80023c4:	187b      	adds	r3, r7, r1
 80023c6:	1c02      	adds	r2, r0, #0
 80023c8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80023ca:	68ba      	ldr	r2, [r7, #8]
 80023cc:	187b      	adds	r3, r7, r1
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	b25b      	sxtb	r3, r3
 80023d2:	0011      	movs	r1, r2
 80023d4:	0018      	movs	r0, r3
 80023d6:	f7ff ff4b 	bl	8002270 <__NVIC_SetPriority>
}
 80023da:	46c0      	nop			; (mov r8, r8)
 80023dc:	46bd      	mov	sp, r7
 80023de:	b004      	add	sp, #16
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	0002      	movs	r2, r0
 80023ea:	1dfb      	adds	r3, r7, #7
 80023ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ee:	1dfb      	adds	r3, r7, #7
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	b25b      	sxtb	r3, r3
 80023f4:	0018      	movs	r0, r3
 80023f6:	f7ff ff21 	bl	800223c <__NVIC_EnableIRQ>
}
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	46bd      	mov	sp, r7
 80023fe:	b002      	add	sp, #8
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002406:	f7ff ffa1 	bl	800234c <__NVIC_SystemReset>

0800240a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	0018      	movs	r0, r3
 8002416:	f7ff ffab 	bl	8002370 <SysTick_Config>
 800241a:	0003      	movs	r3, r0
}
 800241c:	0018      	movs	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	b002      	add	sp, #8
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e04f      	b.n	80024d6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2225      	movs	r2, #37	; 0x25
 800243a:	5c9b      	ldrb	r3, [r3, r2]
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d008      	beq.n	8002454 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2204      	movs	r2, #4
 8002446:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2224      	movs	r2, #36	; 0x24
 800244c:	2100      	movs	r1, #0
 800244e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e040      	b.n	80024d6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	210e      	movs	r1, #14
 8002460:	438a      	bics	r2, r1
 8002462:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800246e:	491c      	ldr	r1, [pc, #112]	; (80024e0 <HAL_DMA_Abort+0xbc>)
 8002470:	400a      	ands	r2, r1
 8002472:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2101      	movs	r1, #1
 8002480:	438a      	bics	r2, r1
 8002482:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002488:	221c      	movs	r2, #28
 800248a:	401a      	ands	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002490:	2101      	movs	r1, #1
 8002492:	4091      	lsls	r1, r2
 8002494:	000a      	movs	r2, r1
 8002496:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80024a0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00c      	beq.n	80024c4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b4:	490a      	ldr	r1, [pc, #40]	; (80024e0 <HAL_DMA_Abort+0xbc>)
 80024b6:	400a      	ands	r2, r1
 80024b8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80024c2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2225      	movs	r2, #37	; 0x25
 80024c8:	2101      	movs	r1, #1
 80024ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2224      	movs	r2, #36	; 0x24
 80024d0:	2100      	movs	r1, #0
 80024d2:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	0018      	movs	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	b002      	add	sp, #8
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	46c0      	nop			; (mov r8, r8)
 80024e0:	fffffeff 	.word	0xfffffeff

080024e4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024ec:	210f      	movs	r1, #15
 80024ee:	187b      	adds	r3, r7, r1
 80024f0:	2200      	movs	r2, #0
 80024f2:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2225      	movs	r2, #37	; 0x25
 80024f8:	5c9b      	ldrb	r3, [r3, r2]
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d006      	beq.n	800250e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2204      	movs	r2, #4
 8002504:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002506:	187b      	adds	r3, r7, r1
 8002508:	2201      	movs	r2, #1
 800250a:	701a      	strb	r2, [r3, #0]
 800250c:	e048      	b.n	80025a0 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	210e      	movs	r1, #14
 800251a:	438a      	bics	r2, r1
 800251c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2101      	movs	r1, #1
 800252a:	438a      	bics	r2, r1
 800252c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002538:	491d      	ldr	r1, [pc, #116]	; (80025b0 <HAL_DMA_Abort_IT+0xcc>)
 800253a:	400a      	ands	r2, r1
 800253c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002542:	221c      	movs	r2, #28
 8002544:	401a      	ands	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	2101      	movs	r1, #1
 800254c:	4091      	lsls	r1, r2
 800254e:	000a      	movs	r2, r1
 8002550:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800255a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00c      	beq.n	800257e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800256e:	4910      	ldr	r1, [pc, #64]	; (80025b0 <HAL_DMA_Abort_IT+0xcc>)
 8002570:	400a      	ands	r2, r1
 8002572:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800257c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2225      	movs	r2, #37	; 0x25
 8002582:	2101      	movs	r1, #1
 8002584:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2224      	movs	r2, #36	; 0x24
 800258a:	2100      	movs	r1, #0
 800258c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002592:	2b00      	cmp	r3, #0
 8002594:	d004      	beq.n	80025a0 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	0010      	movs	r0, r2
 800259e:	4798      	blx	r3
    }
  }
  return status;
 80025a0:	230f      	movs	r3, #15
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	781b      	ldrb	r3, [r3, #0]
}
 80025a6:	0018      	movs	r0, r3
 80025a8:	46bd      	mov	sp, r7
 80025aa:	b004      	add	sp, #16
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	fffffeff 	.word	0xfffffeff

080025b4 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80025b4:	b5b0      	push	{r4, r5, r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	603a      	str	r2, [r7, #0]
 80025c0:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80025c2:	4b21      	ldr	r3, [pc, #132]	; (8002648 <HAL_FLASH_Program+0x94>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d101      	bne.n	80025ce <HAL_FLASH_Program+0x1a>
 80025ca:	2302      	movs	r3, #2
 80025cc:	e038      	b.n	8002640 <HAL_FLASH_Program+0x8c>
 80025ce:	4b1e      	ldr	r3, [pc, #120]	; (8002648 <HAL_FLASH_Program+0x94>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80025d4:	4b1c      	ldr	r3, [pc, #112]	; (8002648 <HAL_FLASH_Program+0x94>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80025da:	2517      	movs	r5, #23
 80025dc:	197c      	adds	r4, r7, r5
 80025de:	23fa      	movs	r3, #250	; 0xfa
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	0018      	movs	r0, r3
 80025e4:	f000 f874 	bl	80026d0 <FLASH_WaitForLastOperation>
 80025e8:	0003      	movs	r3, r0
 80025ea:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80025ec:	197b      	adds	r3, r7, r5
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d11f      	bne.n	8002634 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d106      	bne.n	8002608 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68b9      	ldr	r1, [r7, #8]
 8002600:	0008      	movs	r0, r1
 8002602:	f000 f8b3 	bl	800276c <FLASH_Program_DoubleWord>
 8002606:	e005      	b.n	8002614 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	0011      	movs	r1, r2
 800260e:	0018      	movs	r0, r3
 8002610:	f005 fa9a 	bl	8007b48 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002614:	2317      	movs	r3, #23
 8002616:	18fc      	adds	r4, r7, r3
 8002618:	23fa      	movs	r3, #250	; 0xfa
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	0018      	movs	r0, r3
 800261e:	f000 f857 	bl	80026d0 <FLASH_WaitForLastOperation>
 8002622:	0003      	movs	r3, r0
 8002624:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8002626:	4b09      	ldr	r3, [pc, #36]	; (800264c <HAL_FLASH_Program+0x98>)
 8002628:	695a      	ldr	r2, [r3, #20]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	43d9      	mvns	r1, r3
 800262e:	4b07      	ldr	r3, [pc, #28]	; (800264c <HAL_FLASH_Program+0x98>)
 8002630:	400a      	ands	r2, r1
 8002632:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002634:	4b04      	ldr	r3, [pc, #16]	; (8002648 <HAL_FLASH_Program+0x94>)
 8002636:	2200      	movs	r2, #0
 8002638:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800263a:	2317      	movs	r3, #23
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	781b      	ldrb	r3, [r3, #0]
}
 8002640:	0018      	movs	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	b006      	add	sp, #24
 8002646:	bdb0      	pop	{r4, r5, r7, pc}
 8002648:	20000d94 	.word	0x20000d94
 800264c:	40022000 	.word	0x40022000

08002650 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002656:	1dfb      	adds	r3, r7, #7
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800265c:	4b0b      	ldr	r3, [pc, #44]	; (800268c <HAL_FLASH_Unlock+0x3c>)
 800265e:	695b      	ldr	r3, [r3, #20]
 8002660:	2b00      	cmp	r3, #0
 8002662:	da0c      	bge.n	800267e <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002664:	4b09      	ldr	r3, [pc, #36]	; (800268c <HAL_FLASH_Unlock+0x3c>)
 8002666:	4a0a      	ldr	r2, [pc, #40]	; (8002690 <HAL_FLASH_Unlock+0x40>)
 8002668:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800266a:	4b08      	ldr	r3, [pc, #32]	; (800268c <HAL_FLASH_Unlock+0x3c>)
 800266c:	4a09      	ldr	r2, [pc, #36]	; (8002694 <HAL_FLASH_Unlock+0x44>)
 800266e:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8002670:	4b06      	ldr	r3, [pc, #24]	; (800268c <HAL_FLASH_Unlock+0x3c>)
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	2b00      	cmp	r3, #0
 8002676:	da02      	bge.n	800267e <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8002678:	1dfb      	adds	r3, r7, #7
 800267a:	2201      	movs	r2, #1
 800267c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800267e:	1dfb      	adds	r3, r7, #7
 8002680:	781b      	ldrb	r3, [r3, #0]
}
 8002682:	0018      	movs	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	b002      	add	sp, #8
 8002688:	bd80      	pop	{r7, pc}
 800268a:	46c0      	nop			; (mov r8, r8)
 800268c:	40022000 	.word	0x40022000
 8002690:	45670123 	.word	0x45670123
 8002694:	cdef89ab 	.word	0xcdef89ab

08002698 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800269e:	1dfb      	adds	r3, r7, #7
 80026a0:	2201      	movs	r2, #1
 80026a2:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80026a4:	4b09      	ldr	r3, [pc, #36]	; (80026cc <HAL_FLASH_Lock+0x34>)
 80026a6:	695a      	ldr	r2, [r3, #20]
 80026a8:	4b08      	ldr	r3, [pc, #32]	; (80026cc <HAL_FLASH_Lock+0x34>)
 80026aa:	2180      	movs	r1, #128	; 0x80
 80026ac:	0609      	lsls	r1, r1, #24
 80026ae:	430a      	orrs	r2, r1
 80026b0:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 80026b2:	4b06      	ldr	r3, [pc, #24]	; (80026cc <HAL_FLASH_Lock+0x34>)
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	da02      	bge.n	80026c0 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 80026ba:	1dfb      	adds	r3, r7, #7
 80026bc:	2200      	movs	r2, #0
 80026be:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80026c0:	1dfb      	adds	r3, r7, #7
 80026c2:	781b      	ldrb	r3, [r3, #0]
}
 80026c4:	0018      	movs	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	b002      	add	sp, #8
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40022000 	.word	0x40022000

080026d0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 80026d8:	f7ff fd82 	bl	80021e0 <HAL_GetTick>
 80026dc:	0002      	movs	r2, r0
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	189b      	adds	r3, r3, r2
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Wait if any operation is ongoing */
#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 80026e4:	23c0      	movs	r3, #192	; 0xc0
 80026e6:	029b      	lsls	r3, r3, #10
 80026e8:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 80026ea:	e007      	b.n	80026fc <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 80026ec:	f7ff fd78 	bl	80021e0 <HAL_GetTick>
 80026f0:	0002      	movs	r2, r0
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d801      	bhi.n	80026fc <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e02a      	b.n	8002752 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 80026fc:	4b17      	ldr	r3, [pc, #92]	; (800275c <FLASH_WaitForLastOperation+0x8c>)
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	4013      	ands	r3, r2
 8002704:	d1f2      	bne.n	80026ec <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8002706:	4b15      	ldr	r3, [pc, #84]	; (800275c <FLASH_WaitForLastOperation+0x8c>)
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	4a15      	ldr	r2, [pc, #84]	; (8002760 <FLASH_WaitForLastOperation+0x90>)
 800270c:	4013      	ands	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8002710:	4b12      	ldr	r3, [pc, #72]	; (800275c <FLASH_WaitForLastOperation+0x8c>)
 8002712:	4a14      	ldr	r2, [pc, #80]	; (8002764 <FLASH_WaitForLastOperation+0x94>)
 8002714:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d004      	beq.n	8002726 <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800271c:	4b12      	ldr	r3, [pc, #72]	; (8002768 <FLASH_WaitForLastOperation+0x98>)
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e015      	b.n	8002752 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 8002726:	f7ff fd5b 	bl	80021e0 <HAL_GetTick>
 800272a:	0002      	movs	r2, r0
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	189b      	adds	r3, r3, r2
 8002730:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8002732:	e007      	b.n	8002744 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 8002734:	f7ff fd54 	bl	80021e0 <HAL_GetTick>
 8002738:	0002      	movs	r2, r0
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	4293      	cmp	r3, r2
 800273e:	d801      	bhi.n	8002744 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e006      	b.n	8002752 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8002744:	4b05      	ldr	r3, [pc, #20]	; (800275c <FLASH_WaitForLastOperation+0x8c>)
 8002746:	691a      	ldr	r2, [r3, #16]
 8002748:	2380      	movs	r3, #128	; 0x80
 800274a:	02db      	lsls	r3, r3, #11
 800274c:	4013      	ands	r3, r2
 800274e:	d1f1      	bne.n	8002734 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	0018      	movs	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	b004      	add	sp, #16
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	40022000 	.word	0x40022000
 8002760:	000083fa 	.word	0x000083fa
 8002764:	000883fb 	.word	0x000883fb
 8002768:	20000d94 	.word	0x20000d94

0800276c <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800276c:	b5b0      	push	{r4, r5, r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	603a      	str	r2, [r7, #0]
 8002776:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002778:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <FLASH_Program_DoubleWord+0x3c>)
 800277a:	695a      	ldr	r2, [r3, #20]
 800277c:	4b0a      	ldr	r3, [pc, #40]	; (80027a8 <FLASH_Program_DoubleWord+0x3c>)
 800277e:	2101      	movs	r1, #1
 8002780:	430a      	orrs	r2, r1
 8002782:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800278a:	f3bf 8f6f 	isb	sy
}
 800278e:	46c0      	nop			; (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	001c      	movs	r4, r3
 8002794:	2300      	movs	r3, #0
 8002796:	001d      	movs	r5, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3304      	adds	r3, #4
 800279c:	0022      	movs	r2, r4
 800279e:	601a      	str	r2, [r3, #0]
}
 80027a0:	46c0      	nop			; (mov r8, r8)
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b004      	add	sp, #16
 80027a6:	bdb0      	pop	{r4, r5, r7, pc}
 80027a8:	40022000 	.word	0x40022000

080027ac <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80027ac:	b5b0      	push	{r4, r5, r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80027b6:	4b33      	ldr	r3, [pc, #204]	; (8002884 <HAL_FLASHEx_Erase+0xd8>)
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d101      	bne.n	80027c2 <HAL_FLASHEx_Erase+0x16>
 80027be:	2302      	movs	r3, #2
 80027c0:	e05c      	b.n	800287c <HAL_FLASHEx_Erase+0xd0>
 80027c2:	4b30      	ldr	r3, [pc, #192]	; (8002884 <HAL_FLASHEx_Erase+0xd8>)
 80027c4:	2201      	movs	r2, #1
 80027c6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80027c8:	4b2e      	ldr	r3, [pc, #184]	; (8002884 <HAL_FLASHEx_Erase+0xd8>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80027ce:	250f      	movs	r5, #15
 80027d0:	197c      	adds	r4, r7, r5
 80027d2:	23fa      	movs	r3, #250	; 0xfa
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	0018      	movs	r0, r3
 80027d8:	f7ff ff7a 	bl	80026d0 <FLASH_WaitForLastOperation>
 80027dc:	0003      	movs	r3, r0
 80027de:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80027e0:	002c      	movs	r4, r5
 80027e2:	193b      	adds	r3, r7, r4
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d142      	bne.n	8002870 <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d10d      	bne.n	800280e <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	0018      	movs	r0, r3
 80027f8:	f000 f848 	bl	800288c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80027fc:	193c      	adds	r4, r7, r4
 80027fe:	23fa      	movs	r3, #250	; 0xfa
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	0018      	movs	r0, r3
 8002804:	f7ff ff64 	bl	80026d0 <FLASH_WaitForLastOperation>
 8002808:	0003      	movs	r3, r0
 800280a:	7023      	strb	r3, [r4, #0]
 800280c:	e030      	b.n	8002870 <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	2201      	movs	r2, #1
 8002812:	4252      	negs	r2, r2
 8002814:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	e01a      	b.n	8002854 <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	68ba      	ldr	r2, [r7, #8]
 8002824:	0011      	movs	r1, r2
 8002826:	0018      	movs	r0, r3
 8002828:	f000 f844 	bl	80028b4 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800282c:	250f      	movs	r5, #15
 800282e:	197c      	adds	r4, r7, r5
 8002830:	23fa      	movs	r3, #250	; 0xfa
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	0018      	movs	r0, r3
 8002836:	f7ff ff4b 	bl	80026d0 <FLASH_WaitForLastOperation>
 800283a:	0003      	movs	r3, r0
 800283c:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800283e:	197b      	adds	r3, r7, r5
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	601a      	str	r2, [r3, #0]
          break;
 800284c:	e00a      	b.n	8002864 <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	3301      	adds	r3, #1
 8002852:	60bb      	str	r3, [r7, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	18d3      	adds	r3, r2, r3
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	429a      	cmp	r2, r3
 8002862:	d3dc      	bcc.n	800281e <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002864:	4b08      	ldr	r3, [pc, #32]	; (8002888 <HAL_FLASHEx_Erase+0xdc>)
 8002866:	695a      	ldr	r2, [r3, #20]
 8002868:	4b07      	ldr	r3, [pc, #28]	; (8002888 <HAL_FLASHEx_Erase+0xdc>)
 800286a:	2102      	movs	r1, #2
 800286c:	438a      	bics	r2, r1
 800286e:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002870:	4b04      	ldr	r3, [pc, #16]	; (8002884 <HAL_FLASHEx_Erase+0xd8>)
 8002872:	2200      	movs	r2, #0
 8002874:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8002876:	230f      	movs	r3, #15
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	781b      	ldrb	r3, [r3, #0]
}
 800287c:	0018      	movs	r0, r3
 800287e:	46bd      	mov	sp, r7
 8002880:	b004      	add	sp, #16
 8002882:	bdb0      	pop	{r4, r5, r7, pc}
 8002884:	20000d94 	.word	0x20000d94
 8002888:	40022000 	.word	0x40022000

0800288c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 8002894:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <FLASH_MassErase+0x24>)
 8002896:	695a      	ldr	r2, [r3, #20]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	431a      	orrs	r2, r3
 800289c:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <FLASH_MassErase+0x24>)
 800289e:	2180      	movs	r1, #128	; 0x80
 80028a0:	0249      	lsls	r1, r1, #9
 80028a2:	430a      	orrs	r2, r1
 80028a4:	615a      	str	r2, [r3, #20]
}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	46bd      	mov	sp, r7
 80028aa:	b002      	add	sp, #8
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	40022000 	.word	0x40022000

080028b4 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 80028be:	4b0f      	ldr	r3, [pc, #60]	; (80028fc <FLASH_PageErase+0x48>)
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	4a0f      	ldr	r2, [pc, #60]	; (8002900 <FLASH_PageErase+0x4c>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b04      	cmp	r3, #4
 80028cc:	d005      	beq.n	80028da <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2280      	movs	r2, #128	; 0x80
 80028d2:	0192      	lsls	r2, r2, #6
 80028d4:	4313      	orrs	r3, r2
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	e003      	b.n	80028e2 <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	4a09      	ldr	r2, [pc, #36]	; (8002904 <FLASH_PageErase+0x50>)
 80028de:	4013      	ands	r3, r2
 80028e0:	60fb      	str	r3, [r7, #12]
  }
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	00da      	lsls	r2, r3, #3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	431a      	orrs	r2, r3
 80028ea:	4b04      	ldr	r3, [pc, #16]	; (80028fc <FLASH_PageErase+0x48>)
 80028ec:	4906      	ldr	r1, [pc, #24]	; (8002908 <FLASH_PageErase+0x54>)
 80028ee:	430a      	orrs	r2, r1
 80028f0:	615a      	str	r2, [r3, #20]
}
 80028f2:	46c0      	nop			; (mov r8, r8)
 80028f4:	46bd      	mov	sp, r7
 80028f6:	b004      	add	sp, #16
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	40022000 	.word	0x40022000
 8002900:	ffffe007 	.word	0xffffe007
 8002904:	ffffdfff 	.word	0xffffdfff
 8002908:	00010002 	.word	0x00010002

0800290c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002916:	2300      	movs	r3, #0
 8002918:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800291a:	e14d      	b.n	8002bb8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2101      	movs	r1, #1
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	4091      	lsls	r1, r2
 8002926:	000a      	movs	r2, r1
 8002928:	4013      	ands	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d100      	bne.n	8002934 <HAL_GPIO_Init+0x28>
 8002932:	e13e      	b.n	8002bb2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2203      	movs	r2, #3
 800293a:	4013      	ands	r3, r2
 800293c:	2b01      	cmp	r3, #1
 800293e:	d005      	beq.n	800294c <HAL_GPIO_Init+0x40>
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	2203      	movs	r2, #3
 8002946:	4013      	ands	r3, r2
 8002948:	2b02      	cmp	r3, #2
 800294a:	d130      	bne.n	80029ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	2203      	movs	r2, #3
 8002958:	409a      	lsls	r2, r3
 800295a:	0013      	movs	r3, r2
 800295c:	43da      	mvns	r2, r3
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	4013      	ands	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	68da      	ldr	r2, [r3, #12]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	409a      	lsls	r2, r3
 800296e:	0013      	movs	r3, r2
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4313      	orrs	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002982:	2201      	movs	r2, #1
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	409a      	lsls	r2, r3
 8002988:	0013      	movs	r3, r2
 800298a:	43da      	mvns	r2, r3
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	4013      	ands	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	091b      	lsrs	r3, r3, #4
 8002998:	2201      	movs	r2, #1
 800299a:	401a      	ands	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	409a      	lsls	r2, r3
 80029a0:	0013      	movs	r3, r2
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	2203      	movs	r2, #3
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	d017      	beq.n	80029ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	2203      	movs	r2, #3
 80029c6:	409a      	lsls	r2, r3
 80029c8:	0013      	movs	r3, r2
 80029ca:	43da      	mvns	r2, r3
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4013      	ands	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	689a      	ldr	r2, [r3, #8]
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	409a      	lsls	r2, r3
 80029dc:	0013      	movs	r3, r2
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2203      	movs	r2, #3
 80029f0:	4013      	ands	r3, r2
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d123      	bne.n	8002a3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	08da      	lsrs	r2, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3208      	adds	r2, #8
 80029fe:	0092      	lsls	r2, r2, #2
 8002a00:	58d3      	ldr	r3, [r2, r3]
 8002a02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	2207      	movs	r2, #7
 8002a08:	4013      	ands	r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	409a      	lsls	r2, r3
 8002a10:	0013      	movs	r3, r2
 8002a12:	43da      	mvns	r2, r3
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	4013      	ands	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	691a      	ldr	r2, [r3, #16]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	2107      	movs	r1, #7
 8002a22:	400b      	ands	r3, r1
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	409a      	lsls	r2, r3
 8002a28:	0013      	movs	r3, r2
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	08da      	lsrs	r2, r3, #3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3208      	adds	r2, #8
 8002a38:	0092      	lsls	r2, r2, #2
 8002a3a:	6939      	ldr	r1, [r7, #16]
 8002a3c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	2203      	movs	r2, #3
 8002a4a:	409a      	lsls	r2, r3
 8002a4c:	0013      	movs	r3, r2
 8002a4e:	43da      	mvns	r2, r3
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	4013      	ands	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2203      	movs	r2, #3
 8002a5c:	401a      	ands	r2, r3
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	409a      	lsls	r2, r3
 8002a64:	0013      	movs	r3, r2
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	23c0      	movs	r3, #192	; 0xc0
 8002a78:	029b      	lsls	r3, r3, #10
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d100      	bne.n	8002a80 <HAL_GPIO_Init+0x174>
 8002a7e:	e098      	b.n	8002bb2 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002a80:	4a53      	ldr	r2, [pc, #332]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	089b      	lsrs	r3, r3, #2
 8002a86:	3318      	adds	r3, #24
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	589b      	ldr	r3, [r3, r2]
 8002a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	2203      	movs	r2, #3
 8002a92:	4013      	ands	r3, r2
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	220f      	movs	r2, #15
 8002a98:	409a      	lsls	r2, r3
 8002a9a:	0013      	movs	r3, r2
 8002a9c:	43da      	mvns	r2, r3
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	23a0      	movs	r3, #160	; 0xa0
 8002aa8:	05db      	lsls	r3, r3, #23
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d019      	beq.n	8002ae2 <HAL_GPIO_Init+0x1d6>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a48      	ldr	r2, [pc, #288]	; (8002bd4 <HAL_GPIO_Init+0x2c8>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d013      	beq.n	8002ade <HAL_GPIO_Init+0x1d2>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a47      	ldr	r2, [pc, #284]	; (8002bd8 <HAL_GPIO_Init+0x2cc>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d00d      	beq.n	8002ada <HAL_GPIO_Init+0x1ce>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a46      	ldr	r2, [pc, #280]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d007      	beq.n	8002ad6 <HAL_GPIO_Init+0x1ca>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a45      	ldr	r2, [pc, #276]	; (8002be0 <HAL_GPIO_Init+0x2d4>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d101      	bne.n	8002ad2 <HAL_GPIO_Init+0x1c6>
 8002ace:	2304      	movs	r3, #4
 8002ad0:	e008      	b.n	8002ae4 <HAL_GPIO_Init+0x1d8>
 8002ad2:	2305      	movs	r3, #5
 8002ad4:	e006      	b.n	8002ae4 <HAL_GPIO_Init+0x1d8>
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e004      	b.n	8002ae4 <HAL_GPIO_Init+0x1d8>
 8002ada:	2302      	movs	r3, #2
 8002adc:	e002      	b.n	8002ae4 <HAL_GPIO_Init+0x1d8>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <HAL_GPIO_Init+0x1d8>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	2103      	movs	r1, #3
 8002ae8:	400a      	ands	r2, r1
 8002aea:	00d2      	lsls	r2, r2, #3
 8002aec:	4093      	lsls	r3, r2
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002af4:	4936      	ldr	r1, [pc, #216]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	089b      	lsrs	r3, r3, #2
 8002afa:	3318      	adds	r3, #24
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b02:	4b33      	ldr	r3, [pc, #204]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	43da      	mvns	r2, r3
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	2380      	movs	r3, #128	; 0x80
 8002b18:	035b      	lsls	r3, r3, #13
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	d003      	beq.n	8002b26 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b26:	4b2a      	ldr	r3, [pc, #168]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002b2c:	4b28      	ldr	r3, [pc, #160]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	43da      	mvns	r2, r3
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	2380      	movs	r3, #128	; 0x80
 8002b42:	039b      	lsls	r3, r3, #14
 8002b44:	4013      	ands	r3, r2
 8002b46:	d003      	beq.n	8002b50 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b50:	4b1f      	ldr	r3, [pc, #124]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b56:	4a1e      	ldr	r2, [pc, #120]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002b58:	2384      	movs	r3, #132	; 0x84
 8002b5a:	58d3      	ldr	r3, [r2, r3]
 8002b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	43da      	mvns	r2, r3
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	4013      	ands	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	2380      	movs	r3, #128	; 0x80
 8002b6e:	029b      	lsls	r3, r3, #10
 8002b70:	4013      	ands	r3, r2
 8002b72:	d003      	beq.n	8002b7c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b7c:	4914      	ldr	r1, [pc, #80]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002b7e:	2284      	movs	r2, #132	; 0x84
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002b84:	4a12      	ldr	r2, [pc, #72]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002b86:	2380      	movs	r3, #128	; 0x80
 8002b88:	58d3      	ldr	r3, [r2, r3]
 8002b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	43da      	mvns	r2, r3
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4013      	ands	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	2380      	movs	r3, #128	; 0x80
 8002b9c:	025b      	lsls	r3, r3, #9
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d003      	beq.n	8002baa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002baa:	4909      	ldr	r1, [pc, #36]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002bac:	2280      	movs	r2, #128	; 0x80
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	40da      	lsrs	r2, r3
 8002bc0:	1e13      	subs	r3, r2, #0
 8002bc2:	d000      	beq.n	8002bc6 <HAL_GPIO_Init+0x2ba>
 8002bc4:	e6aa      	b.n	800291c <HAL_GPIO_Init+0x10>
  }
}
 8002bc6:	46c0      	nop			; (mov r8, r8)
 8002bc8:	46c0      	nop			; (mov r8, r8)
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b006      	add	sp, #24
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40021800 	.word	0x40021800
 8002bd4:	50000400 	.word	0x50000400
 8002bd8:	50000800 	.word	0x50000800
 8002bdc:	50000c00 	.word	0x50000c00
 8002be0:	50001000 	.word	0x50001000

08002be4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	000a      	movs	r2, r1
 8002bee:	1cbb      	adds	r3, r7, #2
 8002bf0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	1cba      	adds	r2, r7, #2
 8002bf8:	8812      	ldrh	r2, [r2, #0]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d004      	beq.n	8002c08 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002bfe:	230f      	movs	r3, #15
 8002c00:	18fb      	adds	r3, r7, r3
 8002c02:	2201      	movs	r2, #1
 8002c04:	701a      	strb	r2, [r3, #0]
 8002c06:	e003      	b.n	8002c10 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c08:	230f      	movs	r3, #15
 8002c0a:	18fb      	adds	r3, r7, r3
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002c10:	230f      	movs	r3, #15
 8002c12:	18fb      	adds	r3, r7, r3
 8002c14:	781b      	ldrb	r3, [r3, #0]
}
 8002c16:	0018      	movs	r0, r3
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b004      	add	sp, #16
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b082      	sub	sp, #8
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	0008      	movs	r0, r1
 8002c28:	0011      	movs	r1, r2
 8002c2a:	1cbb      	adds	r3, r7, #2
 8002c2c:	1c02      	adds	r2, r0, #0
 8002c2e:	801a      	strh	r2, [r3, #0]
 8002c30:	1c7b      	adds	r3, r7, #1
 8002c32:	1c0a      	adds	r2, r1, #0
 8002c34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c36:	1c7b      	adds	r3, r7, #1
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d004      	beq.n	8002c48 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c3e:	1cbb      	adds	r3, r7, #2
 8002c40:	881a      	ldrh	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c46:	e003      	b.n	8002c50 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c48:	1cbb      	adds	r3, r7, #2
 8002c4a:	881a      	ldrh	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c50:	46c0      	nop			; (mov r8, r8)
 8002c52:	46bd      	mov	sp, r7
 8002c54:	b002      	add	sp, #8
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002c60:	4b19      	ldr	r3, [pc, #100]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a19      	ldr	r2, [pc, #100]	; (8002ccc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	0019      	movs	r1, r3
 8002c6a:	4b17      	ldr	r3, [pc, #92]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	2380      	movs	r3, #128	; 0x80
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d11f      	bne.n	8002cbc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002c7c:	4b14      	ldr	r3, [pc, #80]	; (8002cd0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	0013      	movs	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	189b      	adds	r3, r3, r2
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	4912      	ldr	r1, [pc, #72]	; (8002cd4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	f7fd fa4a 	bl	8000124 <__udivsi3>
 8002c90:	0003      	movs	r3, r0
 8002c92:	3301      	adds	r3, #1
 8002c94:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c96:	e008      	b.n	8002caa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d003      	beq.n	8002ca6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	60fb      	str	r3, [r7, #12]
 8002ca4:	e001      	b.n	8002caa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e009      	b.n	8002cbe <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002caa:	4b07      	ldr	r3, [pc, #28]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002cac:	695a      	ldr	r2, [r3, #20]
 8002cae:	2380      	movs	r3, #128	; 0x80
 8002cb0:	00db      	lsls	r3, r3, #3
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	2380      	movs	r3, #128	; 0x80
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d0ed      	beq.n	8002c98 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b004      	add	sp, #16
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	40007000 	.word	0x40007000
 8002ccc:	fffff9ff 	.word	0xfffff9ff
 8002cd0:	20000400 	.word	0x20000400
 8002cd4:	000f4240 	.word	0x000f4240

08002cd8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <LL_RCC_GetAPB1Prescaler+0x14>)
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	23e0      	movs	r3, #224	; 0xe0
 8002ce2:	01db      	lsls	r3, r3, #7
 8002ce4:	4013      	ands	r3, r2
}
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40021000 	.word	0x40021000

08002cf0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b088      	sub	sp, #32
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e2fe      	b.n	8003300 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2201      	movs	r2, #1
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d100      	bne.n	8002d0e <HAL_RCC_OscConfig+0x1e>
 8002d0c:	e07c      	b.n	8002e08 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d0e:	4bc3      	ldr	r3, [pc, #780]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2238      	movs	r2, #56	; 0x38
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d18:	4bc0      	ldr	r3, [pc, #768]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	2203      	movs	r2, #3
 8002d1e:	4013      	ands	r3, r2
 8002d20:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	2b10      	cmp	r3, #16
 8002d26:	d102      	bne.n	8002d2e <HAL_RCC_OscConfig+0x3e>
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	2b03      	cmp	r3, #3
 8002d2c:	d002      	beq.n	8002d34 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	2b08      	cmp	r3, #8
 8002d32:	d10b      	bne.n	8002d4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d34:	4bb9      	ldr	r3, [pc, #740]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	2380      	movs	r3, #128	; 0x80
 8002d3a:	029b      	lsls	r3, r3, #10
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	d062      	beq.n	8002e06 <HAL_RCC_OscConfig+0x116>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d15e      	bne.n	8002e06 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e2d9      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	2380      	movs	r3, #128	; 0x80
 8002d52:	025b      	lsls	r3, r3, #9
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d107      	bne.n	8002d68 <HAL_RCC_OscConfig+0x78>
 8002d58:	4bb0      	ldr	r3, [pc, #704]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4baf      	ldr	r3, [pc, #700]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d5e:	2180      	movs	r1, #128	; 0x80
 8002d60:	0249      	lsls	r1, r1, #9
 8002d62:	430a      	orrs	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	e020      	b.n	8002daa <HAL_RCC_OscConfig+0xba>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	23a0      	movs	r3, #160	; 0xa0
 8002d6e:	02db      	lsls	r3, r3, #11
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d10e      	bne.n	8002d92 <HAL_RCC_OscConfig+0xa2>
 8002d74:	4ba9      	ldr	r3, [pc, #676]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4ba8      	ldr	r3, [pc, #672]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d7a:	2180      	movs	r1, #128	; 0x80
 8002d7c:	02c9      	lsls	r1, r1, #11
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	4ba6      	ldr	r3, [pc, #664]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	4ba5      	ldr	r3, [pc, #660]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d88:	2180      	movs	r1, #128	; 0x80
 8002d8a:	0249      	lsls	r1, r1, #9
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	e00b      	b.n	8002daa <HAL_RCC_OscConfig+0xba>
 8002d92:	4ba2      	ldr	r3, [pc, #648]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	4ba1      	ldr	r3, [pc, #644]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002d98:	49a1      	ldr	r1, [pc, #644]	; (8003020 <HAL_RCC_OscConfig+0x330>)
 8002d9a:	400a      	ands	r2, r1
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	4b9f      	ldr	r3, [pc, #636]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	4b9e      	ldr	r3, [pc, #632]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002da4:	499f      	ldr	r1, [pc, #636]	; (8003024 <HAL_RCC_OscConfig+0x334>)
 8002da6:	400a      	ands	r2, r1
 8002da8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d014      	beq.n	8002ddc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db2:	f7ff fa15 	bl	80021e0 <HAL_GetTick>
 8002db6:	0003      	movs	r3, r0
 8002db8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dbc:	f7ff fa10 	bl	80021e0 <HAL_GetTick>
 8002dc0:	0002      	movs	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b64      	cmp	r3, #100	; 0x64
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e298      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dce:	4b93      	ldr	r3, [pc, #588]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	2380      	movs	r3, #128	; 0x80
 8002dd4:	029b      	lsls	r3, r3, #10
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCC_OscConfig+0xcc>
 8002dda:	e015      	b.n	8002e08 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ddc:	f7ff fa00 	bl	80021e0 <HAL_GetTick>
 8002de0:	0003      	movs	r3, r0
 8002de2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002de6:	f7ff f9fb 	bl	80021e0 <HAL_GetTick>
 8002dea:	0002      	movs	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b64      	cmp	r3, #100	; 0x64
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e283      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002df8:	4b88      	ldr	r3, [pc, #544]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	2380      	movs	r3, #128	; 0x80
 8002dfe:	029b      	lsls	r3, r3, #10
 8002e00:	4013      	ands	r3, r2
 8002e02:	d1f0      	bne.n	8002de6 <HAL_RCC_OscConfig+0xf6>
 8002e04:	e000      	b.n	8002e08 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e06:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	4013      	ands	r3, r2
 8002e10:	d100      	bne.n	8002e14 <HAL_RCC_OscConfig+0x124>
 8002e12:	e099      	b.n	8002f48 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e14:	4b81      	ldr	r3, [pc, #516]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2238      	movs	r2, #56	; 0x38
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e1e:	4b7f      	ldr	r3, [pc, #508]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	2203      	movs	r2, #3
 8002e24:	4013      	ands	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	2b10      	cmp	r3, #16
 8002e2c:	d102      	bne.n	8002e34 <HAL_RCC_OscConfig+0x144>
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d002      	beq.n	8002e3a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d135      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e3a:	4b78      	ldr	r3, [pc, #480]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	2380      	movs	r3, #128	; 0x80
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	4013      	ands	r3, r2
 8002e44:	d005      	beq.n	8002e52 <HAL_RCC_OscConfig+0x162>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e256      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e52:	4b72      	ldr	r3, [pc, #456]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	4a74      	ldr	r2, [pc, #464]	; (8003028 <HAL_RCC_OscConfig+0x338>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	0019      	movs	r1, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	021a      	lsls	r2, r3, #8
 8002e62:	4b6e      	ldr	r3, [pc, #440]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002e64:	430a      	orrs	r2, r1
 8002e66:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d112      	bne.n	8002e94 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e6e:	4b6b      	ldr	r3, [pc, #428]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a6e      	ldr	r2, [pc, #440]	; (800302c <HAL_RCC_OscConfig+0x33c>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	0019      	movs	r1, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	691a      	ldr	r2, [r3, #16]
 8002e7c:	4b67      	ldr	r3, [pc, #412]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002e82:	4b66      	ldr	r3, [pc, #408]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	0adb      	lsrs	r3, r3, #11
 8002e88:	2207      	movs	r2, #7
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	4a68      	ldr	r2, [pc, #416]	; (8003030 <HAL_RCC_OscConfig+0x340>)
 8002e8e:	40da      	lsrs	r2, r3
 8002e90:	4b68      	ldr	r3, [pc, #416]	; (8003034 <HAL_RCC_OscConfig+0x344>)
 8002e92:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e94:	4b68      	ldr	r3, [pc, #416]	; (8003038 <HAL_RCC_OscConfig+0x348>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	0018      	movs	r0, r3
 8002e9a:	f7ff f945 	bl	8002128 <HAL_InitTick>
 8002e9e:	1e03      	subs	r3, r0, #0
 8002ea0:	d051      	beq.n	8002f46 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e22c      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d030      	beq.n	8002f10 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002eae:	4b5b      	ldr	r3, [pc, #364]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a5e      	ldr	r2, [pc, #376]	; (800302c <HAL_RCC_OscConfig+0x33c>)
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	691a      	ldr	r2, [r3, #16]
 8002ebc:	4b57      	ldr	r3, [pc, #348]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002ec2:	4b56      	ldr	r3, [pc, #344]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	4b55      	ldr	r3, [pc, #340]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002ec8:	2180      	movs	r1, #128	; 0x80
 8002eca:	0049      	lsls	r1, r1, #1
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed0:	f7ff f986 	bl	80021e0 <HAL_GetTick>
 8002ed4:	0003      	movs	r3, r0
 8002ed6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ed8:	e008      	b.n	8002eec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eda:	f7ff f981 	bl	80021e0 <HAL_GetTick>
 8002ede:	0002      	movs	r2, r0
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e209      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002eec:	4b4b      	ldr	r3, [pc, #300]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	2380      	movs	r3, #128	; 0x80
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d0f0      	beq.n	8002eda <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef8:	4b48      	ldr	r3, [pc, #288]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a4a      	ldr	r2, [pc, #296]	; (8003028 <HAL_RCC_OscConfig+0x338>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	0019      	movs	r1, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	021a      	lsls	r2, r3, #8
 8002f08:	4b44      	ldr	r3, [pc, #272]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]
 8002f0e:	e01b      	b.n	8002f48 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002f10:	4b42      	ldr	r3, [pc, #264]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	4b41      	ldr	r3, [pc, #260]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002f16:	4949      	ldr	r1, [pc, #292]	; (800303c <HAL_RCC_OscConfig+0x34c>)
 8002f18:	400a      	ands	r2, r1
 8002f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7ff f960 	bl	80021e0 <HAL_GetTick>
 8002f20:	0003      	movs	r3, r0
 8002f22:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f24:	e008      	b.n	8002f38 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f26:	f7ff f95b 	bl	80021e0 <HAL_GetTick>
 8002f2a:	0002      	movs	r2, r0
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e1e3      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f38:	4b38      	ldr	r3, [pc, #224]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	2380      	movs	r3, #128	; 0x80
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	4013      	ands	r3, r2
 8002f42:	d1f0      	bne.n	8002f26 <HAL_RCC_OscConfig+0x236>
 8002f44:	e000      	b.n	8002f48 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f46:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2208      	movs	r2, #8
 8002f4e:	4013      	ands	r3, r2
 8002f50:	d047      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002f52:	4b32      	ldr	r3, [pc, #200]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	2238      	movs	r2, #56	; 0x38
 8002f58:	4013      	ands	r3, r2
 8002f5a:	2b18      	cmp	r3, #24
 8002f5c:	d10a      	bne.n	8002f74 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002f5e:	4b2f      	ldr	r3, [pc, #188]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f62:	2202      	movs	r2, #2
 8002f64:	4013      	ands	r3, r2
 8002f66:	d03c      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x2f2>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d138      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e1c5      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d019      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002f7c:	4b27      	ldr	r3, [pc, #156]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002f7e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f80:	4b26      	ldr	r3, [pc, #152]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002f82:	2101      	movs	r1, #1
 8002f84:	430a      	orrs	r2, r1
 8002f86:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f88:	f7ff f92a 	bl	80021e0 <HAL_GetTick>
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f90:	e008      	b.n	8002fa4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f92:	f7ff f925 	bl	80021e0 <HAL_GetTick>
 8002f96:	0002      	movs	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e1ad      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fa4:	4b1d      	ldr	r3, [pc, #116]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fa8:	2202      	movs	r2, #2
 8002faa:	4013      	ands	r3, r2
 8002fac:	d0f1      	beq.n	8002f92 <HAL_RCC_OscConfig+0x2a2>
 8002fae:	e018      	b.n	8002fe2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002fb0:	4b1a      	ldr	r3, [pc, #104]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002fb2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002fb4:	4b19      	ldr	r3, [pc, #100]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	438a      	bics	r2, r1
 8002fba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fbc:	f7ff f910 	bl	80021e0 <HAL_GetTick>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fc6:	f7ff f90b 	bl	80021e0 <HAL_GetTick>
 8002fca:	0002      	movs	r2, r0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e193      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fd8:	4b10      	ldr	r3, [pc, #64]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fdc:	2202      	movs	r2, #2
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d1f1      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	4013      	ands	r3, r2
 8002fea:	d100      	bne.n	8002fee <HAL_RCC_OscConfig+0x2fe>
 8002fec:	e0c6      	b.n	800317c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fee:	231f      	movs	r3, #31
 8002ff0:	18fb      	adds	r3, r7, r3
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002ff6:	4b09      	ldr	r3, [pc, #36]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	2238      	movs	r2, #56	; 0x38
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	2b20      	cmp	r3, #32
 8003000:	d11e      	bne.n	8003040 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003002:	4b06      	ldr	r3, [pc, #24]	; (800301c <HAL_RCC_OscConfig+0x32c>)
 8003004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003006:	2202      	movs	r2, #2
 8003008:	4013      	ands	r3, r2
 800300a:	d100      	bne.n	800300e <HAL_RCC_OscConfig+0x31e>
 800300c:	e0b6      	b.n	800317c <HAL_RCC_OscConfig+0x48c>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d000      	beq.n	8003018 <HAL_RCC_OscConfig+0x328>
 8003016:	e0b1      	b.n	800317c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e171      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
 800301c:	40021000 	.word	0x40021000
 8003020:	fffeffff 	.word	0xfffeffff
 8003024:	fffbffff 	.word	0xfffbffff
 8003028:	ffff80ff 	.word	0xffff80ff
 800302c:	ffffc7ff 	.word	0xffffc7ff
 8003030:	00f42400 	.word	0x00f42400
 8003034:	20000400 	.word	0x20000400
 8003038:	20000404 	.word	0x20000404
 800303c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003040:	4bb1      	ldr	r3, [pc, #708]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003042:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003044:	2380      	movs	r3, #128	; 0x80
 8003046:	055b      	lsls	r3, r3, #21
 8003048:	4013      	ands	r3, r2
 800304a:	d101      	bne.n	8003050 <HAL_RCC_OscConfig+0x360>
 800304c:	2301      	movs	r3, #1
 800304e:	e000      	b.n	8003052 <HAL_RCC_OscConfig+0x362>
 8003050:	2300      	movs	r3, #0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d011      	beq.n	800307a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003056:	4bac      	ldr	r3, [pc, #688]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003058:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800305a:	4bab      	ldr	r3, [pc, #684]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 800305c:	2180      	movs	r1, #128	; 0x80
 800305e:	0549      	lsls	r1, r1, #21
 8003060:	430a      	orrs	r2, r1
 8003062:	63da      	str	r2, [r3, #60]	; 0x3c
 8003064:	4ba8      	ldr	r3, [pc, #672]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003066:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003068:	2380      	movs	r3, #128	; 0x80
 800306a:	055b      	lsls	r3, r3, #21
 800306c:	4013      	ands	r3, r2
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003072:	231f      	movs	r3, #31
 8003074:	18fb      	adds	r3, r7, r3
 8003076:	2201      	movs	r2, #1
 8003078:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800307a:	4ba4      	ldr	r3, [pc, #656]	; (800330c <HAL_RCC_OscConfig+0x61c>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	2380      	movs	r3, #128	; 0x80
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	4013      	ands	r3, r2
 8003084:	d11a      	bne.n	80030bc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003086:	4ba1      	ldr	r3, [pc, #644]	; (800330c <HAL_RCC_OscConfig+0x61c>)
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	4ba0      	ldr	r3, [pc, #640]	; (800330c <HAL_RCC_OscConfig+0x61c>)
 800308c:	2180      	movs	r1, #128	; 0x80
 800308e:	0049      	lsls	r1, r1, #1
 8003090:	430a      	orrs	r2, r1
 8003092:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003094:	f7ff f8a4 	bl	80021e0 <HAL_GetTick>
 8003098:	0003      	movs	r3, r0
 800309a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800309c:	e008      	b.n	80030b0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800309e:	f7ff f89f 	bl	80021e0 <HAL_GetTick>
 80030a2:	0002      	movs	r2, r0
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d901      	bls.n	80030b0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e127      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030b0:	4b96      	ldr	r3, [pc, #600]	; (800330c <HAL_RCC_OscConfig+0x61c>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	2380      	movs	r3, #128	; 0x80
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	4013      	ands	r3, r2
 80030ba:	d0f0      	beq.n	800309e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d106      	bne.n	80030d2 <HAL_RCC_OscConfig+0x3e2>
 80030c4:	4b90      	ldr	r3, [pc, #576]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80030c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030c8:	4b8f      	ldr	r3, [pc, #572]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80030ca:	2101      	movs	r1, #1
 80030cc:	430a      	orrs	r2, r1
 80030ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80030d0:	e01c      	b.n	800310c <HAL_RCC_OscConfig+0x41c>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	2b05      	cmp	r3, #5
 80030d8:	d10c      	bne.n	80030f4 <HAL_RCC_OscConfig+0x404>
 80030da:	4b8b      	ldr	r3, [pc, #556]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80030dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030de:	4b8a      	ldr	r3, [pc, #552]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80030e0:	2104      	movs	r1, #4
 80030e2:	430a      	orrs	r2, r1
 80030e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80030e6:	4b88      	ldr	r3, [pc, #544]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80030e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030ea:	4b87      	ldr	r3, [pc, #540]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80030ec:	2101      	movs	r1, #1
 80030ee:	430a      	orrs	r2, r1
 80030f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80030f2:	e00b      	b.n	800310c <HAL_RCC_OscConfig+0x41c>
 80030f4:	4b84      	ldr	r3, [pc, #528]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80030f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030f8:	4b83      	ldr	r3, [pc, #524]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80030fa:	2101      	movs	r1, #1
 80030fc:	438a      	bics	r2, r1
 80030fe:	65da      	str	r2, [r3, #92]	; 0x5c
 8003100:	4b81      	ldr	r3, [pc, #516]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003102:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003104:	4b80      	ldr	r3, [pc, #512]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003106:	2104      	movs	r1, #4
 8003108:	438a      	bics	r2, r1
 800310a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d014      	beq.n	800313e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003114:	f7ff f864 	bl	80021e0 <HAL_GetTick>
 8003118:	0003      	movs	r3, r0
 800311a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800311c:	e009      	b.n	8003132 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800311e:	f7ff f85f 	bl	80021e0 <HAL_GetTick>
 8003122:	0002      	movs	r2, r0
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	4a79      	ldr	r2, [pc, #484]	; (8003310 <HAL_RCC_OscConfig+0x620>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e0e6      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003132:	4b75      	ldr	r3, [pc, #468]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003136:	2202      	movs	r2, #2
 8003138:	4013      	ands	r3, r2
 800313a:	d0f0      	beq.n	800311e <HAL_RCC_OscConfig+0x42e>
 800313c:	e013      	b.n	8003166 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313e:	f7ff f84f 	bl	80021e0 <HAL_GetTick>
 8003142:	0003      	movs	r3, r0
 8003144:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003146:	e009      	b.n	800315c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003148:	f7ff f84a 	bl	80021e0 <HAL_GetTick>
 800314c:	0002      	movs	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	4a6f      	ldr	r2, [pc, #444]	; (8003310 <HAL_RCC_OscConfig+0x620>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e0d1      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800315c:	4b6a      	ldr	r3, [pc, #424]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 800315e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003160:	2202      	movs	r2, #2
 8003162:	4013      	ands	r3, r2
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003166:	231f      	movs	r3, #31
 8003168:	18fb      	adds	r3, r7, r3
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b01      	cmp	r3, #1
 800316e:	d105      	bne.n	800317c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003170:	4b65      	ldr	r3, [pc, #404]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003172:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003174:	4b64      	ldr	r3, [pc, #400]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003176:	4967      	ldr	r1, [pc, #412]	; (8003314 <HAL_RCC_OscConfig+0x624>)
 8003178:	400a      	ands	r2, r1
 800317a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d100      	bne.n	8003186 <HAL_RCC_OscConfig+0x496>
 8003184:	e0bb      	b.n	80032fe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003186:	4b60      	ldr	r3, [pc, #384]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	2238      	movs	r2, #56	; 0x38
 800318c:	4013      	ands	r3, r2
 800318e:	2b10      	cmp	r3, #16
 8003190:	d100      	bne.n	8003194 <HAL_RCC_OscConfig+0x4a4>
 8003192:	e07b      	b.n	800328c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	2b02      	cmp	r3, #2
 800319a:	d156      	bne.n	800324a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800319c:	4b5a      	ldr	r3, [pc, #360]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	4b59      	ldr	r3, [pc, #356]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80031a2:	495d      	ldr	r1, [pc, #372]	; (8003318 <HAL_RCC_OscConfig+0x628>)
 80031a4:	400a      	ands	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a8:	f7ff f81a 	bl	80021e0 <HAL_GetTick>
 80031ac:	0003      	movs	r3, r0
 80031ae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031b0:	e008      	b.n	80031c4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b2:	f7ff f815 	bl	80021e0 <HAL_GetTick>
 80031b6:	0002      	movs	r2, r0
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e09d      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031c4:	4b50      	ldr	r3, [pc, #320]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	2380      	movs	r3, #128	; 0x80
 80031ca:	049b      	lsls	r3, r3, #18
 80031cc:	4013      	ands	r3, r2
 80031ce:	d1f0      	bne.n	80031b2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031d0:	4b4d      	ldr	r3, [pc, #308]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	4a51      	ldr	r2, [pc, #324]	; (800331c <HAL_RCC_OscConfig+0x62c>)
 80031d6:	4013      	ands	r3, r2
 80031d8:	0019      	movs	r1, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a1a      	ldr	r2, [r3, #32]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e8:	021b      	lsls	r3, r3, #8
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f0:	431a      	orrs	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fc:	431a      	orrs	r2, r3
 80031fe:	4b42      	ldr	r3, [pc, #264]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003200:	430a      	orrs	r2, r1
 8003202:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003204:	4b40      	ldr	r3, [pc, #256]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	4b3f      	ldr	r3, [pc, #252]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 800320a:	2180      	movs	r1, #128	; 0x80
 800320c:	0449      	lsls	r1, r1, #17
 800320e:	430a      	orrs	r2, r1
 8003210:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003212:	4b3d      	ldr	r3, [pc, #244]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003214:	68da      	ldr	r2, [r3, #12]
 8003216:	4b3c      	ldr	r3, [pc, #240]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003218:	2180      	movs	r1, #128	; 0x80
 800321a:	0549      	lsls	r1, r1, #21
 800321c:	430a      	orrs	r2, r1
 800321e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003220:	f7fe ffde 	bl	80021e0 <HAL_GetTick>
 8003224:	0003      	movs	r3, r0
 8003226:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800322a:	f7fe ffd9 	bl	80021e0 <HAL_GetTick>
 800322e:	0002      	movs	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e061      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800323c:	4b32      	ldr	r3, [pc, #200]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	2380      	movs	r3, #128	; 0x80
 8003242:	049b      	lsls	r3, r3, #18
 8003244:	4013      	ands	r3, r2
 8003246:	d0f0      	beq.n	800322a <HAL_RCC_OscConfig+0x53a>
 8003248:	e059      	b.n	80032fe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324a:	4b2f      	ldr	r3, [pc, #188]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	4b2e      	ldr	r3, [pc, #184]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003250:	4931      	ldr	r1, [pc, #196]	; (8003318 <HAL_RCC_OscConfig+0x628>)
 8003252:	400a      	ands	r2, r1
 8003254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003256:	f7fe ffc3 	bl	80021e0 <HAL_GetTick>
 800325a:	0003      	movs	r3, r0
 800325c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003260:	f7fe ffbe 	bl	80021e0 <HAL_GetTick>
 8003264:	0002      	movs	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e046      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003272:	4b25      	ldr	r3, [pc, #148]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	2380      	movs	r3, #128	; 0x80
 8003278:	049b      	lsls	r3, r3, #18
 800327a:	4013      	ands	r3, r2
 800327c:	d1f0      	bne.n	8003260 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800327e:	4b22      	ldr	r3, [pc, #136]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003280:	68da      	ldr	r2, [r3, #12]
 8003282:	4b21      	ldr	r3, [pc, #132]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 8003284:	4926      	ldr	r1, [pc, #152]	; (8003320 <HAL_RCC_OscConfig+0x630>)
 8003286:	400a      	ands	r2, r1
 8003288:	60da      	str	r2, [r3, #12]
 800328a:	e038      	b.n	80032fe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e033      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003298:	4b1b      	ldr	r3, [pc, #108]	; (8003308 <HAL_RCC_OscConfig+0x618>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	2203      	movs	r2, #3
 80032a2:	401a      	ands	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d126      	bne.n	80032fa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	2270      	movs	r2, #112	; 0x70
 80032b0:	401a      	ands	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d11f      	bne.n	80032fa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	23fe      	movs	r3, #254	; 0xfe
 80032be:	01db      	lsls	r3, r3, #7
 80032c0:	401a      	ands	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d116      	bne.n	80032fa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	23f8      	movs	r3, #248	; 0xf8
 80032d0:	039b      	lsls	r3, r3, #14
 80032d2:	401a      	ands	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032d8:	429a      	cmp	r2, r3
 80032da:	d10e      	bne.n	80032fa <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	23e0      	movs	r3, #224	; 0xe0
 80032e0:	051b      	lsls	r3, r3, #20
 80032e2:	401a      	ands	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d106      	bne.n	80032fa <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	0f5b      	lsrs	r3, r3, #29
 80032f0:	075a      	lsls	r2, r3, #29
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d001      	beq.n	80032fe <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e000      	b.n	8003300 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	0018      	movs	r0, r3
 8003302:	46bd      	mov	sp, r7
 8003304:	b008      	add	sp, #32
 8003306:	bd80      	pop	{r7, pc}
 8003308:	40021000 	.word	0x40021000
 800330c:	40007000 	.word	0x40007000
 8003310:	00001388 	.word	0x00001388
 8003314:	efffffff 	.word	0xefffffff
 8003318:	feffffff 	.word	0xfeffffff
 800331c:	11c1808c 	.word	0x11c1808c
 8003320:	eefefffc 	.word	0xeefefffc

08003324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e0e9      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003338:	4b76      	ldr	r3, [pc, #472]	; (8003514 <HAL_RCC_ClockConfig+0x1f0>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2207      	movs	r2, #7
 800333e:	4013      	ands	r3, r2
 8003340:	683a      	ldr	r2, [r7, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	d91e      	bls.n	8003384 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003346:	4b73      	ldr	r3, [pc, #460]	; (8003514 <HAL_RCC_ClockConfig+0x1f0>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2207      	movs	r2, #7
 800334c:	4393      	bics	r3, r2
 800334e:	0019      	movs	r1, r3
 8003350:	4b70      	ldr	r3, [pc, #448]	; (8003514 <HAL_RCC_ClockConfig+0x1f0>)
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003358:	f7fe ff42 	bl	80021e0 <HAL_GetTick>
 800335c:	0003      	movs	r3, r0
 800335e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003360:	e009      	b.n	8003376 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003362:	f7fe ff3d 	bl	80021e0 <HAL_GetTick>
 8003366:	0002      	movs	r2, r0
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	4a6a      	ldr	r2, [pc, #424]	; (8003518 <HAL_RCC_ClockConfig+0x1f4>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e0ca      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003376:	4b67      	ldr	r3, [pc, #412]	; (8003514 <HAL_RCC_ClockConfig+0x1f0>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2207      	movs	r2, #7
 800337c:	4013      	ands	r3, r2
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d1ee      	bne.n	8003362 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2202      	movs	r2, #2
 800338a:	4013      	ands	r3, r2
 800338c:	d015      	beq.n	80033ba <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2204      	movs	r2, #4
 8003394:	4013      	ands	r3, r2
 8003396:	d006      	beq.n	80033a6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003398:	4b60      	ldr	r3, [pc, #384]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	4b5f      	ldr	r3, [pc, #380]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 800339e:	21e0      	movs	r1, #224	; 0xe0
 80033a0:	01c9      	lsls	r1, r1, #7
 80033a2:	430a      	orrs	r2, r1
 80033a4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a6:	4b5d      	ldr	r3, [pc, #372]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	4a5d      	ldr	r2, [pc, #372]	; (8003520 <HAL_RCC_ClockConfig+0x1fc>)
 80033ac:	4013      	ands	r3, r2
 80033ae:	0019      	movs	r1, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	4b59      	ldr	r3, [pc, #356]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 80033b6:	430a      	orrs	r2, r1
 80033b8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2201      	movs	r2, #1
 80033c0:	4013      	ands	r3, r2
 80033c2:	d057      	beq.n	8003474 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d107      	bne.n	80033dc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033cc:	4b53      	ldr	r3, [pc, #332]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	2380      	movs	r3, #128	; 0x80
 80033d2:	029b      	lsls	r3, r3, #10
 80033d4:	4013      	ands	r3, r2
 80033d6:	d12b      	bne.n	8003430 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e097      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d107      	bne.n	80033f4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033e4:	4b4d      	ldr	r3, [pc, #308]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	2380      	movs	r3, #128	; 0x80
 80033ea:	049b      	lsls	r3, r3, #18
 80033ec:	4013      	ands	r3, r2
 80033ee:	d11f      	bne.n	8003430 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e08b      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d107      	bne.n	800340c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033fc:	4b47      	ldr	r3, [pc, #284]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	2380      	movs	r3, #128	; 0x80
 8003402:	00db      	lsls	r3, r3, #3
 8003404:	4013      	ands	r3, r2
 8003406:	d113      	bne.n	8003430 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e07f      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	2b03      	cmp	r3, #3
 8003412:	d106      	bne.n	8003422 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003414:	4b41      	ldr	r3, [pc, #260]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 8003416:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003418:	2202      	movs	r2, #2
 800341a:	4013      	ands	r3, r2
 800341c:	d108      	bne.n	8003430 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e074      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003422:	4b3e      	ldr	r3, [pc, #248]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 8003424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003426:	2202      	movs	r2, #2
 8003428:	4013      	ands	r3, r2
 800342a:	d101      	bne.n	8003430 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e06d      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003430:	4b3a      	ldr	r3, [pc, #232]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2207      	movs	r2, #7
 8003436:	4393      	bics	r3, r2
 8003438:	0019      	movs	r1, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	4b37      	ldr	r3, [pc, #220]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 8003440:	430a      	orrs	r2, r1
 8003442:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003444:	f7fe fecc 	bl	80021e0 <HAL_GetTick>
 8003448:	0003      	movs	r3, r0
 800344a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800344c:	e009      	b.n	8003462 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800344e:	f7fe fec7 	bl	80021e0 <HAL_GetTick>
 8003452:	0002      	movs	r2, r0
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	4a2f      	ldr	r2, [pc, #188]	; (8003518 <HAL_RCC_ClockConfig+0x1f4>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e054      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003462:	4b2e      	ldr	r3, [pc, #184]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	2238      	movs	r2, #56	; 0x38
 8003468:	401a      	ands	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	429a      	cmp	r2, r3
 8003472:	d1ec      	bne.n	800344e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003474:	4b27      	ldr	r3, [pc, #156]	; (8003514 <HAL_RCC_ClockConfig+0x1f0>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2207      	movs	r2, #7
 800347a:	4013      	ands	r3, r2
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d21e      	bcs.n	80034c0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003482:	4b24      	ldr	r3, [pc, #144]	; (8003514 <HAL_RCC_ClockConfig+0x1f0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2207      	movs	r2, #7
 8003488:	4393      	bics	r3, r2
 800348a:	0019      	movs	r1, r3
 800348c:	4b21      	ldr	r3, [pc, #132]	; (8003514 <HAL_RCC_ClockConfig+0x1f0>)
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003494:	f7fe fea4 	bl	80021e0 <HAL_GetTick>
 8003498:	0003      	movs	r3, r0
 800349a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800349c:	e009      	b.n	80034b2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800349e:	f7fe fe9f 	bl	80021e0 <HAL_GetTick>
 80034a2:	0002      	movs	r2, r0
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	4a1b      	ldr	r2, [pc, #108]	; (8003518 <HAL_RCC_ClockConfig+0x1f4>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e02c      	b.n	800350c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034b2:	4b18      	ldr	r3, [pc, #96]	; (8003514 <HAL_RCC_ClockConfig+0x1f0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2207      	movs	r2, #7
 80034b8:	4013      	ands	r3, r2
 80034ba:	683a      	ldr	r2, [r7, #0]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d1ee      	bne.n	800349e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2204      	movs	r2, #4
 80034c6:	4013      	ands	r3, r2
 80034c8:	d009      	beq.n	80034de <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80034ca:	4b14      	ldr	r3, [pc, #80]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	4a15      	ldr	r2, [pc, #84]	; (8003524 <HAL_RCC_ClockConfig+0x200>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	0019      	movs	r1, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68da      	ldr	r2, [r3, #12]
 80034d8:	4b10      	ldr	r3, [pc, #64]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 80034da:	430a      	orrs	r2, r1
 80034dc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80034de:	f000 f829 	bl	8003534 <HAL_RCC_GetSysClockFreq>
 80034e2:	0001      	movs	r1, r0
 80034e4:	4b0d      	ldr	r3, [pc, #52]	; (800351c <HAL_RCC_ClockConfig+0x1f8>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	0a1b      	lsrs	r3, r3, #8
 80034ea:	220f      	movs	r2, #15
 80034ec:	401a      	ands	r2, r3
 80034ee:	4b0e      	ldr	r3, [pc, #56]	; (8003528 <HAL_RCC_ClockConfig+0x204>)
 80034f0:	0092      	lsls	r2, r2, #2
 80034f2:	58d3      	ldr	r3, [r2, r3]
 80034f4:	221f      	movs	r2, #31
 80034f6:	4013      	ands	r3, r2
 80034f8:	000a      	movs	r2, r1
 80034fa:	40da      	lsrs	r2, r3
 80034fc:	4b0b      	ldr	r3, [pc, #44]	; (800352c <HAL_RCC_ClockConfig+0x208>)
 80034fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003500:	4b0b      	ldr	r3, [pc, #44]	; (8003530 <HAL_RCC_ClockConfig+0x20c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	0018      	movs	r0, r3
 8003506:	f7fe fe0f 	bl	8002128 <HAL_InitTick>
 800350a:	0003      	movs	r3, r0
}
 800350c:	0018      	movs	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	b004      	add	sp, #16
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40022000 	.word	0x40022000
 8003518:	00001388 	.word	0x00001388
 800351c:	40021000 	.word	0x40021000
 8003520:	fffff0ff 	.word	0xfffff0ff
 8003524:	ffff8fff 	.word	0xffff8fff
 8003528:	0800821c 	.word	0x0800821c
 800352c:	20000400 	.word	0x20000400
 8003530:	20000404 	.word	0x20000404

08003534 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800353a:	4b3c      	ldr	r3, [pc, #240]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	2238      	movs	r2, #56	; 0x38
 8003540:	4013      	ands	r3, r2
 8003542:	d10f      	bne.n	8003564 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003544:	4b39      	ldr	r3, [pc, #228]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	0adb      	lsrs	r3, r3, #11
 800354a:	2207      	movs	r2, #7
 800354c:	4013      	ands	r3, r2
 800354e:	2201      	movs	r2, #1
 8003550:	409a      	lsls	r2, r3
 8003552:	0013      	movs	r3, r2
 8003554:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003556:	6839      	ldr	r1, [r7, #0]
 8003558:	4835      	ldr	r0, [pc, #212]	; (8003630 <HAL_RCC_GetSysClockFreq+0xfc>)
 800355a:	f7fc fde3 	bl	8000124 <__udivsi3>
 800355e:	0003      	movs	r3, r0
 8003560:	613b      	str	r3, [r7, #16]
 8003562:	e05d      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003564:	4b31      	ldr	r3, [pc, #196]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	2238      	movs	r2, #56	; 0x38
 800356a:	4013      	ands	r3, r2
 800356c:	2b08      	cmp	r3, #8
 800356e:	d102      	bne.n	8003576 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003570:	4b30      	ldr	r3, [pc, #192]	; (8003634 <HAL_RCC_GetSysClockFreq+0x100>)
 8003572:	613b      	str	r3, [r7, #16]
 8003574:	e054      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003576:	4b2d      	ldr	r3, [pc, #180]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	2238      	movs	r2, #56	; 0x38
 800357c:	4013      	ands	r3, r2
 800357e:	2b10      	cmp	r3, #16
 8003580:	d138      	bne.n	80035f4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003582:	4b2a      	ldr	r3, [pc, #168]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	2203      	movs	r2, #3
 8003588:	4013      	ands	r3, r2
 800358a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800358c:	4b27      	ldr	r3, [pc, #156]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	2207      	movs	r2, #7
 8003594:	4013      	ands	r3, r2
 8003596:	3301      	adds	r3, #1
 8003598:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2b03      	cmp	r3, #3
 800359e:	d10d      	bne.n	80035bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035a0:	68b9      	ldr	r1, [r7, #8]
 80035a2:	4824      	ldr	r0, [pc, #144]	; (8003634 <HAL_RCC_GetSysClockFreq+0x100>)
 80035a4:	f7fc fdbe 	bl	8000124 <__udivsi3>
 80035a8:	0003      	movs	r3, r0
 80035aa:	0019      	movs	r1, r3
 80035ac:	4b1f      	ldr	r3, [pc, #124]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	0a1b      	lsrs	r3, r3, #8
 80035b2:	227f      	movs	r2, #127	; 0x7f
 80035b4:	4013      	ands	r3, r2
 80035b6:	434b      	muls	r3, r1
 80035b8:	617b      	str	r3, [r7, #20]
        break;
 80035ba:	e00d      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80035bc:	68b9      	ldr	r1, [r7, #8]
 80035be:	481c      	ldr	r0, [pc, #112]	; (8003630 <HAL_RCC_GetSysClockFreq+0xfc>)
 80035c0:	f7fc fdb0 	bl	8000124 <__udivsi3>
 80035c4:	0003      	movs	r3, r0
 80035c6:	0019      	movs	r1, r3
 80035c8:	4b18      	ldr	r3, [pc, #96]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	0a1b      	lsrs	r3, r3, #8
 80035ce:	227f      	movs	r2, #127	; 0x7f
 80035d0:	4013      	ands	r3, r2
 80035d2:	434b      	muls	r3, r1
 80035d4:	617b      	str	r3, [r7, #20]
        break;
 80035d6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80035d8:	4b14      	ldr	r3, [pc, #80]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	0f5b      	lsrs	r3, r3, #29
 80035de:	2207      	movs	r2, #7
 80035e0:	4013      	ands	r3, r2
 80035e2:	3301      	adds	r3, #1
 80035e4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	6978      	ldr	r0, [r7, #20]
 80035ea:	f7fc fd9b 	bl	8000124 <__udivsi3>
 80035ee:	0003      	movs	r3, r0
 80035f0:	613b      	str	r3, [r7, #16]
 80035f2:	e015      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80035f4:	4b0d      	ldr	r3, [pc, #52]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	2238      	movs	r2, #56	; 0x38
 80035fa:	4013      	ands	r3, r2
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d103      	bne.n	8003608 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003600:	2380      	movs	r3, #128	; 0x80
 8003602:	021b      	lsls	r3, r3, #8
 8003604:	613b      	str	r3, [r7, #16]
 8003606:	e00b      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003608:	4b08      	ldr	r3, [pc, #32]	; (800362c <HAL_RCC_GetSysClockFreq+0xf8>)
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	2238      	movs	r2, #56	; 0x38
 800360e:	4013      	ands	r3, r2
 8003610:	2b18      	cmp	r3, #24
 8003612:	d103      	bne.n	800361c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003614:	23fa      	movs	r3, #250	; 0xfa
 8003616:	01db      	lsls	r3, r3, #7
 8003618:	613b      	str	r3, [r7, #16]
 800361a:	e001      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800361c:	2300      	movs	r3, #0
 800361e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003620:	693b      	ldr	r3, [r7, #16]
}
 8003622:	0018      	movs	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	b006      	add	sp, #24
 8003628:	bd80      	pop	{r7, pc}
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	40021000 	.word	0x40021000
 8003630:	00f42400 	.word	0x00f42400
 8003634:	007a1200 	.word	0x007a1200

08003638 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800363c:	4b02      	ldr	r3, [pc, #8]	; (8003648 <HAL_RCC_GetHCLKFreq+0x10>)
 800363e:	681b      	ldr	r3, [r3, #0]
}
 8003640:	0018      	movs	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	46c0      	nop			; (mov r8, r8)
 8003648:	20000400 	.word	0x20000400

0800364c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800364c:	b5b0      	push	{r4, r5, r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003650:	f7ff fff2 	bl	8003638 <HAL_RCC_GetHCLKFreq>
 8003654:	0004      	movs	r4, r0
 8003656:	f7ff fb3f 	bl	8002cd8 <LL_RCC_GetAPB1Prescaler>
 800365a:	0003      	movs	r3, r0
 800365c:	0b1a      	lsrs	r2, r3, #12
 800365e:	4b05      	ldr	r3, [pc, #20]	; (8003674 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003660:	0092      	lsls	r2, r2, #2
 8003662:	58d3      	ldr	r3, [r2, r3]
 8003664:	221f      	movs	r2, #31
 8003666:	4013      	ands	r3, r2
 8003668:	40dc      	lsrs	r4, r3
 800366a:	0023      	movs	r3, r4
}
 800366c:	0018      	movs	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	bdb0      	pop	{r4, r5, r7, pc}
 8003672:	46c0      	nop			; (mov r8, r8)
 8003674:	0800825c 	.word	0x0800825c

08003678 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003680:	2313      	movs	r3, #19
 8003682:	18fb      	adds	r3, r7, r3
 8003684:	2200      	movs	r2, #0
 8003686:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003688:	2312      	movs	r3, #18
 800368a:	18fb      	adds	r3, r7, r3
 800368c:	2200      	movs	r2, #0
 800368e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	2380      	movs	r3, #128	; 0x80
 8003696:	029b      	lsls	r3, r3, #10
 8003698:	4013      	ands	r3, r2
 800369a:	d100      	bne.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800369c:	e0a3      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800369e:	2011      	movs	r0, #17
 80036a0:	183b      	adds	r3, r7, r0
 80036a2:	2200      	movs	r2, #0
 80036a4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036a6:	4bb0      	ldr	r3, [pc, #704]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80036a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036aa:	2380      	movs	r3, #128	; 0x80
 80036ac:	055b      	lsls	r3, r3, #21
 80036ae:	4013      	ands	r3, r2
 80036b0:	d110      	bne.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036b2:	4bad      	ldr	r3, [pc, #692]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80036b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036b6:	4bac      	ldr	r3, [pc, #688]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80036b8:	2180      	movs	r1, #128	; 0x80
 80036ba:	0549      	lsls	r1, r1, #21
 80036bc:	430a      	orrs	r2, r1
 80036be:	63da      	str	r2, [r3, #60]	; 0x3c
 80036c0:	4ba9      	ldr	r3, [pc, #676]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80036c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036c4:	2380      	movs	r3, #128	; 0x80
 80036c6:	055b      	lsls	r3, r3, #21
 80036c8:	4013      	ands	r3, r2
 80036ca:	60bb      	str	r3, [r7, #8]
 80036cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ce:	183b      	adds	r3, r7, r0
 80036d0:	2201      	movs	r2, #1
 80036d2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036d4:	4ba5      	ldr	r3, [pc, #660]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	4ba4      	ldr	r3, [pc, #656]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036da:	2180      	movs	r1, #128	; 0x80
 80036dc:	0049      	lsls	r1, r1, #1
 80036de:	430a      	orrs	r2, r1
 80036e0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036e2:	f7fe fd7d 	bl	80021e0 <HAL_GetTick>
 80036e6:	0003      	movs	r3, r0
 80036e8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036ea:	e00b      	b.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036ec:	f7fe fd78 	bl	80021e0 <HAL_GetTick>
 80036f0:	0002      	movs	r2, r0
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d904      	bls.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80036fa:	2313      	movs	r3, #19
 80036fc:	18fb      	adds	r3, r7, r3
 80036fe:	2203      	movs	r2, #3
 8003700:	701a      	strb	r2, [r3, #0]
        break;
 8003702:	e005      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003704:	4b99      	ldr	r3, [pc, #612]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2380      	movs	r3, #128	; 0x80
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	4013      	ands	r3, r2
 800370e:	d0ed      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003710:	2313      	movs	r3, #19
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d154      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800371a:	4b93      	ldr	r3, [pc, #588]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800371c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800371e:	23c0      	movs	r3, #192	; 0xc0
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	4013      	ands	r3, r2
 8003724:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d019      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	429a      	cmp	r2, r3
 8003734:	d014      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003736:	4b8c      	ldr	r3, [pc, #560]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800373a:	4a8d      	ldr	r2, [pc, #564]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800373c:	4013      	ands	r3, r2
 800373e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003740:	4b89      	ldr	r3, [pc, #548]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003742:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003744:	4b88      	ldr	r3, [pc, #544]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003746:	2180      	movs	r1, #128	; 0x80
 8003748:	0249      	lsls	r1, r1, #9
 800374a:	430a      	orrs	r2, r1
 800374c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800374e:	4b86      	ldr	r3, [pc, #536]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003750:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003752:	4b85      	ldr	r3, [pc, #532]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003754:	4987      	ldr	r1, [pc, #540]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003756:	400a      	ands	r2, r1
 8003758:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800375a:	4b83      	ldr	r3, [pc, #524]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800375c:	697a      	ldr	r2, [r7, #20]
 800375e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	2201      	movs	r2, #1
 8003764:	4013      	ands	r3, r2
 8003766:	d016      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003768:	f7fe fd3a 	bl	80021e0 <HAL_GetTick>
 800376c:	0003      	movs	r3, r0
 800376e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003770:	e00c      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003772:	f7fe fd35 	bl	80021e0 <HAL_GetTick>
 8003776:	0002      	movs	r2, r0
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	4a7e      	ldr	r2, [pc, #504]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d904      	bls.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003782:	2313      	movs	r3, #19
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	2203      	movs	r2, #3
 8003788:	701a      	strb	r2, [r3, #0]
            break;
 800378a:	e004      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800378c:	4b76      	ldr	r3, [pc, #472]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800378e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003790:	2202      	movs	r2, #2
 8003792:	4013      	ands	r3, r2
 8003794:	d0ed      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003796:	2313      	movs	r3, #19
 8003798:	18fb      	adds	r3, r7, r3
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10a      	bne.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037a0:	4b71      	ldr	r3, [pc, #452]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80037a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a4:	4a72      	ldr	r2, [pc, #456]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80037a6:	4013      	ands	r3, r2
 80037a8:	0019      	movs	r1, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037ae:	4b6e      	ldr	r3, [pc, #440]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80037b0:	430a      	orrs	r2, r1
 80037b2:	65da      	str	r2, [r3, #92]	; 0x5c
 80037b4:	e00c      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037b6:	2312      	movs	r3, #18
 80037b8:	18fb      	adds	r3, r7, r3
 80037ba:	2213      	movs	r2, #19
 80037bc:	18ba      	adds	r2, r7, r2
 80037be:	7812      	ldrb	r2, [r2, #0]
 80037c0:	701a      	strb	r2, [r3, #0]
 80037c2:	e005      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c4:	2312      	movs	r3, #18
 80037c6:	18fb      	adds	r3, r7, r3
 80037c8:	2213      	movs	r2, #19
 80037ca:	18ba      	adds	r2, r7, r2
 80037cc:	7812      	ldrb	r2, [r2, #0]
 80037ce:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037d0:	2311      	movs	r3, #17
 80037d2:	18fb      	adds	r3, r7, r3
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d105      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037da:	4b63      	ldr	r3, [pc, #396]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80037dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037de:	4b62      	ldr	r3, [pc, #392]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80037e0:	4966      	ldr	r1, [pc, #408]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80037e2:	400a      	ands	r2, r1
 80037e4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2201      	movs	r2, #1
 80037ec:	4013      	ands	r3, r2
 80037ee:	d009      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037f0:	4b5d      	ldr	r3, [pc, #372]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80037f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f4:	2203      	movs	r2, #3
 80037f6:	4393      	bics	r3, r2
 80037f8:	0019      	movs	r1, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	4b5a      	ldr	r3, [pc, #360]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003800:	430a      	orrs	r2, r1
 8003802:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2202      	movs	r2, #2
 800380a:	4013      	ands	r3, r2
 800380c:	d009      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800380e:	4b56      	ldr	r3, [pc, #344]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003812:	220c      	movs	r2, #12
 8003814:	4393      	bics	r3, r2
 8003816:	0019      	movs	r1, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	4b52      	ldr	r3, [pc, #328]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800381e:	430a      	orrs	r2, r1
 8003820:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2204      	movs	r2, #4
 8003828:	4013      	ands	r3, r2
 800382a:	d009      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800382c:	4b4e      	ldr	r3, [pc, #312]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800382e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003830:	2230      	movs	r2, #48	; 0x30
 8003832:	4393      	bics	r3, r2
 8003834:	0019      	movs	r1, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	4b4b      	ldr	r3, [pc, #300]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800383c:	430a      	orrs	r2, r1
 800383e:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2220      	movs	r2, #32
 8003846:	4013      	ands	r3, r2
 8003848:	d009      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800384a:	4b47      	ldr	r3, [pc, #284]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800384c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800384e:	4a4c      	ldr	r2, [pc, #304]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003850:	4013      	ands	r3, r2
 8003852:	0019      	movs	r1, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	691a      	ldr	r2, [r3, #16]
 8003858:	4b43      	ldr	r3, [pc, #268]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800385a:	430a      	orrs	r2, r1
 800385c:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2240      	movs	r2, #64	; 0x40
 8003864:	4013      	ands	r3, r2
 8003866:	d009      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003868:	4b3f      	ldr	r3, [pc, #252]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800386a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386c:	4a45      	ldr	r2, [pc, #276]	; (8003984 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 800386e:	4013      	ands	r3, r2
 8003870:	0019      	movs	r1, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695a      	ldr	r2, [r3, #20]
 8003876:	4b3c      	ldr	r3, [pc, #240]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003878:	430a      	orrs	r2, r1
 800387a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	2380      	movs	r3, #128	; 0x80
 8003882:	01db      	lsls	r3, r3, #7
 8003884:	4013      	ands	r3, r2
 8003886:	d015      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003888:	4b37      	ldr	r3, [pc, #220]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800388a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	0899      	lsrs	r1, r3, #2
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1a      	ldr	r2, [r3, #32]
 8003894:	4b34      	ldr	r3, [pc, #208]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003896:	430a      	orrs	r2, r1
 8003898:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1a      	ldr	r2, [r3, #32]
 800389e:	2380      	movs	r3, #128	; 0x80
 80038a0:	05db      	lsls	r3, r3, #23
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d106      	bne.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80038a6:	4b30      	ldr	r3, [pc, #192]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038a8:	68da      	ldr	r2, [r3, #12]
 80038aa:	4b2f      	ldr	r3, [pc, #188]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038ac:	2180      	movs	r1, #128	; 0x80
 80038ae:	0249      	lsls	r1, r1, #9
 80038b0:	430a      	orrs	r2, r1
 80038b2:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	2380      	movs	r3, #128	; 0x80
 80038ba:	011b      	lsls	r3, r3, #4
 80038bc:	4013      	ands	r3, r2
 80038be:	d014      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80038c0:	4b29      	ldr	r3, [pc, #164]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c4:	2203      	movs	r2, #3
 80038c6:	4393      	bics	r3, r2
 80038c8:	0019      	movs	r1, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	699a      	ldr	r2, [r3, #24]
 80038ce:	4b26      	ldr	r3, [pc, #152]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038d0:	430a      	orrs	r2, r1
 80038d2:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d106      	bne.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80038dc:	4b22      	ldr	r3, [pc, #136]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038de:	68da      	ldr	r2, [r3, #12]
 80038e0:	4b21      	ldr	r3, [pc, #132]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038e2:	2180      	movs	r1, #128	; 0x80
 80038e4:	0249      	lsls	r1, r1, #9
 80038e6:	430a      	orrs	r2, r1
 80038e8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	2380      	movs	r3, #128	; 0x80
 80038f0:	019b      	lsls	r3, r3, #6
 80038f2:	4013      	ands	r3, r2
 80038f4:	d014      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80038f6:	4b1c      	ldr	r3, [pc, #112]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fa:	220c      	movs	r2, #12
 80038fc:	4393      	bics	r3, r2
 80038fe:	0019      	movs	r1, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	69da      	ldr	r2, [r3, #28]
 8003904:	4b18      	ldr	r3, [pc, #96]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003906:	430a      	orrs	r2, r1
 8003908:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	2b04      	cmp	r3, #4
 8003910:	d106      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003912:	4b15      	ldr	r3, [pc, #84]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003914:	68da      	ldr	r2, [r3, #12]
 8003916:	4b14      	ldr	r3, [pc, #80]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003918:	2180      	movs	r1, #128	; 0x80
 800391a:	0249      	lsls	r1, r1, #9
 800391c:	430a      	orrs	r2, r1
 800391e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	2380      	movs	r3, #128	; 0x80
 8003926:	045b      	lsls	r3, r3, #17
 8003928:	4013      	ands	r3, r2
 800392a:	d016      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800392c:	4b0e      	ldr	r3, [pc, #56]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800392e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003930:	4a13      	ldr	r2, [pc, #76]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003932:	4013      	ands	r3, r2
 8003934:	0019      	movs	r1, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800393a:	4b0b      	ldr	r3, [pc, #44]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800393c:	430a      	orrs	r2, r1
 800393e:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	019b      	lsls	r3, r3, #6
 8003948:	429a      	cmp	r2, r3
 800394a:	d106      	bne.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800394c:	4b06      	ldr	r3, [pc, #24]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800394e:	68da      	ldr	r2, [r3, #12]
 8003950:	4b05      	ldr	r3, [pc, #20]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003952:	2180      	movs	r1, #128	; 0x80
 8003954:	0449      	lsls	r1, r1, #17
 8003956:	430a      	orrs	r2, r1
 8003958:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800395a:	2312      	movs	r3, #18
 800395c:	18fb      	adds	r3, r7, r3
 800395e:	781b      	ldrb	r3, [r3, #0]
}
 8003960:	0018      	movs	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	b006      	add	sp, #24
 8003966:	bd80      	pop	{r7, pc}
 8003968:	40021000 	.word	0x40021000
 800396c:	40007000 	.word	0x40007000
 8003970:	fffffcff 	.word	0xfffffcff
 8003974:	fffeffff 	.word	0xfffeffff
 8003978:	00001388 	.word	0x00001388
 800397c:	efffffff 	.word	0xefffffff
 8003980:	ffffcfff 	.word	0xffffcfff
 8003984:	ffff3fff 	.word	0xffff3fff

08003988 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e04a      	b.n	8003a30 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	223d      	movs	r2, #61	; 0x3d
 800399e:	5c9b      	ldrb	r3, [r3, r2]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d107      	bne.n	80039b6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	223c      	movs	r2, #60	; 0x3c
 80039aa:	2100      	movs	r1, #0
 80039ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	0018      	movs	r0, r3
 80039b2:	f7fe f9d3 	bl	8001d5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	223d      	movs	r2, #61	; 0x3d
 80039ba:	2102      	movs	r1, #2
 80039bc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	3304      	adds	r3, #4
 80039c6:	0019      	movs	r1, r3
 80039c8:	0010      	movs	r0, r2
 80039ca:	f000 fae7 	bl	8003f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2248      	movs	r2, #72	; 0x48
 80039d2:	2101      	movs	r1, #1
 80039d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	223e      	movs	r2, #62	; 0x3e
 80039da:	2101      	movs	r1, #1
 80039dc:	5499      	strb	r1, [r3, r2]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	223f      	movs	r2, #63	; 0x3f
 80039e2:	2101      	movs	r1, #1
 80039e4:	5499      	strb	r1, [r3, r2]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2240      	movs	r2, #64	; 0x40
 80039ea:	2101      	movs	r1, #1
 80039ec:	5499      	strb	r1, [r3, r2]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2241      	movs	r2, #65	; 0x41
 80039f2:	2101      	movs	r1, #1
 80039f4:	5499      	strb	r1, [r3, r2]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2242      	movs	r2, #66	; 0x42
 80039fa:	2101      	movs	r1, #1
 80039fc:	5499      	strb	r1, [r3, r2]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2243      	movs	r2, #67	; 0x43
 8003a02:	2101      	movs	r1, #1
 8003a04:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2244      	movs	r2, #68	; 0x44
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	5499      	strb	r1, [r3, r2]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2245      	movs	r2, #69	; 0x45
 8003a12:	2101      	movs	r1, #1
 8003a14:	5499      	strb	r1, [r3, r2]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2246      	movs	r2, #70	; 0x46
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	5499      	strb	r1, [r3, r2]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2247      	movs	r2, #71	; 0x47
 8003a22:	2101      	movs	r1, #1
 8003a24:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	223d      	movs	r2, #61	; 0x3d
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	0018      	movs	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	b002      	add	sp, #8
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	223d      	movs	r2, #61	; 0x3d
 8003a44:	5c9b      	ldrb	r3, [r3, r2]
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d001      	beq.n	8003a50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e041      	b.n	8003ad4 <HAL_TIM_Base_Start_IT+0x9c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	223d      	movs	r2, #61	; 0x3d
 8003a54:	2102      	movs	r1, #2
 8003a56:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68da      	ldr	r2, [r3, #12]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2101      	movs	r1, #1
 8003a64:	430a      	orrs	r2, r1
 8003a66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a1b      	ldr	r2, [pc, #108]	; (8003adc <HAL_TIM_Base_Start_IT+0xa4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d00e      	beq.n	8003a90 <HAL_TIM_Base_Start_IT+0x58>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a1a      	ldr	r2, [pc, #104]	; (8003ae0 <HAL_TIM_Base_Start_IT+0xa8>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d009      	beq.n	8003a90 <HAL_TIM_Base_Start_IT+0x58>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a18      	ldr	r2, [pc, #96]	; (8003ae4 <HAL_TIM_Base_Start_IT+0xac>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d004      	beq.n	8003a90 <HAL_TIM_Base_Start_IT+0x58>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a17      	ldr	r2, [pc, #92]	; (8003ae8 <HAL_TIM_Base_Start_IT+0xb0>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d116      	bne.n	8003abe <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	4a15      	ldr	r2, [pc, #84]	; (8003aec <HAL_TIM_Base_Start_IT+0xb4>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2b06      	cmp	r3, #6
 8003aa0:	d016      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x98>
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	2380      	movs	r3, #128	; 0x80
 8003aa6:	025b      	lsls	r3, r3, #9
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d011      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x98>
    {
      __HAL_TIM_ENABLE(htim);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003abc:	e008      	b.n	8003ad0 <HAL_TIM_Base_Start_IT+0x98>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2101      	movs	r1, #1
 8003aca:	430a      	orrs	r2, r1
 8003acc:	601a      	str	r2, [r3, #0]
 8003ace:	e000      	b.n	8003ad2 <HAL_TIM_Base_Start_IT+0x9a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ad0:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	b004      	add	sp, #16
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40012c00 	.word	0x40012c00
 8003ae0:	40000400 	.word	0x40000400
 8003ae4:	40000800 	.word	0x40000800
 8003ae8:	40014000 	.word	0x40014000
 8003aec:	00010007 	.word	0x00010007

08003af0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2101      	movs	r1, #1
 8003b04:	438a      	bics	r2, r1
 8003b06:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	4a0d      	ldr	r2, [pc, #52]	; (8003b44 <HAL_TIM_Base_Stop_IT+0x54>)
 8003b10:	4013      	ands	r3, r2
 8003b12:	d10d      	bne.n	8003b30 <HAL_TIM_Base_Stop_IT+0x40>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	4a0b      	ldr	r2, [pc, #44]	; (8003b48 <HAL_TIM_Base_Stop_IT+0x58>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	d107      	bne.n	8003b30 <HAL_TIM_Base_Stop_IT+0x40>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2101      	movs	r1, #1
 8003b2c:	438a      	bics	r2, r1
 8003b2e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	223d      	movs	r2, #61	; 0x3d
 8003b34:	2101      	movs	r1, #1
 8003b36:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	b002      	add	sp, #8
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	46c0      	nop			; (mov r8, r8)
 8003b44:	00001111 	.word	0x00001111
 8003b48:	00000444 	.word	0x00000444

08003b4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d124      	bne.n	8003bac <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d11d      	bne.n	8003bac <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2203      	movs	r2, #3
 8003b76:	4252      	negs	r2, r2
 8003b78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	2203      	movs	r2, #3
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d004      	beq.n	8003b96 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f000 f9ec 	bl	8003f6c <HAL_TIM_IC_CaptureCallback>
 8003b94:	e007      	b.n	8003ba6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	0018      	movs	r0, r3
 8003b9a:	f000 f9df 	bl	8003f5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f000 f9eb 	bl	8003f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	2204      	movs	r2, #4
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d125      	bne.n	8003c06 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	2204      	movs	r2, #4
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	2b04      	cmp	r3, #4
 8003bc6:	d11e      	bne.n	8003c06 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2205      	movs	r2, #5
 8003bce:	4252      	negs	r2, r2
 8003bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	699a      	ldr	r2, [r3, #24]
 8003bde:	23c0      	movs	r3, #192	; 0xc0
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4013      	ands	r3, r2
 8003be4:	d004      	beq.n	8003bf0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	0018      	movs	r0, r3
 8003bea:	f000 f9bf 	bl	8003f6c <HAL_TIM_IC_CaptureCallback>
 8003bee:	e007      	b.n	8003c00 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	0018      	movs	r0, r3
 8003bf4:	f000 f9b2 	bl	8003f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	0018      	movs	r0, r3
 8003bfc:	f000 f9be 	bl	8003f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	2208      	movs	r2, #8
 8003c0e:	4013      	ands	r3, r2
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d124      	bne.n	8003c5e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	2208      	movs	r2, #8
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	d11d      	bne.n	8003c5e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2209      	movs	r2, #9
 8003c28:	4252      	negs	r2, r2
 8003c2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2204      	movs	r2, #4
 8003c30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	69db      	ldr	r3, [r3, #28]
 8003c38:	2203      	movs	r2, #3
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	d004      	beq.n	8003c48 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	0018      	movs	r0, r3
 8003c42:	f000 f993 	bl	8003f6c <HAL_TIM_IC_CaptureCallback>
 8003c46:	e007      	b.n	8003c58 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	0018      	movs	r0, r3
 8003c4c:	f000 f986 	bl	8003f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	0018      	movs	r0, r3
 8003c54:	f000 f992 	bl	8003f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	2210      	movs	r2, #16
 8003c66:	4013      	ands	r3, r2
 8003c68:	2b10      	cmp	r3, #16
 8003c6a:	d125      	bne.n	8003cb8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	2210      	movs	r2, #16
 8003c74:	4013      	ands	r3, r2
 8003c76:	2b10      	cmp	r3, #16
 8003c78:	d11e      	bne.n	8003cb8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2211      	movs	r2, #17
 8003c80:	4252      	negs	r2, r2
 8003c82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2208      	movs	r2, #8
 8003c88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	69da      	ldr	r2, [r3, #28]
 8003c90:	23c0      	movs	r3, #192	; 0xc0
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4013      	ands	r3, r2
 8003c96:	d004      	beq.n	8003ca2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	f000 f966 	bl	8003f6c <HAL_TIM_IC_CaptureCallback>
 8003ca0:	e007      	b.n	8003cb2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	f000 f959 	bl	8003f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	0018      	movs	r0, r3
 8003cae:	f000 f965 	bl	8003f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d10f      	bne.n	8003ce6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	4013      	ands	r3, r2
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d108      	bne.n	8003ce6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2202      	movs	r2, #2
 8003cda:	4252      	negs	r2, r2
 8003cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f7fd fdad 	bl	8001840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	2280      	movs	r2, #128	; 0x80
 8003cee:	4013      	ands	r3, r2
 8003cf0:	2b80      	cmp	r3, #128	; 0x80
 8003cf2:	d10f      	bne.n	8003d14 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	2280      	movs	r2, #128	; 0x80
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b80      	cmp	r3, #128	; 0x80
 8003d00:	d108      	bne.n	8003d14 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2281      	movs	r2, #129	; 0x81
 8003d08:	4252      	negs	r2, r2
 8003d0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f000 fad8 	bl	80042c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	691a      	ldr	r2, [r3, #16]
 8003d1a:	2380      	movs	r3, #128	; 0x80
 8003d1c:	005b      	lsls	r3, r3, #1
 8003d1e:	401a      	ands	r2, r3
 8003d20:	2380      	movs	r3, #128	; 0x80
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d10e      	bne.n	8003d46 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	2280      	movs	r2, #128	; 0x80
 8003d30:	4013      	ands	r3, r2
 8003d32:	2b80      	cmp	r3, #128	; 0x80
 8003d34:	d107      	bne.n	8003d46 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a1c      	ldr	r2, [pc, #112]	; (8003dac <HAL_TIM_IRQHandler+0x260>)
 8003d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	0018      	movs	r0, r3
 8003d42:	f000 fac7 	bl	80042d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	2240      	movs	r2, #64	; 0x40
 8003d4e:	4013      	ands	r3, r2
 8003d50:	2b40      	cmp	r3, #64	; 0x40
 8003d52:	d10f      	bne.n	8003d74 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	2240      	movs	r2, #64	; 0x40
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	2b40      	cmp	r3, #64	; 0x40
 8003d60:	d108      	bne.n	8003d74 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2241      	movs	r2, #65	; 0x41
 8003d68:	4252      	negs	r2, r2
 8003d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	0018      	movs	r0, r3
 8003d70:	f000 f90c 	bl	8003f8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	2b20      	cmp	r3, #32
 8003d80:	d10f      	bne.n	8003da2 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b20      	cmp	r3, #32
 8003d8e:	d108      	bne.n	8003da2 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2221      	movs	r2, #33	; 0x21
 8003d96:	4252      	negs	r2, r2
 8003d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	f000 fa89 	bl	80042b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003da2:	46c0      	nop			; (mov r8, r8)
 8003da4:	46bd      	mov	sp, r7
 8003da6:	b002      	add	sp, #8
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	46c0      	nop			; (mov r8, r8)
 8003dac:	fffffeff 	.word	0xfffffeff

08003db0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dba:	230f      	movs	r3, #15
 8003dbc:	18fb      	adds	r3, r7, r3
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	223c      	movs	r2, #60	; 0x3c
 8003dc6:	5c9b      	ldrb	r3, [r3, r2]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d101      	bne.n	8003dd0 <HAL_TIM_ConfigClockSource+0x20>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e0bc      	b.n	8003f4a <HAL_TIM_ConfigClockSource+0x19a>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	223c      	movs	r2, #60	; 0x3c
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	223d      	movs	r2, #61	; 0x3d
 8003ddc:	2102      	movs	r1, #2
 8003dde:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	4a5a      	ldr	r2, [pc, #360]	; (8003f54 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003dec:	4013      	ands	r3, r2
 8003dee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	4a59      	ldr	r2, [pc, #356]	; (8003f58 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003df4:	4013      	ands	r3, r2
 8003df6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68ba      	ldr	r2, [r7, #8]
 8003dfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2280      	movs	r2, #128	; 0x80
 8003e06:	0192      	lsls	r2, r2, #6
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d040      	beq.n	8003e8e <HAL_TIM_ConfigClockSource+0xde>
 8003e0c:	2280      	movs	r2, #128	; 0x80
 8003e0e:	0192      	lsls	r2, r2, #6
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d900      	bls.n	8003e16 <HAL_TIM_ConfigClockSource+0x66>
 8003e14:	e088      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
 8003e16:	2280      	movs	r2, #128	; 0x80
 8003e18:	0152      	lsls	r2, r2, #5
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d100      	bne.n	8003e20 <HAL_TIM_ConfigClockSource+0x70>
 8003e1e:	e088      	b.n	8003f32 <HAL_TIM_ConfigClockSource+0x182>
 8003e20:	2280      	movs	r2, #128	; 0x80
 8003e22:	0152      	lsls	r2, r2, #5
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d900      	bls.n	8003e2a <HAL_TIM_ConfigClockSource+0x7a>
 8003e28:	e07e      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
 8003e2a:	2b70      	cmp	r3, #112	; 0x70
 8003e2c:	d018      	beq.n	8003e60 <HAL_TIM_ConfigClockSource+0xb0>
 8003e2e:	d900      	bls.n	8003e32 <HAL_TIM_ConfigClockSource+0x82>
 8003e30:	e07a      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
 8003e32:	2b60      	cmp	r3, #96	; 0x60
 8003e34:	d04f      	beq.n	8003ed6 <HAL_TIM_ConfigClockSource+0x126>
 8003e36:	d900      	bls.n	8003e3a <HAL_TIM_ConfigClockSource+0x8a>
 8003e38:	e076      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
 8003e3a:	2b50      	cmp	r3, #80	; 0x50
 8003e3c:	d03b      	beq.n	8003eb6 <HAL_TIM_ConfigClockSource+0x106>
 8003e3e:	d900      	bls.n	8003e42 <HAL_TIM_ConfigClockSource+0x92>
 8003e40:	e072      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
 8003e42:	2b40      	cmp	r3, #64	; 0x40
 8003e44:	d057      	beq.n	8003ef6 <HAL_TIM_ConfigClockSource+0x146>
 8003e46:	d900      	bls.n	8003e4a <HAL_TIM_ConfigClockSource+0x9a>
 8003e48:	e06e      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
 8003e4a:	2b30      	cmp	r3, #48	; 0x30
 8003e4c:	d063      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0x166>
 8003e4e:	d86b      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
 8003e50:	2b20      	cmp	r3, #32
 8003e52:	d060      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0x166>
 8003e54:	d868      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d05d      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0x166>
 8003e5a:	2b10      	cmp	r3, #16
 8003e5c:	d05b      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0x166>
 8003e5e:	e063      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6818      	ldr	r0, [r3, #0]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	6899      	ldr	r1, [r3, #8]
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f000 f990 	bl	8004194 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2277      	movs	r2, #119	; 0x77
 8003e80:	4313      	orrs	r3, r2
 8003e82:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68ba      	ldr	r2, [r7, #8]
 8003e8a:	609a      	str	r2, [r3, #8]
      break;
 8003e8c:	e052      	b.n	8003f34 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6818      	ldr	r0, [r3, #0]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	6899      	ldr	r1, [r3, #8]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	f000 f979 	bl	8004194 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2180      	movs	r1, #128	; 0x80
 8003eae:	01c9      	lsls	r1, r1, #7
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	609a      	str	r2, [r3, #8]
      break;
 8003eb4:	e03e      	b.n	8003f34 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6818      	ldr	r0, [r3, #0]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	6859      	ldr	r1, [r3, #4]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	001a      	movs	r2, r3
 8003ec4:	f000 f8ea 	bl	800409c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2150      	movs	r1, #80	; 0x50
 8003ece:	0018      	movs	r0, r3
 8003ed0:	f000 f944 	bl	800415c <TIM_ITRx_SetConfig>
      break;
 8003ed4:	e02e      	b.n	8003f34 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6818      	ldr	r0, [r3, #0]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	6859      	ldr	r1, [r3, #4]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	001a      	movs	r2, r3
 8003ee4:	f000 f908 	bl	80040f8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2160      	movs	r1, #96	; 0x60
 8003eee:	0018      	movs	r0, r3
 8003ef0:	f000 f934 	bl	800415c <TIM_ITRx_SetConfig>
      break;
 8003ef4:	e01e      	b.n	8003f34 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6818      	ldr	r0, [r3, #0]
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	6859      	ldr	r1, [r3, #4]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	001a      	movs	r2, r3
 8003f04:	f000 f8ca 	bl	800409c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2140      	movs	r1, #64	; 0x40
 8003f0e:	0018      	movs	r0, r3
 8003f10:	f000 f924 	bl	800415c <TIM_ITRx_SetConfig>
      break;
 8003f14:	e00e      	b.n	8003f34 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	0019      	movs	r1, r3
 8003f20:	0010      	movs	r0, r2
 8003f22:	f000 f91b 	bl	800415c <TIM_ITRx_SetConfig>
      break;
 8003f26:	e005      	b.n	8003f34 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003f28:	230f      	movs	r3, #15
 8003f2a:	18fb      	adds	r3, r7, r3
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	701a      	strb	r2, [r3, #0]
      break;
 8003f30:	e000      	b.n	8003f34 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003f32:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	223d      	movs	r2, #61	; 0x3d
 8003f38:	2101      	movs	r1, #1
 8003f3a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	223c      	movs	r2, #60	; 0x3c
 8003f40:	2100      	movs	r1, #0
 8003f42:	5499      	strb	r1, [r3, r2]

  return status;
 8003f44:	230f      	movs	r3, #15
 8003f46:	18fb      	adds	r3, r7, r3
 8003f48:	781b      	ldrb	r3, [r3, #0]
}
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	b004      	add	sp, #16
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	46c0      	nop			; (mov r8, r8)
 8003f54:	ffceff88 	.word	0xffceff88
 8003f58:	ffff00ff 	.word	0xffff00ff

08003f5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f64:	46c0      	nop			; (mov r8, r8)
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b002      	add	sp, #8
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f74:	46c0      	nop			; (mov r8, r8)
 8003f76:	46bd      	mov	sp, r7
 8003f78:	b002      	add	sp, #8
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f84:	46c0      	nop			; (mov r8, r8)
 8003f86:	46bd      	mov	sp, r7
 8003f88:	b002      	add	sp, #8
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f94:	46c0      	nop			; (mov r8, r8)
 8003f96:	46bd      	mov	sp, r7
 8003f98:	b002      	add	sp, #8
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a33      	ldr	r2, [pc, #204]	; (800407c <TIM_Base_SetConfig+0xe0>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d007      	beq.n	8003fc4 <TIM_Base_SetConfig+0x28>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a32      	ldr	r2, [pc, #200]	; (8004080 <TIM_Base_SetConfig+0xe4>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d003      	beq.n	8003fc4 <TIM_Base_SetConfig+0x28>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4a31      	ldr	r2, [pc, #196]	; (8004084 <TIM_Base_SetConfig+0xe8>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d108      	bne.n	8003fd6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2270      	movs	r2, #112	; 0x70
 8003fc8:	4393      	bics	r3, r2
 8003fca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a28      	ldr	r2, [pc, #160]	; (800407c <TIM_Base_SetConfig+0xe0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d017      	beq.n	800400e <TIM_Base_SetConfig+0x72>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a27      	ldr	r2, [pc, #156]	; (8004080 <TIM_Base_SetConfig+0xe4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <TIM_Base_SetConfig+0x72>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a26      	ldr	r2, [pc, #152]	; (8004084 <TIM_Base_SetConfig+0xe8>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d00f      	beq.n	800400e <TIM_Base_SetConfig+0x72>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a25      	ldr	r2, [pc, #148]	; (8004088 <TIM_Base_SetConfig+0xec>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d00b      	beq.n	800400e <TIM_Base_SetConfig+0x72>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a24      	ldr	r2, [pc, #144]	; (800408c <TIM_Base_SetConfig+0xf0>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d007      	beq.n	800400e <TIM_Base_SetConfig+0x72>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a23      	ldr	r2, [pc, #140]	; (8004090 <TIM_Base_SetConfig+0xf4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d003      	beq.n	800400e <TIM_Base_SetConfig+0x72>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a22      	ldr	r2, [pc, #136]	; (8004094 <TIM_Base_SetConfig+0xf8>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d108      	bne.n	8004020 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4a21      	ldr	r2, [pc, #132]	; (8004098 <TIM_Base_SetConfig+0xfc>)
 8004012:	4013      	ands	r3, r2
 8004014:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	4313      	orrs	r3, r2
 800401e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2280      	movs	r2, #128	; 0x80
 8004024:	4393      	bics	r3, r2
 8004026:	001a      	movs	r2, r3
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	4313      	orrs	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a0c      	ldr	r2, [pc, #48]	; (800407c <TIM_Base_SetConfig+0xe0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00b      	beq.n	8004066 <TIM_Base_SetConfig+0xca>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a0e      	ldr	r2, [pc, #56]	; (800408c <TIM_Base_SetConfig+0xf0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d007      	beq.n	8004066 <TIM_Base_SetConfig+0xca>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a0d      	ldr	r2, [pc, #52]	; (8004090 <TIM_Base_SetConfig+0xf4>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d003      	beq.n	8004066 <TIM_Base_SetConfig+0xca>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a0c      	ldr	r2, [pc, #48]	; (8004094 <TIM_Base_SetConfig+0xf8>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d103      	bne.n	800406e <TIM_Base_SetConfig+0xd2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	691a      	ldr	r2, [r3, #16]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	615a      	str	r2, [r3, #20]
}
 8004074:	46c0      	nop			; (mov r8, r8)
 8004076:	46bd      	mov	sp, r7
 8004078:	b004      	add	sp, #16
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40012c00 	.word	0x40012c00
 8004080:	40000400 	.word	0x40000400
 8004084:	40000800 	.word	0x40000800
 8004088:	40002000 	.word	0x40002000
 800408c:	40014000 	.word	0x40014000
 8004090:	40014400 	.word	0x40014400
 8004094:	40014800 	.word	0x40014800
 8004098:	fffffcff 	.word	0xfffffcff

0800409c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b086      	sub	sp, #24
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	2201      	movs	r2, #1
 80040b4:	4393      	bics	r3, r2
 80040b6:	001a      	movs	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	22f0      	movs	r2, #240	; 0xf0
 80040c6:	4393      	bics	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	011b      	lsls	r3, r3, #4
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	220a      	movs	r2, #10
 80040d8:	4393      	bics	r3, r2
 80040da:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	621a      	str	r2, [r3, #32]
}
 80040f0:	46c0      	nop			; (mov r8, r8)
 80040f2:	46bd      	mov	sp, r7
 80040f4:	b006      	add	sp, #24
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	2210      	movs	r2, #16
 800410a:	4393      	bics	r3, r2
 800410c:	001a      	movs	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	4a0d      	ldr	r2, [pc, #52]	; (8004158 <TIM_TI2_ConfigInputStage+0x60>)
 8004122:	4013      	ands	r3, r2
 8004124:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	031b      	lsls	r3, r3, #12
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	4313      	orrs	r3, r2
 800412e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	22a0      	movs	r2, #160	; 0xa0
 8004134:	4393      	bics	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	011b      	lsls	r3, r3, #4
 800413c:	693a      	ldr	r2, [r7, #16]
 800413e:	4313      	orrs	r3, r2
 8004140:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	697a      	ldr	r2, [r7, #20]
 8004146:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	621a      	str	r2, [r3, #32]
}
 800414e:	46c0      	nop			; (mov r8, r8)
 8004150:	46bd      	mov	sp, r7
 8004152:	b006      	add	sp, #24
 8004154:	bd80      	pop	{r7, pc}
 8004156:	46c0      	nop			; (mov r8, r8)
 8004158:	ffff0fff 	.word	0xffff0fff

0800415c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4a08      	ldr	r2, [pc, #32]	; (8004190 <TIM_ITRx_SetConfig+0x34>)
 8004170:	4013      	ands	r3, r2
 8004172:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	4313      	orrs	r3, r2
 800417a:	2207      	movs	r2, #7
 800417c:	4313      	orrs	r3, r2
 800417e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	609a      	str	r2, [r3, #8]
}
 8004186:	46c0      	nop			; (mov r8, r8)
 8004188:	46bd      	mov	sp, r7
 800418a:	b004      	add	sp, #16
 800418c:	bd80      	pop	{r7, pc}
 800418e:	46c0      	nop			; (mov r8, r8)
 8004190:	ffcfff8f 	.word	0xffcfff8f

08004194 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
 80041a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	4a09      	ldr	r2, [pc, #36]	; (80041d0 <TIM_ETR_SetConfig+0x3c>)
 80041ac:	4013      	ands	r3, r2
 80041ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	021a      	lsls	r2, r3, #8
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	431a      	orrs	r2, r3
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	4313      	orrs	r3, r2
 80041c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	609a      	str	r2, [r3, #8]
}
 80041c8:	46c0      	nop			; (mov r8, r8)
 80041ca:	46bd      	mov	sp, r7
 80041cc:	b006      	add	sp, #24
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	ffff00ff 	.word	0xffff00ff

080041d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	223c      	movs	r2, #60	; 0x3c
 80041e2:	5c9b      	ldrb	r3, [r3, r2]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d101      	bne.n	80041ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041e8:	2302      	movs	r3, #2
 80041ea:	e054      	b.n	8004296 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	223c      	movs	r2, #60	; 0x3c
 80041f0:	2101      	movs	r1, #1
 80041f2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	223d      	movs	r2, #61	; 0x3d
 80041f8:	2102      	movs	r1, #2
 80041fa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a23      	ldr	r2, [pc, #140]	; (80042a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d108      	bne.n	8004228 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	4a22      	ldr	r2, [pc, #136]	; (80042a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800421a:	4013      	ands	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	4313      	orrs	r3, r2
 8004226:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2270      	movs	r2, #112	; 0x70
 800422c:	4393      	bics	r3, r2
 800422e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68fa      	ldr	r2, [r7, #12]
 8004236:	4313      	orrs	r3, r2
 8004238:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a16      	ldr	r2, [pc, #88]	; (80042a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d00e      	beq.n	800426a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a15      	ldr	r2, [pc, #84]	; (80042a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d009      	beq.n	800426a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a14      	ldr	r2, [pc, #80]	; (80042ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d004      	beq.n	800426a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a12      	ldr	r2, [pc, #72]	; (80042b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d10c      	bne.n	8004284 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2280      	movs	r2, #128	; 0x80
 800426e:	4393      	bics	r3, r2
 8004270:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	68ba      	ldr	r2, [r7, #8]
 8004278:	4313      	orrs	r3, r2
 800427a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	223d      	movs	r2, #61	; 0x3d
 8004288:	2101      	movs	r1, #1
 800428a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	223c      	movs	r2, #60	; 0x3c
 8004290:	2100      	movs	r1, #0
 8004292:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	0018      	movs	r0, r3
 8004298:	46bd      	mov	sp, r7
 800429a:	b004      	add	sp, #16
 800429c:	bd80      	pop	{r7, pc}
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	40012c00 	.word	0x40012c00
 80042a4:	ff0fffff 	.word	0xff0fffff
 80042a8:	40000400 	.word	0x40000400
 80042ac:	40000800 	.word	0x40000800
 80042b0:	40014000 	.word	0x40014000

080042b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042bc:	46c0      	nop			; (mov r8, r8)
 80042be:	46bd      	mov	sp, r7
 80042c0:	b002      	add	sp, #8
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042cc:	46c0      	nop			; (mov r8, r8)
 80042ce:	46bd      	mov	sp, r7
 80042d0:	b002      	add	sp, #8
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80042dc:	46c0      	nop			; (mov r8, r8)
 80042de:	46bd      	mov	sp, r7
 80042e0:	b002      	add	sp, #8
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e046      	b.n	8004384 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2288      	movs	r2, #136	; 0x88
 80042fa:	589b      	ldr	r3, [r3, r2]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d107      	bne.n	8004310 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2284      	movs	r2, #132	; 0x84
 8004304:	2100      	movs	r1, #0
 8004306:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	0018      	movs	r0, r3
 800430c:	f7fd fd88 	bl	8001e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2288      	movs	r2, #136	; 0x88
 8004314:	2124      	movs	r1, #36	; 0x24
 8004316:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2101      	movs	r1, #1
 8004324:	438a      	bics	r2, r1
 8004326:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	0018      	movs	r0, r3
 800432c:	f000 fcec 	bl	8004d08 <UART_SetConfig>
 8004330:	0003      	movs	r3, r0
 8004332:	2b01      	cmp	r3, #1
 8004334:	d101      	bne.n	800433a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e024      	b.n	8004384 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	0018      	movs	r0, r3
 8004346:	f000 fec1 	bl	80050cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	490d      	ldr	r1, [pc, #52]	; (800438c <HAL_UART_Init+0xa8>)
 8004356:	400a      	ands	r2, r1
 8004358:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	212a      	movs	r1, #42	; 0x2a
 8004366:	438a      	bics	r2, r1
 8004368:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2101      	movs	r1, #1
 8004376:	430a      	orrs	r2, r1
 8004378:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	0018      	movs	r0, r3
 800437e:	f000 ff59 	bl	8005234 <UART_CheckIdleState>
 8004382:	0003      	movs	r3, r0
}
 8004384:	0018      	movs	r0, r3
 8004386:	46bd      	mov	sp, r7
 8004388:	b002      	add	sp, #8
 800438a:	bd80      	pop	{r7, pc}
 800438c:	ffffb7ff 	.word	0xffffb7ff

08004390 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b08a      	sub	sp, #40	; 0x28
 8004394:	af02      	add	r7, sp, #8
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	603b      	str	r3, [r7, #0]
 800439c:	1dbb      	adds	r3, r7, #6
 800439e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2288      	movs	r2, #136	; 0x88
 80043a4:	589b      	ldr	r3, [r3, r2]
 80043a6:	2b20      	cmp	r3, #32
 80043a8:	d000      	beq.n	80043ac <HAL_UART_Transmit+0x1c>
 80043aa:	e088      	b.n	80044be <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <HAL_UART_Transmit+0x2a>
 80043b2:	1dbb      	adds	r3, r7, #6
 80043b4:	881b      	ldrh	r3, [r3, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e080      	b.n	80044c0 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	689a      	ldr	r2, [r3, #8]
 80043c2:	2380      	movs	r3, #128	; 0x80
 80043c4:	015b      	lsls	r3, r3, #5
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d109      	bne.n	80043de <HAL_UART_Transmit+0x4e>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d105      	bne.n	80043de <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	2201      	movs	r2, #1
 80043d6:	4013      	ands	r3, r2
 80043d8:	d001      	beq.n	80043de <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e070      	b.n	80044c0 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2290      	movs	r2, #144	; 0x90
 80043e2:	2100      	movs	r1, #0
 80043e4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2288      	movs	r2, #136	; 0x88
 80043ea:	2121      	movs	r1, #33	; 0x21
 80043ec:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043ee:	f7fd fef7 	bl	80021e0 <HAL_GetTick>
 80043f2:	0003      	movs	r3, r0
 80043f4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	1dba      	adds	r2, r7, #6
 80043fa:	2154      	movs	r1, #84	; 0x54
 80043fc:	8812      	ldrh	r2, [r2, #0]
 80043fe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	1dba      	adds	r2, r7, #6
 8004404:	2156      	movs	r1, #86	; 0x56
 8004406:	8812      	ldrh	r2, [r2, #0]
 8004408:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	689a      	ldr	r2, [r3, #8]
 800440e:	2380      	movs	r3, #128	; 0x80
 8004410:	015b      	lsls	r3, r3, #5
 8004412:	429a      	cmp	r2, r3
 8004414:	d108      	bne.n	8004428 <HAL_UART_Transmit+0x98>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d104      	bne.n	8004428 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800441e:	2300      	movs	r3, #0
 8004420:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	61bb      	str	r3, [r7, #24]
 8004426:	e003      	b.n	8004430 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800442c:	2300      	movs	r3, #0
 800442e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004430:	e02c      	b.n	800448c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	9300      	str	r3, [sp, #0]
 800443a:	0013      	movs	r3, r2
 800443c:	2200      	movs	r2, #0
 800443e:	2180      	movs	r1, #128	; 0x80
 8004440:	f000 ff46 	bl	80052d0 <UART_WaitOnFlagUntilTimeout>
 8004444:	1e03      	subs	r3, r0, #0
 8004446:	d001      	beq.n	800444c <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e039      	b.n	80044c0 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10b      	bne.n	800446a <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	881b      	ldrh	r3, [r3, #0]
 8004456:	001a      	movs	r2, r3
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	05d2      	lsls	r2, r2, #23
 800445e:	0dd2      	lsrs	r2, r2, #23
 8004460:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	3302      	adds	r3, #2
 8004466:	61bb      	str	r3, [r7, #24]
 8004468:	e007      	b.n	800447a <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	781a      	ldrb	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	3301      	adds	r3, #1
 8004478:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2256      	movs	r2, #86	; 0x56
 800447e:	5a9b      	ldrh	r3, [r3, r2]
 8004480:	b29b      	uxth	r3, r3
 8004482:	3b01      	subs	r3, #1
 8004484:	b299      	uxth	r1, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2256      	movs	r2, #86	; 0x56
 800448a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2256      	movs	r2, #86	; 0x56
 8004490:	5a9b      	ldrh	r3, [r3, r2]
 8004492:	b29b      	uxth	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1cc      	bne.n	8004432 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	0013      	movs	r3, r2
 80044a2:	2200      	movs	r2, #0
 80044a4:	2140      	movs	r1, #64	; 0x40
 80044a6:	f000 ff13 	bl	80052d0 <UART_WaitOnFlagUntilTimeout>
 80044aa:	1e03      	subs	r3, r0, #0
 80044ac:	d001      	beq.n	80044b2 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e006      	b.n	80044c0 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2288      	movs	r2, #136	; 0x88
 80044b6:	2120      	movs	r1, #32
 80044b8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80044ba:	2300      	movs	r3, #0
 80044bc:	e000      	b.n	80044c0 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80044be:	2302      	movs	r3, #2
  }
}
 80044c0:	0018      	movs	r0, r3
 80044c2:	46bd      	mov	sp, r7
 80044c4:	b008      	add	sp, #32
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08a      	sub	sp, #40	; 0x28
 80044cc:	af02      	add	r7, sp, #8
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	603b      	str	r3, [r7, #0]
 80044d4:	1dbb      	adds	r3, r7, #6
 80044d6:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	228c      	movs	r2, #140	; 0x8c
 80044dc:	589b      	ldr	r3, [r3, r2]
 80044de:	2b20      	cmp	r3, #32
 80044e0:	d000      	beq.n	80044e4 <HAL_UART_Receive+0x1c>
 80044e2:	e0cc      	b.n	800467e <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <HAL_UART_Receive+0x2a>
 80044ea:	1dbb      	adds	r3, r7, #6
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e0c4      	b.n	8004680 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	689a      	ldr	r2, [r3, #8]
 80044fa:	2380      	movs	r3, #128	; 0x80
 80044fc:	015b      	lsls	r3, r3, #5
 80044fe:	429a      	cmp	r2, r3
 8004500:	d109      	bne.n	8004516 <HAL_UART_Receive+0x4e>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d105      	bne.n	8004516 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	2201      	movs	r2, #1
 800450e:	4013      	ands	r3, r2
 8004510:	d001      	beq.n	8004516 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e0b4      	b.n	8004680 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2290      	movs	r2, #144	; 0x90
 800451a:	2100      	movs	r1, #0
 800451c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	228c      	movs	r2, #140	; 0x8c
 8004522:	2122      	movs	r1, #34	; 0x22
 8004524:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2200      	movs	r2, #0
 800452a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800452c:	f7fd fe58 	bl	80021e0 <HAL_GetTick>
 8004530:	0003      	movs	r3, r0
 8004532:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	1dba      	adds	r2, r7, #6
 8004538:	215c      	movs	r1, #92	; 0x5c
 800453a:	8812      	ldrh	r2, [r2, #0]
 800453c:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	1dba      	adds	r2, r7, #6
 8004542:	215e      	movs	r1, #94	; 0x5e
 8004544:	8812      	ldrh	r2, [r2, #0]
 8004546:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	689a      	ldr	r2, [r3, #8]
 800454c:	2380      	movs	r3, #128	; 0x80
 800454e:	015b      	lsls	r3, r3, #5
 8004550:	429a      	cmp	r2, r3
 8004552:	d10d      	bne.n	8004570 <HAL_UART_Receive+0xa8>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d104      	bne.n	8004566 <HAL_UART_Receive+0x9e>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2260      	movs	r2, #96	; 0x60
 8004560:	4949      	ldr	r1, [pc, #292]	; (8004688 <HAL_UART_Receive+0x1c0>)
 8004562:	5299      	strh	r1, [r3, r2]
 8004564:	e02e      	b.n	80045c4 <HAL_UART_Receive+0xfc>
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2260      	movs	r2, #96	; 0x60
 800456a:	21ff      	movs	r1, #255	; 0xff
 800456c:	5299      	strh	r1, [r3, r2]
 800456e:	e029      	b.n	80045c4 <HAL_UART_Receive+0xfc>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10d      	bne.n	8004594 <HAL_UART_Receive+0xcc>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d104      	bne.n	800458a <HAL_UART_Receive+0xc2>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2260      	movs	r2, #96	; 0x60
 8004584:	21ff      	movs	r1, #255	; 0xff
 8004586:	5299      	strh	r1, [r3, r2]
 8004588:	e01c      	b.n	80045c4 <HAL_UART_Receive+0xfc>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2260      	movs	r2, #96	; 0x60
 800458e:	217f      	movs	r1, #127	; 0x7f
 8004590:	5299      	strh	r1, [r3, r2]
 8004592:	e017      	b.n	80045c4 <HAL_UART_Receive+0xfc>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	2380      	movs	r3, #128	; 0x80
 800459a:	055b      	lsls	r3, r3, #21
 800459c:	429a      	cmp	r2, r3
 800459e:	d10d      	bne.n	80045bc <HAL_UART_Receive+0xf4>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d104      	bne.n	80045b2 <HAL_UART_Receive+0xea>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2260      	movs	r2, #96	; 0x60
 80045ac:	217f      	movs	r1, #127	; 0x7f
 80045ae:	5299      	strh	r1, [r3, r2]
 80045b0:	e008      	b.n	80045c4 <HAL_UART_Receive+0xfc>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2260      	movs	r2, #96	; 0x60
 80045b6:	213f      	movs	r1, #63	; 0x3f
 80045b8:	5299      	strh	r1, [r3, r2]
 80045ba:	e003      	b.n	80045c4 <HAL_UART_Receive+0xfc>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2260      	movs	r2, #96	; 0x60
 80045c0:	2100      	movs	r1, #0
 80045c2:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80045c4:	2312      	movs	r3, #18
 80045c6:	18fb      	adds	r3, r7, r3
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	2160      	movs	r1, #96	; 0x60
 80045cc:	5a52      	ldrh	r2, [r2, r1]
 80045ce:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	689a      	ldr	r2, [r3, #8]
 80045d4:	2380      	movs	r3, #128	; 0x80
 80045d6:	015b      	lsls	r3, r3, #5
 80045d8:	429a      	cmp	r2, r3
 80045da:	d108      	bne.n	80045ee <HAL_UART_Receive+0x126>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d104      	bne.n	80045ee <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80045e4:	2300      	movs	r3, #0
 80045e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	61bb      	str	r3, [r7, #24]
 80045ec:	e003      	b.n	80045f6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045f2:	2300      	movs	r3, #0
 80045f4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80045f6:	e036      	b.n	8004666 <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	9300      	str	r3, [sp, #0]
 8004600:	0013      	movs	r3, r2
 8004602:	2200      	movs	r2, #0
 8004604:	2120      	movs	r1, #32
 8004606:	f000 fe63 	bl	80052d0 <UART_WaitOnFlagUntilTimeout>
 800460a:	1e03      	subs	r3, r0, #0
 800460c:	d001      	beq.n	8004612 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e036      	b.n	8004680 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10e      	bne.n	8004636 <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461e:	b29b      	uxth	r3, r3
 8004620:	2212      	movs	r2, #18
 8004622:	18ba      	adds	r2, r7, r2
 8004624:	8812      	ldrh	r2, [r2, #0]
 8004626:	4013      	ands	r3, r2
 8004628:	b29a      	uxth	r2, r3
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	3302      	adds	r3, #2
 8004632:	61bb      	str	r3, [r7, #24]
 8004634:	e00e      	b.n	8004654 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2212      	movs	r2, #18
 8004640:	18ba      	adds	r2, r7, r2
 8004642:	8812      	ldrh	r2, [r2, #0]
 8004644:	b2d2      	uxtb	r2, r2
 8004646:	4013      	ands	r3, r2
 8004648:	b2da      	uxtb	r2, r3
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	3301      	adds	r3, #1
 8004652:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	225e      	movs	r2, #94	; 0x5e
 8004658:	5a9b      	ldrh	r3, [r3, r2]
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b299      	uxth	r1, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	225e      	movs	r2, #94	; 0x5e
 8004664:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	225e      	movs	r2, #94	; 0x5e
 800466a:	5a9b      	ldrh	r3, [r3, r2]
 800466c:	b29b      	uxth	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1c2      	bne.n	80045f8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	228c      	movs	r2, #140	; 0x8c
 8004676:	2120      	movs	r1, #32
 8004678:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800467a:	2300      	movs	r3, #0
 800467c:	e000      	b.n	8004680 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 800467e:	2302      	movs	r3, #2
  }
}
 8004680:	0018      	movs	r0, r3
 8004682:	46bd      	mov	sp, r7
 8004684:	b008      	add	sp, #32
 8004686:	bd80      	pop	{r7, pc}
 8004688:	000001ff 	.word	0x000001ff

0800468c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800468c:	b5b0      	push	{r4, r5, r7, lr}
 800468e:	b0aa      	sub	sp, #168	; 0xa8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	22a4      	movs	r2, #164	; 0xa4
 800469c:	18b9      	adds	r1, r7, r2
 800469e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	20a0      	movs	r0, #160	; 0xa0
 80046a8:	1839      	adds	r1, r7, r0
 80046aa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	249c      	movs	r4, #156	; 0x9c
 80046b4:	1939      	adds	r1, r7, r4
 80046b6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80046b8:	0011      	movs	r1, r2
 80046ba:	18bb      	adds	r3, r7, r2
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4aa2      	ldr	r2, [pc, #648]	; (8004948 <HAL_UART_IRQHandler+0x2bc>)
 80046c0:	4013      	ands	r3, r2
 80046c2:	2298      	movs	r2, #152	; 0x98
 80046c4:	18bd      	adds	r5, r7, r2
 80046c6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80046c8:	18bb      	adds	r3, r7, r2
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d11a      	bne.n	8004706 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80046d0:	187b      	adds	r3, r7, r1
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2220      	movs	r2, #32
 80046d6:	4013      	ands	r3, r2
 80046d8:	d015      	beq.n	8004706 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80046da:	183b      	adds	r3, r7, r0
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2220      	movs	r2, #32
 80046e0:	4013      	ands	r3, r2
 80046e2:	d105      	bne.n	80046f0 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80046e4:	193b      	adds	r3, r7, r4
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	2380      	movs	r3, #128	; 0x80
 80046ea:	055b      	lsls	r3, r3, #21
 80046ec:	4013      	ands	r3, r2
 80046ee:	d00a      	beq.n	8004706 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d100      	bne.n	80046fa <HAL_UART_IRQHandler+0x6e>
 80046f8:	e2dc      	b.n	8004cb4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	0010      	movs	r0, r2
 8004702:	4798      	blx	r3
      }
      return;
 8004704:	e2d6      	b.n	8004cb4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004706:	2398      	movs	r3, #152	; 0x98
 8004708:	18fb      	adds	r3, r7, r3
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d100      	bne.n	8004712 <HAL_UART_IRQHandler+0x86>
 8004710:	e122      	b.n	8004958 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004712:	239c      	movs	r3, #156	; 0x9c
 8004714:	18fb      	adds	r3, r7, r3
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a8c      	ldr	r2, [pc, #560]	; (800494c <HAL_UART_IRQHandler+0x2c0>)
 800471a:	4013      	ands	r3, r2
 800471c:	d106      	bne.n	800472c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800471e:	23a0      	movs	r3, #160	; 0xa0
 8004720:	18fb      	adds	r3, r7, r3
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a8a      	ldr	r2, [pc, #552]	; (8004950 <HAL_UART_IRQHandler+0x2c4>)
 8004726:	4013      	ands	r3, r2
 8004728:	d100      	bne.n	800472c <HAL_UART_IRQHandler+0xa0>
 800472a:	e115      	b.n	8004958 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800472c:	23a4      	movs	r3, #164	; 0xa4
 800472e:	18fb      	adds	r3, r7, r3
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2201      	movs	r2, #1
 8004734:	4013      	ands	r3, r2
 8004736:	d012      	beq.n	800475e <HAL_UART_IRQHandler+0xd2>
 8004738:	23a0      	movs	r3, #160	; 0xa0
 800473a:	18fb      	adds	r3, r7, r3
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	2380      	movs	r3, #128	; 0x80
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	4013      	ands	r3, r2
 8004744:	d00b      	beq.n	800475e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2201      	movs	r2, #1
 800474c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2290      	movs	r2, #144	; 0x90
 8004752:	589b      	ldr	r3, [r3, r2]
 8004754:	2201      	movs	r2, #1
 8004756:	431a      	orrs	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2190      	movs	r1, #144	; 0x90
 800475c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800475e:	23a4      	movs	r3, #164	; 0xa4
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2202      	movs	r2, #2
 8004766:	4013      	ands	r3, r2
 8004768:	d011      	beq.n	800478e <HAL_UART_IRQHandler+0x102>
 800476a:	239c      	movs	r3, #156	; 0x9c
 800476c:	18fb      	adds	r3, r7, r3
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2201      	movs	r2, #1
 8004772:	4013      	ands	r3, r2
 8004774:	d00b      	beq.n	800478e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2202      	movs	r2, #2
 800477c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2290      	movs	r2, #144	; 0x90
 8004782:	589b      	ldr	r3, [r3, r2]
 8004784:	2204      	movs	r2, #4
 8004786:	431a      	orrs	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2190      	movs	r1, #144	; 0x90
 800478c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800478e:	23a4      	movs	r3, #164	; 0xa4
 8004790:	18fb      	adds	r3, r7, r3
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2204      	movs	r2, #4
 8004796:	4013      	ands	r3, r2
 8004798:	d011      	beq.n	80047be <HAL_UART_IRQHandler+0x132>
 800479a:	239c      	movs	r3, #156	; 0x9c
 800479c:	18fb      	adds	r3, r7, r3
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2201      	movs	r2, #1
 80047a2:	4013      	ands	r3, r2
 80047a4:	d00b      	beq.n	80047be <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2204      	movs	r2, #4
 80047ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2290      	movs	r2, #144	; 0x90
 80047b2:	589b      	ldr	r3, [r3, r2]
 80047b4:	2202      	movs	r2, #2
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2190      	movs	r1, #144	; 0x90
 80047bc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80047be:	23a4      	movs	r3, #164	; 0xa4
 80047c0:	18fb      	adds	r3, r7, r3
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2208      	movs	r2, #8
 80047c6:	4013      	ands	r3, r2
 80047c8:	d017      	beq.n	80047fa <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80047ca:	23a0      	movs	r3, #160	; 0xa0
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2220      	movs	r2, #32
 80047d2:	4013      	ands	r3, r2
 80047d4:	d105      	bne.n	80047e2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80047d6:	239c      	movs	r3, #156	; 0x9c
 80047d8:	18fb      	adds	r3, r7, r3
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a5b      	ldr	r2, [pc, #364]	; (800494c <HAL_UART_IRQHandler+0x2c0>)
 80047de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80047e0:	d00b      	beq.n	80047fa <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2208      	movs	r2, #8
 80047e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2290      	movs	r2, #144	; 0x90
 80047ee:	589b      	ldr	r3, [r3, r2]
 80047f0:	2208      	movs	r2, #8
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2190      	movs	r1, #144	; 0x90
 80047f8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80047fa:	23a4      	movs	r3, #164	; 0xa4
 80047fc:	18fb      	adds	r3, r7, r3
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	2380      	movs	r3, #128	; 0x80
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	4013      	ands	r3, r2
 8004806:	d013      	beq.n	8004830 <HAL_UART_IRQHandler+0x1a4>
 8004808:	23a0      	movs	r3, #160	; 0xa0
 800480a:	18fb      	adds	r3, r7, r3
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	2380      	movs	r3, #128	; 0x80
 8004810:	04db      	lsls	r3, r3, #19
 8004812:	4013      	ands	r3, r2
 8004814:	d00c      	beq.n	8004830 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2280      	movs	r2, #128	; 0x80
 800481c:	0112      	lsls	r2, r2, #4
 800481e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2290      	movs	r2, #144	; 0x90
 8004824:	589b      	ldr	r3, [r3, r2]
 8004826:	2220      	movs	r2, #32
 8004828:	431a      	orrs	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2190      	movs	r1, #144	; 0x90
 800482e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2290      	movs	r2, #144	; 0x90
 8004834:	589b      	ldr	r3, [r3, r2]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d100      	bne.n	800483c <HAL_UART_IRQHandler+0x1b0>
 800483a:	e23d      	b.n	8004cb8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800483c:	23a4      	movs	r3, #164	; 0xa4
 800483e:	18fb      	adds	r3, r7, r3
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2220      	movs	r2, #32
 8004844:	4013      	ands	r3, r2
 8004846:	d015      	beq.n	8004874 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004848:	23a0      	movs	r3, #160	; 0xa0
 800484a:	18fb      	adds	r3, r7, r3
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2220      	movs	r2, #32
 8004850:	4013      	ands	r3, r2
 8004852:	d106      	bne.n	8004862 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004854:	239c      	movs	r3, #156	; 0x9c
 8004856:	18fb      	adds	r3, r7, r3
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	2380      	movs	r3, #128	; 0x80
 800485c:	055b      	lsls	r3, r3, #21
 800485e:	4013      	ands	r3, r2
 8004860:	d008      	beq.n	8004874 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004866:	2b00      	cmp	r3, #0
 8004868:	d004      	beq.n	8004874 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	0010      	movs	r0, r2
 8004872:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2290      	movs	r2, #144	; 0x90
 8004878:	589b      	ldr	r3, [r3, r2]
 800487a:	2194      	movs	r1, #148	; 0x94
 800487c:	187a      	adds	r2, r7, r1
 800487e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	2240      	movs	r2, #64	; 0x40
 8004888:	4013      	ands	r3, r2
 800488a:	2b40      	cmp	r3, #64	; 0x40
 800488c:	d004      	beq.n	8004898 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800488e:	187b      	adds	r3, r7, r1
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2228      	movs	r2, #40	; 0x28
 8004894:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004896:	d04c      	beq.n	8004932 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	0018      	movs	r0, r3
 800489c:	f000 ff04 	bl	80056a8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	2240      	movs	r2, #64	; 0x40
 80048a8:	4013      	ands	r3, r2
 80048aa:	2b40      	cmp	r3, #64	; 0x40
 80048ac:	d13c      	bne.n	8004928 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048ae:	f3ef 8310 	mrs	r3, PRIMASK
 80048b2:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80048b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048b6:	2090      	movs	r0, #144	; 0x90
 80048b8:	183a      	adds	r2, r7, r0
 80048ba:	6013      	str	r3, [r2, #0]
 80048bc:	2301      	movs	r3, #1
 80048be:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048c2:	f383 8810 	msr	PRIMASK, r3
}
 80048c6:	46c0      	nop			; (mov r8, r8)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689a      	ldr	r2, [r3, #8]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2140      	movs	r1, #64	; 0x40
 80048d4:	438a      	bics	r2, r1
 80048d6:	609a      	str	r2, [r3, #8]
 80048d8:	183b      	adds	r3, r7, r0
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80048e0:	f383 8810 	msr	PRIMASK, r3
}
 80048e4:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2280      	movs	r2, #128	; 0x80
 80048ea:	589b      	ldr	r3, [r3, r2]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d016      	beq.n	800491e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2280      	movs	r2, #128	; 0x80
 80048f4:	589b      	ldr	r3, [r3, r2]
 80048f6:	4a17      	ldr	r2, [pc, #92]	; (8004954 <HAL_UART_IRQHandler+0x2c8>)
 80048f8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2280      	movs	r2, #128	; 0x80
 80048fe:	589b      	ldr	r3, [r3, r2]
 8004900:	0018      	movs	r0, r3
 8004902:	f7fd fdef 	bl	80024e4 <HAL_DMA_Abort_IT>
 8004906:	1e03      	subs	r3, r0, #0
 8004908:	d01c      	beq.n	8004944 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2280      	movs	r2, #128	; 0x80
 800490e:	589b      	ldr	r3, [r3, r2]
 8004910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	2180      	movs	r1, #128	; 0x80
 8004916:	5852      	ldr	r2, [r2, r1]
 8004918:	0010      	movs	r0, r2
 800491a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800491c:	e012      	b.n	8004944 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	0018      	movs	r0, r3
 8004922:	f000 f9e9 	bl	8004cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004926:	e00d      	b.n	8004944 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	0018      	movs	r0, r3
 800492c:	f000 f9e4 	bl	8004cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004930:	e008      	b.n	8004944 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	0018      	movs	r0, r3
 8004936:	f000 f9df 	bl	8004cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2290      	movs	r2, #144	; 0x90
 800493e:	2100      	movs	r1, #0
 8004940:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004942:	e1b9      	b.n	8004cb8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004944:	46c0      	nop			; (mov r8, r8)
    return;
 8004946:	e1b7      	b.n	8004cb8 <HAL_UART_IRQHandler+0x62c>
 8004948:	0000080f 	.word	0x0000080f
 800494c:	10000001 	.word	0x10000001
 8004950:	04000120 	.word	0x04000120
 8004954:	08005775 	.word	0x08005775

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800495c:	2b01      	cmp	r3, #1
 800495e:	d000      	beq.n	8004962 <HAL_UART_IRQHandler+0x2d6>
 8004960:	e13e      	b.n	8004be0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004962:	23a4      	movs	r3, #164	; 0xa4
 8004964:	18fb      	adds	r3, r7, r3
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2210      	movs	r2, #16
 800496a:	4013      	ands	r3, r2
 800496c:	d100      	bne.n	8004970 <HAL_UART_IRQHandler+0x2e4>
 800496e:	e137      	b.n	8004be0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004970:	23a0      	movs	r3, #160	; 0xa0
 8004972:	18fb      	adds	r3, r7, r3
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2210      	movs	r2, #16
 8004978:	4013      	ands	r3, r2
 800497a:	d100      	bne.n	800497e <HAL_UART_IRQHandler+0x2f2>
 800497c:	e130      	b.n	8004be0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2210      	movs	r2, #16
 8004984:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	2240      	movs	r2, #64	; 0x40
 800498e:	4013      	ands	r3, r2
 8004990:	2b40      	cmp	r3, #64	; 0x40
 8004992:	d000      	beq.n	8004996 <HAL_UART_IRQHandler+0x30a>
 8004994:	e0a4      	b.n	8004ae0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2280      	movs	r2, #128	; 0x80
 800499a:	589b      	ldr	r3, [r3, r2]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685a      	ldr	r2, [r3, #4]
 80049a0:	217e      	movs	r1, #126	; 0x7e
 80049a2:	187b      	adds	r3, r7, r1
 80049a4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80049a6:	187b      	adds	r3, r7, r1
 80049a8:	881b      	ldrh	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d100      	bne.n	80049b0 <HAL_UART_IRQHandler+0x324>
 80049ae:	e185      	b.n	8004cbc <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	225c      	movs	r2, #92	; 0x5c
 80049b4:	5a9b      	ldrh	r3, [r3, r2]
 80049b6:	187a      	adds	r2, r7, r1
 80049b8:	8812      	ldrh	r2, [r2, #0]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d300      	bcc.n	80049c0 <HAL_UART_IRQHandler+0x334>
 80049be:	e17d      	b.n	8004cbc <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	187a      	adds	r2, r7, r1
 80049c4:	215e      	movs	r1, #94	; 0x5e
 80049c6:	8812      	ldrh	r2, [r2, #0]
 80049c8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2280      	movs	r2, #128	; 0x80
 80049ce:	589b      	ldr	r3, [r3, r2]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2220      	movs	r2, #32
 80049d6:	4013      	ands	r3, r2
 80049d8:	d170      	bne.n	8004abc <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049da:	f3ef 8310 	mrs	r3, PRIMASK
 80049de:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80049e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049e2:	67bb      	str	r3, [r7, #120]	; 0x78
 80049e4:	2301      	movs	r3, #1
 80049e6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049ea:	f383 8810 	msr	PRIMASK, r3
}
 80049ee:	46c0      	nop			; (mov r8, r8)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	49b4      	ldr	r1, [pc, #720]	; (8004ccc <HAL_UART_IRQHandler+0x640>)
 80049fc:	400a      	ands	r2, r1
 80049fe:	601a      	str	r2, [r3, #0]
 8004a00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a02:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a06:	f383 8810 	msr	PRIMASK, r3
}
 8004a0a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a0c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a10:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004a12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a14:	677b      	str	r3, [r7, #116]	; 0x74
 8004a16:	2301      	movs	r3, #1
 8004a18:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a1c:	f383 8810 	msr	PRIMASK, r3
}
 8004a20:	46c0      	nop			; (mov r8, r8)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689a      	ldr	r2, [r3, #8]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	438a      	bics	r2, r1
 8004a30:	609a      	str	r2, [r3, #8]
 8004a32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a34:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a38:	f383 8810 	msr	PRIMASK, r3
}
 8004a3c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a3e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a42:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a46:	673b      	str	r3, [r7, #112]	; 0x70
 8004a48:	2301      	movs	r3, #1
 8004a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a4e:	f383 8810 	msr	PRIMASK, r3
}
 8004a52:	46c0      	nop			; (mov r8, r8)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689a      	ldr	r2, [r3, #8]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2140      	movs	r1, #64	; 0x40
 8004a60:	438a      	bics	r2, r1
 8004a62:	609a      	str	r2, [r3, #8]
 8004a64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a66:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a6a:	f383 8810 	msr	PRIMASK, r3
}
 8004a6e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	228c      	movs	r2, #140	; 0x8c
 8004a74:	2120      	movs	r1, #32
 8004a76:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a7e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a82:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004a84:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a86:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a88:	2301      	movs	r3, #1
 8004a8a:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a8e:	f383 8810 	msr	PRIMASK, r3
}
 8004a92:	46c0      	nop			; (mov r8, r8)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2110      	movs	r1, #16
 8004aa0:	438a      	bics	r2, r1
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aa6:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004aaa:	f383 8810 	msr	PRIMASK, r3
}
 8004aae:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2280      	movs	r2, #128	; 0x80
 8004ab4:	589b      	ldr	r3, [r3, r2]
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	f7fd fcb4 	bl	8002424 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	225c      	movs	r2, #92	; 0x5c
 8004ac6:	5a9a      	ldrh	r2, [r3, r2]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	215e      	movs	r1, #94	; 0x5e
 8004acc:	5a5b      	ldrh	r3, [r3, r1]
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	b29a      	uxth	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	0011      	movs	r1, r2
 8004ad8:	0018      	movs	r0, r3
 8004ada:	f7fb fd85 	bl	80005e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ade:	e0ed      	b.n	8004cbc <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	225c      	movs	r2, #92	; 0x5c
 8004ae4:	5a99      	ldrh	r1, [r3, r2]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	225e      	movs	r2, #94	; 0x5e
 8004aea:	5a9b      	ldrh	r3, [r3, r2]
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	208e      	movs	r0, #142	; 0x8e
 8004af0:	183b      	adds	r3, r7, r0
 8004af2:	1a8a      	subs	r2, r1, r2
 8004af4:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	225e      	movs	r2, #94	; 0x5e
 8004afa:	5a9b      	ldrh	r3, [r3, r2]
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d100      	bne.n	8004b04 <HAL_UART_IRQHandler+0x478>
 8004b02:	e0dd      	b.n	8004cc0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8004b04:	183b      	adds	r3, r7, r0
 8004b06:	881b      	ldrh	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d100      	bne.n	8004b0e <HAL_UART_IRQHandler+0x482>
 8004b0c:	e0d8      	b.n	8004cc0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b0e:	f3ef 8310 	mrs	r3, PRIMASK
 8004b12:	60fb      	str	r3, [r7, #12]
  return(result);
 8004b14:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b16:	2488      	movs	r4, #136	; 0x88
 8004b18:	193a      	adds	r2, r7, r4
 8004b1a:	6013      	str	r3, [r2, #0]
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f383 8810 	msr	PRIMASK, r3
}
 8004b26:	46c0      	nop			; (mov r8, r8)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4967      	ldr	r1, [pc, #412]	; (8004cd0 <HAL_UART_IRQHandler+0x644>)
 8004b34:	400a      	ands	r2, r1
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	193b      	adds	r3, r7, r4
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f383 8810 	msr	PRIMASK, r3
}
 8004b44:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b46:	f3ef 8310 	mrs	r3, PRIMASK
 8004b4a:	61bb      	str	r3, [r7, #24]
  return(result);
 8004b4c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b4e:	2484      	movs	r4, #132	; 0x84
 8004b50:	193a      	adds	r2, r7, r4
 8004b52:	6013      	str	r3, [r2, #0]
 8004b54:	2301      	movs	r3, #1
 8004b56:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	f383 8810 	msr	PRIMASK, r3
}
 8004b5e:	46c0      	nop			; (mov r8, r8)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689a      	ldr	r2, [r3, #8]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	495a      	ldr	r1, [pc, #360]	; (8004cd4 <HAL_UART_IRQHandler+0x648>)
 8004b6c:	400a      	ands	r2, r1
 8004b6e:	609a      	str	r2, [r3, #8]
 8004b70:	193b      	adds	r3, r7, r4
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b76:	6a3b      	ldr	r3, [r7, #32]
 8004b78:	f383 8810 	msr	PRIMASK, r3
}
 8004b7c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	228c      	movs	r2, #140	; 0x8c
 8004b82:	2120      	movs	r1, #32
 8004b84:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b92:	f3ef 8310 	mrs	r3, PRIMASK
 8004b96:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b9a:	2480      	movs	r4, #128	; 0x80
 8004b9c:	193a      	adds	r2, r7, r4
 8004b9e:	6013      	str	r3, [r2, #0]
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba6:	f383 8810 	msr	PRIMASK, r3
}
 8004baa:	46c0      	nop			; (mov r8, r8)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2110      	movs	r1, #16
 8004bb8:	438a      	bics	r2, r1
 8004bba:	601a      	str	r2, [r3, #0]
 8004bbc:	193b      	adds	r3, r7, r4
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc4:	f383 8810 	msr	PRIMASK, r3
}
 8004bc8:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2202      	movs	r2, #2
 8004bce:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004bd0:	183b      	adds	r3, r7, r0
 8004bd2:	881a      	ldrh	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	0011      	movs	r1, r2
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f7fb fd05 	bl	80005e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004bde:	e06f      	b.n	8004cc0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004be0:	23a4      	movs	r3, #164	; 0xa4
 8004be2:	18fb      	adds	r3, r7, r3
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	2380      	movs	r3, #128	; 0x80
 8004be8:	035b      	lsls	r3, r3, #13
 8004bea:	4013      	ands	r3, r2
 8004bec:	d010      	beq.n	8004c10 <HAL_UART_IRQHandler+0x584>
 8004bee:	239c      	movs	r3, #156	; 0x9c
 8004bf0:	18fb      	adds	r3, r7, r3
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	2380      	movs	r3, #128	; 0x80
 8004bf6:	03db      	lsls	r3, r3, #15
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	d009      	beq.n	8004c10 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2280      	movs	r2, #128	; 0x80
 8004c02:	0352      	lsls	r2, r2, #13
 8004c04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	0018      	movs	r0, r3
 8004c0a:	f001 fa57 	bl	80060bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c0e:	e05a      	b.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004c10:	23a4      	movs	r3, #164	; 0xa4
 8004c12:	18fb      	adds	r3, r7, r3
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2280      	movs	r2, #128	; 0x80
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d016      	beq.n	8004c4a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004c1c:	23a0      	movs	r3, #160	; 0xa0
 8004c1e:	18fb      	adds	r3, r7, r3
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2280      	movs	r2, #128	; 0x80
 8004c24:	4013      	ands	r3, r2
 8004c26:	d106      	bne.n	8004c36 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004c28:	239c      	movs	r3, #156	; 0x9c
 8004c2a:	18fb      	adds	r3, r7, r3
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	2380      	movs	r3, #128	; 0x80
 8004c30:	041b      	lsls	r3, r3, #16
 8004c32:	4013      	ands	r3, r2
 8004c34:	d009      	beq.n	8004c4a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d042      	beq.n	8004cc4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	0010      	movs	r0, r2
 8004c46:	4798      	blx	r3
    }
    return;
 8004c48:	e03c      	b.n	8004cc4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004c4a:	23a4      	movs	r3, #164	; 0xa4
 8004c4c:	18fb      	adds	r3, r7, r3
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2240      	movs	r2, #64	; 0x40
 8004c52:	4013      	ands	r3, r2
 8004c54:	d00a      	beq.n	8004c6c <HAL_UART_IRQHandler+0x5e0>
 8004c56:	23a0      	movs	r3, #160	; 0xa0
 8004c58:	18fb      	adds	r3, r7, r3
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2240      	movs	r2, #64	; 0x40
 8004c5e:	4013      	ands	r3, r2
 8004c60:	d004      	beq.n	8004c6c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	0018      	movs	r0, r3
 8004c66:	f000 fd9c 	bl	80057a2 <UART_EndTransmit_IT>
    return;
 8004c6a:	e02c      	b.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004c6c:	23a4      	movs	r3, #164	; 0xa4
 8004c6e:	18fb      	adds	r3, r7, r3
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	2380      	movs	r3, #128	; 0x80
 8004c74:	041b      	lsls	r3, r3, #16
 8004c76:	4013      	ands	r3, r2
 8004c78:	d00b      	beq.n	8004c92 <HAL_UART_IRQHandler+0x606>
 8004c7a:	23a0      	movs	r3, #160	; 0xa0
 8004c7c:	18fb      	adds	r3, r7, r3
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	2380      	movs	r3, #128	; 0x80
 8004c82:	05db      	lsls	r3, r3, #23
 8004c84:	4013      	ands	r3, r2
 8004c86:	d004      	beq.n	8004c92 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	0018      	movs	r0, r3
 8004c8c:	f001 fa26 	bl	80060dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c90:	e019      	b.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004c92:	23a4      	movs	r3, #164	; 0xa4
 8004c94:	18fb      	adds	r3, r7, r3
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	2380      	movs	r3, #128	; 0x80
 8004c9a:	045b      	lsls	r3, r3, #17
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	d012      	beq.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
 8004ca0:	23a0      	movs	r3, #160	; 0xa0
 8004ca2:	18fb      	adds	r3, r7, r3
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	da0d      	bge.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	0018      	movs	r0, r3
 8004cae:	f001 fa0d 	bl	80060cc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004cb2:	e008      	b.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
      return;
 8004cb4:	46c0      	nop			; (mov r8, r8)
 8004cb6:	e006      	b.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
    return;
 8004cb8:	46c0      	nop			; (mov r8, r8)
 8004cba:	e004      	b.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
      return;
 8004cbc:	46c0      	nop			; (mov r8, r8)
 8004cbe:	e002      	b.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
      return;
 8004cc0:	46c0      	nop			; (mov r8, r8)
 8004cc2:	e000      	b.n	8004cc6 <HAL_UART_IRQHandler+0x63a>
    return;
 8004cc4:	46c0      	nop			; (mov r8, r8)
  }
}
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	b02a      	add	sp, #168	; 0xa8
 8004cca:	bdb0      	pop	{r4, r5, r7, pc}
 8004ccc:	fffffeff 	.word	0xfffffeff
 8004cd0:	fffffedf 	.word	0xfffffedf
 8004cd4:	effffffe 	.word	0xeffffffe

08004cd8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004ce0:	46c0      	nop			; (mov r8, r8)
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	b002      	add	sp, #8
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004cf0:	46c0      	nop			; (mov r8, r8)
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	b002      	add	sp, #8
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004d00:	46c0      	nop			; (mov r8, r8)
 8004d02:	46bd      	mov	sp, r7
 8004d04:	b002      	add	sp, #8
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b088      	sub	sp, #32
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d10:	231b      	movs	r3, #27
 8004d12:	18fb      	adds	r3, r7, r3
 8004d14:	2200      	movs	r2, #0
 8004d16:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	431a      	orrs	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	69db      	ldr	r3, [r3, #28]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4ab4      	ldr	r2, [pc, #720]	; (8005008 <UART_SetConfig+0x300>)
 8004d38:	4013      	ands	r3, r2
 8004d3a:	0019      	movs	r1, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	69fa      	ldr	r2, [r7, #28]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	4aaf      	ldr	r2, [pc, #700]	; (800500c <UART_SetConfig+0x304>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	0019      	movs	r1, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	430a      	orrs	r2, r1
 8004d5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	69fa      	ldr	r2, [r7, #28]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	4aa6      	ldr	r2, [pc, #664]	; (8005010 <UART_SetConfig+0x308>)
 8004d76:	4013      	ands	r3, r2
 8004d78:	0019      	movs	r1, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69fa      	ldr	r2, [r7, #28]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8a:	220f      	movs	r2, #15
 8004d8c:	4393      	bics	r3, r2
 8004d8e:	0019      	movs	r1, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a9c      	ldr	r2, [pc, #624]	; (8005014 <UART_SetConfig+0x30c>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d127      	bne.n	8004df6 <UART_SetConfig+0xee>
 8004da6:	4b9c      	ldr	r3, [pc, #624]	; (8005018 <UART_SetConfig+0x310>)
 8004da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004daa:	2203      	movs	r2, #3
 8004dac:	4013      	ands	r3, r2
 8004dae:	2b03      	cmp	r3, #3
 8004db0:	d017      	beq.n	8004de2 <UART_SetConfig+0xda>
 8004db2:	d81b      	bhi.n	8004dec <UART_SetConfig+0xe4>
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d00a      	beq.n	8004dce <UART_SetConfig+0xc6>
 8004db8:	d818      	bhi.n	8004dec <UART_SetConfig+0xe4>
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d002      	beq.n	8004dc4 <UART_SetConfig+0xbc>
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d00a      	beq.n	8004dd8 <UART_SetConfig+0xd0>
 8004dc2:	e013      	b.n	8004dec <UART_SetConfig+0xe4>
 8004dc4:	231a      	movs	r3, #26
 8004dc6:	18fb      	adds	r3, r7, r3
 8004dc8:	2200      	movs	r2, #0
 8004dca:	701a      	strb	r2, [r3, #0]
 8004dcc:	e08f      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004dce:	231a      	movs	r3, #26
 8004dd0:	18fb      	adds	r3, r7, r3
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	701a      	strb	r2, [r3, #0]
 8004dd6:	e08a      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004dd8:	231a      	movs	r3, #26
 8004dda:	18fb      	adds	r3, r7, r3
 8004ddc:	2204      	movs	r2, #4
 8004dde:	701a      	strb	r2, [r3, #0]
 8004de0:	e085      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004de2:	231a      	movs	r3, #26
 8004de4:	18fb      	adds	r3, r7, r3
 8004de6:	2208      	movs	r2, #8
 8004de8:	701a      	strb	r2, [r3, #0]
 8004dea:	e080      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004dec:	231a      	movs	r3, #26
 8004dee:	18fb      	adds	r3, r7, r3
 8004df0:	2210      	movs	r2, #16
 8004df2:	701a      	strb	r2, [r3, #0]
 8004df4:	e07b      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a88      	ldr	r2, [pc, #544]	; (800501c <UART_SetConfig+0x314>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d127      	bne.n	8004e50 <UART_SetConfig+0x148>
 8004e00:	4b85      	ldr	r3, [pc, #532]	; (8005018 <UART_SetConfig+0x310>)
 8004e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e04:	220c      	movs	r2, #12
 8004e06:	4013      	ands	r3, r2
 8004e08:	2b0c      	cmp	r3, #12
 8004e0a:	d017      	beq.n	8004e3c <UART_SetConfig+0x134>
 8004e0c:	d81b      	bhi.n	8004e46 <UART_SetConfig+0x13e>
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d00a      	beq.n	8004e28 <UART_SetConfig+0x120>
 8004e12:	d818      	bhi.n	8004e46 <UART_SetConfig+0x13e>
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d002      	beq.n	8004e1e <UART_SetConfig+0x116>
 8004e18:	2b04      	cmp	r3, #4
 8004e1a:	d00a      	beq.n	8004e32 <UART_SetConfig+0x12a>
 8004e1c:	e013      	b.n	8004e46 <UART_SetConfig+0x13e>
 8004e1e:	231a      	movs	r3, #26
 8004e20:	18fb      	adds	r3, r7, r3
 8004e22:	2200      	movs	r2, #0
 8004e24:	701a      	strb	r2, [r3, #0]
 8004e26:	e062      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004e28:	231a      	movs	r3, #26
 8004e2a:	18fb      	adds	r3, r7, r3
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	701a      	strb	r2, [r3, #0]
 8004e30:	e05d      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004e32:	231a      	movs	r3, #26
 8004e34:	18fb      	adds	r3, r7, r3
 8004e36:	2204      	movs	r2, #4
 8004e38:	701a      	strb	r2, [r3, #0]
 8004e3a:	e058      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004e3c:	231a      	movs	r3, #26
 8004e3e:	18fb      	adds	r3, r7, r3
 8004e40:	2208      	movs	r2, #8
 8004e42:	701a      	strb	r2, [r3, #0]
 8004e44:	e053      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004e46:	231a      	movs	r3, #26
 8004e48:	18fb      	adds	r3, r7, r3
 8004e4a:	2210      	movs	r2, #16
 8004e4c:	701a      	strb	r2, [r3, #0]
 8004e4e:	e04e      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a72      	ldr	r2, [pc, #456]	; (8005020 <UART_SetConfig+0x318>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d127      	bne.n	8004eaa <UART_SetConfig+0x1a2>
 8004e5a:	4b6f      	ldr	r3, [pc, #444]	; (8005018 <UART_SetConfig+0x310>)
 8004e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e5e:	2230      	movs	r2, #48	; 0x30
 8004e60:	4013      	ands	r3, r2
 8004e62:	2b30      	cmp	r3, #48	; 0x30
 8004e64:	d017      	beq.n	8004e96 <UART_SetConfig+0x18e>
 8004e66:	d81b      	bhi.n	8004ea0 <UART_SetConfig+0x198>
 8004e68:	2b20      	cmp	r3, #32
 8004e6a:	d00a      	beq.n	8004e82 <UART_SetConfig+0x17a>
 8004e6c:	d818      	bhi.n	8004ea0 <UART_SetConfig+0x198>
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d002      	beq.n	8004e78 <UART_SetConfig+0x170>
 8004e72:	2b10      	cmp	r3, #16
 8004e74:	d00a      	beq.n	8004e8c <UART_SetConfig+0x184>
 8004e76:	e013      	b.n	8004ea0 <UART_SetConfig+0x198>
 8004e78:	231a      	movs	r3, #26
 8004e7a:	18fb      	adds	r3, r7, r3
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	701a      	strb	r2, [r3, #0]
 8004e80:	e035      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004e82:	231a      	movs	r3, #26
 8004e84:	18fb      	adds	r3, r7, r3
 8004e86:	2202      	movs	r2, #2
 8004e88:	701a      	strb	r2, [r3, #0]
 8004e8a:	e030      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004e8c:	231a      	movs	r3, #26
 8004e8e:	18fb      	adds	r3, r7, r3
 8004e90:	2204      	movs	r2, #4
 8004e92:	701a      	strb	r2, [r3, #0]
 8004e94:	e02b      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004e96:	231a      	movs	r3, #26
 8004e98:	18fb      	adds	r3, r7, r3
 8004e9a:	2208      	movs	r2, #8
 8004e9c:	701a      	strb	r2, [r3, #0]
 8004e9e:	e026      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004ea0:	231a      	movs	r3, #26
 8004ea2:	18fb      	adds	r3, r7, r3
 8004ea4:	2210      	movs	r2, #16
 8004ea6:	701a      	strb	r2, [r3, #0]
 8004ea8:	e021      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a5d      	ldr	r2, [pc, #372]	; (8005024 <UART_SetConfig+0x31c>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d104      	bne.n	8004ebe <UART_SetConfig+0x1b6>
 8004eb4:	231a      	movs	r3, #26
 8004eb6:	18fb      	adds	r3, r7, r3
 8004eb8:	2200      	movs	r2, #0
 8004eba:	701a      	strb	r2, [r3, #0]
 8004ebc:	e017      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a59      	ldr	r2, [pc, #356]	; (8005028 <UART_SetConfig+0x320>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d104      	bne.n	8004ed2 <UART_SetConfig+0x1ca>
 8004ec8:	231a      	movs	r3, #26
 8004eca:	18fb      	adds	r3, r7, r3
 8004ecc:	2200      	movs	r2, #0
 8004ece:	701a      	strb	r2, [r3, #0]
 8004ed0:	e00d      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a55      	ldr	r2, [pc, #340]	; (800502c <UART_SetConfig+0x324>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d104      	bne.n	8004ee6 <UART_SetConfig+0x1de>
 8004edc:	231a      	movs	r3, #26
 8004ede:	18fb      	adds	r3, r7, r3
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	701a      	strb	r2, [r3, #0]
 8004ee4:	e003      	b.n	8004eee <UART_SetConfig+0x1e6>
 8004ee6:	231a      	movs	r3, #26
 8004ee8:	18fb      	adds	r3, r7, r3
 8004eea:	2210      	movs	r2, #16
 8004eec:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	69da      	ldr	r2, [r3, #28]
 8004ef2:	2380      	movs	r3, #128	; 0x80
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d000      	beq.n	8004efc <UART_SetConfig+0x1f4>
 8004efa:	e065      	b.n	8004fc8 <UART_SetConfig+0x2c0>
  {
    switch (clocksource)
 8004efc:	231a      	movs	r3, #26
 8004efe:	18fb      	adds	r3, r7, r3
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	2b08      	cmp	r3, #8
 8004f04:	d015      	beq.n	8004f32 <UART_SetConfig+0x22a>
 8004f06:	dc18      	bgt.n	8004f3a <UART_SetConfig+0x232>
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	d00d      	beq.n	8004f28 <UART_SetConfig+0x220>
 8004f0c:	dc15      	bgt.n	8004f3a <UART_SetConfig+0x232>
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <UART_SetConfig+0x210>
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d005      	beq.n	8004f22 <UART_SetConfig+0x21a>
 8004f16:	e010      	b.n	8004f3a <UART_SetConfig+0x232>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f18:	f7fe fb98 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8004f1c:	0003      	movs	r3, r0
 8004f1e:	617b      	str	r3, [r7, #20]
        break;
 8004f20:	e012      	b.n	8004f48 <UART_SetConfig+0x240>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f22:	4b43      	ldr	r3, [pc, #268]	; (8005030 <UART_SetConfig+0x328>)
 8004f24:	617b      	str	r3, [r7, #20]
        break;
 8004f26:	e00f      	b.n	8004f48 <UART_SetConfig+0x240>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f28:	f7fe fb04 	bl	8003534 <HAL_RCC_GetSysClockFreq>
 8004f2c:	0003      	movs	r3, r0
 8004f2e:	617b      	str	r3, [r7, #20]
        break;
 8004f30:	e00a      	b.n	8004f48 <UART_SetConfig+0x240>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f32:	2380      	movs	r3, #128	; 0x80
 8004f34:	021b      	lsls	r3, r3, #8
 8004f36:	617b      	str	r3, [r7, #20]
        break;
 8004f38:	e006      	b.n	8004f48 <UART_SetConfig+0x240>
      default:
        pclk = 0U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004f3e:	231b      	movs	r3, #27
 8004f40:	18fb      	adds	r3, r7, r3
 8004f42:	2201      	movs	r2, #1
 8004f44:	701a      	strb	r2, [r3, #0]
        break;
 8004f46:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d100      	bne.n	8004f50 <UART_SetConfig+0x248>
 8004f4e:	e0a6      	b.n	800509e <UART_SetConfig+0x396>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f54:	4b37      	ldr	r3, [pc, #220]	; (8005034 <UART_SetConfig+0x32c>)
 8004f56:	0052      	lsls	r2, r2, #1
 8004f58:	5ad3      	ldrh	r3, [r2, r3]
 8004f5a:	0019      	movs	r1, r3
 8004f5c:	6978      	ldr	r0, [r7, #20]
 8004f5e:	f7fb f8e1 	bl	8000124 <__udivsi3>
 8004f62:	0003      	movs	r3, r0
 8004f64:	005a      	lsls	r2, r3, #1
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	085b      	lsrs	r3, r3, #1
 8004f6c:	18d2      	adds	r2, r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	0019      	movs	r1, r3
 8004f74:	0010      	movs	r0, r2
 8004f76:	f7fb f8d5 	bl	8000124 <__udivsi3>
 8004f7a:	0003      	movs	r3, r0
 8004f7c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	2b0f      	cmp	r3, #15
 8004f82:	d91c      	bls.n	8004fbe <UART_SetConfig+0x2b6>
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	2380      	movs	r3, #128	; 0x80
 8004f88:	025b      	lsls	r3, r3, #9
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d217      	bcs.n	8004fbe <UART_SetConfig+0x2b6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	200e      	movs	r0, #14
 8004f94:	183b      	adds	r3, r7, r0
 8004f96:	210f      	movs	r1, #15
 8004f98:	438a      	bics	r2, r1
 8004f9a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	085b      	lsrs	r3, r3, #1
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	2207      	movs	r2, #7
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	b299      	uxth	r1, r3
 8004fa8:	183b      	adds	r3, r7, r0
 8004faa:	183a      	adds	r2, r7, r0
 8004fac:	8812      	ldrh	r2, [r2, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	183a      	adds	r2, r7, r0
 8004fb8:	8812      	ldrh	r2, [r2, #0]
 8004fba:	60da      	str	r2, [r3, #12]
 8004fbc:	e06f      	b.n	800509e <UART_SetConfig+0x396>
      }
      else
      {
        ret = HAL_ERROR;
 8004fbe:	231b      	movs	r3, #27
 8004fc0:	18fb      	adds	r3, r7, r3
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	701a      	strb	r2, [r3, #0]
 8004fc6:	e06a      	b.n	800509e <UART_SetConfig+0x396>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004fc8:	231a      	movs	r3, #26
 8004fca:	18fb      	adds	r3, r7, r3
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	2b08      	cmp	r3, #8
 8004fd0:	d015      	beq.n	8004ffe <UART_SetConfig+0x2f6>
 8004fd2:	dc31      	bgt.n	8005038 <UART_SetConfig+0x330>
 8004fd4:	2b04      	cmp	r3, #4
 8004fd6:	d00d      	beq.n	8004ff4 <UART_SetConfig+0x2ec>
 8004fd8:	dc2e      	bgt.n	8005038 <UART_SetConfig+0x330>
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d002      	beq.n	8004fe4 <UART_SetConfig+0x2dc>
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d005      	beq.n	8004fee <UART_SetConfig+0x2e6>
 8004fe2:	e029      	b.n	8005038 <UART_SetConfig+0x330>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fe4:	f7fe fb32 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8004fe8:	0003      	movs	r3, r0
 8004fea:	617b      	str	r3, [r7, #20]
        break;
 8004fec:	e02b      	b.n	8005046 <UART_SetConfig+0x33e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fee:	4b10      	ldr	r3, [pc, #64]	; (8005030 <UART_SetConfig+0x328>)
 8004ff0:	617b      	str	r3, [r7, #20]
        break;
 8004ff2:	e028      	b.n	8005046 <UART_SetConfig+0x33e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ff4:	f7fe fa9e 	bl	8003534 <HAL_RCC_GetSysClockFreq>
 8004ff8:	0003      	movs	r3, r0
 8004ffa:	617b      	str	r3, [r7, #20]
        break;
 8004ffc:	e023      	b.n	8005046 <UART_SetConfig+0x33e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ffe:	2380      	movs	r3, #128	; 0x80
 8005000:	021b      	lsls	r3, r3, #8
 8005002:	617b      	str	r3, [r7, #20]
        break;
 8005004:	e01f      	b.n	8005046 <UART_SetConfig+0x33e>
 8005006:	46c0      	nop			; (mov r8, r8)
 8005008:	cfff69f3 	.word	0xcfff69f3
 800500c:	ffffcfff 	.word	0xffffcfff
 8005010:	11fff4ff 	.word	0x11fff4ff
 8005014:	40013800 	.word	0x40013800
 8005018:	40021000 	.word	0x40021000
 800501c:	40004400 	.word	0x40004400
 8005020:	40004800 	.word	0x40004800
 8005024:	40004c00 	.word	0x40004c00
 8005028:	40005000 	.word	0x40005000
 800502c:	40013c00 	.word	0x40013c00
 8005030:	00f42400 	.word	0x00f42400
 8005034:	0800827c 	.word	0x0800827c
      default:
        pclk = 0U;
 8005038:	2300      	movs	r3, #0
 800503a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800503c:	231b      	movs	r3, #27
 800503e:	18fb      	adds	r3, r7, r3
 8005040:	2201      	movs	r2, #1
 8005042:	701a      	strb	r2, [r3, #0]
        break;
 8005044:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d028      	beq.n	800509e <UART_SetConfig+0x396>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005050:	4b1d      	ldr	r3, [pc, #116]	; (80050c8 <UART_SetConfig+0x3c0>)
 8005052:	0052      	lsls	r2, r2, #1
 8005054:	5ad3      	ldrh	r3, [r2, r3]
 8005056:	0019      	movs	r1, r3
 8005058:	6978      	ldr	r0, [r7, #20]
 800505a:	f7fb f863 	bl	8000124 <__udivsi3>
 800505e:	0003      	movs	r3, r0
 8005060:	001a      	movs	r2, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	085b      	lsrs	r3, r3, #1
 8005068:	18d2      	adds	r2, r2, r3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	0019      	movs	r1, r3
 8005070:	0010      	movs	r0, r2
 8005072:	f7fb f857 	bl	8000124 <__udivsi3>
 8005076:	0003      	movs	r3, r0
 8005078:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	2b0f      	cmp	r3, #15
 800507e:	d90a      	bls.n	8005096 <UART_SetConfig+0x38e>
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	2380      	movs	r3, #128	; 0x80
 8005084:	025b      	lsls	r3, r3, #9
 8005086:	429a      	cmp	r2, r3
 8005088:	d205      	bcs.n	8005096 <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	b29a      	uxth	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	60da      	str	r2, [r3, #12]
 8005094:	e003      	b.n	800509e <UART_SetConfig+0x396>
      }
      else
      {
        ret = HAL_ERROR;
 8005096:	231b      	movs	r3, #27
 8005098:	18fb      	adds	r3, r7, r3
 800509a:	2201      	movs	r2, #1
 800509c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	226a      	movs	r2, #106	; 0x6a
 80050a2:	2101      	movs	r1, #1
 80050a4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2268      	movs	r2, #104	; 0x68
 80050aa:	2101      	movs	r1, #1
 80050ac:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80050ba:	231b      	movs	r3, #27
 80050bc:	18fb      	adds	r3, r7, r3
 80050be:	781b      	ldrb	r3, [r3, #0]
}
 80050c0:	0018      	movs	r0, r3
 80050c2:	46bd      	mov	sp, r7
 80050c4:	b008      	add	sp, #32
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	0800827c 	.word	0x0800827c

080050cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d8:	2201      	movs	r2, #1
 80050da:	4013      	ands	r3, r2
 80050dc:	d00b      	beq.n	80050f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	4a4a      	ldr	r2, [pc, #296]	; (8005210 <UART_AdvFeatureConfig+0x144>)
 80050e6:	4013      	ands	r3, r2
 80050e8:	0019      	movs	r1, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fa:	2202      	movs	r2, #2
 80050fc:	4013      	ands	r3, r2
 80050fe:	d00b      	beq.n	8005118 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	4a43      	ldr	r2, [pc, #268]	; (8005214 <UART_AdvFeatureConfig+0x148>)
 8005108:	4013      	ands	r3, r2
 800510a:	0019      	movs	r1, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511c:	2204      	movs	r2, #4
 800511e:	4013      	ands	r3, r2
 8005120:	d00b      	beq.n	800513a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	4a3b      	ldr	r2, [pc, #236]	; (8005218 <UART_AdvFeatureConfig+0x14c>)
 800512a:	4013      	ands	r3, r2
 800512c:	0019      	movs	r1, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	430a      	orrs	r2, r1
 8005138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800513e:	2208      	movs	r2, #8
 8005140:	4013      	ands	r3, r2
 8005142:	d00b      	beq.n	800515c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	4a34      	ldr	r2, [pc, #208]	; (800521c <UART_AdvFeatureConfig+0x150>)
 800514c:	4013      	ands	r3, r2
 800514e:	0019      	movs	r1, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	430a      	orrs	r2, r1
 800515a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005160:	2210      	movs	r2, #16
 8005162:	4013      	ands	r3, r2
 8005164:	d00b      	beq.n	800517e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	4a2c      	ldr	r2, [pc, #176]	; (8005220 <UART_AdvFeatureConfig+0x154>)
 800516e:	4013      	ands	r3, r2
 8005170:	0019      	movs	r1, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	430a      	orrs	r2, r1
 800517c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005182:	2220      	movs	r2, #32
 8005184:	4013      	ands	r3, r2
 8005186:	d00b      	beq.n	80051a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	4a25      	ldr	r2, [pc, #148]	; (8005224 <UART_AdvFeatureConfig+0x158>)
 8005190:	4013      	ands	r3, r2
 8005192:	0019      	movs	r1, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	430a      	orrs	r2, r1
 800519e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a4:	2240      	movs	r2, #64	; 0x40
 80051a6:	4013      	ands	r3, r2
 80051a8:	d01d      	beq.n	80051e6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	4a1d      	ldr	r2, [pc, #116]	; (8005228 <UART_AdvFeatureConfig+0x15c>)
 80051b2:	4013      	ands	r3, r2
 80051b4:	0019      	movs	r1, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051c6:	2380      	movs	r3, #128	; 0x80
 80051c8:	035b      	lsls	r3, r3, #13
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d10b      	bne.n	80051e6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	4a15      	ldr	r2, [pc, #84]	; (800522c <UART_AdvFeatureConfig+0x160>)
 80051d6:	4013      	ands	r3, r2
 80051d8:	0019      	movs	r1, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ea:	2280      	movs	r2, #128	; 0x80
 80051ec:	4013      	ands	r3, r2
 80051ee:	d00b      	beq.n	8005208 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	4a0e      	ldr	r2, [pc, #56]	; (8005230 <UART_AdvFeatureConfig+0x164>)
 80051f8:	4013      	ands	r3, r2
 80051fa:	0019      	movs	r1, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	605a      	str	r2, [r3, #4]
  }
}
 8005208:	46c0      	nop			; (mov r8, r8)
 800520a:	46bd      	mov	sp, r7
 800520c:	b002      	add	sp, #8
 800520e:	bd80      	pop	{r7, pc}
 8005210:	fffdffff 	.word	0xfffdffff
 8005214:	fffeffff 	.word	0xfffeffff
 8005218:	fffbffff 	.word	0xfffbffff
 800521c:	ffff7fff 	.word	0xffff7fff
 8005220:	ffffefff 	.word	0xffffefff
 8005224:	ffffdfff 	.word	0xffffdfff
 8005228:	ffefffff 	.word	0xffefffff
 800522c:	ff9fffff 	.word	0xff9fffff
 8005230:	fff7ffff 	.word	0xfff7ffff

08005234 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b086      	sub	sp, #24
 8005238:	af02      	add	r7, sp, #8
 800523a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2290      	movs	r2, #144	; 0x90
 8005240:	2100      	movs	r1, #0
 8005242:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005244:	f7fc ffcc 	bl	80021e0 <HAL_GetTick>
 8005248:	0003      	movs	r3, r0
 800524a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2208      	movs	r2, #8
 8005254:	4013      	ands	r3, r2
 8005256:	2b08      	cmp	r3, #8
 8005258:	d10c      	bne.n	8005274 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2280      	movs	r2, #128	; 0x80
 800525e:	0391      	lsls	r1, r2, #14
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	4a1a      	ldr	r2, [pc, #104]	; (80052cc <UART_CheckIdleState+0x98>)
 8005264:	9200      	str	r2, [sp, #0]
 8005266:	2200      	movs	r2, #0
 8005268:	f000 f832 	bl	80052d0 <UART_WaitOnFlagUntilTimeout>
 800526c:	1e03      	subs	r3, r0, #0
 800526e:	d001      	beq.n	8005274 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e026      	b.n	80052c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2204      	movs	r2, #4
 800527c:	4013      	ands	r3, r2
 800527e:	2b04      	cmp	r3, #4
 8005280:	d10c      	bne.n	800529c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2280      	movs	r2, #128	; 0x80
 8005286:	03d1      	lsls	r1, r2, #15
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	4a10      	ldr	r2, [pc, #64]	; (80052cc <UART_CheckIdleState+0x98>)
 800528c:	9200      	str	r2, [sp, #0]
 800528e:	2200      	movs	r2, #0
 8005290:	f000 f81e 	bl	80052d0 <UART_WaitOnFlagUntilTimeout>
 8005294:	1e03      	subs	r3, r0, #0
 8005296:	d001      	beq.n	800529c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e012      	b.n	80052c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2288      	movs	r2, #136	; 0x88
 80052a0:	2120      	movs	r1, #32
 80052a2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	228c      	movs	r2, #140	; 0x8c
 80052a8:	2120      	movs	r1, #32
 80052aa:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2284      	movs	r2, #132	; 0x84
 80052bc:	2100      	movs	r1, #0
 80052be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	0018      	movs	r0, r3
 80052c4:	46bd      	mov	sp, r7
 80052c6:	b004      	add	sp, #16
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	46c0      	nop			; (mov r8, r8)
 80052cc:	01ffffff 	.word	0x01ffffff

080052d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b094      	sub	sp, #80	; 0x50
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	603b      	str	r3, [r7, #0]
 80052dc:	1dfb      	adds	r3, r7, #7
 80052de:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052e0:	e0a7      	b.n	8005432 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052e4:	3301      	adds	r3, #1
 80052e6:	d100      	bne.n	80052ea <UART_WaitOnFlagUntilTimeout+0x1a>
 80052e8:	e0a3      	b.n	8005432 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052ea:	f7fc ff79 	bl	80021e0 <HAL_GetTick>
 80052ee:	0002      	movs	r2, r0
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d302      	bcc.n	8005300 <UART_WaitOnFlagUntilTimeout+0x30>
 80052fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d13f      	bne.n	8005380 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005300:	f3ef 8310 	mrs	r3, PRIMASK
 8005304:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005306:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005308:	647b      	str	r3, [r7, #68]	; 0x44
 800530a:	2301      	movs	r3, #1
 800530c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800530e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005310:	f383 8810 	msr	PRIMASK, r3
}
 8005314:	46c0      	nop			; (mov r8, r8)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	494e      	ldr	r1, [pc, #312]	; (800545c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005322:	400a      	ands	r2, r1
 8005324:	601a      	str	r2, [r3, #0]
 8005326:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005328:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800532a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532c:	f383 8810 	msr	PRIMASK, r3
}
 8005330:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005332:	f3ef 8310 	mrs	r3, PRIMASK
 8005336:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800533a:	643b      	str	r3, [r7, #64]	; 0x40
 800533c:	2301      	movs	r3, #1
 800533e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005342:	f383 8810 	msr	PRIMASK, r3
}
 8005346:	46c0      	nop			; (mov r8, r8)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689a      	ldr	r2, [r3, #8]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2101      	movs	r1, #1
 8005354:	438a      	bics	r2, r1
 8005356:	609a      	str	r2, [r3, #8]
 8005358:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800535a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800535c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800535e:	f383 8810 	msr	PRIMASK, r3
}
 8005362:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2288      	movs	r2, #136	; 0x88
 8005368:	2120      	movs	r1, #32
 800536a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	228c      	movs	r2, #140	; 0x8c
 8005370:	2120      	movs	r1, #32
 8005372:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2284      	movs	r2, #132	; 0x84
 8005378:	2100      	movs	r1, #0
 800537a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e069      	b.n	8005454 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2204      	movs	r2, #4
 8005388:	4013      	ands	r3, r2
 800538a:	d052      	beq.n	8005432 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69da      	ldr	r2, [r3, #28]
 8005392:	2380      	movs	r3, #128	; 0x80
 8005394:	011b      	lsls	r3, r3, #4
 8005396:	401a      	ands	r2, r3
 8005398:	2380      	movs	r3, #128	; 0x80
 800539a:	011b      	lsls	r3, r3, #4
 800539c:	429a      	cmp	r2, r3
 800539e:	d148      	bne.n	8005432 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2280      	movs	r2, #128	; 0x80
 80053a6:	0112      	lsls	r2, r2, #4
 80053a8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053aa:	f3ef 8310 	mrs	r3, PRIMASK
 80053ae:	613b      	str	r3, [r7, #16]
  return(result);
 80053b0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80053b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053b4:	2301      	movs	r3, #1
 80053b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	f383 8810 	msr	PRIMASK, r3
}
 80053be:	46c0      	nop			; (mov r8, r8)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4924      	ldr	r1, [pc, #144]	; (800545c <UART_WaitOnFlagUntilTimeout+0x18c>)
 80053cc:	400a      	ands	r2, r1
 80053ce:	601a      	str	r2, [r3, #0]
 80053d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053d2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	f383 8810 	msr	PRIMASK, r3
}
 80053da:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053dc:	f3ef 8310 	mrs	r3, PRIMASK
 80053e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80053e2:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80053e6:	2301      	movs	r3, #1
 80053e8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053ea:	6a3b      	ldr	r3, [r7, #32]
 80053ec:	f383 8810 	msr	PRIMASK, r3
}
 80053f0:	46c0      	nop			; (mov r8, r8)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	689a      	ldr	r2, [r3, #8]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2101      	movs	r1, #1
 80053fe:	438a      	bics	r2, r1
 8005400:	609a      	str	r2, [r3, #8]
 8005402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005404:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005408:	f383 8810 	msr	PRIMASK, r3
}
 800540c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2288      	movs	r2, #136	; 0x88
 8005412:	2120      	movs	r1, #32
 8005414:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	228c      	movs	r2, #140	; 0x8c
 800541a:	2120      	movs	r1, #32
 800541c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2290      	movs	r2, #144	; 0x90
 8005422:	2120      	movs	r1, #32
 8005424:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2284      	movs	r2, #132	; 0x84
 800542a:	2100      	movs	r1, #0
 800542c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e010      	b.n	8005454 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	69db      	ldr	r3, [r3, #28]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	4013      	ands	r3, r2
 800543c:	68ba      	ldr	r2, [r7, #8]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	425a      	negs	r2, r3
 8005442:	4153      	adcs	r3, r2
 8005444:	b2db      	uxtb	r3, r3
 8005446:	001a      	movs	r2, r3
 8005448:	1dfb      	adds	r3, r7, #7
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	429a      	cmp	r2, r3
 800544e:	d100      	bne.n	8005452 <UART_WaitOnFlagUntilTimeout+0x182>
 8005450:	e747      	b.n	80052e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	0018      	movs	r0, r3
 8005456:	46bd      	mov	sp, r7
 8005458:	b014      	add	sp, #80	; 0x50
 800545a:	bd80      	pop	{r7, pc}
 800545c:	fffffe5f 	.word	0xfffffe5f

08005460 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b098      	sub	sp, #96	; 0x60
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	1dbb      	adds	r3, r7, #6
 800546c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	68ba      	ldr	r2, [r7, #8]
 8005472:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	1dba      	adds	r2, r7, #6
 8005478:	215c      	movs	r1, #92	; 0x5c
 800547a:	8812      	ldrh	r2, [r2, #0]
 800547c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	1dba      	adds	r2, r7, #6
 8005482:	215e      	movs	r1, #94	; 0x5e
 8005484:	8812      	ldrh	r2, [r2, #0]
 8005486:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	689a      	ldr	r2, [r3, #8]
 8005492:	2380      	movs	r3, #128	; 0x80
 8005494:	015b      	lsls	r3, r3, #5
 8005496:	429a      	cmp	r2, r3
 8005498:	d10d      	bne.n	80054b6 <UART_Start_Receive_IT+0x56>
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d104      	bne.n	80054ac <UART_Start_Receive_IT+0x4c>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2260      	movs	r2, #96	; 0x60
 80054a6:	497b      	ldr	r1, [pc, #492]	; (8005694 <UART_Start_Receive_IT+0x234>)
 80054a8:	5299      	strh	r1, [r3, r2]
 80054aa:	e02e      	b.n	800550a <UART_Start_Receive_IT+0xaa>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2260      	movs	r2, #96	; 0x60
 80054b0:	21ff      	movs	r1, #255	; 0xff
 80054b2:	5299      	strh	r1, [r3, r2]
 80054b4:	e029      	b.n	800550a <UART_Start_Receive_IT+0xaa>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d10d      	bne.n	80054da <UART_Start_Receive_IT+0x7a>
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d104      	bne.n	80054d0 <UART_Start_Receive_IT+0x70>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2260      	movs	r2, #96	; 0x60
 80054ca:	21ff      	movs	r1, #255	; 0xff
 80054cc:	5299      	strh	r1, [r3, r2]
 80054ce:	e01c      	b.n	800550a <UART_Start_Receive_IT+0xaa>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2260      	movs	r2, #96	; 0x60
 80054d4:	217f      	movs	r1, #127	; 0x7f
 80054d6:	5299      	strh	r1, [r3, r2]
 80054d8:	e017      	b.n	800550a <UART_Start_Receive_IT+0xaa>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	689a      	ldr	r2, [r3, #8]
 80054de:	2380      	movs	r3, #128	; 0x80
 80054e0:	055b      	lsls	r3, r3, #21
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d10d      	bne.n	8005502 <UART_Start_Receive_IT+0xa2>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d104      	bne.n	80054f8 <UART_Start_Receive_IT+0x98>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2260      	movs	r2, #96	; 0x60
 80054f2:	217f      	movs	r1, #127	; 0x7f
 80054f4:	5299      	strh	r1, [r3, r2]
 80054f6:	e008      	b.n	800550a <UART_Start_Receive_IT+0xaa>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2260      	movs	r2, #96	; 0x60
 80054fc:	213f      	movs	r1, #63	; 0x3f
 80054fe:	5299      	strh	r1, [r3, r2]
 8005500:	e003      	b.n	800550a <UART_Start_Receive_IT+0xaa>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2260      	movs	r2, #96	; 0x60
 8005506:	2100      	movs	r1, #0
 8005508:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2290      	movs	r2, #144	; 0x90
 800550e:	2100      	movs	r1, #0
 8005510:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	228c      	movs	r2, #140	; 0x8c
 8005516:	2122      	movs	r1, #34	; 0x22
 8005518:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800551a:	f3ef 8310 	mrs	r3, PRIMASK
 800551e:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8005520:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005522:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005524:	2301      	movs	r3, #1
 8005526:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800552a:	f383 8810 	msr	PRIMASK, r3
}
 800552e:	46c0      	nop			; (mov r8, r8)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689a      	ldr	r2, [r3, #8]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2101      	movs	r1, #1
 800553c:	430a      	orrs	r2, r1
 800553e:	609a      	str	r2, [r3, #8]
 8005540:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005542:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005544:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005546:	f383 8810 	msr	PRIMASK, r3
}
 800554a:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005550:	2380      	movs	r3, #128	; 0x80
 8005552:	059b      	lsls	r3, r3, #22
 8005554:	429a      	cmp	r2, r3
 8005556:	d150      	bne.n	80055fa <UART_Start_Receive_IT+0x19a>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2268      	movs	r2, #104	; 0x68
 800555c:	5a9b      	ldrh	r3, [r3, r2]
 800555e:	1dba      	adds	r2, r7, #6
 8005560:	8812      	ldrh	r2, [r2, #0]
 8005562:	429a      	cmp	r2, r3
 8005564:	d349      	bcc.n	80055fa <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	689a      	ldr	r2, [r3, #8]
 800556a:	2380      	movs	r3, #128	; 0x80
 800556c:	015b      	lsls	r3, r3, #5
 800556e:	429a      	cmp	r2, r3
 8005570:	d107      	bne.n	8005582 <UART_Start_Receive_IT+0x122>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d103      	bne.n	8005582 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	4a46      	ldr	r2, [pc, #280]	; (8005698 <UART_Start_Receive_IT+0x238>)
 800557e:	675a      	str	r2, [r3, #116]	; 0x74
 8005580:	e002      	b.n	8005588 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	4a45      	ldr	r2, [pc, #276]	; (800569c <UART_Start_Receive_IT+0x23c>)
 8005586:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d019      	beq.n	80055c4 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005590:	f3ef 8310 	mrs	r3, PRIMASK
 8005594:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005598:	65bb      	str	r3, [r7, #88]	; 0x58
 800559a:	2301      	movs	r3, #1
 800559c:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800559e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055a0:	f383 8810 	msr	PRIMASK, r3
}
 80055a4:	46c0      	nop			; (mov r8, r8)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2180      	movs	r1, #128	; 0x80
 80055b2:	0049      	lsls	r1, r1, #1
 80055b4:	430a      	orrs	r2, r1
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80055ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055be:	f383 8810 	msr	PRIMASK, r3
}
 80055c2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055c4:	f3ef 8310 	mrs	r3, PRIMASK
 80055c8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80055ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80055cc:	657b      	str	r3, [r7, #84]	; 0x54
 80055ce:	2301      	movs	r3, #1
 80055d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055d4:	f383 8810 	msr	PRIMASK, r3
}
 80055d8:	46c0      	nop			; (mov r8, r8)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	689a      	ldr	r2, [r3, #8]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2180      	movs	r1, #128	; 0x80
 80055e6:	0549      	lsls	r1, r1, #21
 80055e8:	430a      	orrs	r2, r1
 80055ea:	609a      	str	r2, [r3, #8]
 80055ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055ee:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f2:	f383 8810 	msr	PRIMASK, r3
}
 80055f6:	46c0      	nop			; (mov r8, r8)
 80055f8:	e047      	b.n	800568a <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	689a      	ldr	r2, [r3, #8]
 80055fe:	2380      	movs	r3, #128	; 0x80
 8005600:	015b      	lsls	r3, r3, #5
 8005602:	429a      	cmp	r2, r3
 8005604:	d107      	bne.n	8005616 <UART_Start_Receive_IT+0x1b6>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d103      	bne.n	8005616 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	4a23      	ldr	r2, [pc, #140]	; (80056a0 <UART_Start_Receive_IT+0x240>)
 8005612:	675a      	str	r2, [r3, #116]	; 0x74
 8005614:	e002      	b.n	800561c <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	4a22      	ldr	r2, [pc, #136]	; (80056a4 <UART_Start_Receive_IT+0x244>)
 800561a:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d019      	beq.n	8005658 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005624:	f3ef 8310 	mrs	r3, PRIMASK
 8005628:	61fb      	str	r3, [r7, #28]
  return(result);
 800562a:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800562c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800562e:	2301      	movs	r3, #1
 8005630:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005632:	6a3b      	ldr	r3, [r7, #32]
 8005634:	f383 8810 	msr	PRIMASK, r3
}
 8005638:	46c0      	nop			; (mov r8, r8)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2190      	movs	r1, #144	; 0x90
 8005646:	0049      	lsls	r1, r1, #1
 8005648:	430a      	orrs	r2, r1
 800564a:	601a      	str	r2, [r3, #0]
 800564c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800564e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005652:	f383 8810 	msr	PRIMASK, r3
}
 8005656:	e018      	b.n	800568a <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005658:	f3ef 8310 	mrs	r3, PRIMASK
 800565c:	613b      	str	r3, [r7, #16]
  return(result);
 800565e:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005660:	653b      	str	r3, [r7, #80]	; 0x50
 8005662:	2301      	movs	r3, #1
 8005664:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f383 8810 	msr	PRIMASK, r3
}
 800566c:	46c0      	nop			; (mov r8, r8)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2120      	movs	r1, #32
 800567a:	430a      	orrs	r2, r1
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005680:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	f383 8810 	msr	PRIMASK, r3
}
 8005688:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	0018      	movs	r0, r3
 800568e:	46bd      	mov	sp, r7
 8005690:	b018      	add	sp, #96	; 0x60
 8005692:	bd80      	pop	{r7, pc}
 8005694:	000001ff 	.word	0x000001ff
 8005698:	08005dd1 	.word	0x08005dd1
 800569c:	08005ae5 	.word	0x08005ae5
 80056a0:	08005971 	.word	0x08005971
 80056a4:	080057fd 	.word	0x080057fd

080056a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b08e      	sub	sp, #56	; 0x38
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056b0:	f3ef 8310 	mrs	r3, PRIMASK
 80056b4:	617b      	str	r3, [r7, #20]
  return(result);
 80056b6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80056b8:	637b      	str	r3, [r7, #52]	; 0x34
 80056ba:	2301      	movs	r3, #1
 80056bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	f383 8810 	msr	PRIMASK, r3
}
 80056c4:	46c0      	nop			; (mov r8, r8)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4926      	ldr	r1, [pc, #152]	; (800576c <UART_EndRxTransfer+0xc4>)
 80056d2:	400a      	ands	r2, r1
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	f383 8810 	msr	PRIMASK, r3
}
 80056e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056e2:	f3ef 8310 	mrs	r3, PRIMASK
 80056e6:	623b      	str	r3, [r7, #32]
  return(result);
 80056e8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80056ea:	633b      	str	r3, [r7, #48]	; 0x30
 80056ec:	2301      	movs	r3, #1
 80056ee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	f383 8810 	msr	PRIMASK, r3
}
 80056f6:	46c0      	nop			; (mov r8, r8)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	689a      	ldr	r2, [r3, #8]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	491b      	ldr	r1, [pc, #108]	; (8005770 <UART_EndRxTransfer+0xc8>)
 8005704:	400a      	ands	r2, r1
 8005706:	609a      	str	r2, [r3, #8]
 8005708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800570a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800570c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570e:	f383 8810 	msr	PRIMASK, r3
}
 8005712:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005718:	2b01      	cmp	r3, #1
 800571a:	d118      	bne.n	800574e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800571c:	f3ef 8310 	mrs	r3, PRIMASK
 8005720:	60bb      	str	r3, [r7, #8]
  return(result);
 8005722:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005724:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005726:	2301      	movs	r3, #1
 8005728:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f383 8810 	msr	PRIMASK, r3
}
 8005730:	46c0      	nop			; (mov r8, r8)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2110      	movs	r1, #16
 800573e:	438a      	bics	r2, r1
 8005740:	601a      	str	r2, [r3, #0]
 8005742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005744:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f383 8810 	msr	PRIMASK, r3
}
 800574c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	228c      	movs	r2, #140	; 0x8c
 8005752:	2120      	movs	r1, #32
 8005754:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005762:	46c0      	nop			; (mov r8, r8)
 8005764:	46bd      	mov	sp, r7
 8005766:	b00e      	add	sp, #56	; 0x38
 8005768:	bd80      	pop	{r7, pc}
 800576a:	46c0      	nop			; (mov r8, r8)
 800576c:	fffffedf 	.word	0xfffffedf
 8005770:	effffffe 	.word	0xeffffffe

08005774 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005780:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	225e      	movs	r2, #94	; 0x5e
 8005786:	2100      	movs	r1, #0
 8005788:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2256      	movs	r2, #86	; 0x56
 800578e:	2100      	movs	r1, #0
 8005790:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	0018      	movs	r0, r3
 8005796:	f7ff faaf 	bl	8004cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800579a:	46c0      	nop			; (mov r8, r8)
 800579c:	46bd      	mov	sp, r7
 800579e:	b004      	add	sp, #16
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b086      	sub	sp, #24
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057aa:	f3ef 8310 	mrs	r3, PRIMASK
 80057ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80057b0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80057b2:	617b      	str	r3, [r7, #20]
 80057b4:	2301      	movs	r3, #1
 80057b6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f383 8810 	msr	PRIMASK, r3
}
 80057be:	46c0      	nop			; (mov r8, r8)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2140      	movs	r1, #64	; 0x40
 80057cc:	438a      	bics	r2, r1
 80057ce:	601a      	str	r2, [r3, #0]
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f383 8810 	msr	PRIMASK, r3
}
 80057da:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2288      	movs	r2, #136	; 0x88
 80057e0:	2120      	movs	r1, #32
 80057e2:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	0018      	movs	r0, r3
 80057ee:	f7ff fa73 	bl	8004cd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057f2:	46c0      	nop			; (mov r8, r8)
 80057f4:	46bd      	mov	sp, r7
 80057f6:	b006      	add	sp, #24
 80057f8:	bd80      	pop	{r7, pc}
	...

080057fc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b090      	sub	sp, #64	; 0x40
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005804:	203e      	movs	r0, #62	; 0x3e
 8005806:	183b      	adds	r3, r7, r0
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	2160      	movs	r1, #96	; 0x60
 800580c:	5a52      	ldrh	r2, [r2, r1]
 800580e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	228c      	movs	r2, #140	; 0x8c
 8005814:	589b      	ldr	r3, [r3, r2]
 8005816:	2b22      	cmp	r3, #34	; 0x22
 8005818:	d000      	beq.n	800581c <UART_RxISR_8BIT+0x20>
 800581a:	e09a      	b.n	8005952 <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005822:	213c      	movs	r1, #60	; 0x3c
 8005824:	187b      	adds	r3, r7, r1
 8005826:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005828:	187b      	adds	r3, r7, r1
 800582a:	881b      	ldrh	r3, [r3, #0]
 800582c:	b2da      	uxtb	r2, r3
 800582e:	183b      	adds	r3, r7, r0
 8005830:	881b      	ldrh	r3, [r3, #0]
 8005832:	b2d9      	uxtb	r1, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005838:	400a      	ands	r2, r1
 800583a:	b2d2      	uxtb	r2, r2
 800583c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	225e      	movs	r2, #94	; 0x5e
 800584c:	5a9b      	ldrh	r3, [r3, r2]
 800584e:	b29b      	uxth	r3, r3
 8005850:	3b01      	subs	r3, #1
 8005852:	b299      	uxth	r1, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	225e      	movs	r2, #94	; 0x5e
 8005858:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	225e      	movs	r2, #94	; 0x5e
 800585e:	5a9b      	ldrh	r3, [r3, r2]
 8005860:	b29b      	uxth	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	d000      	beq.n	8005868 <UART_RxISR_8BIT+0x6c>
 8005866:	e07c      	b.n	8005962 <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005868:	f3ef 8310 	mrs	r3, PRIMASK
 800586c:	61bb      	str	r3, [r7, #24]
  return(result);
 800586e:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005870:	63bb      	str	r3, [r7, #56]	; 0x38
 8005872:	2301      	movs	r3, #1
 8005874:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	f383 8810 	msr	PRIMASK, r3
}
 800587c:	46c0      	nop			; (mov r8, r8)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4938      	ldr	r1, [pc, #224]	; (800596c <UART_RxISR_8BIT+0x170>)
 800588a:	400a      	ands	r2, r1
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005890:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	f383 8810 	msr	PRIMASK, r3
}
 8005898:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800589a:	f3ef 8310 	mrs	r3, PRIMASK
 800589e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a2:	637b      	str	r3, [r7, #52]	; 0x34
 80058a4:	2301      	movs	r3, #1
 80058a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058aa:	f383 8810 	msr	PRIMASK, r3
}
 80058ae:	46c0      	nop			; (mov r8, r8)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689a      	ldr	r2, [r3, #8]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2101      	movs	r1, #1
 80058bc:	438a      	bics	r2, r1
 80058be:	609a      	str	r2, [r3, #8]
 80058c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c6:	f383 8810 	msr	PRIMASK, r3
}
 80058ca:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	228c      	movs	r2, #140	; 0x8c
 80058d0:	2120      	movs	r1, #32
 80058d2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d12f      	bne.n	8005948 <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058ee:	f3ef 8310 	mrs	r3, PRIMASK
 80058f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80058f4:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058f6:	633b      	str	r3, [r7, #48]	; 0x30
 80058f8:	2301      	movs	r3, #1
 80058fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	f383 8810 	msr	PRIMASK, r3
}
 8005902:	46c0      	nop			; (mov r8, r8)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2110      	movs	r1, #16
 8005910:	438a      	bics	r2, r1
 8005912:	601a      	str	r2, [r3, #0]
 8005914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005916:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	f383 8810 	msr	PRIMASK, r3
}
 800591e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	2210      	movs	r2, #16
 8005928:	4013      	ands	r3, r2
 800592a:	2b10      	cmp	r3, #16
 800592c:	d103      	bne.n	8005936 <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2210      	movs	r2, #16
 8005934:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	225c      	movs	r2, #92	; 0x5c
 800593a:	5a9a      	ldrh	r2, [r3, r2]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	0011      	movs	r1, r2
 8005940:	0018      	movs	r0, r3
 8005942:	f7fa fe51 	bl	80005e8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005946:	e00c      	b.n	8005962 <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	0018      	movs	r0, r3
 800594c:	f7ff f9cc 	bl	8004ce8 <HAL_UART_RxCpltCallback>
}
 8005950:	e007      	b.n	8005962 <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	699a      	ldr	r2, [r3, #24]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2108      	movs	r1, #8
 800595e:	430a      	orrs	r2, r1
 8005960:	619a      	str	r2, [r3, #24]
}
 8005962:	46c0      	nop			; (mov r8, r8)
 8005964:	46bd      	mov	sp, r7
 8005966:	b010      	add	sp, #64	; 0x40
 8005968:	bd80      	pop	{r7, pc}
 800596a:	46c0      	nop			; (mov r8, r8)
 800596c:	fffffedf 	.word	0xfffffedf

08005970 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b090      	sub	sp, #64	; 0x40
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005978:	203e      	movs	r0, #62	; 0x3e
 800597a:	183b      	adds	r3, r7, r0
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	2160      	movs	r1, #96	; 0x60
 8005980:	5a52      	ldrh	r2, [r2, r1]
 8005982:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	228c      	movs	r2, #140	; 0x8c
 8005988:	589b      	ldr	r3, [r3, r2]
 800598a:	2b22      	cmp	r3, #34	; 0x22
 800598c:	d000      	beq.n	8005990 <UART_RxISR_16BIT+0x20>
 800598e:	e09a      	b.n	8005ac6 <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005996:	213c      	movs	r1, #60	; 0x3c
 8005998:	187b      	adds	r3, r7, r1
 800599a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059a0:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80059a2:	187b      	adds	r3, r7, r1
 80059a4:	183a      	adds	r2, r7, r0
 80059a6:	881b      	ldrh	r3, [r3, #0]
 80059a8:	8812      	ldrh	r2, [r2, #0]
 80059aa:	4013      	ands	r3, r2
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059b6:	1c9a      	adds	r2, r3, #2
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	225e      	movs	r2, #94	; 0x5e
 80059c0:	5a9b      	ldrh	r3, [r3, r2]
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	3b01      	subs	r3, #1
 80059c6:	b299      	uxth	r1, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	225e      	movs	r2, #94	; 0x5e
 80059cc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	225e      	movs	r2, #94	; 0x5e
 80059d2:	5a9b      	ldrh	r3, [r3, r2]
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d000      	beq.n	80059dc <UART_RxISR_16BIT+0x6c>
 80059da:	e07c      	b.n	8005ad6 <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059dc:	f3ef 8310 	mrs	r3, PRIMASK
 80059e0:	617b      	str	r3, [r7, #20]
  return(result);
 80059e2:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059e4:	637b      	str	r3, [r7, #52]	; 0x34
 80059e6:	2301      	movs	r3, #1
 80059e8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	f383 8810 	msr	PRIMASK, r3
}
 80059f0:	46c0      	nop			; (mov r8, r8)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4938      	ldr	r1, [pc, #224]	; (8005ae0 <UART_RxISR_16BIT+0x170>)
 80059fe:	400a      	ands	r2, r1
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	f383 8810 	msr	PRIMASK, r3
}
 8005a0c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a0e:	f3ef 8310 	mrs	r3, PRIMASK
 8005a12:	623b      	str	r3, [r7, #32]
  return(result);
 8005a14:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a16:	633b      	str	r3, [r7, #48]	; 0x30
 8005a18:	2301      	movs	r3, #1
 8005a1a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1e:	f383 8810 	msr	PRIMASK, r3
}
 8005a22:	46c0      	nop			; (mov r8, r8)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	689a      	ldr	r2, [r3, #8]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2101      	movs	r1, #1
 8005a30:	438a      	bics	r2, r1
 8005a32:	609a      	str	r2, [r3, #8]
 8005a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a36:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3a:	f383 8810 	msr	PRIMASK, r3
}
 8005a3e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	228c      	movs	r2, #140	; 0x8c
 8005a44:	2120      	movs	r1, #32
 8005a46:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d12f      	bne.n	8005abc <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a62:	f3ef 8310 	mrs	r3, PRIMASK
 8005a66:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a68:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f383 8810 	msr	PRIMASK, r3
}
 8005a76:	46c0      	nop			; (mov r8, r8)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2110      	movs	r1, #16
 8005a84:	438a      	bics	r2, r1
 8005a86:	601a      	str	r2, [r3, #0]
 8005a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	f383 8810 	msr	PRIMASK, r3
}
 8005a92:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	2210      	movs	r2, #16
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	2b10      	cmp	r3, #16
 8005aa0:	d103      	bne.n	8005aaa <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2210      	movs	r2, #16
 8005aa8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	225c      	movs	r2, #92	; 0x5c
 8005aae:	5a9a      	ldrh	r2, [r3, r2]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	0011      	movs	r1, r2
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	f7fa fd97 	bl	80005e8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005aba:	e00c      	b.n	8005ad6 <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	0018      	movs	r0, r3
 8005ac0:	f7ff f912 	bl	8004ce8 <HAL_UART_RxCpltCallback>
}
 8005ac4:	e007      	b.n	8005ad6 <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699a      	ldr	r2, [r3, #24]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2108      	movs	r1, #8
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	619a      	str	r2, [r3, #24]
}
 8005ad6:	46c0      	nop			; (mov r8, r8)
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	b010      	add	sp, #64	; 0x40
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	46c0      	nop			; (mov r8, r8)
 8005ae0:	fffffedf 	.word	0xfffffedf

08005ae4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b09c      	sub	sp, #112	; 0x70
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005aec:	236a      	movs	r3, #106	; 0x6a
 8005aee:	18fb      	adds	r3, r7, r3
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	2160      	movs	r1, #96	; 0x60
 8005af4:	5a52      	ldrh	r2, [r2, r1]
 8005af6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	228c      	movs	r2, #140	; 0x8c
 8005b14:	589b      	ldr	r3, [r3, r2]
 8005b16:	2b22      	cmp	r3, #34	; 0x22
 8005b18:	d000      	beq.n	8005b1c <UART_RxISR_8BIT_FIFOEN+0x38>
 8005b1a:	e144      	b.n	8005da6 <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005b1c:	235e      	movs	r3, #94	; 0x5e
 8005b1e:	18fb      	adds	r3, r7, r3
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	2168      	movs	r1, #104	; 0x68
 8005b24:	5a52      	ldrh	r2, [r2, r1]
 8005b26:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005b28:	e0eb      	b.n	8005d02 <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b30:	215c      	movs	r1, #92	; 0x5c
 8005b32:	187b      	adds	r3, r7, r1
 8005b34:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005b36:	187b      	adds	r3, r7, r1
 8005b38:	881b      	ldrh	r3, [r3, #0]
 8005b3a:	b2da      	uxtb	r2, r3
 8005b3c:	236a      	movs	r3, #106	; 0x6a
 8005b3e:	18fb      	adds	r3, r7, r3
 8005b40:	881b      	ldrh	r3, [r3, #0]
 8005b42:	b2d9      	uxtb	r1, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b48:	400a      	ands	r2, r1
 8005b4a:	b2d2      	uxtb	r2, r2
 8005b4c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b52:	1c5a      	adds	r2, r3, #1
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	225e      	movs	r2, #94	; 0x5e
 8005b5c:	5a9b      	ldrh	r3, [r3, r2]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	3b01      	subs	r3, #1
 8005b62:	b299      	uxth	r1, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	225e      	movs	r2, #94	; 0x5e
 8005b68:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	69db      	ldr	r3, [r3, #28]
 8005b70:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b74:	2207      	movs	r2, #7
 8005b76:	4013      	ands	r3, r2
 8005b78:	d049      	beq.n	8005c0e <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	4013      	ands	r3, r2
 8005b80:	d010      	beq.n	8005ba4 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8005b82:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005b84:	2380      	movs	r3, #128	; 0x80
 8005b86:	005b      	lsls	r3, r3, #1
 8005b88:	4013      	ands	r3, r2
 8005b8a:	d00b      	beq.n	8005ba4 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2201      	movs	r2, #1
 8005b92:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2290      	movs	r2, #144	; 0x90
 8005b98:	589b      	ldr	r3, [r3, r2]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	431a      	orrs	r2, r3
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2190      	movs	r1, #144	; 0x90
 8005ba2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ba4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	4013      	ands	r3, r2
 8005baa:	d00f      	beq.n	8005bcc <UART_RxISR_8BIT_FIFOEN+0xe8>
 8005bac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005bae:	2201      	movs	r2, #1
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	d00b      	beq.n	8005bcc <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2202      	movs	r2, #2
 8005bba:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2290      	movs	r2, #144	; 0x90
 8005bc0:	589b      	ldr	r3, [r3, r2]
 8005bc2:	2204      	movs	r2, #4
 8005bc4:	431a      	orrs	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2190      	movs	r1, #144	; 0x90
 8005bca:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bce:	2204      	movs	r2, #4
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	d00f      	beq.n	8005bf4 <UART_RxISR_8BIT_FIFOEN+0x110>
 8005bd4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	4013      	ands	r3, r2
 8005bda:	d00b      	beq.n	8005bf4 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2204      	movs	r2, #4
 8005be2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2290      	movs	r2, #144	; 0x90
 8005be8:	589b      	ldr	r3, [r3, r2]
 8005bea:	2202      	movs	r2, #2
 8005bec:	431a      	orrs	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2190      	movs	r1, #144	; 0x90
 8005bf2:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2290      	movs	r2, #144	; 0x90
 8005bf8:	589b      	ldr	r3, [r3, r2]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d007      	beq.n	8005c0e <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	0018      	movs	r0, r3
 8005c02:	f7ff f879 	bl	8004cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2290      	movs	r2, #144	; 0x90
 8005c0a:	2100      	movs	r1, #0
 8005c0c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	225e      	movs	r2, #94	; 0x5e
 8005c12:	5a9b      	ldrh	r3, [r3, r2]
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d173      	bne.n	8005d02 <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c1a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c22:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c24:	2301      	movs	r3, #1
 8005c26:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2a:	f383 8810 	msr	PRIMASK, r3
}
 8005c2e:	46c0      	nop			; (mov r8, r8)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4961      	ldr	r1, [pc, #388]	; (8005dc0 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 8005c3c:	400a      	ands	r2, r1
 8005c3e:	601a      	str	r2, [r3, #0]
 8005c40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c42:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c46:	f383 8810 	msr	PRIMASK, r3
}
 8005c4a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c50:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8005c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005c54:	657b      	str	r3, [r7, #84]	; 0x54
 8005c56:	2301      	movs	r3, #1
 8005c58:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c5c:	f383 8810 	msr	PRIMASK, r3
}
 8005c60:	46c0      	nop			; (mov r8, r8)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	689a      	ldr	r2, [r3, #8]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4955      	ldr	r1, [pc, #340]	; (8005dc4 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 8005c6e:	400a      	ands	r2, r1
 8005c70:	609a      	str	r2, [r3, #8]
 8005c72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c74:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c78:	f383 8810 	msr	PRIMASK, r3
}
 8005c7c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	228c      	movs	r2, #140	; 0x8c
 8005c82:	2120      	movs	r1, #32
 8005c84:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d12f      	bne.n	8005cfa <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ca4:	623b      	str	r3, [r7, #32]
  return(result);
 8005ca6:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ca8:	653b      	str	r3, [r7, #80]	; 0x50
 8005caa:	2301      	movs	r3, #1
 8005cac:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb0:	f383 8810 	msr	PRIMASK, r3
}
 8005cb4:	46c0      	nop			; (mov r8, r8)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2110      	movs	r1, #16
 8005cc2:	438a      	bics	r2, r1
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ccc:	f383 8810 	msr	PRIMASK, r3
}
 8005cd0:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	69db      	ldr	r3, [r3, #28]
 8005cd8:	2210      	movs	r2, #16
 8005cda:	4013      	ands	r3, r2
 8005cdc:	2b10      	cmp	r3, #16
 8005cde:	d103      	bne.n	8005ce8 <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2210      	movs	r2, #16
 8005ce6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	225c      	movs	r2, #92	; 0x5c
 8005cec:	5a9a      	ldrh	r2, [r3, r2]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	0011      	movs	r1, r2
 8005cf2:	0018      	movs	r0, r3
 8005cf4:	f7fa fc78 	bl	80005e8 <HAL_UARTEx_RxEventCallback>
 8005cf8:	e003      	b.n	8005d02 <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	0018      	movs	r0, r3
 8005cfe:	f7fe fff3 	bl	8004ce8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005d02:	235e      	movs	r3, #94	; 0x5e
 8005d04:	18fb      	adds	r3, r7, r3
 8005d06:	881b      	ldrh	r3, [r3, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d004      	beq.n	8005d16 <UART_RxISR_8BIT_FIFOEN+0x232>
 8005d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d0e:	2220      	movs	r2, #32
 8005d10:	4013      	ands	r3, r2
 8005d12:	d000      	beq.n	8005d16 <UART_RxISR_8BIT_FIFOEN+0x232>
 8005d14:	e709      	b.n	8005b2a <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005d16:	204e      	movs	r0, #78	; 0x4e
 8005d18:	183b      	adds	r3, r7, r0
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	215e      	movs	r1, #94	; 0x5e
 8005d1e:	5a52      	ldrh	r2, [r2, r1]
 8005d20:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005d22:	0001      	movs	r1, r0
 8005d24:	187b      	adds	r3, r7, r1
 8005d26:	881b      	ldrh	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d044      	beq.n	8005db6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2268      	movs	r2, #104	; 0x68
 8005d30:	5a9b      	ldrh	r3, [r3, r2]
 8005d32:	187a      	adds	r2, r7, r1
 8005d34:	8812      	ldrh	r2, [r2, #0]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d23d      	bcs.n	8005db6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d3a:	f3ef 8310 	mrs	r3, PRIMASK
 8005d3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d40:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005d42:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d44:	2301      	movs	r3, #1
 8005d46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f383 8810 	msr	PRIMASK, r3
}
 8005d4e:	46c0      	nop			; (mov r8, r8)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689a      	ldr	r2, [r3, #8]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	491b      	ldr	r1, [pc, #108]	; (8005dc8 <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 8005d5c:	400a      	ands	r2, r1
 8005d5e:	609a      	str	r2, [r3, #8]
 8005d60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	f383 8810 	msr	PRIMASK, r3
}
 8005d6a:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a17      	ldr	r2, [pc, #92]	; (8005dcc <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 8005d70:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d72:	f3ef 8310 	mrs	r3, PRIMASK
 8005d76:	617b      	str	r3, [r7, #20]
  return(result);
 8005d78:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005d7a:	647b      	str	r3, [r7, #68]	; 0x44
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	f383 8810 	msr	PRIMASK, r3
}
 8005d86:	46c0      	nop			; (mov r8, r8)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2120      	movs	r1, #32
 8005d94:	430a      	orrs	r2, r1
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d9a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	f383 8810 	msr	PRIMASK, r3
}
 8005da2:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005da4:	e007      	b.n	8005db6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699a      	ldr	r2, [r3, #24]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2108      	movs	r1, #8
 8005db2:	430a      	orrs	r2, r1
 8005db4:	619a      	str	r2, [r3, #24]
}
 8005db6:	46c0      	nop			; (mov r8, r8)
 8005db8:	46bd      	mov	sp, r7
 8005dba:	b01c      	add	sp, #112	; 0x70
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	46c0      	nop			; (mov r8, r8)
 8005dc0:	fffffeff 	.word	0xfffffeff
 8005dc4:	effffffe 	.word	0xeffffffe
 8005dc8:	efffffff 	.word	0xefffffff
 8005dcc:	080057fd 	.word	0x080057fd

08005dd0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b09e      	sub	sp, #120	; 0x78
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005dd8:	2372      	movs	r3, #114	; 0x72
 8005dda:	18fb      	adds	r3, r7, r3
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	2160      	movs	r1, #96	; 0x60
 8005de0:	5a52      	ldrh	r2, [r2, r1]
 8005de2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	228c      	movs	r2, #140	; 0x8c
 8005e00:	589b      	ldr	r3, [r3, r2]
 8005e02:	2b22      	cmp	r3, #34	; 0x22
 8005e04:	d000      	beq.n	8005e08 <UART_RxISR_16BIT_FIFOEN+0x38>
 8005e06:	e144      	b.n	8006092 <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005e08:	2366      	movs	r3, #102	; 0x66
 8005e0a:	18fb      	adds	r3, r7, r3
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	2168      	movs	r1, #104	; 0x68
 8005e10:	5a52      	ldrh	r2, [r2, r1]
 8005e12:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005e14:	e0eb      	b.n	8005fee <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e1c:	2164      	movs	r1, #100	; 0x64
 8005e1e:	187b      	adds	r3, r7, r1
 8005e20:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e26:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8005e28:	187b      	adds	r3, r7, r1
 8005e2a:	2272      	movs	r2, #114	; 0x72
 8005e2c:	18ba      	adds	r2, r7, r2
 8005e2e:	881b      	ldrh	r3, [r3, #0]
 8005e30:	8812      	ldrh	r2, [r2, #0]
 8005e32:	4013      	ands	r3, r2
 8005e34:	b29a      	uxth	r2, r3
 8005e36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e38:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e3e:	1c9a      	adds	r2, r3, #2
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	225e      	movs	r2, #94	; 0x5e
 8005e48:	5a9b      	ldrh	r3, [r3, r2]
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	b299      	uxth	r1, r3
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	225e      	movs	r2, #94	; 0x5e
 8005e54:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69db      	ldr	r3, [r3, #28]
 8005e5c:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005e5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e60:	2207      	movs	r2, #7
 8005e62:	4013      	ands	r3, r2
 8005e64:	d049      	beq.n	8005efa <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005e66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e68:	2201      	movs	r2, #1
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	d010      	beq.n	8005e90 <UART_RxISR_16BIT_FIFOEN+0xc0>
 8005e6e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005e70:	2380      	movs	r3, #128	; 0x80
 8005e72:	005b      	lsls	r3, r3, #1
 8005e74:	4013      	ands	r3, r2
 8005e76:	d00b      	beq.n	8005e90 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2290      	movs	r2, #144	; 0x90
 8005e84:	589b      	ldr	r3, [r3, r2]
 8005e86:	2201      	movs	r2, #1
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2190      	movs	r1, #144	; 0x90
 8005e8e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e92:	2202      	movs	r2, #2
 8005e94:	4013      	ands	r3, r2
 8005e96:	d00f      	beq.n	8005eb8 <UART_RxISR_16BIT_FIFOEN+0xe8>
 8005e98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	d00b      	beq.n	8005eb8 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2202      	movs	r2, #2
 8005ea6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2290      	movs	r2, #144	; 0x90
 8005eac:	589b      	ldr	r3, [r3, r2]
 8005eae:	2204      	movs	r2, #4
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2190      	movs	r1, #144	; 0x90
 8005eb6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005eb8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005eba:	2204      	movs	r2, #4
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	d00f      	beq.n	8005ee0 <UART_RxISR_16BIT_FIFOEN+0x110>
 8005ec0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	d00b      	beq.n	8005ee0 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2204      	movs	r2, #4
 8005ece:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2290      	movs	r2, #144	; 0x90
 8005ed4:	589b      	ldr	r3, [r3, r2]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2190      	movs	r1, #144	; 0x90
 8005ede:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2290      	movs	r2, #144	; 0x90
 8005ee4:	589b      	ldr	r3, [r3, r2]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d007      	beq.n	8005efa <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	0018      	movs	r0, r3
 8005eee:	f7fe ff03 	bl	8004cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2290      	movs	r2, #144	; 0x90
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	225e      	movs	r2, #94	; 0x5e
 8005efe:	5a9b      	ldrh	r3, [r3, r2]
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d173      	bne.n	8005fee <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f06:	f3ef 8310 	mrs	r3, PRIMASK
 8005f0a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f10:	2301      	movs	r3, #1
 8005f12:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f16:	f383 8810 	msr	PRIMASK, r3
}
 8005f1a:	46c0      	nop			; (mov r8, r8)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4961      	ldr	r1, [pc, #388]	; (80060ac <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8005f28:	400a      	ands	r2, r1
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f2e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f32:	f383 8810 	msr	PRIMASK, r3
}
 8005f36:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f38:	f3ef 8310 	mrs	r3, PRIMASK
 8005f3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005f3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f40:	65bb      	str	r3, [r7, #88]	; 0x58
 8005f42:	2301      	movs	r3, #1
 8005f44:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f48:	f383 8810 	msr	PRIMASK, r3
}
 8005f4c:	46c0      	nop			; (mov r8, r8)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	689a      	ldr	r2, [r3, #8]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4955      	ldr	r1, [pc, #340]	; (80060b0 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 8005f5a:	400a      	ands	r2, r1
 8005f5c:	609a      	str	r2, [r3, #8]
 8005f5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f60:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f64:	f383 8810 	msr	PRIMASK, r3
}
 8005f68:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	228c      	movs	r2, #140	; 0x8c
 8005f6e:	2120      	movs	r1, #32
 8005f70:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d12f      	bne.n	8005fe6 <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f90:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f94:	657b      	str	r3, [r7, #84]	; 0x54
 8005f96:	2301      	movs	r3, #1
 8005f98:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9c:	f383 8810 	msr	PRIMASK, r3
}
 8005fa0:	46c0      	nop			; (mov r8, r8)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2110      	movs	r1, #16
 8005fae:	438a      	bics	r2, r1
 8005fb0:	601a      	str	r2, [r3, #0]
 8005fb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb8:	f383 8810 	msr	PRIMASK, r3
}
 8005fbc:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	69db      	ldr	r3, [r3, #28]
 8005fc4:	2210      	movs	r2, #16
 8005fc6:	4013      	ands	r3, r2
 8005fc8:	2b10      	cmp	r3, #16
 8005fca:	d103      	bne.n	8005fd4 <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2210      	movs	r2, #16
 8005fd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	225c      	movs	r2, #92	; 0x5c
 8005fd8:	5a9a      	ldrh	r2, [r3, r2]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	0011      	movs	r1, r2
 8005fde:	0018      	movs	r0, r3
 8005fe0:	f7fa fb02 	bl	80005e8 <HAL_UARTEx_RxEventCallback>
 8005fe4:	e003      	b.n	8005fee <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	0018      	movs	r0, r3
 8005fea:	f7fe fe7d 	bl	8004ce8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005fee:	2366      	movs	r3, #102	; 0x66
 8005ff0:	18fb      	adds	r3, r7, r3
 8005ff2:	881b      	ldrh	r3, [r3, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d004      	beq.n	8006002 <UART_RxISR_16BIT_FIFOEN+0x232>
 8005ff8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	d000      	beq.n	8006002 <UART_RxISR_16BIT_FIFOEN+0x232>
 8006000:	e709      	b.n	8005e16 <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006002:	2052      	movs	r0, #82	; 0x52
 8006004:	183b      	adds	r3, r7, r0
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	215e      	movs	r1, #94	; 0x5e
 800600a:	5a52      	ldrh	r2, [r2, r1]
 800600c:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800600e:	0001      	movs	r1, r0
 8006010:	187b      	adds	r3, r7, r1
 8006012:	881b      	ldrh	r3, [r3, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d044      	beq.n	80060a2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2268      	movs	r2, #104	; 0x68
 800601c:	5a9b      	ldrh	r3, [r3, r2]
 800601e:	187a      	adds	r2, r7, r1
 8006020:	8812      	ldrh	r2, [r2, #0]
 8006022:	429a      	cmp	r2, r3
 8006024:	d23d      	bcs.n	80060a2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006026:	f3ef 8310 	mrs	r3, PRIMASK
 800602a:	60fb      	str	r3, [r7, #12]
  return(result);
 800602c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800602e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006030:	2301      	movs	r3, #1
 8006032:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	f383 8810 	msr	PRIMASK, r3
}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689a      	ldr	r2, [r3, #8]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	491b      	ldr	r1, [pc, #108]	; (80060b4 <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 8006048:	400a      	ands	r2, r1
 800604a:	609a      	str	r2, [r3, #8]
 800604c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800604e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f383 8810 	msr	PRIMASK, r3
}
 8006056:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a17      	ldr	r2, [pc, #92]	; (80060b8 <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 800605c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800605e:	f3ef 8310 	mrs	r3, PRIMASK
 8006062:	61bb      	str	r3, [r7, #24]
  return(result);
 8006064:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006066:	64bb      	str	r3, [r7, #72]	; 0x48
 8006068:	2301      	movs	r3, #1
 800606a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	f383 8810 	msr	PRIMASK, r3
}
 8006072:	46c0      	nop			; (mov r8, r8)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2120      	movs	r1, #32
 8006080:	430a      	orrs	r2, r1
 8006082:	601a      	str	r2, [r3, #0]
 8006084:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006086:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006088:	6a3b      	ldr	r3, [r7, #32]
 800608a:	f383 8810 	msr	PRIMASK, r3
}
 800608e:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006090:	e007      	b.n	80060a2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	699a      	ldr	r2, [r3, #24]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2108      	movs	r1, #8
 800609e:	430a      	orrs	r2, r1
 80060a0:	619a      	str	r2, [r3, #24]
}
 80060a2:	46c0      	nop			; (mov r8, r8)
 80060a4:	46bd      	mov	sp, r7
 80060a6:	b01e      	add	sp, #120	; 0x78
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	46c0      	nop			; (mov r8, r8)
 80060ac:	fffffeff 	.word	0xfffffeff
 80060b0:	effffffe 	.word	0xeffffffe
 80060b4:	efffffff 	.word	0xefffffff
 80060b8:	08005971 	.word	0x08005971

080060bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80060c4:	46c0      	nop			; (mov r8, r8)
 80060c6:	46bd      	mov	sp, r7
 80060c8:	b002      	add	sp, #8
 80060ca:	bd80      	pop	{r7, pc}

080060cc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80060d4:	46c0      	nop			; (mov r8, r8)
 80060d6:	46bd      	mov	sp, r7
 80060d8:	b002      	add	sp, #8
 80060da:	bd80      	pop	{r7, pc}

080060dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b082      	sub	sp, #8
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80060e4:	46c0      	nop			; (mov r8, r8)
 80060e6:	46bd      	mov	sp, r7
 80060e8:	b002      	add	sp, #8
 80060ea:	bd80      	pop	{r7, pc}

080060ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2284      	movs	r2, #132	; 0x84
 80060f8:	5c9b      	ldrb	r3, [r3, r2]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d101      	bne.n	8006102 <HAL_UARTEx_DisableFifoMode+0x16>
 80060fe:	2302      	movs	r3, #2
 8006100:	e027      	b.n	8006152 <HAL_UARTEx_DisableFifoMode+0x66>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2284      	movs	r2, #132	; 0x84
 8006106:	2101      	movs	r1, #1
 8006108:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2288      	movs	r2, #136	; 0x88
 800610e:	2124      	movs	r1, #36	; 0x24
 8006110:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2101      	movs	r1, #1
 8006126:	438a      	bics	r2, r1
 8006128:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	4a0b      	ldr	r2, [pc, #44]	; (800615c <HAL_UARTEx_DisableFifoMode+0x70>)
 800612e:	4013      	ands	r3, r2
 8006130:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2288      	movs	r2, #136	; 0x88
 8006144:	2120      	movs	r1, #32
 8006146:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2284      	movs	r2, #132	; 0x84
 800614c:	2100      	movs	r1, #0
 800614e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	0018      	movs	r0, r3
 8006154:	46bd      	mov	sp, r7
 8006156:	b004      	add	sp, #16
 8006158:	bd80      	pop	{r7, pc}
 800615a:	46c0      	nop			; (mov r8, r8)
 800615c:	dfffffff 	.word	0xdfffffff

08006160 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2284      	movs	r2, #132	; 0x84
 800616e:	5c9b      	ldrb	r3, [r3, r2]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d101      	bne.n	8006178 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006174:	2302      	movs	r3, #2
 8006176:	e02e      	b.n	80061d6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2284      	movs	r2, #132	; 0x84
 800617c:	2101      	movs	r1, #1
 800617e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2288      	movs	r2, #136	; 0x88
 8006184:	2124      	movs	r1, #36	; 0x24
 8006186:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2101      	movs	r1, #1
 800619c:	438a      	bics	r2, r1
 800619e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	00db      	lsls	r3, r3, #3
 80061a8:	08d9      	lsrs	r1, r3, #3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	430a      	orrs	r2, r1
 80061b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	0018      	movs	r0, r3
 80061b8:	f000 f8bc 	bl	8006334 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2288      	movs	r2, #136	; 0x88
 80061c8:	2120      	movs	r1, #32
 80061ca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2284      	movs	r2, #132	; 0x84
 80061d0:	2100      	movs	r1, #0
 80061d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061d4:	2300      	movs	r3, #0
}
 80061d6:	0018      	movs	r0, r3
 80061d8:	46bd      	mov	sp, r7
 80061da:	b004      	add	sp, #16
 80061dc:	bd80      	pop	{r7, pc}
	...

080061e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2284      	movs	r2, #132	; 0x84
 80061ee:	5c9b      	ldrb	r3, [r3, r2]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d101      	bne.n	80061f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80061f4:	2302      	movs	r3, #2
 80061f6:	e02f      	b.n	8006258 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2284      	movs	r2, #132	; 0x84
 80061fc:	2101      	movs	r1, #1
 80061fe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2288      	movs	r2, #136	; 0x88
 8006204:	2124      	movs	r1, #36	; 0x24
 8006206:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2101      	movs	r1, #1
 800621c:	438a      	bics	r2, r1
 800621e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	4a0e      	ldr	r2, [pc, #56]	; (8006260 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006228:	4013      	ands	r3, r2
 800622a:	0019      	movs	r1, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	683a      	ldr	r2, [r7, #0]
 8006232:	430a      	orrs	r2, r1
 8006234:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	0018      	movs	r0, r3
 800623a:	f000 f87b 	bl	8006334 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2288      	movs	r2, #136	; 0x88
 800624a:	2120      	movs	r1, #32
 800624c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2284      	movs	r2, #132	; 0x84
 8006252:	2100      	movs	r1, #0
 8006254:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	0018      	movs	r0, r3
 800625a:	46bd      	mov	sp, r7
 800625c:	b004      	add	sp, #16
 800625e:	bd80      	pop	{r7, pc}
 8006260:	f1ffffff 	.word	0xf1ffffff

08006264 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006264:	b5b0      	push	{r4, r5, r7, lr}
 8006266:	b08a      	sub	sp, #40	; 0x28
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	1dbb      	adds	r3, r7, #6
 8006270:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	228c      	movs	r2, #140	; 0x8c
 8006276:	589b      	ldr	r3, [r3, r2]
 8006278:	2b20      	cmp	r3, #32
 800627a:	d156      	bne.n	800632a <HAL_UARTEx_ReceiveToIdle_IT+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8006282:	1dbb      	adds	r3, r7, #6
 8006284:	881b      	ldrh	r3, [r3, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d101      	bne.n	800628e <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e04e      	b.n	800632c <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	689a      	ldr	r2, [r3, #8]
 8006292:	2380      	movs	r3, #128	; 0x80
 8006294:	015b      	lsls	r3, r3, #5
 8006296:	429a      	cmp	r2, r3
 8006298:	d109      	bne.n	80062ae <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d105      	bne.n	80062ae <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2201      	movs	r2, #1
 80062a6:	4013      	ands	r3, r2
 80062a8:	d001      	beq.n	80062ae <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
      {
        return  HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e03e      	b.n	800632c <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2201      	movs	r2, #1
 80062b2:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80062ba:	2527      	movs	r5, #39	; 0x27
 80062bc:	197c      	adds	r4, r7, r5
 80062be:	1dbb      	adds	r3, r7, #6
 80062c0:	881a      	ldrh	r2, [r3, #0]
 80062c2:	68b9      	ldr	r1, [r7, #8]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	0018      	movs	r0, r3
 80062c8:	f7ff f8ca 	bl	8005460 <UART_Start_Receive_IT>
 80062cc:	0003      	movs	r3, r0
 80062ce:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80062d0:	197b      	adds	r3, r7, r5
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d124      	bne.n	8006322 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d11c      	bne.n	800631a <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2210      	movs	r2, #16
 80062e6:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062e8:	f3ef 8310 	mrs	r3, PRIMASK
 80062ec:	617b      	str	r3, [r7, #20]
  return(result);
 80062ee:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062f0:	623b      	str	r3, [r7, #32]
 80062f2:	2301      	movs	r3, #1
 80062f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	f383 8810 	msr	PRIMASK, r3
}
 80062fc:	46c0      	nop			; (mov r8, r8)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2110      	movs	r1, #16
 800630a:	430a      	orrs	r2, r1
 800630c:	601a      	str	r2, [r3, #0]
 800630e:	6a3b      	ldr	r3, [r7, #32]
 8006310:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	f383 8810 	msr	PRIMASK, r3
}
 8006318:	e003      	b.n	8006322 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800631a:	2327      	movs	r3, #39	; 0x27
 800631c:	18fb      	adds	r3, r7, r3
 800631e:	2201      	movs	r2, #1
 8006320:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8006322:	2327      	movs	r3, #39	; 0x27
 8006324:	18fb      	adds	r3, r7, r3
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	e000      	b.n	800632c <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
  }
  else
  {
    return HAL_BUSY;
 800632a:	2302      	movs	r3, #2
  }
}
 800632c:	0018      	movs	r0, r3
 800632e:	46bd      	mov	sp, r7
 8006330:	b00a      	add	sp, #40	; 0x28
 8006332:	bdb0      	pop	{r4, r5, r7, pc}

08006334 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006340:	2b00      	cmp	r3, #0
 8006342:	d108      	bne.n	8006356 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	226a      	movs	r2, #106	; 0x6a
 8006348:	2101      	movs	r1, #1
 800634a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2268      	movs	r2, #104	; 0x68
 8006350:	2101      	movs	r1, #1
 8006352:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006354:	e043      	b.n	80063de <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006356:	260f      	movs	r6, #15
 8006358:	19bb      	adds	r3, r7, r6
 800635a:	2208      	movs	r2, #8
 800635c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800635e:	200e      	movs	r0, #14
 8006360:	183b      	adds	r3, r7, r0
 8006362:	2208      	movs	r2, #8
 8006364:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	0e5b      	lsrs	r3, r3, #25
 800636e:	b2da      	uxtb	r2, r3
 8006370:	240d      	movs	r4, #13
 8006372:	193b      	adds	r3, r7, r4
 8006374:	2107      	movs	r1, #7
 8006376:	400a      	ands	r2, r1
 8006378:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	0f5b      	lsrs	r3, r3, #29
 8006382:	b2da      	uxtb	r2, r3
 8006384:	250c      	movs	r5, #12
 8006386:	197b      	adds	r3, r7, r5
 8006388:	2107      	movs	r1, #7
 800638a:	400a      	ands	r2, r1
 800638c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800638e:	183b      	adds	r3, r7, r0
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	197a      	adds	r2, r7, r5
 8006394:	7812      	ldrb	r2, [r2, #0]
 8006396:	4914      	ldr	r1, [pc, #80]	; (80063e8 <UARTEx_SetNbDataToProcess+0xb4>)
 8006398:	5c8a      	ldrb	r2, [r1, r2]
 800639a:	435a      	muls	r2, r3
 800639c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800639e:	197b      	adds	r3, r7, r5
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	4a12      	ldr	r2, [pc, #72]	; (80063ec <UARTEx_SetNbDataToProcess+0xb8>)
 80063a4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80063a6:	0019      	movs	r1, r3
 80063a8:	f7f9 ff46 	bl	8000238 <__divsi3>
 80063ac:	0003      	movs	r3, r0
 80063ae:	b299      	uxth	r1, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	226a      	movs	r2, #106	; 0x6a
 80063b4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80063b6:	19bb      	adds	r3, r7, r6
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	193a      	adds	r2, r7, r4
 80063bc:	7812      	ldrb	r2, [r2, #0]
 80063be:	490a      	ldr	r1, [pc, #40]	; (80063e8 <UARTEx_SetNbDataToProcess+0xb4>)
 80063c0:	5c8a      	ldrb	r2, [r1, r2]
 80063c2:	435a      	muls	r2, r3
 80063c4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80063c6:	193b      	adds	r3, r7, r4
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	4a08      	ldr	r2, [pc, #32]	; (80063ec <UARTEx_SetNbDataToProcess+0xb8>)
 80063cc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80063ce:	0019      	movs	r1, r3
 80063d0:	f7f9 ff32 	bl	8000238 <__divsi3>
 80063d4:	0003      	movs	r3, r0
 80063d6:	b299      	uxth	r1, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2268      	movs	r2, #104	; 0x68
 80063dc:	5299      	strh	r1, [r3, r2]
}
 80063de:	46c0      	nop			; (mov r8, r8)
 80063e0:	46bd      	mov	sp, r7
 80063e2:	b005      	add	sp, #20
 80063e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063e6:	46c0      	nop			; (mov r8, r8)
 80063e8:	08008294 	.word	0x08008294
 80063ec:	0800829c 	.word	0x0800829c

080063f0 <__errno>:
 80063f0:	4b01      	ldr	r3, [pc, #4]	; (80063f8 <__errno+0x8>)
 80063f2:	6818      	ldr	r0, [r3, #0]
 80063f4:	4770      	bx	lr
 80063f6:	46c0      	nop			; (mov r8, r8)
 80063f8:	2000040c 	.word	0x2000040c

080063fc <__libc_init_array>:
 80063fc:	b570      	push	{r4, r5, r6, lr}
 80063fe:	2600      	movs	r6, #0
 8006400:	4d0c      	ldr	r5, [pc, #48]	; (8006434 <__libc_init_array+0x38>)
 8006402:	4c0d      	ldr	r4, [pc, #52]	; (8006438 <__libc_init_array+0x3c>)
 8006404:	1b64      	subs	r4, r4, r5
 8006406:	10a4      	asrs	r4, r4, #2
 8006408:	42a6      	cmp	r6, r4
 800640a:	d109      	bne.n	8006420 <__libc_init_array+0x24>
 800640c:	2600      	movs	r6, #0
 800640e:	f001 fb8f 	bl	8007b30 <_init>
 8006412:	4d0a      	ldr	r5, [pc, #40]	; (800643c <__libc_init_array+0x40>)
 8006414:	4c0a      	ldr	r4, [pc, #40]	; (8006440 <__libc_init_array+0x44>)
 8006416:	1b64      	subs	r4, r4, r5
 8006418:	10a4      	asrs	r4, r4, #2
 800641a:	42a6      	cmp	r6, r4
 800641c:	d105      	bne.n	800642a <__libc_init_array+0x2e>
 800641e:	bd70      	pop	{r4, r5, r6, pc}
 8006420:	00b3      	lsls	r3, r6, #2
 8006422:	58eb      	ldr	r3, [r5, r3]
 8006424:	4798      	blx	r3
 8006426:	3601      	adds	r6, #1
 8006428:	e7ee      	b.n	8006408 <__libc_init_array+0xc>
 800642a:	00b3      	lsls	r3, r6, #2
 800642c:	58eb      	ldr	r3, [r5, r3]
 800642e:	4798      	blx	r3
 8006430:	3601      	adds	r6, #1
 8006432:	e7f2      	b.n	800641a <__libc_init_array+0x1e>
 8006434:	0800833c 	.word	0x0800833c
 8006438:	0800833c 	.word	0x0800833c
 800643c:	0800833c 	.word	0x0800833c
 8006440:	08008340 	.word	0x08008340

08006444 <memcpy>:
 8006444:	2300      	movs	r3, #0
 8006446:	b510      	push	{r4, lr}
 8006448:	429a      	cmp	r2, r3
 800644a:	d100      	bne.n	800644e <memcpy+0xa>
 800644c:	bd10      	pop	{r4, pc}
 800644e:	5ccc      	ldrb	r4, [r1, r3]
 8006450:	54c4      	strb	r4, [r0, r3]
 8006452:	3301      	adds	r3, #1
 8006454:	e7f8      	b.n	8006448 <memcpy+0x4>

08006456 <memset>:
 8006456:	0003      	movs	r3, r0
 8006458:	1882      	adds	r2, r0, r2
 800645a:	4293      	cmp	r3, r2
 800645c:	d100      	bne.n	8006460 <memset+0xa>
 800645e:	4770      	bx	lr
 8006460:	7019      	strb	r1, [r3, #0]
 8006462:	3301      	adds	r3, #1
 8006464:	e7f9      	b.n	800645a <memset+0x4>
	...

08006468 <iprintf>:
 8006468:	b40f      	push	{r0, r1, r2, r3}
 800646a:	4b0b      	ldr	r3, [pc, #44]	; (8006498 <iprintf+0x30>)
 800646c:	b513      	push	{r0, r1, r4, lr}
 800646e:	681c      	ldr	r4, [r3, #0]
 8006470:	2c00      	cmp	r4, #0
 8006472:	d005      	beq.n	8006480 <iprintf+0x18>
 8006474:	69a3      	ldr	r3, [r4, #24]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d102      	bne.n	8006480 <iprintf+0x18>
 800647a:	0020      	movs	r0, r4
 800647c:	f000 fb96 	bl	8006bac <__sinit>
 8006480:	ab05      	add	r3, sp, #20
 8006482:	0020      	movs	r0, r4
 8006484:	9a04      	ldr	r2, [sp, #16]
 8006486:	68a1      	ldr	r1, [r4, #8]
 8006488:	9301      	str	r3, [sp, #4]
 800648a:	f000 ff15 	bl	80072b8 <_vfiprintf_r>
 800648e:	bc16      	pop	{r1, r2, r4}
 8006490:	bc08      	pop	{r3}
 8006492:	b004      	add	sp, #16
 8006494:	4718      	bx	r3
 8006496:	46c0      	nop			; (mov r8, r8)
 8006498:	2000040c 	.word	0x2000040c

0800649c <putchar>:
 800649c:	4b08      	ldr	r3, [pc, #32]	; (80064c0 <putchar+0x24>)
 800649e:	b570      	push	{r4, r5, r6, lr}
 80064a0:	681c      	ldr	r4, [r3, #0]
 80064a2:	0005      	movs	r5, r0
 80064a4:	2c00      	cmp	r4, #0
 80064a6:	d005      	beq.n	80064b4 <putchar+0x18>
 80064a8:	69a3      	ldr	r3, [r4, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d102      	bne.n	80064b4 <putchar+0x18>
 80064ae:	0020      	movs	r0, r4
 80064b0:	f000 fb7c 	bl	8006bac <__sinit>
 80064b4:	0029      	movs	r1, r5
 80064b6:	0020      	movs	r0, r4
 80064b8:	68a2      	ldr	r2, [r4, #8]
 80064ba:	f001 f9b9 	bl	8007830 <_putc_r>
 80064be:	bd70      	pop	{r4, r5, r6, pc}
 80064c0:	2000040c 	.word	0x2000040c

080064c4 <_puts_r>:
 80064c4:	b570      	push	{r4, r5, r6, lr}
 80064c6:	0005      	movs	r5, r0
 80064c8:	000e      	movs	r6, r1
 80064ca:	2800      	cmp	r0, #0
 80064cc:	d004      	beq.n	80064d8 <_puts_r+0x14>
 80064ce:	6983      	ldr	r3, [r0, #24]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d101      	bne.n	80064d8 <_puts_r+0x14>
 80064d4:	f000 fb6a 	bl	8006bac <__sinit>
 80064d8:	69ab      	ldr	r3, [r5, #24]
 80064da:	68ac      	ldr	r4, [r5, #8]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d102      	bne.n	80064e6 <_puts_r+0x22>
 80064e0:	0028      	movs	r0, r5
 80064e2:	f000 fb63 	bl	8006bac <__sinit>
 80064e6:	4b2d      	ldr	r3, [pc, #180]	; (800659c <_puts_r+0xd8>)
 80064e8:	429c      	cmp	r4, r3
 80064ea:	d122      	bne.n	8006532 <_puts_r+0x6e>
 80064ec:	686c      	ldr	r4, [r5, #4]
 80064ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064f0:	07db      	lsls	r3, r3, #31
 80064f2:	d405      	bmi.n	8006500 <_puts_r+0x3c>
 80064f4:	89a3      	ldrh	r3, [r4, #12]
 80064f6:	059b      	lsls	r3, r3, #22
 80064f8:	d402      	bmi.n	8006500 <_puts_r+0x3c>
 80064fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064fc:	f000 fbf7 	bl	8006cee <__retarget_lock_acquire_recursive>
 8006500:	89a3      	ldrh	r3, [r4, #12]
 8006502:	071b      	lsls	r3, r3, #28
 8006504:	d502      	bpl.n	800650c <_puts_r+0x48>
 8006506:	6923      	ldr	r3, [r4, #16]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d129      	bne.n	8006560 <_puts_r+0x9c>
 800650c:	0021      	movs	r1, r4
 800650e:	0028      	movs	r0, r5
 8006510:	f000 f9a6 	bl	8006860 <__swsetup_r>
 8006514:	2800      	cmp	r0, #0
 8006516:	d023      	beq.n	8006560 <_puts_r+0x9c>
 8006518:	2501      	movs	r5, #1
 800651a:	426d      	negs	r5, r5
 800651c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800651e:	07db      	lsls	r3, r3, #31
 8006520:	d405      	bmi.n	800652e <_puts_r+0x6a>
 8006522:	89a3      	ldrh	r3, [r4, #12]
 8006524:	059b      	lsls	r3, r3, #22
 8006526:	d402      	bmi.n	800652e <_puts_r+0x6a>
 8006528:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800652a:	f000 fbe1 	bl	8006cf0 <__retarget_lock_release_recursive>
 800652e:	0028      	movs	r0, r5
 8006530:	bd70      	pop	{r4, r5, r6, pc}
 8006532:	4b1b      	ldr	r3, [pc, #108]	; (80065a0 <_puts_r+0xdc>)
 8006534:	429c      	cmp	r4, r3
 8006536:	d101      	bne.n	800653c <_puts_r+0x78>
 8006538:	68ac      	ldr	r4, [r5, #8]
 800653a:	e7d8      	b.n	80064ee <_puts_r+0x2a>
 800653c:	4b19      	ldr	r3, [pc, #100]	; (80065a4 <_puts_r+0xe0>)
 800653e:	429c      	cmp	r4, r3
 8006540:	d1d5      	bne.n	80064ee <_puts_r+0x2a>
 8006542:	68ec      	ldr	r4, [r5, #12]
 8006544:	e7d3      	b.n	80064ee <_puts_r+0x2a>
 8006546:	3601      	adds	r6, #1
 8006548:	60a3      	str	r3, [r4, #8]
 800654a:	2b00      	cmp	r3, #0
 800654c:	da04      	bge.n	8006558 <_puts_r+0x94>
 800654e:	69a2      	ldr	r2, [r4, #24]
 8006550:	429a      	cmp	r2, r3
 8006552:	dc16      	bgt.n	8006582 <_puts_r+0xbe>
 8006554:	290a      	cmp	r1, #10
 8006556:	d014      	beq.n	8006582 <_puts_r+0xbe>
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	1c5a      	adds	r2, r3, #1
 800655c:	6022      	str	r2, [r4, #0]
 800655e:	7019      	strb	r1, [r3, #0]
 8006560:	68a3      	ldr	r3, [r4, #8]
 8006562:	7831      	ldrb	r1, [r6, #0]
 8006564:	3b01      	subs	r3, #1
 8006566:	2900      	cmp	r1, #0
 8006568:	d1ed      	bne.n	8006546 <_puts_r+0x82>
 800656a:	60a3      	str	r3, [r4, #8]
 800656c:	2b00      	cmp	r3, #0
 800656e:	da0f      	bge.n	8006590 <_puts_r+0xcc>
 8006570:	0028      	movs	r0, r5
 8006572:	0022      	movs	r2, r4
 8006574:	310a      	adds	r1, #10
 8006576:	f000 f91d 	bl	80067b4 <__swbuf_r>
 800657a:	250a      	movs	r5, #10
 800657c:	1c43      	adds	r3, r0, #1
 800657e:	d1cd      	bne.n	800651c <_puts_r+0x58>
 8006580:	e7ca      	b.n	8006518 <_puts_r+0x54>
 8006582:	0022      	movs	r2, r4
 8006584:	0028      	movs	r0, r5
 8006586:	f000 f915 	bl	80067b4 <__swbuf_r>
 800658a:	1c43      	adds	r3, r0, #1
 800658c:	d1e8      	bne.n	8006560 <_puts_r+0x9c>
 800658e:	e7c3      	b.n	8006518 <_puts_r+0x54>
 8006590:	250a      	movs	r5, #10
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	1c5a      	adds	r2, r3, #1
 8006596:	6022      	str	r2, [r4, #0]
 8006598:	701d      	strb	r5, [r3, #0]
 800659a:	e7bf      	b.n	800651c <_puts_r+0x58>
 800659c:	080082c8 	.word	0x080082c8
 80065a0:	080082e8 	.word	0x080082e8
 80065a4:	080082a8 	.word	0x080082a8

080065a8 <puts>:
 80065a8:	b510      	push	{r4, lr}
 80065aa:	4b03      	ldr	r3, [pc, #12]	; (80065b8 <puts+0x10>)
 80065ac:	0001      	movs	r1, r0
 80065ae:	6818      	ldr	r0, [r3, #0]
 80065b0:	f7ff ff88 	bl	80064c4 <_puts_r>
 80065b4:	bd10      	pop	{r4, pc}
 80065b6:	46c0      	nop			; (mov r8, r8)
 80065b8:	2000040c 	.word	0x2000040c

080065bc <setvbuf>:
 80065bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065be:	001d      	movs	r5, r3
 80065c0:	4b5d      	ldr	r3, [pc, #372]	; (8006738 <setvbuf+0x17c>)
 80065c2:	b085      	sub	sp, #20
 80065c4:	681e      	ldr	r6, [r3, #0]
 80065c6:	0004      	movs	r4, r0
 80065c8:	000f      	movs	r7, r1
 80065ca:	9200      	str	r2, [sp, #0]
 80065cc:	2e00      	cmp	r6, #0
 80065ce:	d005      	beq.n	80065dc <setvbuf+0x20>
 80065d0:	69b3      	ldr	r3, [r6, #24]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d102      	bne.n	80065dc <setvbuf+0x20>
 80065d6:	0030      	movs	r0, r6
 80065d8:	f000 fae8 	bl	8006bac <__sinit>
 80065dc:	4b57      	ldr	r3, [pc, #348]	; (800673c <setvbuf+0x180>)
 80065de:	429c      	cmp	r4, r3
 80065e0:	d161      	bne.n	80066a6 <setvbuf+0xea>
 80065e2:	6874      	ldr	r4, [r6, #4]
 80065e4:	9b00      	ldr	r3, [sp, #0]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d005      	beq.n	80065f6 <setvbuf+0x3a>
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d900      	bls.n	80065f0 <setvbuf+0x34>
 80065ee:	e09d      	b.n	800672c <setvbuf+0x170>
 80065f0:	2d00      	cmp	r5, #0
 80065f2:	da00      	bge.n	80065f6 <setvbuf+0x3a>
 80065f4:	e09a      	b.n	800672c <setvbuf+0x170>
 80065f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065f8:	07db      	lsls	r3, r3, #31
 80065fa:	d405      	bmi.n	8006608 <setvbuf+0x4c>
 80065fc:	89a3      	ldrh	r3, [r4, #12]
 80065fe:	059b      	lsls	r3, r3, #22
 8006600:	d402      	bmi.n	8006608 <setvbuf+0x4c>
 8006602:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006604:	f000 fb73 	bl	8006cee <__retarget_lock_acquire_recursive>
 8006608:	0021      	movs	r1, r4
 800660a:	0030      	movs	r0, r6
 800660c:	f000 fa2c 	bl	8006a68 <_fflush_r>
 8006610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006612:	2900      	cmp	r1, #0
 8006614:	d008      	beq.n	8006628 <setvbuf+0x6c>
 8006616:	0023      	movs	r3, r4
 8006618:	3344      	adds	r3, #68	; 0x44
 800661a:	4299      	cmp	r1, r3
 800661c:	d002      	beq.n	8006624 <setvbuf+0x68>
 800661e:	0030      	movs	r0, r6
 8006620:	f000 fbde 	bl	8006de0 <_free_r>
 8006624:	2300      	movs	r3, #0
 8006626:	6363      	str	r3, [r4, #52]	; 0x34
 8006628:	2300      	movs	r3, #0
 800662a:	61a3      	str	r3, [r4, #24]
 800662c:	6063      	str	r3, [r4, #4]
 800662e:	89a3      	ldrh	r3, [r4, #12]
 8006630:	061b      	lsls	r3, r3, #24
 8006632:	d503      	bpl.n	800663c <setvbuf+0x80>
 8006634:	0030      	movs	r0, r6
 8006636:	6921      	ldr	r1, [r4, #16]
 8006638:	f000 fbd2 	bl	8006de0 <_free_r>
 800663c:	89a3      	ldrh	r3, [r4, #12]
 800663e:	4a40      	ldr	r2, [pc, #256]	; (8006740 <setvbuf+0x184>)
 8006640:	4013      	ands	r3, r2
 8006642:	81a3      	strh	r3, [r4, #12]
 8006644:	9b00      	ldr	r3, [sp, #0]
 8006646:	2b02      	cmp	r3, #2
 8006648:	d100      	bne.n	800664c <setvbuf+0x90>
 800664a:	e069      	b.n	8006720 <setvbuf+0x164>
 800664c:	ab03      	add	r3, sp, #12
 800664e:	0021      	movs	r1, r4
 8006650:	0030      	movs	r0, r6
 8006652:	aa02      	add	r2, sp, #8
 8006654:	f000 fb4e 	bl	8006cf4 <__swhatbuf_r>
 8006658:	89a3      	ldrh	r3, [r4, #12]
 800665a:	4303      	orrs	r3, r0
 800665c:	81a3      	strh	r3, [r4, #12]
 800665e:	2d00      	cmp	r5, #0
 8006660:	d12b      	bne.n	80066ba <setvbuf+0xfe>
 8006662:	9d02      	ldr	r5, [sp, #8]
 8006664:	0028      	movs	r0, r5
 8006666:	f000 fbb1 	bl	8006dcc <malloc>
 800666a:	1e07      	subs	r7, r0, #0
 800666c:	d153      	bne.n	8006716 <setvbuf+0x15a>
 800666e:	9b02      	ldr	r3, [sp, #8]
 8006670:	9301      	str	r3, [sp, #4]
 8006672:	42ab      	cmp	r3, r5
 8006674:	d149      	bne.n	800670a <setvbuf+0x14e>
 8006676:	2501      	movs	r5, #1
 8006678:	426d      	negs	r5, r5
 800667a:	2302      	movs	r3, #2
 800667c:	89a2      	ldrh	r2, [r4, #12]
 800667e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8006680:	4313      	orrs	r3, r2
 8006682:	2200      	movs	r2, #0
 8006684:	60a2      	str	r2, [r4, #8]
 8006686:	0022      	movs	r2, r4
 8006688:	3247      	adds	r2, #71	; 0x47
 800668a:	6022      	str	r2, [r4, #0]
 800668c:	6122      	str	r2, [r4, #16]
 800668e:	2201      	movs	r2, #1
 8006690:	b21b      	sxth	r3, r3
 8006692:	81a3      	strh	r3, [r4, #12]
 8006694:	6162      	str	r2, [r4, #20]
 8006696:	4211      	tst	r1, r2
 8006698:	d134      	bne.n	8006704 <setvbuf+0x148>
 800669a:	059b      	lsls	r3, r3, #22
 800669c:	d432      	bmi.n	8006704 <setvbuf+0x148>
 800669e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066a0:	f000 fb26 	bl	8006cf0 <__retarget_lock_release_recursive>
 80066a4:	e02e      	b.n	8006704 <setvbuf+0x148>
 80066a6:	4b27      	ldr	r3, [pc, #156]	; (8006744 <setvbuf+0x188>)
 80066a8:	429c      	cmp	r4, r3
 80066aa:	d101      	bne.n	80066b0 <setvbuf+0xf4>
 80066ac:	68b4      	ldr	r4, [r6, #8]
 80066ae:	e799      	b.n	80065e4 <setvbuf+0x28>
 80066b0:	4b25      	ldr	r3, [pc, #148]	; (8006748 <setvbuf+0x18c>)
 80066b2:	429c      	cmp	r4, r3
 80066b4:	d196      	bne.n	80065e4 <setvbuf+0x28>
 80066b6:	68f4      	ldr	r4, [r6, #12]
 80066b8:	e794      	b.n	80065e4 <setvbuf+0x28>
 80066ba:	2f00      	cmp	r7, #0
 80066bc:	d0d2      	beq.n	8006664 <setvbuf+0xa8>
 80066be:	69b3      	ldr	r3, [r6, #24]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d102      	bne.n	80066ca <setvbuf+0x10e>
 80066c4:	0030      	movs	r0, r6
 80066c6:	f000 fa71 	bl	8006bac <__sinit>
 80066ca:	9b00      	ldr	r3, [sp, #0]
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d102      	bne.n	80066d6 <setvbuf+0x11a>
 80066d0:	89a2      	ldrh	r2, [r4, #12]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	81a3      	strh	r3, [r4, #12]
 80066d6:	89a2      	ldrh	r2, [r4, #12]
 80066d8:	2308      	movs	r3, #8
 80066da:	0011      	movs	r1, r2
 80066dc:	6027      	str	r7, [r4, #0]
 80066de:	6127      	str	r7, [r4, #16]
 80066e0:	6165      	str	r5, [r4, #20]
 80066e2:	4019      	ands	r1, r3
 80066e4:	421a      	tst	r2, r3
 80066e6:	d01f      	beq.n	8006728 <setvbuf+0x16c>
 80066e8:	07d3      	lsls	r3, r2, #31
 80066ea:	d51b      	bpl.n	8006724 <setvbuf+0x168>
 80066ec:	2300      	movs	r3, #0
 80066ee:	426d      	negs	r5, r5
 80066f0:	60a3      	str	r3, [r4, #8]
 80066f2:	61a5      	str	r5, [r4, #24]
 80066f4:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80066f6:	2301      	movs	r3, #1
 80066f8:	000d      	movs	r5, r1
 80066fa:	401d      	ands	r5, r3
 80066fc:	4219      	tst	r1, r3
 80066fe:	d118      	bne.n	8006732 <setvbuf+0x176>
 8006700:	0593      	lsls	r3, r2, #22
 8006702:	d5cc      	bpl.n	800669e <setvbuf+0xe2>
 8006704:	0028      	movs	r0, r5
 8006706:	b005      	add	sp, #20
 8006708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800670a:	9801      	ldr	r0, [sp, #4]
 800670c:	f000 fb5e 	bl	8006dcc <malloc>
 8006710:	9d01      	ldr	r5, [sp, #4]
 8006712:	1e07      	subs	r7, r0, #0
 8006714:	d0af      	beq.n	8006676 <setvbuf+0xba>
 8006716:	2380      	movs	r3, #128	; 0x80
 8006718:	89a2      	ldrh	r2, [r4, #12]
 800671a:	4313      	orrs	r3, r2
 800671c:	81a3      	strh	r3, [r4, #12]
 800671e:	e7ce      	b.n	80066be <setvbuf+0x102>
 8006720:	2500      	movs	r5, #0
 8006722:	e7aa      	b.n	800667a <setvbuf+0xbe>
 8006724:	60a5      	str	r5, [r4, #8]
 8006726:	e7e5      	b.n	80066f4 <setvbuf+0x138>
 8006728:	60a1      	str	r1, [r4, #8]
 800672a:	e7e3      	b.n	80066f4 <setvbuf+0x138>
 800672c:	2501      	movs	r5, #1
 800672e:	426d      	negs	r5, r5
 8006730:	e7e8      	b.n	8006704 <setvbuf+0x148>
 8006732:	2500      	movs	r5, #0
 8006734:	e7e6      	b.n	8006704 <setvbuf+0x148>
 8006736:	46c0      	nop			; (mov r8, r8)
 8006738:	2000040c 	.word	0x2000040c
 800673c:	080082c8 	.word	0x080082c8
 8006740:	fffff35c 	.word	0xfffff35c
 8006744:	080082e8 	.word	0x080082e8
 8006748:	080082a8 	.word	0x080082a8

0800674c <sniprintf>:
 800674c:	b40c      	push	{r2, r3}
 800674e:	b530      	push	{r4, r5, lr}
 8006750:	4b17      	ldr	r3, [pc, #92]	; (80067b0 <sniprintf+0x64>)
 8006752:	000c      	movs	r4, r1
 8006754:	681d      	ldr	r5, [r3, #0]
 8006756:	b09d      	sub	sp, #116	; 0x74
 8006758:	2900      	cmp	r1, #0
 800675a:	da08      	bge.n	800676e <sniprintf+0x22>
 800675c:	238b      	movs	r3, #139	; 0x8b
 800675e:	2001      	movs	r0, #1
 8006760:	602b      	str	r3, [r5, #0]
 8006762:	4240      	negs	r0, r0
 8006764:	b01d      	add	sp, #116	; 0x74
 8006766:	bc30      	pop	{r4, r5}
 8006768:	bc08      	pop	{r3}
 800676a:	b002      	add	sp, #8
 800676c:	4718      	bx	r3
 800676e:	2382      	movs	r3, #130	; 0x82
 8006770:	466a      	mov	r2, sp
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	8293      	strh	r3, [r2, #20]
 8006776:	2300      	movs	r3, #0
 8006778:	9002      	str	r0, [sp, #8]
 800677a:	9006      	str	r0, [sp, #24]
 800677c:	4299      	cmp	r1, r3
 800677e:	d000      	beq.n	8006782 <sniprintf+0x36>
 8006780:	1e4b      	subs	r3, r1, #1
 8006782:	9304      	str	r3, [sp, #16]
 8006784:	9307      	str	r3, [sp, #28]
 8006786:	2301      	movs	r3, #1
 8006788:	466a      	mov	r2, sp
 800678a:	425b      	negs	r3, r3
 800678c:	82d3      	strh	r3, [r2, #22]
 800678e:	0028      	movs	r0, r5
 8006790:	ab21      	add	r3, sp, #132	; 0x84
 8006792:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006794:	a902      	add	r1, sp, #8
 8006796:	9301      	str	r3, [sp, #4]
 8006798:	f000 fc66 	bl	8007068 <_svfiprintf_r>
 800679c:	1c43      	adds	r3, r0, #1
 800679e:	da01      	bge.n	80067a4 <sniprintf+0x58>
 80067a0:	238b      	movs	r3, #139	; 0x8b
 80067a2:	602b      	str	r3, [r5, #0]
 80067a4:	2c00      	cmp	r4, #0
 80067a6:	d0dd      	beq.n	8006764 <sniprintf+0x18>
 80067a8:	2300      	movs	r3, #0
 80067aa:	9a02      	ldr	r2, [sp, #8]
 80067ac:	7013      	strb	r3, [r2, #0]
 80067ae:	e7d9      	b.n	8006764 <sniprintf+0x18>
 80067b0:	2000040c 	.word	0x2000040c

080067b4 <__swbuf_r>:
 80067b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067b6:	0005      	movs	r5, r0
 80067b8:	000e      	movs	r6, r1
 80067ba:	0014      	movs	r4, r2
 80067bc:	2800      	cmp	r0, #0
 80067be:	d004      	beq.n	80067ca <__swbuf_r+0x16>
 80067c0:	6983      	ldr	r3, [r0, #24]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d101      	bne.n	80067ca <__swbuf_r+0x16>
 80067c6:	f000 f9f1 	bl	8006bac <__sinit>
 80067ca:	4b22      	ldr	r3, [pc, #136]	; (8006854 <__swbuf_r+0xa0>)
 80067cc:	429c      	cmp	r4, r3
 80067ce:	d12e      	bne.n	800682e <__swbuf_r+0x7a>
 80067d0:	686c      	ldr	r4, [r5, #4]
 80067d2:	69a3      	ldr	r3, [r4, #24]
 80067d4:	60a3      	str	r3, [r4, #8]
 80067d6:	89a3      	ldrh	r3, [r4, #12]
 80067d8:	071b      	lsls	r3, r3, #28
 80067da:	d532      	bpl.n	8006842 <__swbuf_r+0x8e>
 80067dc:	6923      	ldr	r3, [r4, #16]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d02f      	beq.n	8006842 <__swbuf_r+0x8e>
 80067e2:	6823      	ldr	r3, [r4, #0]
 80067e4:	6922      	ldr	r2, [r4, #16]
 80067e6:	b2f7      	uxtb	r7, r6
 80067e8:	1a98      	subs	r0, r3, r2
 80067ea:	6963      	ldr	r3, [r4, #20]
 80067ec:	b2f6      	uxtb	r6, r6
 80067ee:	4283      	cmp	r3, r0
 80067f0:	dc05      	bgt.n	80067fe <__swbuf_r+0x4a>
 80067f2:	0021      	movs	r1, r4
 80067f4:	0028      	movs	r0, r5
 80067f6:	f000 f937 	bl	8006a68 <_fflush_r>
 80067fa:	2800      	cmp	r0, #0
 80067fc:	d127      	bne.n	800684e <__swbuf_r+0x9a>
 80067fe:	68a3      	ldr	r3, [r4, #8]
 8006800:	3001      	adds	r0, #1
 8006802:	3b01      	subs	r3, #1
 8006804:	60a3      	str	r3, [r4, #8]
 8006806:	6823      	ldr	r3, [r4, #0]
 8006808:	1c5a      	adds	r2, r3, #1
 800680a:	6022      	str	r2, [r4, #0]
 800680c:	701f      	strb	r7, [r3, #0]
 800680e:	6963      	ldr	r3, [r4, #20]
 8006810:	4283      	cmp	r3, r0
 8006812:	d004      	beq.n	800681e <__swbuf_r+0x6a>
 8006814:	89a3      	ldrh	r3, [r4, #12]
 8006816:	07db      	lsls	r3, r3, #31
 8006818:	d507      	bpl.n	800682a <__swbuf_r+0x76>
 800681a:	2e0a      	cmp	r6, #10
 800681c:	d105      	bne.n	800682a <__swbuf_r+0x76>
 800681e:	0021      	movs	r1, r4
 8006820:	0028      	movs	r0, r5
 8006822:	f000 f921 	bl	8006a68 <_fflush_r>
 8006826:	2800      	cmp	r0, #0
 8006828:	d111      	bne.n	800684e <__swbuf_r+0x9a>
 800682a:	0030      	movs	r0, r6
 800682c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800682e:	4b0a      	ldr	r3, [pc, #40]	; (8006858 <__swbuf_r+0xa4>)
 8006830:	429c      	cmp	r4, r3
 8006832:	d101      	bne.n	8006838 <__swbuf_r+0x84>
 8006834:	68ac      	ldr	r4, [r5, #8]
 8006836:	e7cc      	b.n	80067d2 <__swbuf_r+0x1e>
 8006838:	4b08      	ldr	r3, [pc, #32]	; (800685c <__swbuf_r+0xa8>)
 800683a:	429c      	cmp	r4, r3
 800683c:	d1c9      	bne.n	80067d2 <__swbuf_r+0x1e>
 800683e:	68ec      	ldr	r4, [r5, #12]
 8006840:	e7c7      	b.n	80067d2 <__swbuf_r+0x1e>
 8006842:	0021      	movs	r1, r4
 8006844:	0028      	movs	r0, r5
 8006846:	f000 f80b 	bl	8006860 <__swsetup_r>
 800684a:	2800      	cmp	r0, #0
 800684c:	d0c9      	beq.n	80067e2 <__swbuf_r+0x2e>
 800684e:	2601      	movs	r6, #1
 8006850:	4276      	negs	r6, r6
 8006852:	e7ea      	b.n	800682a <__swbuf_r+0x76>
 8006854:	080082c8 	.word	0x080082c8
 8006858:	080082e8 	.word	0x080082e8
 800685c:	080082a8 	.word	0x080082a8

08006860 <__swsetup_r>:
 8006860:	4b37      	ldr	r3, [pc, #220]	; (8006940 <__swsetup_r+0xe0>)
 8006862:	b570      	push	{r4, r5, r6, lr}
 8006864:	681d      	ldr	r5, [r3, #0]
 8006866:	0006      	movs	r6, r0
 8006868:	000c      	movs	r4, r1
 800686a:	2d00      	cmp	r5, #0
 800686c:	d005      	beq.n	800687a <__swsetup_r+0x1a>
 800686e:	69ab      	ldr	r3, [r5, #24]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d102      	bne.n	800687a <__swsetup_r+0x1a>
 8006874:	0028      	movs	r0, r5
 8006876:	f000 f999 	bl	8006bac <__sinit>
 800687a:	4b32      	ldr	r3, [pc, #200]	; (8006944 <__swsetup_r+0xe4>)
 800687c:	429c      	cmp	r4, r3
 800687e:	d10f      	bne.n	80068a0 <__swsetup_r+0x40>
 8006880:	686c      	ldr	r4, [r5, #4]
 8006882:	230c      	movs	r3, #12
 8006884:	5ee2      	ldrsh	r2, [r4, r3]
 8006886:	b293      	uxth	r3, r2
 8006888:	0711      	lsls	r1, r2, #28
 800688a:	d42d      	bmi.n	80068e8 <__swsetup_r+0x88>
 800688c:	06d9      	lsls	r1, r3, #27
 800688e:	d411      	bmi.n	80068b4 <__swsetup_r+0x54>
 8006890:	2309      	movs	r3, #9
 8006892:	2001      	movs	r0, #1
 8006894:	6033      	str	r3, [r6, #0]
 8006896:	3337      	adds	r3, #55	; 0x37
 8006898:	4313      	orrs	r3, r2
 800689a:	81a3      	strh	r3, [r4, #12]
 800689c:	4240      	negs	r0, r0
 800689e:	bd70      	pop	{r4, r5, r6, pc}
 80068a0:	4b29      	ldr	r3, [pc, #164]	; (8006948 <__swsetup_r+0xe8>)
 80068a2:	429c      	cmp	r4, r3
 80068a4:	d101      	bne.n	80068aa <__swsetup_r+0x4a>
 80068a6:	68ac      	ldr	r4, [r5, #8]
 80068a8:	e7eb      	b.n	8006882 <__swsetup_r+0x22>
 80068aa:	4b28      	ldr	r3, [pc, #160]	; (800694c <__swsetup_r+0xec>)
 80068ac:	429c      	cmp	r4, r3
 80068ae:	d1e8      	bne.n	8006882 <__swsetup_r+0x22>
 80068b0:	68ec      	ldr	r4, [r5, #12]
 80068b2:	e7e6      	b.n	8006882 <__swsetup_r+0x22>
 80068b4:	075b      	lsls	r3, r3, #29
 80068b6:	d513      	bpl.n	80068e0 <__swsetup_r+0x80>
 80068b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068ba:	2900      	cmp	r1, #0
 80068bc:	d008      	beq.n	80068d0 <__swsetup_r+0x70>
 80068be:	0023      	movs	r3, r4
 80068c0:	3344      	adds	r3, #68	; 0x44
 80068c2:	4299      	cmp	r1, r3
 80068c4:	d002      	beq.n	80068cc <__swsetup_r+0x6c>
 80068c6:	0030      	movs	r0, r6
 80068c8:	f000 fa8a 	bl	8006de0 <_free_r>
 80068cc:	2300      	movs	r3, #0
 80068ce:	6363      	str	r3, [r4, #52]	; 0x34
 80068d0:	2224      	movs	r2, #36	; 0x24
 80068d2:	89a3      	ldrh	r3, [r4, #12]
 80068d4:	4393      	bics	r3, r2
 80068d6:	81a3      	strh	r3, [r4, #12]
 80068d8:	2300      	movs	r3, #0
 80068da:	6063      	str	r3, [r4, #4]
 80068dc:	6923      	ldr	r3, [r4, #16]
 80068de:	6023      	str	r3, [r4, #0]
 80068e0:	2308      	movs	r3, #8
 80068e2:	89a2      	ldrh	r2, [r4, #12]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	81a3      	strh	r3, [r4, #12]
 80068e8:	6923      	ldr	r3, [r4, #16]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d10b      	bne.n	8006906 <__swsetup_r+0xa6>
 80068ee:	21a0      	movs	r1, #160	; 0xa0
 80068f0:	2280      	movs	r2, #128	; 0x80
 80068f2:	89a3      	ldrh	r3, [r4, #12]
 80068f4:	0089      	lsls	r1, r1, #2
 80068f6:	0092      	lsls	r2, r2, #2
 80068f8:	400b      	ands	r3, r1
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d003      	beq.n	8006906 <__swsetup_r+0xa6>
 80068fe:	0021      	movs	r1, r4
 8006900:	0030      	movs	r0, r6
 8006902:	f000 fa1f 	bl	8006d44 <__smakebuf_r>
 8006906:	220c      	movs	r2, #12
 8006908:	5ea3      	ldrsh	r3, [r4, r2]
 800690a:	2001      	movs	r0, #1
 800690c:	001a      	movs	r2, r3
 800690e:	b299      	uxth	r1, r3
 8006910:	4002      	ands	r2, r0
 8006912:	4203      	tst	r3, r0
 8006914:	d00f      	beq.n	8006936 <__swsetup_r+0xd6>
 8006916:	2200      	movs	r2, #0
 8006918:	60a2      	str	r2, [r4, #8]
 800691a:	6962      	ldr	r2, [r4, #20]
 800691c:	4252      	negs	r2, r2
 800691e:	61a2      	str	r2, [r4, #24]
 8006920:	2000      	movs	r0, #0
 8006922:	6922      	ldr	r2, [r4, #16]
 8006924:	4282      	cmp	r2, r0
 8006926:	d1ba      	bne.n	800689e <__swsetup_r+0x3e>
 8006928:	060a      	lsls	r2, r1, #24
 800692a:	d5b8      	bpl.n	800689e <__swsetup_r+0x3e>
 800692c:	2240      	movs	r2, #64	; 0x40
 800692e:	4313      	orrs	r3, r2
 8006930:	81a3      	strh	r3, [r4, #12]
 8006932:	3801      	subs	r0, #1
 8006934:	e7b3      	b.n	800689e <__swsetup_r+0x3e>
 8006936:	0788      	lsls	r0, r1, #30
 8006938:	d400      	bmi.n	800693c <__swsetup_r+0xdc>
 800693a:	6962      	ldr	r2, [r4, #20]
 800693c:	60a2      	str	r2, [r4, #8]
 800693e:	e7ef      	b.n	8006920 <__swsetup_r+0xc0>
 8006940:	2000040c 	.word	0x2000040c
 8006944:	080082c8 	.word	0x080082c8
 8006948:	080082e8 	.word	0x080082e8
 800694c:	080082a8 	.word	0x080082a8

08006950 <__sflush_r>:
 8006950:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006952:	898b      	ldrh	r3, [r1, #12]
 8006954:	0005      	movs	r5, r0
 8006956:	000c      	movs	r4, r1
 8006958:	071a      	lsls	r2, r3, #28
 800695a:	d45f      	bmi.n	8006a1c <__sflush_r+0xcc>
 800695c:	684a      	ldr	r2, [r1, #4]
 800695e:	2a00      	cmp	r2, #0
 8006960:	dc04      	bgt.n	800696c <__sflush_r+0x1c>
 8006962:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8006964:	2a00      	cmp	r2, #0
 8006966:	dc01      	bgt.n	800696c <__sflush_r+0x1c>
 8006968:	2000      	movs	r0, #0
 800696a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800696c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800696e:	2f00      	cmp	r7, #0
 8006970:	d0fa      	beq.n	8006968 <__sflush_r+0x18>
 8006972:	2200      	movs	r2, #0
 8006974:	2180      	movs	r1, #128	; 0x80
 8006976:	682e      	ldr	r6, [r5, #0]
 8006978:	602a      	str	r2, [r5, #0]
 800697a:	001a      	movs	r2, r3
 800697c:	0149      	lsls	r1, r1, #5
 800697e:	400a      	ands	r2, r1
 8006980:	420b      	tst	r3, r1
 8006982:	d034      	beq.n	80069ee <__sflush_r+0x9e>
 8006984:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006986:	89a3      	ldrh	r3, [r4, #12]
 8006988:	075b      	lsls	r3, r3, #29
 800698a:	d506      	bpl.n	800699a <__sflush_r+0x4a>
 800698c:	6863      	ldr	r3, [r4, #4]
 800698e:	1ac0      	subs	r0, r0, r3
 8006990:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006992:	2b00      	cmp	r3, #0
 8006994:	d001      	beq.n	800699a <__sflush_r+0x4a>
 8006996:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006998:	1ac0      	subs	r0, r0, r3
 800699a:	0002      	movs	r2, r0
 800699c:	6a21      	ldr	r1, [r4, #32]
 800699e:	2300      	movs	r3, #0
 80069a0:	0028      	movs	r0, r5
 80069a2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80069a4:	47b8      	blx	r7
 80069a6:	89a1      	ldrh	r1, [r4, #12]
 80069a8:	1c43      	adds	r3, r0, #1
 80069aa:	d106      	bne.n	80069ba <__sflush_r+0x6a>
 80069ac:	682b      	ldr	r3, [r5, #0]
 80069ae:	2b1d      	cmp	r3, #29
 80069b0:	d831      	bhi.n	8006a16 <__sflush_r+0xc6>
 80069b2:	4a2c      	ldr	r2, [pc, #176]	; (8006a64 <__sflush_r+0x114>)
 80069b4:	40da      	lsrs	r2, r3
 80069b6:	07d3      	lsls	r3, r2, #31
 80069b8:	d52d      	bpl.n	8006a16 <__sflush_r+0xc6>
 80069ba:	2300      	movs	r3, #0
 80069bc:	6063      	str	r3, [r4, #4]
 80069be:	6923      	ldr	r3, [r4, #16]
 80069c0:	6023      	str	r3, [r4, #0]
 80069c2:	04cb      	lsls	r3, r1, #19
 80069c4:	d505      	bpl.n	80069d2 <__sflush_r+0x82>
 80069c6:	1c43      	adds	r3, r0, #1
 80069c8:	d102      	bne.n	80069d0 <__sflush_r+0x80>
 80069ca:	682b      	ldr	r3, [r5, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d100      	bne.n	80069d2 <__sflush_r+0x82>
 80069d0:	6560      	str	r0, [r4, #84]	; 0x54
 80069d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069d4:	602e      	str	r6, [r5, #0]
 80069d6:	2900      	cmp	r1, #0
 80069d8:	d0c6      	beq.n	8006968 <__sflush_r+0x18>
 80069da:	0023      	movs	r3, r4
 80069dc:	3344      	adds	r3, #68	; 0x44
 80069de:	4299      	cmp	r1, r3
 80069e0:	d002      	beq.n	80069e8 <__sflush_r+0x98>
 80069e2:	0028      	movs	r0, r5
 80069e4:	f000 f9fc 	bl	8006de0 <_free_r>
 80069e8:	2000      	movs	r0, #0
 80069ea:	6360      	str	r0, [r4, #52]	; 0x34
 80069ec:	e7bd      	b.n	800696a <__sflush_r+0x1a>
 80069ee:	2301      	movs	r3, #1
 80069f0:	0028      	movs	r0, r5
 80069f2:	6a21      	ldr	r1, [r4, #32]
 80069f4:	47b8      	blx	r7
 80069f6:	1c43      	adds	r3, r0, #1
 80069f8:	d1c5      	bne.n	8006986 <__sflush_r+0x36>
 80069fa:	682b      	ldr	r3, [r5, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d0c2      	beq.n	8006986 <__sflush_r+0x36>
 8006a00:	2b1d      	cmp	r3, #29
 8006a02:	d001      	beq.n	8006a08 <__sflush_r+0xb8>
 8006a04:	2b16      	cmp	r3, #22
 8006a06:	d101      	bne.n	8006a0c <__sflush_r+0xbc>
 8006a08:	602e      	str	r6, [r5, #0]
 8006a0a:	e7ad      	b.n	8006968 <__sflush_r+0x18>
 8006a0c:	2340      	movs	r3, #64	; 0x40
 8006a0e:	89a2      	ldrh	r2, [r4, #12]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	81a3      	strh	r3, [r4, #12]
 8006a14:	e7a9      	b.n	800696a <__sflush_r+0x1a>
 8006a16:	2340      	movs	r3, #64	; 0x40
 8006a18:	430b      	orrs	r3, r1
 8006a1a:	e7fa      	b.n	8006a12 <__sflush_r+0xc2>
 8006a1c:	690f      	ldr	r7, [r1, #16]
 8006a1e:	2f00      	cmp	r7, #0
 8006a20:	d0a2      	beq.n	8006968 <__sflush_r+0x18>
 8006a22:	680a      	ldr	r2, [r1, #0]
 8006a24:	600f      	str	r7, [r1, #0]
 8006a26:	1bd2      	subs	r2, r2, r7
 8006a28:	9201      	str	r2, [sp, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	079b      	lsls	r3, r3, #30
 8006a2e:	d100      	bne.n	8006a32 <__sflush_r+0xe2>
 8006a30:	694a      	ldr	r2, [r1, #20]
 8006a32:	60a2      	str	r2, [r4, #8]
 8006a34:	9b01      	ldr	r3, [sp, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	dc00      	bgt.n	8006a3c <__sflush_r+0xec>
 8006a3a:	e795      	b.n	8006968 <__sflush_r+0x18>
 8006a3c:	003a      	movs	r2, r7
 8006a3e:	0028      	movs	r0, r5
 8006a40:	9b01      	ldr	r3, [sp, #4]
 8006a42:	6a21      	ldr	r1, [r4, #32]
 8006a44:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006a46:	47b0      	blx	r6
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	dc06      	bgt.n	8006a5a <__sflush_r+0x10a>
 8006a4c:	2340      	movs	r3, #64	; 0x40
 8006a4e:	2001      	movs	r0, #1
 8006a50:	89a2      	ldrh	r2, [r4, #12]
 8006a52:	4240      	negs	r0, r0
 8006a54:	4313      	orrs	r3, r2
 8006a56:	81a3      	strh	r3, [r4, #12]
 8006a58:	e787      	b.n	800696a <__sflush_r+0x1a>
 8006a5a:	9b01      	ldr	r3, [sp, #4]
 8006a5c:	183f      	adds	r7, r7, r0
 8006a5e:	1a1b      	subs	r3, r3, r0
 8006a60:	9301      	str	r3, [sp, #4]
 8006a62:	e7e7      	b.n	8006a34 <__sflush_r+0xe4>
 8006a64:	20400001 	.word	0x20400001

08006a68 <_fflush_r>:
 8006a68:	690b      	ldr	r3, [r1, #16]
 8006a6a:	b570      	push	{r4, r5, r6, lr}
 8006a6c:	0005      	movs	r5, r0
 8006a6e:	000c      	movs	r4, r1
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d102      	bne.n	8006a7a <_fflush_r+0x12>
 8006a74:	2500      	movs	r5, #0
 8006a76:	0028      	movs	r0, r5
 8006a78:	bd70      	pop	{r4, r5, r6, pc}
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	d004      	beq.n	8006a88 <_fflush_r+0x20>
 8006a7e:	6983      	ldr	r3, [r0, #24]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <_fflush_r+0x20>
 8006a84:	f000 f892 	bl	8006bac <__sinit>
 8006a88:	4b14      	ldr	r3, [pc, #80]	; (8006adc <_fflush_r+0x74>)
 8006a8a:	429c      	cmp	r4, r3
 8006a8c:	d11b      	bne.n	8006ac6 <_fflush_r+0x5e>
 8006a8e:	686c      	ldr	r4, [r5, #4]
 8006a90:	220c      	movs	r2, #12
 8006a92:	5ea3      	ldrsh	r3, [r4, r2]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d0ed      	beq.n	8006a74 <_fflush_r+0xc>
 8006a98:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006a9a:	07d2      	lsls	r2, r2, #31
 8006a9c:	d404      	bmi.n	8006aa8 <_fflush_r+0x40>
 8006a9e:	059b      	lsls	r3, r3, #22
 8006aa0:	d402      	bmi.n	8006aa8 <_fflush_r+0x40>
 8006aa2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006aa4:	f000 f923 	bl	8006cee <__retarget_lock_acquire_recursive>
 8006aa8:	0028      	movs	r0, r5
 8006aaa:	0021      	movs	r1, r4
 8006aac:	f7ff ff50 	bl	8006950 <__sflush_r>
 8006ab0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ab2:	0005      	movs	r5, r0
 8006ab4:	07db      	lsls	r3, r3, #31
 8006ab6:	d4de      	bmi.n	8006a76 <_fflush_r+0xe>
 8006ab8:	89a3      	ldrh	r3, [r4, #12]
 8006aba:	059b      	lsls	r3, r3, #22
 8006abc:	d4db      	bmi.n	8006a76 <_fflush_r+0xe>
 8006abe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ac0:	f000 f916 	bl	8006cf0 <__retarget_lock_release_recursive>
 8006ac4:	e7d7      	b.n	8006a76 <_fflush_r+0xe>
 8006ac6:	4b06      	ldr	r3, [pc, #24]	; (8006ae0 <_fflush_r+0x78>)
 8006ac8:	429c      	cmp	r4, r3
 8006aca:	d101      	bne.n	8006ad0 <_fflush_r+0x68>
 8006acc:	68ac      	ldr	r4, [r5, #8]
 8006ace:	e7df      	b.n	8006a90 <_fflush_r+0x28>
 8006ad0:	4b04      	ldr	r3, [pc, #16]	; (8006ae4 <_fflush_r+0x7c>)
 8006ad2:	429c      	cmp	r4, r3
 8006ad4:	d1dc      	bne.n	8006a90 <_fflush_r+0x28>
 8006ad6:	68ec      	ldr	r4, [r5, #12]
 8006ad8:	e7da      	b.n	8006a90 <_fflush_r+0x28>
 8006ada:	46c0      	nop			; (mov r8, r8)
 8006adc:	080082c8 	.word	0x080082c8
 8006ae0:	080082e8 	.word	0x080082e8
 8006ae4:	080082a8 	.word	0x080082a8

08006ae8 <std>:
 8006ae8:	2300      	movs	r3, #0
 8006aea:	b510      	push	{r4, lr}
 8006aec:	0004      	movs	r4, r0
 8006aee:	6003      	str	r3, [r0, #0]
 8006af0:	6043      	str	r3, [r0, #4]
 8006af2:	6083      	str	r3, [r0, #8]
 8006af4:	8181      	strh	r1, [r0, #12]
 8006af6:	6643      	str	r3, [r0, #100]	; 0x64
 8006af8:	0019      	movs	r1, r3
 8006afa:	81c2      	strh	r2, [r0, #14]
 8006afc:	6103      	str	r3, [r0, #16]
 8006afe:	6143      	str	r3, [r0, #20]
 8006b00:	6183      	str	r3, [r0, #24]
 8006b02:	2208      	movs	r2, #8
 8006b04:	305c      	adds	r0, #92	; 0x5c
 8006b06:	f7ff fca6 	bl	8006456 <memset>
 8006b0a:	4b05      	ldr	r3, [pc, #20]	; (8006b20 <std+0x38>)
 8006b0c:	6224      	str	r4, [r4, #32]
 8006b0e:	6263      	str	r3, [r4, #36]	; 0x24
 8006b10:	4b04      	ldr	r3, [pc, #16]	; (8006b24 <std+0x3c>)
 8006b12:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b14:	4b04      	ldr	r3, [pc, #16]	; (8006b28 <std+0x40>)
 8006b16:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b18:	4b04      	ldr	r3, [pc, #16]	; (8006b2c <std+0x44>)
 8006b1a:	6323      	str	r3, [r4, #48]	; 0x30
 8006b1c:	bd10      	pop	{r4, pc}
 8006b1e:	46c0      	nop			; (mov r8, r8)
 8006b20:	080078e9 	.word	0x080078e9
 8006b24:	08007911 	.word	0x08007911
 8006b28:	08007949 	.word	0x08007949
 8006b2c:	08007975 	.word	0x08007975

08006b30 <_cleanup_r>:
 8006b30:	b510      	push	{r4, lr}
 8006b32:	4902      	ldr	r1, [pc, #8]	; (8006b3c <_cleanup_r+0xc>)
 8006b34:	f000 f8ba 	bl	8006cac <_fwalk_reent>
 8006b38:	bd10      	pop	{r4, pc}
 8006b3a:	46c0      	nop			; (mov r8, r8)
 8006b3c:	08006a69 	.word	0x08006a69

08006b40 <__sfmoreglue>:
 8006b40:	b570      	push	{r4, r5, r6, lr}
 8006b42:	2568      	movs	r5, #104	; 0x68
 8006b44:	1e4a      	subs	r2, r1, #1
 8006b46:	4355      	muls	r5, r2
 8006b48:	000e      	movs	r6, r1
 8006b4a:	0029      	movs	r1, r5
 8006b4c:	3174      	adds	r1, #116	; 0x74
 8006b4e:	f000 f9b3 	bl	8006eb8 <_malloc_r>
 8006b52:	1e04      	subs	r4, r0, #0
 8006b54:	d008      	beq.n	8006b68 <__sfmoreglue+0x28>
 8006b56:	2100      	movs	r1, #0
 8006b58:	002a      	movs	r2, r5
 8006b5a:	6001      	str	r1, [r0, #0]
 8006b5c:	6046      	str	r6, [r0, #4]
 8006b5e:	300c      	adds	r0, #12
 8006b60:	60a0      	str	r0, [r4, #8]
 8006b62:	3268      	adds	r2, #104	; 0x68
 8006b64:	f7ff fc77 	bl	8006456 <memset>
 8006b68:	0020      	movs	r0, r4
 8006b6a:	bd70      	pop	{r4, r5, r6, pc}

08006b6c <__sfp_lock_acquire>:
 8006b6c:	b510      	push	{r4, lr}
 8006b6e:	4802      	ldr	r0, [pc, #8]	; (8006b78 <__sfp_lock_acquire+0xc>)
 8006b70:	f000 f8bd 	bl	8006cee <__retarget_lock_acquire_recursive>
 8006b74:	bd10      	pop	{r4, pc}
 8006b76:	46c0      	nop			; (mov r8, r8)
 8006b78:	20000db1 	.word	0x20000db1

08006b7c <__sfp_lock_release>:
 8006b7c:	b510      	push	{r4, lr}
 8006b7e:	4802      	ldr	r0, [pc, #8]	; (8006b88 <__sfp_lock_release+0xc>)
 8006b80:	f000 f8b6 	bl	8006cf0 <__retarget_lock_release_recursive>
 8006b84:	bd10      	pop	{r4, pc}
 8006b86:	46c0      	nop			; (mov r8, r8)
 8006b88:	20000db1 	.word	0x20000db1

08006b8c <__sinit_lock_acquire>:
 8006b8c:	b510      	push	{r4, lr}
 8006b8e:	4802      	ldr	r0, [pc, #8]	; (8006b98 <__sinit_lock_acquire+0xc>)
 8006b90:	f000 f8ad 	bl	8006cee <__retarget_lock_acquire_recursive>
 8006b94:	bd10      	pop	{r4, pc}
 8006b96:	46c0      	nop			; (mov r8, r8)
 8006b98:	20000db2 	.word	0x20000db2

08006b9c <__sinit_lock_release>:
 8006b9c:	b510      	push	{r4, lr}
 8006b9e:	4802      	ldr	r0, [pc, #8]	; (8006ba8 <__sinit_lock_release+0xc>)
 8006ba0:	f000 f8a6 	bl	8006cf0 <__retarget_lock_release_recursive>
 8006ba4:	bd10      	pop	{r4, pc}
 8006ba6:	46c0      	nop			; (mov r8, r8)
 8006ba8:	20000db2 	.word	0x20000db2

08006bac <__sinit>:
 8006bac:	b513      	push	{r0, r1, r4, lr}
 8006bae:	0004      	movs	r4, r0
 8006bb0:	f7ff ffec 	bl	8006b8c <__sinit_lock_acquire>
 8006bb4:	69a3      	ldr	r3, [r4, #24]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d002      	beq.n	8006bc0 <__sinit+0x14>
 8006bba:	f7ff ffef 	bl	8006b9c <__sinit_lock_release>
 8006bbe:	bd13      	pop	{r0, r1, r4, pc}
 8006bc0:	64a3      	str	r3, [r4, #72]	; 0x48
 8006bc2:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006bc4:	6523      	str	r3, [r4, #80]	; 0x50
 8006bc6:	4b13      	ldr	r3, [pc, #76]	; (8006c14 <__sinit+0x68>)
 8006bc8:	4a13      	ldr	r2, [pc, #76]	; (8006c18 <__sinit+0x6c>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	62a2      	str	r2, [r4, #40]	; 0x28
 8006bce:	9301      	str	r3, [sp, #4]
 8006bd0:	42a3      	cmp	r3, r4
 8006bd2:	d101      	bne.n	8006bd8 <__sinit+0x2c>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	61a3      	str	r3, [r4, #24]
 8006bd8:	0020      	movs	r0, r4
 8006bda:	f000 f81f 	bl	8006c1c <__sfp>
 8006bde:	6060      	str	r0, [r4, #4]
 8006be0:	0020      	movs	r0, r4
 8006be2:	f000 f81b 	bl	8006c1c <__sfp>
 8006be6:	60a0      	str	r0, [r4, #8]
 8006be8:	0020      	movs	r0, r4
 8006bea:	f000 f817 	bl	8006c1c <__sfp>
 8006bee:	2200      	movs	r2, #0
 8006bf0:	2104      	movs	r1, #4
 8006bf2:	60e0      	str	r0, [r4, #12]
 8006bf4:	6860      	ldr	r0, [r4, #4]
 8006bf6:	f7ff ff77 	bl	8006ae8 <std>
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	2109      	movs	r1, #9
 8006bfe:	68a0      	ldr	r0, [r4, #8]
 8006c00:	f7ff ff72 	bl	8006ae8 <std>
 8006c04:	2202      	movs	r2, #2
 8006c06:	2112      	movs	r1, #18
 8006c08:	68e0      	ldr	r0, [r4, #12]
 8006c0a:	f7ff ff6d 	bl	8006ae8 <std>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	61a3      	str	r3, [r4, #24]
 8006c12:	e7d2      	b.n	8006bba <__sinit+0xe>
 8006c14:	080082a4 	.word	0x080082a4
 8006c18:	08006b31 	.word	0x08006b31

08006c1c <__sfp>:
 8006c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c1e:	0007      	movs	r7, r0
 8006c20:	f7ff ffa4 	bl	8006b6c <__sfp_lock_acquire>
 8006c24:	4b1f      	ldr	r3, [pc, #124]	; (8006ca4 <__sfp+0x88>)
 8006c26:	681e      	ldr	r6, [r3, #0]
 8006c28:	69b3      	ldr	r3, [r6, #24]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d102      	bne.n	8006c34 <__sfp+0x18>
 8006c2e:	0030      	movs	r0, r6
 8006c30:	f7ff ffbc 	bl	8006bac <__sinit>
 8006c34:	3648      	adds	r6, #72	; 0x48
 8006c36:	68b4      	ldr	r4, [r6, #8]
 8006c38:	6873      	ldr	r3, [r6, #4]
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	d504      	bpl.n	8006c48 <__sfp+0x2c>
 8006c3e:	6833      	ldr	r3, [r6, #0]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d022      	beq.n	8006c8a <__sfp+0x6e>
 8006c44:	6836      	ldr	r6, [r6, #0]
 8006c46:	e7f6      	b.n	8006c36 <__sfp+0x1a>
 8006c48:	220c      	movs	r2, #12
 8006c4a:	5ea5      	ldrsh	r5, [r4, r2]
 8006c4c:	2d00      	cmp	r5, #0
 8006c4e:	d11a      	bne.n	8006c86 <__sfp+0x6a>
 8006c50:	0020      	movs	r0, r4
 8006c52:	4b15      	ldr	r3, [pc, #84]	; (8006ca8 <__sfp+0x8c>)
 8006c54:	3058      	adds	r0, #88	; 0x58
 8006c56:	60e3      	str	r3, [r4, #12]
 8006c58:	6665      	str	r5, [r4, #100]	; 0x64
 8006c5a:	f000 f847 	bl	8006cec <__retarget_lock_init_recursive>
 8006c5e:	f7ff ff8d 	bl	8006b7c <__sfp_lock_release>
 8006c62:	0020      	movs	r0, r4
 8006c64:	2208      	movs	r2, #8
 8006c66:	0029      	movs	r1, r5
 8006c68:	6025      	str	r5, [r4, #0]
 8006c6a:	60a5      	str	r5, [r4, #8]
 8006c6c:	6065      	str	r5, [r4, #4]
 8006c6e:	6125      	str	r5, [r4, #16]
 8006c70:	6165      	str	r5, [r4, #20]
 8006c72:	61a5      	str	r5, [r4, #24]
 8006c74:	305c      	adds	r0, #92	; 0x5c
 8006c76:	f7ff fbee 	bl	8006456 <memset>
 8006c7a:	6365      	str	r5, [r4, #52]	; 0x34
 8006c7c:	63a5      	str	r5, [r4, #56]	; 0x38
 8006c7e:	64a5      	str	r5, [r4, #72]	; 0x48
 8006c80:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006c82:	0020      	movs	r0, r4
 8006c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c86:	3468      	adds	r4, #104	; 0x68
 8006c88:	e7d7      	b.n	8006c3a <__sfp+0x1e>
 8006c8a:	2104      	movs	r1, #4
 8006c8c:	0038      	movs	r0, r7
 8006c8e:	f7ff ff57 	bl	8006b40 <__sfmoreglue>
 8006c92:	1e04      	subs	r4, r0, #0
 8006c94:	6030      	str	r0, [r6, #0]
 8006c96:	d1d5      	bne.n	8006c44 <__sfp+0x28>
 8006c98:	f7ff ff70 	bl	8006b7c <__sfp_lock_release>
 8006c9c:	230c      	movs	r3, #12
 8006c9e:	603b      	str	r3, [r7, #0]
 8006ca0:	e7ef      	b.n	8006c82 <__sfp+0x66>
 8006ca2:	46c0      	nop			; (mov r8, r8)
 8006ca4:	080082a4 	.word	0x080082a4
 8006ca8:	ffff0001 	.word	0xffff0001

08006cac <_fwalk_reent>:
 8006cac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cae:	0004      	movs	r4, r0
 8006cb0:	0006      	movs	r6, r0
 8006cb2:	2700      	movs	r7, #0
 8006cb4:	9101      	str	r1, [sp, #4]
 8006cb6:	3448      	adds	r4, #72	; 0x48
 8006cb8:	6863      	ldr	r3, [r4, #4]
 8006cba:	68a5      	ldr	r5, [r4, #8]
 8006cbc:	9300      	str	r3, [sp, #0]
 8006cbe:	9b00      	ldr	r3, [sp, #0]
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	d504      	bpl.n	8006cd0 <_fwalk_reent+0x24>
 8006cc6:	6824      	ldr	r4, [r4, #0]
 8006cc8:	2c00      	cmp	r4, #0
 8006cca:	d1f5      	bne.n	8006cb8 <_fwalk_reent+0xc>
 8006ccc:	0038      	movs	r0, r7
 8006cce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006cd0:	89ab      	ldrh	r3, [r5, #12]
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d908      	bls.n	8006ce8 <_fwalk_reent+0x3c>
 8006cd6:	220e      	movs	r2, #14
 8006cd8:	5eab      	ldrsh	r3, [r5, r2]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	d004      	beq.n	8006ce8 <_fwalk_reent+0x3c>
 8006cde:	0029      	movs	r1, r5
 8006ce0:	0030      	movs	r0, r6
 8006ce2:	9b01      	ldr	r3, [sp, #4]
 8006ce4:	4798      	blx	r3
 8006ce6:	4307      	orrs	r7, r0
 8006ce8:	3568      	adds	r5, #104	; 0x68
 8006cea:	e7e8      	b.n	8006cbe <_fwalk_reent+0x12>

08006cec <__retarget_lock_init_recursive>:
 8006cec:	4770      	bx	lr

08006cee <__retarget_lock_acquire_recursive>:
 8006cee:	4770      	bx	lr

08006cf0 <__retarget_lock_release_recursive>:
 8006cf0:	4770      	bx	lr
	...

08006cf4 <__swhatbuf_r>:
 8006cf4:	b570      	push	{r4, r5, r6, lr}
 8006cf6:	000e      	movs	r6, r1
 8006cf8:	001d      	movs	r5, r3
 8006cfa:	230e      	movs	r3, #14
 8006cfc:	5ec9      	ldrsh	r1, [r1, r3]
 8006cfe:	0014      	movs	r4, r2
 8006d00:	b096      	sub	sp, #88	; 0x58
 8006d02:	2900      	cmp	r1, #0
 8006d04:	da08      	bge.n	8006d18 <__swhatbuf_r+0x24>
 8006d06:	220c      	movs	r2, #12
 8006d08:	5eb3      	ldrsh	r3, [r6, r2]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	602a      	str	r2, [r5, #0]
 8006d0e:	061b      	lsls	r3, r3, #24
 8006d10:	d411      	bmi.n	8006d36 <__swhatbuf_r+0x42>
 8006d12:	2380      	movs	r3, #128	; 0x80
 8006d14:	00db      	lsls	r3, r3, #3
 8006d16:	e00f      	b.n	8006d38 <__swhatbuf_r+0x44>
 8006d18:	466a      	mov	r2, sp
 8006d1a:	f000 fe57 	bl	80079cc <_fstat_r>
 8006d1e:	2800      	cmp	r0, #0
 8006d20:	dbf1      	blt.n	8006d06 <__swhatbuf_r+0x12>
 8006d22:	23f0      	movs	r3, #240	; 0xf0
 8006d24:	9901      	ldr	r1, [sp, #4]
 8006d26:	021b      	lsls	r3, r3, #8
 8006d28:	4019      	ands	r1, r3
 8006d2a:	4b05      	ldr	r3, [pc, #20]	; (8006d40 <__swhatbuf_r+0x4c>)
 8006d2c:	18c9      	adds	r1, r1, r3
 8006d2e:	424b      	negs	r3, r1
 8006d30:	4159      	adcs	r1, r3
 8006d32:	6029      	str	r1, [r5, #0]
 8006d34:	e7ed      	b.n	8006d12 <__swhatbuf_r+0x1e>
 8006d36:	2340      	movs	r3, #64	; 0x40
 8006d38:	2000      	movs	r0, #0
 8006d3a:	6023      	str	r3, [r4, #0]
 8006d3c:	b016      	add	sp, #88	; 0x58
 8006d3e:	bd70      	pop	{r4, r5, r6, pc}
 8006d40:	ffffe000 	.word	0xffffe000

08006d44 <__smakebuf_r>:
 8006d44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d46:	2602      	movs	r6, #2
 8006d48:	898b      	ldrh	r3, [r1, #12]
 8006d4a:	0005      	movs	r5, r0
 8006d4c:	000c      	movs	r4, r1
 8006d4e:	4233      	tst	r3, r6
 8006d50:	d006      	beq.n	8006d60 <__smakebuf_r+0x1c>
 8006d52:	0023      	movs	r3, r4
 8006d54:	3347      	adds	r3, #71	; 0x47
 8006d56:	6023      	str	r3, [r4, #0]
 8006d58:	6123      	str	r3, [r4, #16]
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	6163      	str	r3, [r4, #20]
 8006d5e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006d60:	466a      	mov	r2, sp
 8006d62:	ab01      	add	r3, sp, #4
 8006d64:	f7ff ffc6 	bl	8006cf4 <__swhatbuf_r>
 8006d68:	9900      	ldr	r1, [sp, #0]
 8006d6a:	0007      	movs	r7, r0
 8006d6c:	0028      	movs	r0, r5
 8006d6e:	f000 f8a3 	bl	8006eb8 <_malloc_r>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	d108      	bne.n	8006d88 <__smakebuf_r+0x44>
 8006d76:	220c      	movs	r2, #12
 8006d78:	5ea3      	ldrsh	r3, [r4, r2]
 8006d7a:	059a      	lsls	r2, r3, #22
 8006d7c:	d4ef      	bmi.n	8006d5e <__smakebuf_r+0x1a>
 8006d7e:	2203      	movs	r2, #3
 8006d80:	4393      	bics	r3, r2
 8006d82:	431e      	orrs	r6, r3
 8006d84:	81a6      	strh	r6, [r4, #12]
 8006d86:	e7e4      	b.n	8006d52 <__smakebuf_r+0xe>
 8006d88:	4b0f      	ldr	r3, [pc, #60]	; (8006dc8 <__smakebuf_r+0x84>)
 8006d8a:	62ab      	str	r3, [r5, #40]	; 0x28
 8006d8c:	2380      	movs	r3, #128	; 0x80
 8006d8e:	89a2      	ldrh	r2, [r4, #12]
 8006d90:	6020      	str	r0, [r4, #0]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	81a3      	strh	r3, [r4, #12]
 8006d96:	9b00      	ldr	r3, [sp, #0]
 8006d98:	6120      	str	r0, [r4, #16]
 8006d9a:	6163      	str	r3, [r4, #20]
 8006d9c:	9b01      	ldr	r3, [sp, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d00d      	beq.n	8006dbe <__smakebuf_r+0x7a>
 8006da2:	0028      	movs	r0, r5
 8006da4:	230e      	movs	r3, #14
 8006da6:	5ee1      	ldrsh	r1, [r4, r3]
 8006da8:	f000 fe22 	bl	80079f0 <_isatty_r>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	d006      	beq.n	8006dbe <__smakebuf_r+0x7a>
 8006db0:	2203      	movs	r2, #3
 8006db2:	89a3      	ldrh	r3, [r4, #12]
 8006db4:	4393      	bics	r3, r2
 8006db6:	001a      	movs	r2, r3
 8006db8:	2301      	movs	r3, #1
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	81a3      	strh	r3, [r4, #12]
 8006dbe:	89a0      	ldrh	r0, [r4, #12]
 8006dc0:	4307      	orrs	r7, r0
 8006dc2:	81a7      	strh	r7, [r4, #12]
 8006dc4:	e7cb      	b.n	8006d5e <__smakebuf_r+0x1a>
 8006dc6:	46c0      	nop			; (mov r8, r8)
 8006dc8:	08006b31 	.word	0x08006b31

08006dcc <malloc>:
 8006dcc:	b510      	push	{r4, lr}
 8006dce:	4b03      	ldr	r3, [pc, #12]	; (8006ddc <malloc+0x10>)
 8006dd0:	0001      	movs	r1, r0
 8006dd2:	6818      	ldr	r0, [r3, #0]
 8006dd4:	f000 f870 	bl	8006eb8 <_malloc_r>
 8006dd8:	bd10      	pop	{r4, pc}
 8006dda:	46c0      	nop			; (mov r8, r8)
 8006ddc:	2000040c 	.word	0x2000040c

08006de0 <_free_r>:
 8006de0:	b570      	push	{r4, r5, r6, lr}
 8006de2:	0005      	movs	r5, r0
 8006de4:	2900      	cmp	r1, #0
 8006de6:	d010      	beq.n	8006e0a <_free_r+0x2a>
 8006de8:	1f0c      	subs	r4, r1, #4
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	da00      	bge.n	8006df2 <_free_r+0x12>
 8006df0:	18e4      	adds	r4, r4, r3
 8006df2:	0028      	movs	r0, r5
 8006df4:	f000 fe40 	bl	8007a78 <__malloc_lock>
 8006df8:	4a1d      	ldr	r2, [pc, #116]	; (8006e70 <_free_r+0x90>)
 8006dfa:	6813      	ldr	r3, [r2, #0]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d105      	bne.n	8006e0c <_free_r+0x2c>
 8006e00:	6063      	str	r3, [r4, #4]
 8006e02:	6014      	str	r4, [r2, #0]
 8006e04:	0028      	movs	r0, r5
 8006e06:	f000 fe3f 	bl	8007a88 <__malloc_unlock>
 8006e0a:	bd70      	pop	{r4, r5, r6, pc}
 8006e0c:	42a3      	cmp	r3, r4
 8006e0e:	d908      	bls.n	8006e22 <_free_r+0x42>
 8006e10:	6821      	ldr	r1, [r4, #0]
 8006e12:	1860      	adds	r0, r4, r1
 8006e14:	4283      	cmp	r3, r0
 8006e16:	d1f3      	bne.n	8006e00 <_free_r+0x20>
 8006e18:	6818      	ldr	r0, [r3, #0]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	1841      	adds	r1, r0, r1
 8006e1e:	6021      	str	r1, [r4, #0]
 8006e20:	e7ee      	b.n	8006e00 <_free_r+0x20>
 8006e22:	001a      	movs	r2, r3
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d001      	beq.n	8006e2e <_free_r+0x4e>
 8006e2a:	42a3      	cmp	r3, r4
 8006e2c:	d9f9      	bls.n	8006e22 <_free_r+0x42>
 8006e2e:	6811      	ldr	r1, [r2, #0]
 8006e30:	1850      	adds	r0, r2, r1
 8006e32:	42a0      	cmp	r0, r4
 8006e34:	d10b      	bne.n	8006e4e <_free_r+0x6e>
 8006e36:	6820      	ldr	r0, [r4, #0]
 8006e38:	1809      	adds	r1, r1, r0
 8006e3a:	1850      	adds	r0, r2, r1
 8006e3c:	6011      	str	r1, [r2, #0]
 8006e3e:	4283      	cmp	r3, r0
 8006e40:	d1e0      	bne.n	8006e04 <_free_r+0x24>
 8006e42:	6818      	ldr	r0, [r3, #0]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	1841      	adds	r1, r0, r1
 8006e48:	6011      	str	r1, [r2, #0]
 8006e4a:	6053      	str	r3, [r2, #4]
 8006e4c:	e7da      	b.n	8006e04 <_free_r+0x24>
 8006e4e:	42a0      	cmp	r0, r4
 8006e50:	d902      	bls.n	8006e58 <_free_r+0x78>
 8006e52:	230c      	movs	r3, #12
 8006e54:	602b      	str	r3, [r5, #0]
 8006e56:	e7d5      	b.n	8006e04 <_free_r+0x24>
 8006e58:	6821      	ldr	r1, [r4, #0]
 8006e5a:	1860      	adds	r0, r4, r1
 8006e5c:	4283      	cmp	r3, r0
 8006e5e:	d103      	bne.n	8006e68 <_free_r+0x88>
 8006e60:	6818      	ldr	r0, [r3, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	1841      	adds	r1, r0, r1
 8006e66:	6021      	str	r1, [r4, #0]
 8006e68:	6063      	str	r3, [r4, #4]
 8006e6a:	6054      	str	r4, [r2, #4]
 8006e6c:	e7ca      	b.n	8006e04 <_free_r+0x24>
 8006e6e:	46c0      	nop			; (mov r8, r8)
 8006e70:	20000db4 	.word	0x20000db4

08006e74 <sbrk_aligned>:
 8006e74:	b570      	push	{r4, r5, r6, lr}
 8006e76:	4e0f      	ldr	r6, [pc, #60]	; (8006eb4 <sbrk_aligned+0x40>)
 8006e78:	000d      	movs	r5, r1
 8006e7a:	6831      	ldr	r1, [r6, #0]
 8006e7c:	0004      	movs	r4, r0
 8006e7e:	2900      	cmp	r1, #0
 8006e80:	d102      	bne.n	8006e88 <sbrk_aligned+0x14>
 8006e82:	f000 fd1f 	bl	80078c4 <_sbrk_r>
 8006e86:	6030      	str	r0, [r6, #0]
 8006e88:	0029      	movs	r1, r5
 8006e8a:	0020      	movs	r0, r4
 8006e8c:	f000 fd1a 	bl	80078c4 <_sbrk_r>
 8006e90:	1c43      	adds	r3, r0, #1
 8006e92:	d00a      	beq.n	8006eaa <sbrk_aligned+0x36>
 8006e94:	2303      	movs	r3, #3
 8006e96:	1cc5      	adds	r5, r0, #3
 8006e98:	439d      	bics	r5, r3
 8006e9a:	42a8      	cmp	r0, r5
 8006e9c:	d007      	beq.n	8006eae <sbrk_aligned+0x3a>
 8006e9e:	1a29      	subs	r1, r5, r0
 8006ea0:	0020      	movs	r0, r4
 8006ea2:	f000 fd0f 	bl	80078c4 <_sbrk_r>
 8006ea6:	1c43      	adds	r3, r0, #1
 8006ea8:	d101      	bne.n	8006eae <sbrk_aligned+0x3a>
 8006eaa:	2501      	movs	r5, #1
 8006eac:	426d      	negs	r5, r5
 8006eae:	0028      	movs	r0, r5
 8006eb0:	bd70      	pop	{r4, r5, r6, pc}
 8006eb2:	46c0      	nop			; (mov r8, r8)
 8006eb4:	20000db8 	.word	0x20000db8

08006eb8 <_malloc_r>:
 8006eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eba:	2203      	movs	r2, #3
 8006ebc:	1ccb      	adds	r3, r1, #3
 8006ebe:	4393      	bics	r3, r2
 8006ec0:	3308      	adds	r3, #8
 8006ec2:	0006      	movs	r6, r0
 8006ec4:	001f      	movs	r7, r3
 8006ec6:	2b0c      	cmp	r3, #12
 8006ec8:	d232      	bcs.n	8006f30 <_malloc_r+0x78>
 8006eca:	270c      	movs	r7, #12
 8006ecc:	42b9      	cmp	r1, r7
 8006ece:	d831      	bhi.n	8006f34 <_malloc_r+0x7c>
 8006ed0:	0030      	movs	r0, r6
 8006ed2:	f000 fdd1 	bl	8007a78 <__malloc_lock>
 8006ed6:	4d32      	ldr	r5, [pc, #200]	; (8006fa0 <_malloc_r+0xe8>)
 8006ed8:	682b      	ldr	r3, [r5, #0]
 8006eda:	001c      	movs	r4, r3
 8006edc:	2c00      	cmp	r4, #0
 8006ede:	d12e      	bne.n	8006f3e <_malloc_r+0x86>
 8006ee0:	0039      	movs	r1, r7
 8006ee2:	0030      	movs	r0, r6
 8006ee4:	f7ff ffc6 	bl	8006e74 <sbrk_aligned>
 8006ee8:	0004      	movs	r4, r0
 8006eea:	1c43      	adds	r3, r0, #1
 8006eec:	d11e      	bne.n	8006f2c <_malloc_r+0x74>
 8006eee:	682c      	ldr	r4, [r5, #0]
 8006ef0:	0025      	movs	r5, r4
 8006ef2:	2d00      	cmp	r5, #0
 8006ef4:	d14a      	bne.n	8006f8c <_malloc_r+0xd4>
 8006ef6:	6823      	ldr	r3, [r4, #0]
 8006ef8:	0029      	movs	r1, r5
 8006efa:	18e3      	adds	r3, r4, r3
 8006efc:	0030      	movs	r0, r6
 8006efe:	9301      	str	r3, [sp, #4]
 8006f00:	f000 fce0 	bl	80078c4 <_sbrk_r>
 8006f04:	9b01      	ldr	r3, [sp, #4]
 8006f06:	4283      	cmp	r3, r0
 8006f08:	d143      	bne.n	8006f92 <_malloc_r+0xda>
 8006f0a:	6823      	ldr	r3, [r4, #0]
 8006f0c:	3703      	adds	r7, #3
 8006f0e:	1aff      	subs	r7, r7, r3
 8006f10:	2303      	movs	r3, #3
 8006f12:	439f      	bics	r7, r3
 8006f14:	3708      	adds	r7, #8
 8006f16:	2f0c      	cmp	r7, #12
 8006f18:	d200      	bcs.n	8006f1c <_malloc_r+0x64>
 8006f1a:	270c      	movs	r7, #12
 8006f1c:	0039      	movs	r1, r7
 8006f1e:	0030      	movs	r0, r6
 8006f20:	f7ff ffa8 	bl	8006e74 <sbrk_aligned>
 8006f24:	1c43      	adds	r3, r0, #1
 8006f26:	d034      	beq.n	8006f92 <_malloc_r+0xda>
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	19df      	adds	r7, r3, r7
 8006f2c:	6027      	str	r7, [r4, #0]
 8006f2e:	e013      	b.n	8006f58 <_malloc_r+0xa0>
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	dacb      	bge.n	8006ecc <_malloc_r+0x14>
 8006f34:	230c      	movs	r3, #12
 8006f36:	2500      	movs	r5, #0
 8006f38:	6033      	str	r3, [r6, #0]
 8006f3a:	0028      	movs	r0, r5
 8006f3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f3e:	6822      	ldr	r2, [r4, #0]
 8006f40:	1bd1      	subs	r1, r2, r7
 8006f42:	d420      	bmi.n	8006f86 <_malloc_r+0xce>
 8006f44:	290b      	cmp	r1, #11
 8006f46:	d917      	bls.n	8006f78 <_malloc_r+0xc0>
 8006f48:	19e2      	adds	r2, r4, r7
 8006f4a:	6027      	str	r7, [r4, #0]
 8006f4c:	42a3      	cmp	r3, r4
 8006f4e:	d111      	bne.n	8006f74 <_malloc_r+0xbc>
 8006f50:	602a      	str	r2, [r5, #0]
 8006f52:	6863      	ldr	r3, [r4, #4]
 8006f54:	6011      	str	r1, [r2, #0]
 8006f56:	6053      	str	r3, [r2, #4]
 8006f58:	0030      	movs	r0, r6
 8006f5a:	0025      	movs	r5, r4
 8006f5c:	f000 fd94 	bl	8007a88 <__malloc_unlock>
 8006f60:	2207      	movs	r2, #7
 8006f62:	350b      	adds	r5, #11
 8006f64:	1d23      	adds	r3, r4, #4
 8006f66:	4395      	bics	r5, r2
 8006f68:	1aea      	subs	r2, r5, r3
 8006f6a:	429d      	cmp	r5, r3
 8006f6c:	d0e5      	beq.n	8006f3a <_malloc_r+0x82>
 8006f6e:	1b5b      	subs	r3, r3, r5
 8006f70:	50a3      	str	r3, [r4, r2]
 8006f72:	e7e2      	b.n	8006f3a <_malloc_r+0x82>
 8006f74:	605a      	str	r2, [r3, #4]
 8006f76:	e7ec      	b.n	8006f52 <_malloc_r+0x9a>
 8006f78:	6862      	ldr	r2, [r4, #4]
 8006f7a:	42a3      	cmp	r3, r4
 8006f7c:	d101      	bne.n	8006f82 <_malloc_r+0xca>
 8006f7e:	602a      	str	r2, [r5, #0]
 8006f80:	e7ea      	b.n	8006f58 <_malloc_r+0xa0>
 8006f82:	605a      	str	r2, [r3, #4]
 8006f84:	e7e8      	b.n	8006f58 <_malloc_r+0xa0>
 8006f86:	0023      	movs	r3, r4
 8006f88:	6864      	ldr	r4, [r4, #4]
 8006f8a:	e7a7      	b.n	8006edc <_malloc_r+0x24>
 8006f8c:	002c      	movs	r4, r5
 8006f8e:	686d      	ldr	r5, [r5, #4]
 8006f90:	e7af      	b.n	8006ef2 <_malloc_r+0x3a>
 8006f92:	230c      	movs	r3, #12
 8006f94:	0030      	movs	r0, r6
 8006f96:	6033      	str	r3, [r6, #0]
 8006f98:	f000 fd76 	bl	8007a88 <__malloc_unlock>
 8006f9c:	e7cd      	b.n	8006f3a <_malloc_r+0x82>
 8006f9e:	46c0      	nop			; (mov r8, r8)
 8006fa0:	20000db4 	.word	0x20000db4

08006fa4 <__ssputs_r>:
 8006fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fa6:	688e      	ldr	r6, [r1, #8]
 8006fa8:	b085      	sub	sp, #20
 8006faa:	0007      	movs	r7, r0
 8006fac:	000c      	movs	r4, r1
 8006fae:	9203      	str	r2, [sp, #12]
 8006fb0:	9301      	str	r3, [sp, #4]
 8006fb2:	429e      	cmp	r6, r3
 8006fb4:	d83c      	bhi.n	8007030 <__ssputs_r+0x8c>
 8006fb6:	2390      	movs	r3, #144	; 0x90
 8006fb8:	898a      	ldrh	r2, [r1, #12]
 8006fba:	00db      	lsls	r3, r3, #3
 8006fbc:	421a      	tst	r2, r3
 8006fbe:	d034      	beq.n	800702a <__ssputs_r+0x86>
 8006fc0:	6909      	ldr	r1, [r1, #16]
 8006fc2:	6823      	ldr	r3, [r4, #0]
 8006fc4:	6960      	ldr	r0, [r4, #20]
 8006fc6:	1a5b      	subs	r3, r3, r1
 8006fc8:	9302      	str	r3, [sp, #8]
 8006fca:	2303      	movs	r3, #3
 8006fcc:	4343      	muls	r3, r0
 8006fce:	0fdd      	lsrs	r5, r3, #31
 8006fd0:	18ed      	adds	r5, r5, r3
 8006fd2:	9b01      	ldr	r3, [sp, #4]
 8006fd4:	9802      	ldr	r0, [sp, #8]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	181b      	adds	r3, r3, r0
 8006fda:	106d      	asrs	r5, r5, #1
 8006fdc:	42ab      	cmp	r3, r5
 8006fde:	d900      	bls.n	8006fe2 <__ssputs_r+0x3e>
 8006fe0:	001d      	movs	r5, r3
 8006fe2:	0553      	lsls	r3, r2, #21
 8006fe4:	d532      	bpl.n	800704c <__ssputs_r+0xa8>
 8006fe6:	0029      	movs	r1, r5
 8006fe8:	0038      	movs	r0, r7
 8006fea:	f7ff ff65 	bl	8006eb8 <_malloc_r>
 8006fee:	1e06      	subs	r6, r0, #0
 8006ff0:	d109      	bne.n	8007006 <__ssputs_r+0x62>
 8006ff2:	230c      	movs	r3, #12
 8006ff4:	603b      	str	r3, [r7, #0]
 8006ff6:	2340      	movs	r3, #64	; 0x40
 8006ff8:	2001      	movs	r0, #1
 8006ffa:	89a2      	ldrh	r2, [r4, #12]
 8006ffc:	4240      	negs	r0, r0
 8006ffe:	4313      	orrs	r3, r2
 8007000:	81a3      	strh	r3, [r4, #12]
 8007002:	b005      	add	sp, #20
 8007004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007006:	9a02      	ldr	r2, [sp, #8]
 8007008:	6921      	ldr	r1, [r4, #16]
 800700a:	f7ff fa1b 	bl	8006444 <memcpy>
 800700e:	89a3      	ldrh	r3, [r4, #12]
 8007010:	4a14      	ldr	r2, [pc, #80]	; (8007064 <__ssputs_r+0xc0>)
 8007012:	401a      	ands	r2, r3
 8007014:	2380      	movs	r3, #128	; 0x80
 8007016:	4313      	orrs	r3, r2
 8007018:	81a3      	strh	r3, [r4, #12]
 800701a:	9b02      	ldr	r3, [sp, #8]
 800701c:	6126      	str	r6, [r4, #16]
 800701e:	18f6      	adds	r6, r6, r3
 8007020:	6026      	str	r6, [r4, #0]
 8007022:	6165      	str	r5, [r4, #20]
 8007024:	9e01      	ldr	r6, [sp, #4]
 8007026:	1aed      	subs	r5, r5, r3
 8007028:	60a5      	str	r5, [r4, #8]
 800702a:	9b01      	ldr	r3, [sp, #4]
 800702c:	429e      	cmp	r6, r3
 800702e:	d900      	bls.n	8007032 <__ssputs_r+0x8e>
 8007030:	9e01      	ldr	r6, [sp, #4]
 8007032:	0032      	movs	r2, r6
 8007034:	9903      	ldr	r1, [sp, #12]
 8007036:	6820      	ldr	r0, [r4, #0]
 8007038:	f000 fd0b 	bl	8007a52 <memmove>
 800703c:	68a3      	ldr	r3, [r4, #8]
 800703e:	2000      	movs	r0, #0
 8007040:	1b9b      	subs	r3, r3, r6
 8007042:	60a3      	str	r3, [r4, #8]
 8007044:	6823      	ldr	r3, [r4, #0]
 8007046:	199e      	adds	r6, r3, r6
 8007048:	6026      	str	r6, [r4, #0]
 800704a:	e7da      	b.n	8007002 <__ssputs_r+0x5e>
 800704c:	002a      	movs	r2, r5
 800704e:	0038      	movs	r0, r7
 8007050:	f000 fd22 	bl	8007a98 <_realloc_r>
 8007054:	1e06      	subs	r6, r0, #0
 8007056:	d1e0      	bne.n	800701a <__ssputs_r+0x76>
 8007058:	0038      	movs	r0, r7
 800705a:	6921      	ldr	r1, [r4, #16]
 800705c:	f7ff fec0 	bl	8006de0 <_free_r>
 8007060:	e7c7      	b.n	8006ff2 <__ssputs_r+0x4e>
 8007062:	46c0      	nop			; (mov r8, r8)
 8007064:	fffffb7f 	.word	0xfffffb7f

08007068 <_svfiprintf_r>:
 8007068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800706a:	b0a1      	sub	sp, #132	; 0x84
 800706c:	9003      	str	r0, [sp, #12]
 800706e:	001d      	movs	r5, r3
 8007070:	898b      	ldrh	r3, [r1, #12]
 8007072:	000f      	movs	r7, r1
 8007074:	0016      	movs	r6, r2
 8007076:	061b      	lsls	r3, r3, #24
 8007078:	d511      	bpl.n	800709e <_svfiprintf_r+0x36>
 800707a:	690b      	ldr	r3, [r1, #16]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d10e      	bne.n	800709e <_svfiprintf_r+0x36>
 8007080:	2140      	movs	r1, #64	; 0x40
 8007082:	f7ff ff19 	bl	8006eb8 <_malloc_r>
 8007086:	6038      	str	r0, [r7, #0]
 8007088:	6138      	str	r0, [r7, #16]
 800708a:	2800      	cmp	r0, #0
 800708c:	d105      	bne.n	800709a <_svfiprintf_r+0x32>
 800708e:	230c      	movs	r3, #12
 8007090:	9a03      	ldr	r2, [sp, #12]
 8007092:	3801      	subs	r0, #1
 8007094:	6013      	str	r3, [r2, #0]
 8007096:	b021      	add	sp, #132	; 0x84
 8007098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800709a:	2340      	movs	r3, #64	; 0x40
 800709c:	617b      	str	r3, [r7, #20]
 800709e:	2300      	movs	r3, #0
 80070a0:	ac08      	add	r4, sp, #32
 80070a2:	6163      	str	r3, [r4, #20]
 80070a4:	3320      	adds	r3, #32
 80070a6:	7663      	strb	r3, [r4, #25]
 80070a8:	3310      	adds	r3, #16
 80070aa:	76a3      	strb	r3, [r4, #26]
 80070ac:	9507      	str	r5, [sp, #28]
 80070ae:	0035      	movs	r5, r6
 80070b0:	782b      	ldrb	r3, [r5, #0]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d001      	beq.n	80070ba <_svfiprintf_r+0x52>
 80070b6:	2b25      	cmp	r3, #37	; 0x25
 80070b8:	d147      	bne.n	800714a <_svfiprintf_r+0xe2>
 80070ba:	1bab      	subs	r3, r5, r6
 80070bc:	9305      	str	r3, [sp, #20]
 80070be:	42b5      	cmp	r5, r6
 80070c0:	d00c      	beq.n	80070dc <_svfiprintf_r+0x74>
 80070c2:	0032      	movs	r2, r6
 80070c4:	0039      	movs	r1, r7
 80070c6:	9803      	ldr	r0, [sp, #12]
 80070c8:	f7ff ff6c 	bl	8006fa4 <__ssputs_r>
 80070cc:	1c43      	adds	r3, r0, #1
 80070ce:	d100      	bne.n	80070d2 <_svfiprintf_r+0x6a>
 80070d0:	e0ae      	b.n	8007230 <_svfiprintf_r+0x1c8>
 80070d2:	6962      	ldr	r2, [r4, #20]
 80070d4:	9b05      	ldr	r3, [sp, #20]
 80070d6:	4694      	mov	ip, r2
 80070d8:	4463      	add	r3, ip
 80070da:	6163      	str	r3, [r4, #20]
 80070dc:	782b      	ldrb	r3, [r5, #0]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d100      	bne.n	80070e4 <_svfiprintf_r+0x7c>
 80070e2:	e0a5      	b.n	8007230 <_svfiprintf_r+0x1c8>
 80070e4:	2201      	movs	r2, #1
 80070e6:	2300      	movs	r3, #0
 80070e8:	4252      	negs	r2, r2
 80070ea:	6062      	str	r2, [r4, #4]
 80070ec:	a904      	add	r1, sp, #16
 80070ee:	3254      	adds	r2, #84	; 0x54
 80070f0:	1852      	adds	r2, r2, r1
 80070f2:	1c6e      	adds	r6, r5, #1
 80070f4:	6023      	str	r3, [r4, #0]
 80070f6:	60e3      	str	r3, [r4, #12]
 80070f8:	60a3      	str	r3, [r4, #8]
 80070fa:	7013      	strb	r3, [r2, #0]
 80070fc:	65a3      	str	r3, [r4, #88]	; 0x58
 80070fe:	2205      	movs	r2, #5
 8007100:	7831      	ldrb	r1, [r6, #0]
 8007102:	4854      	ldr	r0, [pc, #336]	; (8007254 <_svfiprintf_r+0x1ec>)
 8007104:	f000 fc9a 	bl	8007a3c <memchr>
 8007108:	1c75      	adds	r5, r6, #1
 800710a:	2800      	cmp	r0, #0
 800710c:	d11f      	bne.n	800714e <_svfiprintf_r+0xe6>
 800710e:	6822      	ldr	r2, [r4, #0]
 8007110:	06d3      	lsls	r3, r2, #27
 8007112:	d504      	bpl.n	800711e <_svfiprintf_r+0xb6>
 8007114:	2353      	movs	r3, #83	; 0x53
 8007116:	a904      	add	r1, sp, #16
 8007118:	185b      	adds	r3, r3, r1
 800711a:	2120      	movs	r1, #32
 800711c:	7019      	strb	r1, [r3, #0]
 800711e:	0713      	lsls	r3, r2, #28
 8007120:	d504      	bpl.n	800712c <_svfiprintf_r+0xc4>
 8007122:	2353      	movs	r3, #83	; 0x53
 8007124:	a904      	add	r1, sp, #16
 8007126:	185b      	adds	r3, r3, r1
 8007128:	212b      	movs	r1, #43	; 0x2b
 800712a:	7019      	strb	r1, [r3, #0]
 800712c:	7833      	ldrb	r3, [r6, #0]
 800712e:	2b2a      	cmp	r3, #42	; 0x2a
 8007130:	d016      	beq.n	8007160 <_svfiprintf_r+0xf8>
 8007132:	0035      	movs	r5, r6
 8007134:	2100      	movs	r1, #0
 8007136:	200a      	movs	r0, #10
 8007138:	68e3      	ldr	r3, [r4, #12]
 800713a:	782a      	ldrb	r2, [r5, #0]
 800713c:	1c6e      	adds	r6, r5, #1
 800713e:	3a30      	subs	r2, #48	; 0x30
 8007140:	2a09      	cmp	r2, #9
 8007142:	d94e      	bls.n	80071e2 <_svfiprintf_r+0x17a>
 8007144:	2900      	cmp	r1, #0
 8007146:	d111      	bne.n	800716c <_svfiprintf_r+0x104>
 8007148:	e017      	b.n	800717a <_svfiprintf_r+0x112>
 800714a:	3501      	adds	r5, #1
 800714c:	e7b0      	b.n	80070b0 <_svfiprintf_r+0x48>
 800714e:	4b41      	ldr	r3, [pc, #260]	; (8007254 <_svfiprintf_r+0x1ec>)
 8007150:	6822      	ldr	r2, [r4, #0]
 8007152:	1ac0      	subs	r0, r0, r3
 8007154:	2301      	movs	r3, #1
 8007156:	4083      	lsls	r3, r0
 8007158:	4313      	orrs	r3, r2
 800715a:	002e      	movs	r6, r5
 800715c:	6023      	str	r3, [r4, #0]
 800715e:	e7ce      	b.n	80070fe <_svfiprintf_r+0x96>
 8007160:	9b07      	ldr	r3, [sp, #28]
 8007162:	1d19      	adds	r1, r3, #4
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	9107      	str	r1, [sp, #28]
 8007168:	2b00      	cmp	r3, #0
 800716a:	db01      	blt.n	8007170 <_svfiprintf_r+0x108>
 800716c:	930b      	str	r3, [sp, #44]	; 0x2c
 800716e:	e004      	b.n	800717a <_svfiprintf_r+0x112>
 8007170:	425b      	negs	r3, r3
 8007172:	60e3      	str	r3, [r4, #12]
 8007174:	2302      	movs	r3, #2
 8007176:	4313      	orrs	r3, r2
 8007178:	6023      	str	r3, [r4, #0]
 800717a:	782b      	ldrb	r3, [r5, #0]
 800717c:	2b2e      	cmp	r3, #46	; 0x2e
 800717e:	d10a      	bne.n	8007196 <_svfiprintf_r+0x12e>
 8007180:	786b      	ldrb	r3, [r5, #1]
 8007182:	2b2a      	cmp	r3, #42	; 0x2a
 8007184:	d135      	bne.n	80071f2 <_svfiprintf_r+0x18a>
 8007186:	9b07      	ldr	r3, [sp, #28]
 8007188:	3502      	adds	r5, #2
 800718a:	1d1a      	adds	r2, r3, #4
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	9207      	str	r2, [sp, #28]
 8007190:	2b00      	cmp	r3, #0
 8007192:	db2b      	blt.n	80071ec <_svfiprintf_r+0x184>
 8007194:	9309      	str	r3, [sp, #36]	; 0x24
 8007196:	4e30      	ldr	r6, [pc, #192]	; (8007258 <_svfiprintf_r+0x1f0>)
 8007198:	2203      	movs	r2, #3
 800719a:	0030      	movs	r0, r6
 800719c:	7829      	ldrb	r1, [r5, #0]
 800719e:	f000 fc4d 	bl	8007a3c <memchr>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	d006      	beq.n	80071b4 <_svfiprintf_r+0x14c>
 80071a6:	2340      	movs	r3, #64	; 0x40
 80071a8:	1b80      	subs	r0, r0, r6
 80071aa:	4083      	lsls	r3, r0
 80071ac:	6822      	ldr	r2, [r4, #0]
 80071ae:	3501      	adds	r5, #1
 80071b0:	4313      	orrs	r3, r2
 80071b2:	6023      	str	r3, [r4, #0]
 80071b4:	7829      	ldrb	r1, [r5, #0]
 80071b6:	2206      	movs	r2, #6
 80071b8:	4828      	ldr	r0, [pc, #160]	; (800725c <_svfiprintf_r+0x1f4>)
 80071ba:	1c6e      	adds	r6, r5, #1
 80071bc:	7621      	strb	r1, [r4, #24]
 80071be:	f000 fc3d 	bl	8007a3c <memchr>
 80071c2:	2800      	cmp	r0, #0
 80071c4:	d03c      	beq.n	8007240 <_svfiprintf_r+0x1d8>
 80071c6:	4b26      	ldr	r3, [pc, #152]	; (8007260 <_svfiprintf_r+0x1f8>)
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d125      	bne.n	8007218 <_svfiprintf_r+0x1b0>
 80071cc:	2207      	movs	r2, #7
 80071ce:	9b07      	ldr	r3, [sp, #28]
 80071d0:	3307      	adds	r3, #7
 80071d2:	4393      	bics	r3, r2
 80071d4:	3308      	adds	r3, #8
 80071d6:	9307      	str	r3, [sp, #28]
 80071d8:	6963      	ldr	r3, [r4, #20]
 80071da:	9a04      	ldr	r2, [sp, #16]
 80071dc:	189b      	adds	r3, r3, r2
 80071de:	6163      	str	r3, [r4, #20]
 80071e0:	e765      	b.n	80070ae <_svfiprintf_r+0x46>
 80071e2:	4343      	muls	r3, r0
 80071e4:	0035      	movs	r5, r6
 80071e6:	2101      	movs	r1, #1
 80071e8:	189b      	adds	r3, r3, r2
 80071ea:	e7a6      	b.n	800713a <_svfiprintf_r+0xd2>
 80071ec:	2301      	movs	r3, #1
 80071ee:	425b      	negs	r3, r3
 80071f0:	e7d0      	b.n	8007194 <_svfiprintf_r+0x12c>
 80071f2:	2300      	movs	r3, #0
 80071f4:	200a      	movs	r0, #10
 80071f6:	001a      	movs	r2, r3
 80071f8:	3501      	adds	r5, #1
 80071fa:	6063      	str	r3, [r4, #4]
 80071fc:	7829      	ldrb	r1, [r5, #0]
 80071fe:	1c6e      	adds	r6, r5, #1
 8007200:	3930      	subs	r1, #48	; 0x30
 8007202:	2909      	cmp	r1, #9
 8007204:	d903      	bls.n	800720e <_svfiprintf_r+0x1a6>
 8007206:	2b00      	cmp	r3, #0
 8007208:	d0c5      	beq.n	8007196 <_svfiprintf_r+0x12e>
 800720a:	9209      	str	r2, [sp, #36]	; 0x24
 800720c:	e7c3      	b.n	8007196 <_svfiprintf_r+0x12e>
 800720e:	4342      	muls	r2, r0
 8007210:	0035      	movs	r5, r6
 8007212:	2301      	movs	r3, #1
 8007214:	1852      	adds	r2, r2, r1
 8007216:	e7f1      	b.n	80071fc <_svfiprintf_r+0x194>
 8007218:	ab07      	add	r3, sp, #28
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	003a      	movs	r2, r7
 800721e:	0021      	movs	r1, r4
 8007220:	4b10      	ldr	r3, [pc, #64]	; (8007264 <_svfiprintf_r+0x1fc>)
 8007222:	9803      	ldr	r0, [sp, #12]
 8007224:	e000      	b.n	8007228 <_svfiprintf_r+0x1c0>
 8007226:	bf00      	nop
 8007228:	9004      	str	r0, [sp, #16]
 800722a:	9b04      	ldr	r3, [sp, #16]
 800722c:	3301      	adds	r3, #1
 800722e:	d1d3      	bne.n	80071d8 <_svfiprintf_r+0x170>
 8007230:	89bb      	ldrh	r3, [r7, #12]
 8007232:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007234:	065b      	lsls	r3, r3, #25
 8007236:	d400      	bmi.n	800723a <_svfiprintf_r+0x1d2>
 8007238:	e72d      	b.n	8007096 <_svfiprintf_r+0x2e>
 800723a:	2001      	movs	r0, #1
 800723c:	4240      	negs	r0, r0
 800723e:	e72a      	b.n	8007096 <_svfiprintf_r+0x2e>
 8007240:	ab07      	add	r3, sp, #28
 8007242:	9300      	str	r3, [sp, #0]
 8007244:	003a      	movs	r2, r7
 8007246:	0021      	movs	r1, r4
 8007248:	4b06      	ldr	r3, [pc, #24]	; (8007264 <_svfiprintf_r+0x1fc>)
 800724a:	9803      	ldr	r0, [sp, #12]
 800724c:	f000 f9de 	bl	800760c <_printf_i>
 8007250:	e7ea      	b.n	8007228 <_svfiprintf_r+0x1c0>
 8007252:	46c0      	nop			; (mov r8, r8)
 8007254:	08008308 	.word	0x08008308
 8007258:	0800830e 	.word	0x0800830e
 800725c:	08008312 	.word	0x08008312
 8007260:	00000000 	.word	0x00000000
 8007264:	08006fa5 	.word	0x08006fa5

08007268 <__sfputc_r>:
 8007268:	6893      	ldr	r3, [r2, #8]
 800726a:	b510      	push	{r4, lr}
 800726c:	3b01      	subs	r3, #1
 800726e:	6093      	str	r3, [r2, #8]
 8007270:	2b00      	cmp	r3, #0
 8007272:	da04      	bge.n	800727e <__sfputc_r+0x16>
 8007274:	6994      	ldr	r4, [r2, #24]
 8007276:	42a3      	cmp	r3, r4
 8007278:	db07      	blt.n	800728a <__sfputc_r+0x22>
 800727a:	290a      	cmp	r1, #10
 800727c:	d005      	beq.n	800728a <__sfputc_r+0x22>
 800727e:	6813      	ldr	r3, [r2, #0]
 8007280:	1c58      	adds	r0, r3, #1
 8007282:	6010      	str	r0, [r2, #0]
 8007284:	7019      	strb	r1, [r3, #0]
 8007286:	0008      	movs	r0, r1
 8007288:	bd10      	pop	{r4, pc}
 800728a:	f7ff fa93 	bl	80067b4 <__swbuf_r>
 800728e:	0001      	movs	r1, r0
 8007290:	e7f9      	b.n	8007286 <__sfputc_r+0x1e>

08007292 <__sfputs_r>:
 8007292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007294:	0006      	movs	r6, r0
 8007296:	000f      	movs	r7, r1
 8007298:	0014      	movs	r4, r2
 800729a:	18d5      	adds	r5, r2, r3
 800729c:	42ac      	cmp	r4, r5
 800729e:	d101      	bne.n	80072a4 <__sfputs_r+0x12>
 80072a0:	2000      	movs	r0, #0
 80072a2:	e007      	b.n	80072b4 <__sfputs_r+0x22>
 80072a4:	7821      	ldrb	r1, [r4, #0]
 80072a6:	003a      	movs	r2, r7
 80072a8:	0030      	movs	r0, r6
 80072aa:	f7ff ffdd 	bl	8007268 <__sfputc_r>
 80072ae:	3401      	adds	r4, #1
 80072b0:	1c43      	adds	r3, r0, #1
 80072b2:	d1f3      	bne.n	800729c <__sfputs_r+0xa>
 80072b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072b8 <_vfiprintf_r>:
 80072b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072ba:	b0a1      	sub	sp, #132	; 0x84
 80072bc:	0006      	movs	r6, r0
 80072be:	000c      	movs	r4, r1
 80072c0:	001f      	movs	r7, r3
 80072c2:	9203      	str	r2, [sp, #12]
 80072c4:	2800      	cmp	r0, #0
 80072c6:	d004      	beq.n	80072d2 <_vfiprintf_r+0x1a>
 80072c8:	6983      	ldr	r3, [r0, #24]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d101      	bne.n	80072d2 <_vfiprintf_r+0x1a>
 80072ce:	f7ff fc6d 	bl	8006bac <__sinit>
 80072d2:	4b8e      	ldr	r3, [pc, #568]	; (800750c <_vfiprintf_r+0x254>)
 80072d4:	429c      	cmp	r4, r3
 80072d6:	d11c      	bne.n	8007312 <_vfiprintf_r+0x5a>
 80072d8:	6874      	ldr	r4, [r6, #4]
 80072da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072dc:	07db      	lsls	r3, r3, #31
 80072de:	d405      	bmi.n	80072ec <_vfiprintf_r+0x34>
 80072e0:	89a3      	ldrh	r3, [r4, #12]
 80072e2:	059b      	lsls	r3, r3, #22
 80072e4:	d402      	bmi.n	80072ec <_vfiprintf_r+0x34>
 80072e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072e8:	f7ff fd01 	bl	8006cee <__retarget_lock_acquire_recursive>
 80072ec:	89a3      	ldrh	r3, [r4, #12]
 80072ee:	071b      	lsls	r3, r3, #28
 80072f0:	d502      	bpl.n	80072f8 <_vfiprintf_r+0x40>
 80072f2:	6923      	ldr	r3, [r4, #16]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d11d      	bne.n	8007334 <_vfiprintf_r+0x7c>
 80072f8:	0021      	movs	r1, r4
 80072fa:	0030      	movs	r0, r6
 80072fc:	f7ff fab0 	bl	8006860 <__swsetup_r>
 8007300:	2800      	cmp	r0, #0
 8007302:	d017      	beq.n	8007334 <_vfiprintf_r+0x7c>
 8007304:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007306:	07db      	lsls	r3, r3, #31
 8007308:	d50d      	bpl.n	8007326 <_vfiprintf_r+0x6e>
 800730a:	2001      	movs	r0, #1
 800730c:	4240      	negs	r0, r0
 800730e:	b021      	add	sp, #132	; 0x84
 8007310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007312:	4b7f      	ldr	r3, [pc, #508]	; (8007510 <_vfiprintf_r+0x258>)
 8007314:	429c      	cmp	r4, r3
 8007316:	d101      	bne.n	800731c <_vfiprintf_r+0x64>
 8007318:	68b4      	ldr	r4, [r6, #8]
 800731a:	e7de      	b.n	80072da <_vfiprintf_r+0x22>
 800731c:	4b7d      	ldr	r3, [pc, #500]	; (8007514 <_vfiprintf_r+0x25c>)
 800731e:	429c      	cmp	r4, r3
 8007320:	d1db      	bne.n	80072da <_vfiprintf_r+0x22>
 8007322:	68f4      	ldr	r4, [r6, #12]
 8007324:	e7d9      	b.n	80072da <_vfiprintf_r+0x22>
 8007326:	89a3      	ldrh	r3, [r4, #12]
 8007328:	059b      	lsls	r3, r3, #22
 800732a:	d4ee      	bmi.n	800730a <_vfiprintf_r+0x52>
 800732c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800732e:	f7ff fcdf 	bl	8006cf0 <__retarget_lock_release_recursive>
 8007332:	e7ea      	b.n	800730a <_vfiprintf_r+0x52>
 8007334:	2300      	movs	r3, #0
 8007336:	ad08      	add	r5, sp, #32
 8007338:	616b      	str	r3, [r5, #20]
 800733a:	3320      	adds	r3, #32
 800733c:	766b      	strb	r3, [r5, #25]
 800733e:	3310      	adds	r3, #16
 8007340:	76ab      	strb	r3, [r5, #26]
 8007342:	9707      	str	r7, [sp, #28]
 8007344:	9f03      	ldr	r7, [sp, #12]
 8007346:	783b      	ldrb	r3, [r7, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <_vfiprintf_r+0x98>
 800734c:	2b25      	cmp	r3, #37	; 0x25
 800734e:	d14e      	bne.n	80073ee <_vfiprintf_r+0x136>
 8007350:	9b03      	ldr	r3, [sp, #12]
 8007352:	1afb      	subs	r3, r7, r3
 8007354:	9305      	str	r3, [sp, #20]
 8007356:	9b03      	ldr	r3, [sp, #12]
 8007358:	429f      	cmp	r7, r3
 800735a:	d00d      	beq.n	8007378 <_vfiprintf_r+0xc0>
 800735c:	9b05      	ldr	r3, [sp, #20]
 800735e:	0021      	movs	r1, r4
 8007360:	0030      	movs	r0, r6
 8007362:	9a03      	ldr	r2, [sp, #12]
 8007364:	f7ff ff95 	bl	8007292 <__sfputs_r>
 8007368:	1c43      	adds	r3, r0, #1
 800736a:	d100      	bne.n	800736e <_vfiprintf_r+0xb6>
 800736c:	e0b5      	b.n	80074da <_vfiprintf_r+0x222>
 800736e:	696a      	ldr	r2, [r5, #20]
 8007370:	9b05      	ldr	r3, [sp, #20]
 8007372:	4694      	mov	ip, r2
 8007374:	4463      	add	r3, ip
 8007376:	616b      	str	r3, [r5, #20]
 8007378:	783b      	ldrb	r3, [r7, #0]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d100      	bne.n	8007380 <_vfiprintf_r+0xc8>
 800737e:	e0ac      	b.n	80074da <_vfiprintf_r+0x222>
 8007380:	2201      	movs	r2, #1
 8007382:	1c7b      	adds	r3, r7, #1
 8007384:	9303      	str	r3, [sp, #12]
 8007386:	2300      	movs	r3, #0
 8007388:	4252      	negs	r2, r2
 800738a:	606a      	str	r2, [r5, #4]
 800738c:	a904      	add	r1, sp, #16
 800738e:	3254      	adds	r2, #84	; 0x54
 8007390:	1852      	adds	r2, r2, r1
 8007392:	602b      	str	r3, [r5, #0]
 8007394:	60eb      	str	r3, [r5, #12]
 8007396:	60ab      	str	r3, [r5, #8]
 8007398:	7013      	strb	r3, [r2, #0]
 800739a:	65ab      	str	r3, [r5, #88]	; 0x58
 800739c:	9b03      	ldr	r3, [sp, #12]
 800739e:	2205      	movs	r2, #5
 80073a0:	7819      	ldrb	r1, [r3, #0]
 80073a2:	485d      	ldr	r0, [pc, #372]	; (8007518 <_vfiprintf_r+0x260>)
 80073a4:	f000 fb4a 	bl	8007a3c <memchr>
 80073a8:	9b03      	ldr	r3, [sp, #12]
 80073aa:	1c5f      	adds	r7, r3, #1
 80073ac:	2800      	cmp	r0, #0
 80073ae:	d120      	bne.n	80073f2 <_vfiprintf_r+0x13a>
 80073b0:	682a      	ldr	r2, [r5, #0]
 80073b2:	06d3      	lsls	r3, r2, #27
 80073b4:	d504      	bpl.n	80073c0 <_vfiprintf_r+0x108>
 80073b6:	2353      	movs	r3, #83	; 0x53
 80073b8:	a904      	add	r1, sp, #16
 80073ba:	185b      	adds	r3, r3, r1
 80073bc:	2120      	movs	r1, #32
 80073be:	7019      	strb	r1, [r3, #0]
 80073c0:	0713      	lsls	r3, r2, #28
 80073c2:	d504      	bpl.n	80073ce <_vfiprintf_r+0x116>
 80073c4:	2353      	movs	r3, #83	; 0x53
 80073c6:	a904      	add	r1, sp, #16
 80073c8:	185b      	adds	r3, r3, r1
 80073ca:	212b      	movs	r1, #43	; 0x2b
 80073cc:	7019      	strb	r1, [r3, #0]
 80073ce:	9b03      	ldr	r3, [sp, #12]
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	2b2a      	cmp	r3, #42	; 0x2a
 80073d4:	d016      	beq.n	8007404 <_vfiprintf_r+0x14c>
 80073d6:	2100      	movs	r1, #0
 80073d8:	68eb      	ldr	r3, [r5, #12]
 80073da:	9f03      	ldr	r7, [sp, #12]
 80073dc:	783a      	ldrb	r2, [r7, #0]
 80073de:	1c78      	adds	r0, r7, #1
 80073e0:	3a30      	subs	r2, #48	; 0x30
 80073e2:	4684      	mov	ip, r0
 80073e4:	2a09      	cmp	r2, #9
 80073e6:	d94f      	bls.n	8007488 <_vfiprintf_r+0x1d0>
 80073e8:	2900      	cmp	r1, #0
 80073ea:	d111      	bne.n	8007410 <_vfiprintf_r+0x158>
 80073ec:	e017      	b.n	800741e <_vfiprintf_r+0x166>
 80073ee:	3701      	adds	r7, #1
 80073f0:	e7a9      	b.n	8007346 <_vfiprintf_r+0x8e>
 80073f2:	4b49      	ldr	r3, [pc, #292]	; (8007518 <_vfiprintf_r+0x260>)
 80073f4:	682a      	ldr	r2, [r5, #0]
 80073f6:	1ac0      	subs	r0, r0, r3
 80073f8:	2301      	movs	r3, #1
 80073fa:	4083      	lsls	r3, r0
 80073fc:	4313      	orrs	r3, r2
 80073fe:	602b      	str	r3, [r5, #0]
 8007400:	9703      	str	r7, [sp, #12]
 8007402:	e7cb      	b.n	800739c <_vfiprintf_r+0xe4>
 8007404:	9b07      	ldr	r3, [sp, #28]
 8007406:	1d19      	adds	r1, r3, #4
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	9107      	str	r1, [sp, #28]
 800740c:	2b00      	cmp	r3, #0
 800740e:	db01      	blt.n	8007414 <_vfiprintf_r+0x15c>
 8007410:	930b      	str	r3, [sp, #44]	; 0x2c
 8007412:	e004      	b.n	800741e <_vfiprintf_r+0x166>
 8007414:	425b      	negs	r3, r3
 8007416:	60eb      	str	r3, [r5, #12]
 8007418:	2302      	movs	r3, #2
 800741a:	4313      	orrs	r3, r2
 800741c:	602b      	str	r3, [r5, #0]
 800741e:	783b      	ldrb	r3, [r7, #0]
 8007420:	2b2e      	cmp	r3, #46	; 0x2e
 8007422:	d10a      	bne.n	800743a <_vfiprintf_r+0x182>
 8007424:	787b      	ldrb	r3, [r7, #1]
 8007426:	2b2a      	cmp	r3, #42	; 0x2a
 8007428:	d137      	bne.n	800749a <_vfiprintf_r+0x1e2>
 800742a:	9b07      	ldr	r3, [sp, #28]
 800742c:	3702      	adds	r7, #2
 800742e:	1d1a      	adds	r2, r3, #4
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	9207      	str	r2, [sp, #28]
 8007434:	2b00      	cmp	r3, #0
 8007436:	db2d      	blt.n	8007494 <_vfiprintf_r+0x1dc>
 8007438:	9309      	str	r3, [sp, #36]	; 0x24
 800743a:	2203      	movs	r2, #3
 800743c:	7839      	ldrb	r1, [r7, #0]
 800743e:	4837      	ldr	r0, [pc, #220]	; (800751c <_vfiprintf_r+0x264>)
 8007440:	f000 fafc 	bl	8007a3c <memchr>
 8007444:	2800      	cmp	r0, #0
 8007446:	d007      	beq.n	8007458 <_vfiprintf_r+0x1a0>
 8007448:	4b34      	ldr	r3, [pc, #208]	; (800751c <_vfiprintf_r+0x264>)
 800744a:	682a      	ldr	r2, [r5, #0]
 800744c:	1ac0      	subs	r0, r0, r3
 800744e:	2340      	movs	r3, #64	; 0x40
 8007450:	4083      	lsls	r3, r0
 8007452:	4313      	orrs	r3, r2
 8007454:	3701      	adds	r7, #1
 8007456:	602b      	str	r3, [r5, #0]
 8007458:	7839      	ldrb	r1, [r7, #0]
 800745a:	1c7b      	adds	r3, r7, #1
 800745c:	2206      	movs	r2, #6
 800745e:	4830      	ldr	r0, [pc, #192]	; (8007520 <_vfiprintf_r+0x268>)
 8007460:	9303      	str	r3, [sp, #12]
 8007462:	7629      	strb	r1, [r5, #24]
 8007464:	f000 faea 	bl	8007a3c <memchr>
 8007468:	2800      	cmp	r0, #0
 800746a:	d045      	beq.n	80074f8 <_vfiprintf_r+0x240>
 800746c:	4b2d      	ldr	r3, [pc, #180]	; (8007524 <_vfiprintf_r+0x26c>)
 800746e:	2b00      	cmp	r3, #0
 8007470:	d127      	bne.n	80074c2 <_vfiprintf_r+0x20a>
 8007472:	2207      	movs	r2, #7
 8007474:	9b07      	ldr	r3, [sp, #28]
 8007476:	3307      	adds	r3, #7
 8007478:	4393      	bics	r3, r2
 800747a:	3308      	adds	r3, #8
 800747c:	9307      	str	r3, [sp, #28]
 800747e:	696b      	ldr	r3, [r5, #20]
 8007480:	9a04      	ldr	r2, [sp, #16]
 8007482:	189b      	adds	r3, r3, r2
 8007484:	616b      	str	r3, [r5, #20]
 8007486:	e75d      	b.n	8007344 <_vfiprintf_r+0x8c>
 8007488:	210a      	movs	r1, #10
 800748a:	434b      	muls	r3, r1
 800748c:	4667      	mov	r7, ip
 800748e:	189b      	adds	r3, r3, r2
 8007490:	3909      	subs	r1, #9
 8007492:	e7a3      	b.n	80073dc <_vfiprintf_r+0x124>
 8007494:	2301      	movs	r3, #1
 8007496:	425b      	negs	r3, r3
 8007498:	e7ce      	b.n	8007438 <_vfiprintf_r+0x180>
 800749a:	2300      	movs	r3, #0
 800749c:	001a      	movs	r2, r3
 800749e:	3701      	adds	r7, #1
 80074a0:	606b      	str	r3, [r5, #4]
 80074a2:	7839      	ldrb	r1, [r7, #0]
 80074a4:	1c78      	adds	r0, r7, #1
 80074a6:	3930      	subs	r1, #48	; 0x30
 80074a8:	4684      	mov	ip, r0
 80074aa:	2909      	cmp	r1, #9
 80074ac:	d903      	bls.n	80074b6 <_vfiprintf_r+0x1fe>
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d0c3      	beq.n	800743a <_vfiprintf_r+0x182>
 80074b2:	9209      	str	r2, [sp, #36]	; 0x24
 80074b4:	e7c1      	b.n	800743a <_vfiprintf_r+0x182>
 80074b6:	230a      	movs	r3, #10
 80074b8:	435a      	muls	r2, r3
 80074ba:	4667      	mov	r7, ip
 80074bc:	1852      	adds	r2, r2, r1
 80074be:	3b09      	subs	r3, #9
 80074c0:	e7ef      	b.n	80074a2 <_vfiprintf_r+0x1ea>
 80074c2:	ab07      	add	r3, sp, #28
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	0022      	movs	r2, r4
 80074c8:	0029      	movs	r1, r5
 80074ca:	0030      	movs	r0, r6
 80074cc:	4b16      	ldr	r3, [pc, #88]	; (8007528 <_vfiprintf_r+0x270>)
 80074ce:	e000      	b.n	80074d2 <_vfiprintf_r+0x21a>
 80074d0:	bf00      	nop
 80074d2:	9004      	str	r0, [sp, #16]
 80074d4:	9b04      	ldr	r3, [sp, #16]
 80074d6:	3301      	adds	r3, #1
 80074d8:	d1d1      	bne.n	800747e <_vfiprintf_r+0x1c6>
 80074da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074dc:	07db      	lsls	r3, r3, #31
 80074de:	d405      	bmi.n	80074ec <_vfiprintf_r+0x234>
 80074e0:	89a3      	ldrh	r3, [r4, #12]
 80074e2:	059b      	lsls	r3, r3, #22
 80074e4:	d402      	bmi.n	80074ec <_vfiprintf_r+0x234>
 80074e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074e8:	f7ff fc02 	bl	8006cf0 <__retarget_lock_release_recursive>
 80074ec:	89a3      	ldrh	r3, [r4, #12]
 80074ee:	065b      	lsls	r3, r3, #25
 80074f0:	d500      	bpl.n	80074f4 <_vfiprintf_r+0x23c>
 80074f2:	e70a      	b.n	800730a <_vfiprintf_r+0x52>
 80074f4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80074f6:	e70a      	b.n	800730e <_vfiprintf_r+0x56>
 80074f8:	ab07      	add	r3, sp, #28
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	0022      	movs	r2, r4
 80074fe:	0029      	movs	r1, r5
 8007500:	0030      	movs	r0, r6
 8007502:	4b09      	ldr	r3, [pc, #36]	; (8007528 <_vfiprintf_r+0x270>)
 8007504:	f000 f882 	bl	800760c <_printf_i>
 8007508:	e7e3      	b.n	80074d2 <_vfiprintf_r+0x21a>
 800750a:	46c0      	nop			; (mov r8, r8)
 800750c:	080082c8 	.word	0x080082c8
 8007510:	080082e8 	.word	0x080082e8
 8007514:	080082a8 	.word	0x080082a8
 8007518:	08008308 	.word	0x08008308
 800751c:	0800830e 	.word	0x0800830e
 8007520:	08008312 	.word	0x08008312
 8007524:	00000000 	.word	0x00000000
 8007528:	08007293 	.word	0x08007293

0800752c <_printf_common>:
 800752c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800752e:	0015      	movs	r5, r2
 8007530:	9301      	str	r3, [sp, #4]
 8007532:	688a      	ldr	r2, [r1, #8]
 8007534:	690b      	ldr	r3, [r1, #16]
 8007536:	000c      	movs	r4, r1
 8007538:	9000      	str	r0, [sp, #0]
 800753a:	4293      	cmp	r3, r2
 800753c:	da00      	bge.n	8007540 <_printf_common+0x14>
 800753e:	0013      	movs	r3, r2
 8007540:	0022      	movs	r2, r4
 8007542:	602b      	str	r3, [r5, #0]
 8007544:	3243      	adds	r2, #67	; 0x43
 8007546:	7812      	ldrb	r2, [r2, #0]
 8007548:	2a00      	cmp	r2, #0
 800754a:	d001      	beq.n	8007550 <_printf_common+0x24>
 800754c:	3301      	adds	r3, #1
 800754e:	602b      	str	r3, [r5, #0]
 8007550:	6823      	ldr	r3, [r4, #0]
 8007552:	069b      	lsls	r3, r3, #26
 8007554:	d502      	bpl.n	800755c <_printf_common+0x30>
 8007556:	682b      	ldr	r3, [r5, #0]
 8007558:	3302      	adds	r3, #2
 800755a:	602b      	str	r3, [r5, #0]
 800755c:	6822      	ldr	r2, [r4, #0]
 800755e:	2306      	movs	r3, #6
 8007560:	0017      	movs	r7, r2
 8007562:	401f      	ands	r7, r3
 8007564:	421a      	tst	r2, r3
 8007566:	d027      	beq.n	80075b8 <_printf_common+0x8c>
 8007568:	0023      	movs	r3, r4
 800756a:	3343      	adds	r3, #67	; 0x43
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	1e5a      	subs	r2, r3, #1
 8007570:	4193      	sbcs	r3, r2
 8007572:	6822      	ldr	r2, [r4, #0]
 8007574:	0692      	lsls	r2, r2, #26
 8007576:	d430      	bmi.n	80075da <_printf_common+0xae>
 8007578:	0022      	movs	r2, r4
 800757a:	9901      	ldr	r1, [sp, #4]
 800757c:	9800      	ldr	r0, [sp, #0]
 800757e:	9e08      	ldr	r6, [sp, #32]
 8007580:	3243      	adds	r2, #67	; 0x43
 8007582:	47b0      	blx	r6
 8007584:	1c43      	adds	r3, r0, #1
 8007586:	d025      	beq.n	80075d4 <_printf_common+0xa8>
 8007588:	2306      	movs	r3, #6
 800758a:	6820      	ldr	r0, [r4, #0]
 800758c:	682a      	ldr	r2, [r5, #0]
 800758e:	68e1      	ldr	r1, [r4, #12]
 8007590:	2500      	movs	r5, #0
 8007592:	4003      	ands	r3, r0
 8007594:	2b04      	cmp	r3, #4
 8007596:	d103      	bne.n	80075a0 <_printf_common+0x74>
 8007598:	1a8d      	subs	r5, r1, r2
 800759a:	43eb      	mvns	r3, r5
 800759c:	17db      	asrs	r3, r3, #31
 800759e:	401d      	ands	r5, r3
 80075a0:	68a3      	ldr	r3, [r4, #8]
 80075a2:	6922      	ldr	r2, [r4, #16]
 80075a4:	4293      	cmp	r3, r2
 80075a6:	dd01      	ble.n	80075ac <_printf_common+0x80>
 80075a8:	1a9b      	subs	r3, r3, r2
 80075aa:	18ed      	adds	r5, r5, r3
 80075ac:	2700      	movs	r7, #0
 80075ae:	42bd      	cmp	r5, r7
 80075b0:	d120      	bne.n	80075f4 <_printf_common+0xc8>
 80075b2:	2000      	movs	r0, #0
 80075b4:	e010      	b.n	80075d8 <_printf_common+0xac>
 80075b6:	3701      	adds	r7, #1
 80075b8:	68e3      	ldr	r3, [r4, #12]
 80075ba:	682a      	ldr	r2, [r5, #0]
 80075bc:	1a9b      	subs	r3, r3, r2
 80075be:	42bb      	cmp	r3, r7
 80075c0:	ddd2      	ble.n	8007568 <_printf_common+0x3c>
 80075c2:	0022      	movs	r2, r4
 80075c4:	2301      	movs	r3, #1
 80075c6:	9901      	ldr	r1, [sp, #4]
 80075c8:	9800      	ldr	r0, [sp, #0]
 80075ca:	9e08      	ldr	r6, [sp, #32]
 80075cc:	3219      	adds	r2, #25
 80075ce:	47b0      	blx	r6
 80075d0:	1c43      	adds	r3, r0, #1
 80075d2:	d1f0      	bne.n	80075b6 <_printf_common+0x8a>
 80075d4:	2001      	movs	r0, #1
 80075d6:	4240      	negs	r0, r0
 80075d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80075da:	2030      	movs	r0, #48	; 0x30
 80075dc:	18e1      	adds	r1, r4, r3
 80075de:	3143      	adds	r1, #67	; 0x43
 80075e0:	7008      	strb	r0, [r1, #0]
 80075e2:	0021      	movs	r1, r4
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	3145      	adds	r1, #69	; 0x45
 80075e8:	7809      	ldrb	r1, [r1, #0]
 80075ea:	18a2      	adds	r2, r4, r2
 80075ec:	3243      	adds	r2, #67	; 0x43
 80075ee:	3302      	adds	r3, #2
 80075f0:	7011      	strb	r1, [r2, #0]
 80075f2:	e7c1      	b.n	8007578 <_printf_common+0x4c>
 80075f4:	0022      	movs	r2, r4
 80075f6:	2301      	movs	r3, #1
 80075f8:	9901      	ldr	r1, [sp, #4]
 80075fa:	9800      	ldr	r0, [sp, #0]
 80075fc:	9e08      	ldr	r6, [sp, #32]
 80075fe:	321a      	adds	r2, #26
 8007600:	47b0      	blx	r6
 8007602:	1c43      	adds	r3, r0, #1
 8007604:	d0e6      	beq.n	80075d4 <_printf_common+0xa8>
 8007606:	3701      	adds	r7, #1
 8007608:	e7d1      	b.n	80075ae <_printf_common+0x82>
	...

0800760c <_printf_i>:
 800760c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800760e:	b08b      	sub	sp, #44	; 0x2c
 8007610:	9206      	str	r2, [sp, #24]
 8007612:	000a      	movs	r2, r1
 8007614:	3243      	adds	r2, #67	; 0x43
 8007616:	9307      	str	r3, [sp, #28]
 8007618:	9005      	str	r0, [sp, #20]
 800761a:	9204      	str	r2, [sp, #16]
 800761c:	7e0a      	ldrb	r2, [r1, #24]
 800761e:	000c      	movs	r4, r1
 8007620:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007622:	2a78      	cmp	r2, #120	; 0x78
 8007624:	d807      	bhi.n	8007636 <_printf_i+0x2a>
 8007626:	2a62      	cmp	r2, #98	; 0x62
 8007628:	d809      	bhi.n	800763e <_printf_i+0x32>
 800762a:	2a00      	cmp	r2, #0
 800762c:	d100      	bne.n	8007630 <_printf_i+0x24>
 800762e:	e0c1      	b.n	80077b4 <_printf_i+0x1a8>
 8007630:	2a58      	cmp	r2, #88	; 0x58
 8007632:	d100      	bne.n	8007636 <_printf_i+0x2a>
 8007634:	e08c      	b.n	8007750 <_printf_i+0x144>
 8007636:	0026      	movs	r6, r4
 8007638:	3642      	adds	r6, #66	; 0x42
 800763a:	7032      	strb	r2, [r6, #0]
 800763c:	e022      	b.n	8007684 <_printf_i+0x78>
 800763e:	0010      	movs	r0, r2
 8007640:	3863      	subs	r0, #99	; 0x63
 8007642:	2815      	cmp	r0, #21
 8007644:	d8f7      	bhi.n	8007636 <_printf_i+0x2a>
 8007646:	f7f8 fd63 	bl	8000110 <__gnu_thumb1_case_shi>
 800764a:	0016      	.short	0x0016
 800764c:	fff6001f 	.word	0xfff6001f
 8007650:	fff6fff6 	.word	0xfff6fff6
 8007654:	001ffff6 	.word	0x001ffff6
 8007658:	fff6fff6 	.word	0xfff6fff6
 800765c:	fff6fff6 	.word	0xfff6fff6
 8007660:	003600a8 	.word	0x003600a8
 8007664:	fff6009a 	.word	0xfff6009a
 8007668:	00b9fff6 	.word	0x00b9fff6
 800766c:	0036fff6 	.word	0x0036fff6
 8007670:	fff6fff6 	.word	0xfff6fff6
 8007674:	009e      	.short	0x009e
 8007676:	0026      	movs	r6, r4
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	3642      	adds	r6, #66	; 0x42
 800767c:	1d11      	adds	r1, r2, #4
 800767e:	6019      	str	r1, [r3, #0]
 8007680:	6813      	ldr	r3, [r2, #0]
 8007682:	7033      	strb	r3, [r6, #0]
 8007684:	2301      	movs	r3, #1
 8007686:	e0a7      	b.n	80077d8 <_printf_i+0x1cc>
 8007688:	6808      	ldr	r0, [r1, #0]
 800768a:	6819      	ldr	r1, [r3, #0]
 800768c:	1d0a      	adds	r2, r1, #4
 800768e:	0605      	lsls	r5, r0, #24
 8007690:	d50b      	bpl.n	80076aa <_printf_i+0x9e>
 8007692:	680d      	ldr	r5, [r1, #0]
 8007694:	601a      	str	r2, [r3, #0]
 8007696:	2d00      	cmp	r5, #0
 8007698:	da03      	bge.n	80076a2 <_printf_i+0x96>
 800769a:	232d      	movs	r3, #45	; 0x2d
 800769c:	9a04      	ldr	r2, [sp, #16]
 800769e:	426d      	negs	r5, r5
 80076a0:	7013      	strb	r3, [r2, #0]
 80076a2:	4b61      	ldr	r3, [pc, #388]	; (8007828 <_printf_i+0x21c>)
 80076a4:	270a      	movs	r7, #10
 80076a6:	9303      	str	r3, [sp, #12]
 80076a8:	e01b      	b.n	80076e2 <_printf_i+0xd6>
 80076aa:	680d      	ldr	r5, [r1, #0]
 80076ac:	601a      	str	r2, [r3, #0]
 80076ae:	0641      	lsls	r1, r0, #25
 80076b0:	d5f1      	bpl.n	8007696 <_printf_i+0x8a>
 80076b2:	b22d      	sxth	r5, r5
 80076b4:	e7ef      	b.n	8007696 <_printf_i+0x8a>
 80076b6:	680d      	ldr	r5, [r1, #0]
 80076b8:	6819      	ldr	r1, [r3, #0]
 80076ba:	1d08      	adds	r0, r1, #4
 80076bc:	6018      	str	r0, [r3, #0]
 80076be:	062e      	lsls	r6, r5, #24
 80076c0:	d501      	bpl.n	80076c6 <_printf_i+0xba>
 80076c2:	680d      	ldr	r5, [r1, #0]
 80076c4:	e003      	b.n	80076ce <_printf_i+0xc2>
 80076c6:	066d      	lsls	r5, r5, #25
 80076c8:	d5fb      	bpl.n	80076c2 <_printf_i+0xb6>
 80076ca:	680d      	ldr	r5, [r1, #0]
 80076cc:	b2ad      	uxth	r5, r5
 80076ce:	4b56      	ldr	r3, [pc, #344]	; (8007828 <_printf_i+0x21c>)
 80076d0:	2708      	movs	r7, #8
 80076d2:	9303      	str	r3, [sp, #12]
 80076d4:	2a6f      	cmp	r2, #111	; 0x6f
 80076d6:	d000      	beq.n	80076da <_printf_i+0xce>
 80076d8:	3702      	adds	r7, #2
 80076da:	0023      	movs	r3, r4
 80076dc:	2200      	movs	r2, #0
 80076de:	3343      	adds	r3, #67	; 0x43
 80076e0:	701a      	strb	r2, [r3, #0]
 80076e2:	6863      	ldr	r3, [r4, #4]
 80076e4:	60a3      	str	r3, [r4, #8]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	db03      	blt.n	80076f2 <_printf_i+0xe6>
 80076ea:	2204      	movs	r2, #4
 80076ec:	6821      	ldr	r1, [r4, #0]
 80076ee:	4391      	bics	r1, r2
 80076f0:	6021      	str	r1, [r4, #0]
 80076f2:	2d00      	cmp	r5, #0
 80076f4:	d102      	bne.n	80076fc <_printf_i+0xf0>
 80076f6:	9e04      	ldr	r6, [sp, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00c      	beq.n	8007716 <_printf_i+0x10a>
 80076fc:	9e04      	ldr	r6, [sp, #16]
 80076fe:	0028      	movs	r0, r5
 8007700:	0039      	movs	r1, r7
 8007702:	f7f8 fd95 	bl	8000230 <__aeabi_uidivmod>
 8007706:	9b03      	ldr	r3, [sp, #12]
 8007708:	3e01      	subs	r6, #1
 800770a:	5c5b      	ldrb	r3, [r3, r1]
 800770c:	7033      	strb	r3, [r6, #0]
 800770e:	002b      	movs	r3, r5
 8007710:	0005      	movs	r5, r0
 8007712:	429f      	cmp	r7, r3
 8007714:	d9f3      	bls.n	80076fe <_printf_i+0xf2>
 8007716:	2f08      	cmp	r7, #8
 8007718:	d109      	bne.n	800772e <_printf_i+0x122>
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	07db      	lsls	r3, r3, #31
 800771e:	d506      	bpl.n	800772e <_printf_i+0x122>
 8007720:	6863      	ldr	r3, [r4, #4]
 8007722:	6922      	ldr	r2, [r4, #16]
 8007724:	4293      	cmp	r3, r2
 8007726:	dc02      	bgt.n	800772e <_printf_i+0x122>
 8007728:	2330      	movs	r3, #48	; 0x30
 800772a:	3e01      	subs	r6, #1
 800772c:	7033      	strb	r3, [r6, #0]
 800772e:	9b04      	ldr	r3, [sp, #16]
 8007730:	1b9b      	subs	r3, r3, r6
 8007732:	6123      	str	r3, [r4, #16]
 8007734:	9b07      	ldr	r3, [sp, #28]
 8007736:	0021      	movs	r1, r4
 8007738:	9300      	str	r3, [sp, #0]
 800773a:	9805      	ldr	r0, [sp, #20]
 800773c:	9b06      	ldr	r3, [sp, #24]
 800773e:	aa09      	add	r2, sp, #36	; 0x24
 8007740:	f7ff fef4 	bl	800752c <_printf_common>
 8007744:	1c43      	adds	r3, r0, #1
 8007746:	d14c      	bne.n	80077e2 <_printf_i+0x1d6>
 8007748:	2001      	movs	r0, #1
 800774a:	4240      	negs	r0, r0
 800774c:	b00b      	add	sp, #44	; 0x2c
 800774e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007750:	3145      	adds	r1, #69	; 0x45
 8007752:	700a      	strb	r2, [r1, #0]
 8007754:	4a34      	ldr	r2, [pc, #208]	; (8007828 <_printf_i+0x21c>)
 8007756:	9203      	str	r2, [sp, #12]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	6821      	ldr	r1, [r4, #0]
 800775c:	ca20      	ldmia	r2!, {r5}
 800775e:	601a      	str	r2, [r3, #0]
 8007760:	0608      	lsls	r0, r1, #24
 8007762:	d516      	bpl.n	8007792 <_printf_i+0x186>
 8007764:	07cb      	lsls	r3, r1, #31
 8007766:	d502      	bpl.n	800776e <_printf_i+0x162>
 8007768:	2320      	movs	r3, #32
 800776a:	4319      	orrs	r1, r3
 800776c:	6021      	str	r1, [r4, #0]
 800776e:	2710      	movs	r7, #16
 8007770:	2d00      	cmp	r5, #0
 8007772:	d1b2      	bne.n	80076da <_printf_i+0xce>
 8007774:	2320      	movs	r3, #32
 8007776:	6822      	ldr	r2, [r4, #0]
 8007778:	439a      	bics	r2, r3
 800777a:	6022      	str	r2, [r4, #0]
 800777c:	e7ad      	b.n	80076da <_printf_i+0xce>
 800777e:	2220      	movs	r2, #32
 8007780:	6809      	ldr	r1, [r1, #0]
 8007782:	430a      	orrs	r2, r1
 8007784:	6022      	str	r2, [r4, #0]
 8007786:	0022      	movs	r2, r4
 8007788:	2178      	movs	r1, #120	; 0x78
 800778a:	3245      	adds	r2, #69	; 0x45
 800778c:	7011      	strb	r1, [r2, #0]
 800778e:	4a27      	ldr	r2, [pc, #156]	; (800782c <_printf_i+0x220>)
 8007790:	e7e1      	b.n	8007756 <_printf_i+0x14a>
 8007792:	0648      	lsls	r0, r1, #25
 8007794:	d5e6      	bpl.n	8007764 <_printf_i+0x158>
 8007796:	b2ad      	uxth	r5, r5
 8007798:	e7e4      	b.n	8007764 <_printf_i+0x158>
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	680d      	ldr	r5, [r1, #0]
 800779e:	1d10      	adds	r0, r2, #4
 80077a0:	6949      	ldr	r1, [r1, #20]
 80077a2:	6018      	str	r0, [r3, #0]
 80077a4:	6813      	ldr	r3, [r2, #0]
 80077a6:	062e      	lsls	r6, r5, #24
 80077a8:	d501      	bpl.n	80077ae <_printf_i+0x1a2>
 80077aa:	6019      	str	r1, [r3, #0]
 80077ac:	e002      	b.n	80077b4 <_printf_i+0x1a8>
 80077ae:	066d      	lsls	r5, r5, #25
 80077b0:	d5fb      	bpl.n	80077aa <_printf_i+0x19e>
 80077b2:	8019      	strh	r1, [r3, #0]
 80077b4:	2300      	movs	r3, #0
 80077b6:	9e04      	ldr	r6, [sp, #16]
 80077b8:	6123      	str	r3, [r4, #16]
 80077ba:	e7bb      	b.n	8007734 <_printf_i+0x128>
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	1d11      	adds	r1, r2, #4
 80077c0:	6019      	str	r1, [r3, #0]
 80077c2:	6816      	ldr	r6, [r2, #0]
 80077c4:	2100      	movs	r1, #0
 80077c6:	0030      	movs	r0, r6
 80077c8:	6862      	ldr	r2, [r4, #4]
 80077ca:	f000 f937 	bl	8007a3c <memchr>
 80077ce:	2800      	cmp	r0, #0
 80077d0:	d001      	beq.n	80077d6 <_printf_i+0x1ca>
 80077d2:	1b80      	subs	r0, r0, r6
 80077d4:	6060      	str	r0, [r4, #4]
 80077d6:	6863      	ldr	r3, [r4, #4]
 80077d8:	6123      	str	r3, [r4, #16]
 80077da:	2300      	movs	r3, #0
 80077dc:	9a04      	ldr	r2, [sp, #16]
 80077de:	7013      	strb	r3, [r2, #0]
 80077e0:	e7a8      	b.n	8007734 <_printf_i+0x128>
 80077e2:	6923      	ldr	r3, [r4, #16]
 80077e4:	0032      	movs	r2, r6
 80077e6:	9906      	ldr	r1, [sp, #24]
 80077e8:	9805      	ldr	r0, [sp, #20]
 80077ea:	9d07      	ldr	r5, [sp, #28]
 80077ec:	47a8      	blx	r5
 80077ee:	1c43      	adds	r3, r0, #1
 80077f0:	d0aa      	beq.n	8007748 <_printf_i+0x13c>
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	079b      	lsls	r3, r3, #30
 80077f6:	d415      	bmi.n	8007824 <_printf_i+0x218>
 80077f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077fa:	68e0      	ldr	r0, [r4, #12]
 80077fc:	4298      	cmp	r0, r3
 80077fe:	daa5      	bge.n	800774c <_printf_i+0x140>
 8007800:	0018      	movs	r0, r3
 8007802:	e7a3      	b.n	800774c <_printf_i+0x140>
 8007804:	0022      	movs	r2, r4
 8007806:	2301      	movs	r3, #1
 8007808:	9906      	ldr	r1, [sp, #24]
 800780a:	9805      	ldr	r0, [sp, #20]
 800780c:	9e07      	ldr	r6, [sp, #28]
 800780e:	3219      	adds	r2, #25
 8007810:	47b0      	blx	r6
 8007812:	1c43      	adds	r3, r0, #1
 8007814:	d098      	beq.n	8007748 <_printf_i+0x13c>
 8007816:	3501      	adds	r5, #1
 8007818:	68e3      	ldr	r3, [r4, #12]
 800781a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800781c:	1a9b      	subs	r3, r3, r2
 800781e:	42ab      	cmp	r3, r5
 8007820:	dcf0      	bgt.n	8007804 <_printf_i+0x1f8>
 8007822:	e7e9      	b.n	80077f8 <_printf_i+0x1ec>
 8007824:	2500      	movs	r5, #0
 8007826:	e7f7      	b.n	8007818 <_printf_i+0x20c>
 8007828:	08008319 	.word	0x08008319
 800782c:	0800832a 	.word	0x0800832a

08007830 <_putc_r>:
 8007830:	b570      	push	{r4, r5, r6, lr}
 8007832:	0006      	movs	r6, r0
 8007834:	000d      	movs	r5, r1
 8007836:	0014      	movs	r4, r2
 8007838:	2800      	cmp	r0, #0
 800783a:	d004      	beq.n	8007846 <_putc_r+0x16>
 800783c:	6983      	ldr	r3, [r0, #24]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <_putc_r+0x16>
 8007842:	f7ff f9b3 	bl	8006bac <__sinit>
 8007846:	4b1c      	ldr	r3, [pc, #112]	; (80078b8 <_putc_r+0x88>)
 8007848:	429c      	cmp	r4, r3
 800784a:	d124      	bne.n	8007896 <_putc_r+0x66>
 800784c:	6874      	ldr	r4, [r6, #4]
 800784e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007850:	07db      	lsls	r3, r3, #31
 8007852:	d405      	bmi.n	8007860 <_putc_r+0x30>
 8007854:	89a3      	ldrh	r3, [r4, #12]
 8007856:	059b      	lsls	r3, r3, #22
 8007858:	d402      	bmi.n	8007860 <_putc_r+0x30>
 800785a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800785c:	f7ff fa47 	bl	8006cee <__retarget_lock_acquire_recursive>
 8007860:	68a3      	ldr	r3, [r4, #8]
 8007862:	3b01      	subs	r3, #1
 8007864:	60a3      	str	r3, [r4, #8]
 8007866:	2b00      	cmp	r3, #0
 8007868:	da05      	bge.n	8007876 <_putc_r+0x46>
 800786a:	69a2      	ldr	r2, [r4, #24]
 800786c:	4293      	cmp	r3, r2
 800786e:	db1c      	blt.n	80078aa <_putc_r+0x7a>
 8007870:	b2eb      	uxtb	r3, r5
 8007872:	2b0a      	cmp	r3, #10
 8007874:	d019      	beq.n	80078aa <_putc_r+0x7a>
 8007876:	6823      	ldr	r3, [r4, #0]
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	6022      	str	r2, [r4, #0]
 800787c:	701d      	strb	r5, [r3, #0]
 800787e:	b2ed      	uxtb	r5, r5
 8007880:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007882:	07db      	lsls	r3, r3, #31
 8007884:	d405      	bmi.n	8007892 <_putc_r+0x62>
 8007886:	89a3      	ldrh	r3, [r4, #12]
 8007888:	059b      	lsls	r3, r3, #22
 800788a:	d402      	bmi.n	8007892 <_putc_r+0x62>
 800788c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800788e:	f7ff fa2f 	bl	8006cf0 <__retarget_lock_release_recursive>
 8007892:	0028      	movs	r0, r5
 8007894:	bd70      	pop	{r4, r5, r6, pc}
 8007896:	4b09      	ldr	r3, [pc, #36]	; (80078bc <_putc_r+0x8c>)
 8007898:	429c      	cmp	r4, r3
 800789a:	d101      	bne.n	80078a0 <_putc_r+0x70>
 800789c:	68b4      	ldr	r4, [r6, #8]
 800789e:	e7d6      	b.n	800784e <_putc_r+0x1e>
 80078a0:	4b07      	ldr	r3, [pc, #28]	; (80078c0 <_putc_r+0x90>)
 80078a2:	429c      	cmp	r4, r3
 80078a4:	d1d3      	bne.n	800784e <_putc_r+0x1e>
 80078a6:	68f4      	ldr	r4, [r6, #12]
 80078a8:	e7d1      	b.n	800784e <_putc_r+0x1e>
 80078aa:	0029      	movs	r1, r5
 80078ac:	0022      	movs	r2, r4
 80078ae:	0030      	movs	r0, r6
 80078b0:	f7fe ff80 	bl	80067b4 <__swbuf_r>
 80078b4:	0005      	movs	r5, r0
 80078b6:	e7e3      	b.n	8007880 <_putc_r+0x50>
 80078b8:	080082c8 	.word	0x080082c8
 80078bc:	080082e8 	.word	0x080082e8
 80078c0:	080082a8 	.word	0x080082a8

080078c4 <_sbrk_r>:
 80078c4:	2300      	movs	r3, #0
 80078c6:	b570      	push	{r4, r5, r6, lr}
 80078c8:	4d06      	ldr	r5, [pc, #24]	; (80078e4 <_sbrk_r+0x20>)
 80078ca:	0004      	movs	r4, r0
 80078cc:	0008      	movs	r0, r1
 80078ce:	602b      	str	r3, [r5, #0]
 80078d0:	f7fa fba4 	bl	800201c <_sbrk>
 80078d4:	1c43      	adds	r3, r0, #1
 80078d6:	d103      	bne.n	80078e0 <_sbrk_r+0x1c>
 80078d8:	682b      	ldr	r3, [r5, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d000      	beq.n	80078e0 <_sbrk_r+0x1c>
 80078de:	6023      	str	r3, [r4, #0]
 80078e0:	bd70      	pop	{r4, r5, r6, pc}
 80078e2:	46c0      	nop			; (mov r8, r8)
 80078e4:	20000dbc 	.word	0x20000dbc

080078e8 <__sread>:
 80078e8:	b570      	push	{r4, r5, r6, lr}
 80078ea:	000c      	movs	r4, r1
 80078ec:	250e      	movs	r5, #14
 80078ee:	5f49      	ldrsh	r1, [r1, r5]
 80078f0:	f000 f902 	bl	8007af8 <_read_r>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	db03      	blt.n	8007900 <__sread+0x18>
 80078f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80078fa:	181b      	adds	r3, r3, r0
 80078fc:	6563      	str	r3, [r4, #84]	; 0x54
 80078fe:	bd70      	pop	{r4, r5, r6, pc}
 8007900:	89a3      	ldrh	r3, [r4, #12]
 8007902:	4a02      	ldr	r2, [pc, #8]	; (800790c <__sread+0x24>)
 8007904:	4013      	ands	r3, r2
 8007906:	81a3      	strh	r3, [r4, #12]
 8007908:	e7f9      	b.n	80078fe <__sread+0x16>
 800790a:	46c0      	nop			; (mov r8, r8)
 800790c:	ffffefff 	.word	0xffffefff

08007910 <__swrite>:
 8007910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007912:	001f      	movs	r7, r3
 8007914:	898b      	ldrh	r3, [r1, #12]
 8007916:	0005      	movs	r5, r0
 8007918:	000c      	movs	r4, r1
 800791a:	0016      	movs	r6, r2
 800791c:	05db      	lsls	r3, r3, #23
 800791e:	d505      	bpl.n	800792c <__swrite+0x1c>
 8007920:	230e      	movs	r3, #14
 8007922:	5ec9      	ldrsh	r1, [r1, r3]
 8007924:	2200      	movs	r2, #0
 8007926:	2302      	movs	r3, #2
 8007928:	f000 f874 	bl	8007a14 <_lseek_r>
 800792c:	89a3      	ldrh	r3, [r4, #12]
 800792e:	4a05      	ldr	r2, [pc, #20]	; (8007944 <__swrite+0x34>)
 8007930:	0028      	movs	r0, r5
 8007932:	4013      	ands	r3, r2
 8007934:	81a3      	strh	r3, [r4, #12]
 8007936:	0032      	movs	r2, r6
 8007938:	230e      	movs	r3, #14
 800793a:	5ee1      	ldrsh	r1, [r4, r3]
 800793c:	003b      	movs	r3, r7
 800793e:	f000 f81f 	bl	8007980 <_write_r>
 8007942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007944:	ffffefff 	.word	0xffffefff

08007948 <__sseek>:
 8007948:	b570      	push	{r4, r5, r6, lr}
 800794a:	000c      	movs	r4, r1
 800794c:	250e      	movs	r5, #14
 800794e:	5f49      	ldrsh	r1, [r1, r5]
 8007950:	f000 f860 	bl	8007a14 <_lseek_r>
 8007954:	89a3      	ldrh	r3, [r4, #12]
 8007956:	1c42      	adds	r2, r0, #1
 8007958:	d103      	bne.n	8007962 <__sseek+0x1a>
 800795a:	4a05      	ldr	r2, [pc, #20]	; (8007970 <__sseek+0x28>)
 800795c:	4013      	ands	r3, r2
 800795e:	81a3      	strh	r3, [r4, #12]
 8007960:	bd70      	pop	{r4, r5, r6, pc}
 8007962:	2280      	movs	r2, #128	; 0x80
 8007964:	0152      	lsls	r2, r2, #5
 8007966:	4313      	orrs	r3, r2
 8007968:	81a3      	strh	r3, [r4, #12]
 800796a:	6560      	str	r0, [r4, #84]	; 0x54
 800796c:	e7f8      	b.n	8007960 <__sseek+0x18>
 800796e:	46c0      	nop			; (mov r8, r8)
 8007970:	ffffefff 	.word	0xffffefff

08007974 <__sclose>:
 8007974:	b510      	push	{r4, lr}
 8007976:	230e      	movs	r3, #14
 8007978:	5ec9      	ldrsh	r1, [r1, r3]
 800797a:	f000 f815 	bl	80079a8 <_close_r>
 800797e:	bd10      	pop	{r4, pc}

08007980 <_write_r>:
 8007980:	b570      	push	{r4, r5, r6, lr}
 8007982:	0004      	movs	r4, r0
 8007984:	0008      	movs	r0, r1
 8007986:	0011      	movs	r1, r2
 8007988:	001a      	movs	r2, r3
 800798a:	2300      	movs	r3, #0
 800798c:	4d05      	ldr	r5, [pc, #20]	; (80079a4 <_write_r+0x24>)
 800798e:	602b      	str	r3, [r5, #0]
 8007990:	f7fa f924 	bl	8001bdc <_write>
 8007994:	1c43      	adds	r3, r0, #1
 8007996:	d103      	bne.n	80079a0 <_write_r+0x20>
 8007998:	682b      	ldr	r3, [r5, #0]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d000      	beq.n	80079a0 <_write_r+0x20>
 800799e:	6023      	str	r3, [r4, #0]
 80079a0:	bd70      	pop	{r4, r5, r6, pc}
 80079a2:	46c0      	nop			; (mov r8, r8)
 80079a4:	20000dbc 	.word	0x20000dbc

080079a8 <_close_r>:
 80079a8:	2300      	movs	r3, #0
 80079aa:	b570      	push	{r4, r5, r6, lr}
 80079ac:	4d06      	ldr	r5, [pc, #24]	; (80079c8 <_close_r+0x20>)
 80079ae:	0004      	movs	r4, r0
 80079b0:	0008      	movs	r0, r1
 80079b2:	602b      	str	r3, [r5, #0]
 80079b4:	f7fa f940 	bl	8001c38 <_close>
 80079b8:	1c43      	adds	r3, r0, #1
 80079ba:	d103      	bne.n	80079c4 <_close_r+0x1c>
 80079bc:	682b      	ldr	r3, [r5, #0]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d000      	beq.n	80079c4 <_close_r+0x1c>
 80079c2:	6023      	str	r3, [r4, #0]
 80079c4:	bd70      	pop	{r4, r5, r6, pc}
 80079c6:	46c0      	nop			; (mov r8, r8)
 80079c8:	20000dbc 	.word	0x20000dbc

080079cc <_fstat_r>:
 80079cc:	2300      	movs	r3, #0
 80079ce:	b570      	push	{r4, r5, r6, lr}
 80079d0:	4d06      	ldr	r5, [pc, #24]	; (80079ec <_fstat_r+0x20>)
 80079d2:	0004      	movs	r4, r0
 80079d4:	0008      	movs	r0, r1
 80079d6:	0011      	movs	r1, r2
 80079d8:	602b      	str	r3, [r5, #0]
 80079da:	f7fa f97f 	bl	8001cdc <_fstat>
 80079de:	1c43      	adds	r3, r0, #1
 80079e0:	d103      	bne.n	80079ea <_fstat_r+0x1e>
 80079e2:	682b      	ldr	r3, [r5, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d000      	beq.n	80079ea <_fstat_r+0x1e>
 80079e8:	6023      	str	r3, [r4, #0]
 80079ea:	bd70      	pop	{r4, r5, r6, pc}
 80079ec:	20000dbc 	.word	0x20000dbc

080079f0 <_isatty_r>:
 80079f0:	2300      	movs	r3, #0
 80079f2:	b570      	push	{r4, r5, r6, lr}
 80079f4:	4d06      	ldr	r5, [pc, #24]	; (8007a10 <_isatty_r+0x20>)
 80079f6:	0004      	movs	r4, r0
 80079f8:	0008      	movs	r0, r1
 80079fa:	602b      	str	r3, [r5, #0]
 80079fc:	f7fa f8d8 	bl	8001bb0 <_isatty>
 8007a00:	1c43      	adds	r3, r0, #1
 8007a02:	d103      	bne.n	8007a0c <_isatty_r+0x1c>
 8007a04:	682b      	ldr	r3, [r5, #0]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d000      	beq.n	8007a0c <_isatty_r+0x1c>
 8007a0a:	6023      	str	r3, [r4, #0]
 8007a0c:	bd70      	pop	{r4, r5, r6, pc}
 8007a0e:	46c0      	nop			; (mov r8, r8)
 8007a10:	20000dbc 	.word	0x20000dbc

08007a14 <_lseek_r>:
 8007a14:	b570      	push	{r4, r5, r6, lr}
 8007a16:	0004      	movs	r4, r0
 8007a18:	0008      	movs	r0, r1
 8007a1a:	0011      	movs	r1, r2
 8007a1c:	001a      	movs	r2, r3
 8007a1e:	2300      	movs	r3, #0
 8007a20:	4d05      	ldr	r5, [pc, #20]	; (8007a38 <_lseek_r+0x24>)
 8007a22:	602b      	str	r3, [r5, #0]
 8007a24:	f7fa f91f 	bl	8001c66 <_lseek>
 8007a28:	1c43      	adds	r3, r0, #1
 8007a2a:	d103      	bne.n	8007a34 <_lseek_r+0x20>
 8007a2c:	682b      	ldr	r3, [r5, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d000      	beq.n	8007a34 <_lseek_r+0x20>
 8007a32:	6023      	str	r3, [r4, #0]
 8007a34:	bd70      	pop	{r4, r5, r6, pc}
 8007a36:	46c0      	nop			; (mov r8, r8)
 8007a38:	20000dbc 	.word	0x20000dbc

08007a3c <memchr>:
 8007a3c:	b2c9      	uxtb	r1, r1
 8007a3e:	1882      	adds	r2, r0, r2
 8007a40:	4290      	cmp	r0, r2
 8007a42:	d101      	bne.n	8007a48 <memchr+0xc>
 8007a44:	2000      	movs	r0, #0
 8007a46:	4770      	bx	lr
 8007a48:	7803      	ldrb	r3, [r0, #0]
 8007a4a:	428b      	cmp	r3, r1
 8007a4c:	d0fb      	beq.n	8007a46 <memchr+0xa>
 8007a4e:	3001      	adds	r0, #1
 8007a50:	e7f6      	b.n	8007a40 <memchr+0x4>

08007a52 <memmove>:
 8007a52:	b510      	push	{r4, lr}
 8007a54:	4288      	cmp	r0, r1
 8007a56:	d902      	bls.n	8007a5e <memmove+0xc>
 8007a58:	188b      	adds	r3, r1, r2
 8007a5a:	4298      	cmp	r0, r3
 8007a5c:	d303      	bcc.n	8007a66 <memmove+0x14>
 8007a5e:	2300      	movs	r3, #0
 8007a60:	e007      	b.n	8007a72 <memmove+0x20>
 8007a62:	5c8b      	ldrb	r3, [r1, r2]
 8007a64:	5483      	strb	r3, [r0, r2]
 8007a66:	3a01      	subs	r2, #1
 8007a68:	d2fb      	bcs.n	8007a62 <memmove+0x10>
 8007a6a:	bd10      	pop	{r4, pc}
 8007a6c:	5ccc      	ldrb	r4, [r1, r3]
 8007a6e:	54c4      	strb	r4, [r0, r3]
 8007a70:	3301      	adds	r3, #1
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d1fa      	bne.n	8007a6c <memmove+0x1a>
 8007a76:	e7f8      	b.n	8007a6a <memmove+0x18>

08007a78 <__malloc_lock>:
 8007a78:	b510      	push	{r4, lr}
 8007a7a:	4802      	ldr	r0, [pc, #8]	; (8007a84 <__malloc_lock+0xc>)
 8007a7c:	f7ff f937 	bl	8006cee <__retarget_lock_acquire_recursive>
 8007a80:	bd10      	pop	{r4, pc}
 8007a82:	46c0      	nop			; (mov r8, r8)
 8007a84:	20000db0 	.word	0x20000db0

08007a88 <__malloc_unlock>:
 8007a88:	b510      	push	{r4, lr}
 8007a8a:	4802      	ldr	r0, [pc, #8]	; (8007a94 <__malloc_unlock+0xc>)
 8007a8c:	f7ff f930 	bl	8006cf0 <__retarget_lock_release_recursive>
 8007a90:	bd10      	pop	{r4, pc}
 8007a92:	46c0      	nop			; (mov r8, r8)
 8007a94:	20000db0 	.word	0x20000db0

08007a98 <_realloc_r>:
 8007a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a9a:	0007      	movs	r7, r0
 8007a9c:	000e      	movs	r6, r1
 8007a9e:	0014      	movs	r4, r2
 8007aa0:	2900      	cmp	r1, #0
 8007aa2:	d105      	bne.n	8007ab0 <_realloc_r+0x18>
 8007aa4:	0011      	movs	r1, r2
 8007aa6:	f7ff fa07 	bl	8006eb8 <_malloc_r>
 8007aaa:	0005      	movs	r5, r0
 8007aac:	0028      	movs	r0, r5
 8007aae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007ab0:	2a00      	cmp	r2, #0
 8007ab2:	d103      	bne.n	8007abc <_realloc_r+0x24>
 8007ab4:	f7ff f994 	bl	8006de0 <_free_r>
 8007ab8:	0025      	movs	r5, r4
 8007aba:	e7f7      	b.n	8007aac <_realloc_r+0x14>
 8007abc:	f000 f830 	bl	8007b20 <_malloc_usable_size_r>
 8007ac0:	9001      	str	r0, [sp, #4]
 8007ac2:	4284      	cmp	r4, r0
 8007ac4:	d803      	bhi.n	8007ace <_realloc_r+0x36>
 8007ac6:	0035      	movs	r5, r6
 8007ac8:	0843      	lsrs	r3, r0, #1
 8007aca:	42a3      	cmp	r3, r4
 8007acc:	d3ee      	bcc.n	8007aac <_realloc_r+0x14>
 8007ace:	0021      	movs	r1, r4
 8007ad0:	0038      	movs	r0, r7
 8007ad2:	f7ff f9f1 	bl	8006eb8 <_malloc_r>
 8007ad6:	1e05      	subs	r5, r0, #0
 8007ad8:	d0e8      	beq.n	8007aac <_realloc_r+0x14>
 8007ada:	9b01      	ldr	r3, [sp, #4]
 8007adc:	0022      	movs	r2, r4
 8007ade:	429c      	cmp	r4, r3
 8007ae0:	d900      	bls.n	8007ae4 <_realloc_r+0x4c>
 8007ae2:	001a      	movs	r2, r3
 8007ae4:	0031      	movs	r1, r6
 8007ae6:	0028      	movs	r0, r5
 8007ae8:	f7fe fcac 	bl	8006444 <memcpy>
 8007aec:	0031      	movs	r1, r6
 8007aee:	0038      	movs	r0, r7
 8007af0:	f7ff f976 	bl	8006de0 <_free_r>
 8007af4:	e7da      	b.n	8007aac <_realloc_r+0x14>
	...

08007af8 <_read_r>:
 8007af8:	b570      	push	{r4, r5, r6, lr}
 8007afa:	0004      	movs	r4, r0
 8007afc:	0008      	movs	r0, r1
 8007afe:	0011      	movs	r1, r2
 8007b00:	001a      	movs	r2, r3
 8007b02:	2300      	movs	r3, #0
 8007b04:	4d05      	ldr	r5, [pc, #20]	; (8007b1c <_read_r+0x24>)
 8007b06:	602b      	str	r3, [r5, #0]
 8007b08:	f7fa f8be 	bl	8001c88 <_read>
 8007b0c:	1c43      	adds	r3, r0, #1
 8007b0e:	d103      	bne.n	8007b18 <_read_r+0x20>
 8007b10:	682b      	ldr	r3, [r5, #0]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d000      	beq.n	8007b18 <_read_r+0x20>
 8007b16:	6023      	str	r3, [r4, #0]
 8007b18:	bd70      	pop	{r4, r5, r6, pc}
 8007b1a:	46c0      	nop			; (mov r8, r8)
 8007b1c:	20000dbc 	.word	0x20000dbc

08007b20 <_malloc_usable_size_r>:
 8007b20:	1f0b      	subs	r3, r1, #4
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	1f18      	subs	r0, r3, #4
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	da01      	bge.n	8007b2e <_malloc_usable_size_r+0xe>
 8007b2a:	580b      	ldr	r3, [r1, r0]
 8007b2c:	18c0      	adds	r0, r0, r3
 8007b2e:	4770      	bx	lr

08007b30 <_init>:
 8007b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b32:	46c0      	nop			; (mov r8, r8)
 8007b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b36:	bc08      	pop	{r3}
 8007b38:	469e      	mov	lr, r3
 8007b3a:	4770      	bx	lr

08007b3c <_fini>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	46c0      	nop			; (mov r8, r8)
 8007b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b42:	bc08      	pop	{r3}
 8007b44:	469e      	mov	lr, r3
 8007b46:	4770      	bx	lr

08007b48 <__FLASH_Program_Fast_veneer>:
 8007b48:	b401      	push	{r0}
 8007b4a:	4802      	ldr	r0, [pc, #8]	; (8007b54 <__FLASH_Program_Fast_veneer+0xc>)
 8007b4c:	4684      	mov	ip, r0
 8007b4e:	bc01      	pop	{r0}
 8007b50:	4760      	bx	ip
 8007b52:	bf00      	nop
 8007b54:	20000471 	.word	0x20000471

Disassembly of section .data:

20000400 <SystemCoreClock>:
20000400:	00f42400                                .$..

20000404 <uwTickPrio>:
20000404:	00000004                                ....

20000408 <uwTickFreq>:
20000408:	00000001                                ....

2000040c <_impure_ptr>:
2000040c:	20000410                                ... 

20000410 <impure_data>:
20000410:	00000000 080082c8 080082e8 080082a8     ................
	...

20000470 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
20000470:	b580      	push	{r7, lr}
20000472:	b088      	sub	sp, #32
20000474:	af00      	add	r7, sp, #0
20000476:	6078      	str	r0, [r7, #4]
20000478:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
2000047a:	231f      	movs	r3, #31
2000047c:	18fb      	adds	r3, r7, r3
2000047e:	2200      	movs	r2, #0
20000480:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
20000482:	687b      	ldr	r3, [r7, #4]
20000484:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000486:	683b      	ldr	r3, [r7, #0]
20000488:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
2000048a:	4b1a      	ldr	r3, [pc, #104]	; (200004f4 <FLASH_Program_Fast+0x84>)
2000048c:	695a      	ldr	r2, [r3, #20]
2000048e:	4b19      	ldr	r3, [pc, #100]	; (200004f4 <FLASH_Program_Fast+0x84>)
20000490:	2180      	movs	r1, #128	; 0x80
20000492:	02c9      	lsls	r1, r1, #11
20000494:	430a      	orrs	r2, r1
20000496:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000498:	f3ef 8310 	mrs	r3, PRIMASK
2000049c:	60fb      	str	r3, [r7, #12]
  return(result);
2000049e:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
200004a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
200004a2:	b672      	cpsid	i
}
200004a4:	46c0      	nop			; (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
200004a6:	e00f      	b.n	200004c8 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
200004a8:	697a      	ldr	r2, [r7, #20]
200004aa:	69bb      	ldr	r3, [r7, #24]
200004ac:	6812      	ldr	r2, [r2, #0]
200004ae:	601a      	str	r2, [r3, #0]
    src += 4U;
200004b0:	697b      	ldr	r3, [r7, #20]
200004b2:	3304      	adds	r3, #4
200004b4:	617b      	str	r3, [r7, #20]
    dest += 4U;
200004b6:	69bb      	ldr	r3, [r7, #24]
200004b8:	3304      	adds	r3, #4
200004ba:	61bb      	str	r3, [r7, #24]
    index++;
200004bc:	211f      	movs	r1, #31
200004be:	187b      	adds	r3, r7, r1
200004c0:	781a      	ldrb	r2, [r3, #0]
200004c2:	187b      	adds	r3, r7, r1
200004c4:	3201      	adds	r2, #1
200004c6:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
200004c8:	231f      	movs	r3, #31
200004ca:	18fb      	adds	r3, r7, r3
200004cc:	781b      	ldrb	r3, [r3, #0]
200004ce:	2b3f      	cmp	r3, #63	; 0x3f
200004d0:	d9ea      	bls.n	200004a8 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
200004d2:	46c0      	nop			; (mov r8, r8)
200004d4:	4b07      	ldr	r3, [pc, #28]	; (200004f4 <FLASH_Program_Fast+0x84>)
200004d6:	691a      	ldr	r2, [r3, #16]
200004d8:	23c0      	movs	r3, #192	; 0xc0
200004da:	029b      	lsls	r3, r3, #10
200004dc:	4013      	ands	r3, r2
200004de:	d1f9      	bne.n	200004d4 <FLASH_Program_Fast+0x64>
200004e0:	693b      	ldr	r3, [r7, #16]
200004e2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200004e4:	68bb      	ldr	r3, [r7, #8]
200004e6:	f383 8810 	msr	PRIMASK, r3
}
200004ea:	46c0      	nop			; (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200004ec:	46c0      	nop			; (mov r8, r8)
200004ee:	46bd      	mov	sp, r7
200004f0:	b008      	add	sp, #32
200004f2:	bd80      	pop	{r7, pc}
200004f4:	40022000 	.word	0x40022000
