{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656525462537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656525462537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 13:57:42 2022 " "Processing started: Wed Jun 29 13:57:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656525462537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525462537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525462537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656525462914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656525462914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/test_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/test_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_ALU-RTL " "Found design unit 1: TEST_ALU-RTL" {  } { { "../VHDL/test_alu.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470662 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_ALU " "Found entity 1: TEST_ALU" {  } { { "../VHDL/test_alu.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525470662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/shifts.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/shifts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifts-RTL " "Found design unit 1: Shifts-RTL" {  } { { "../VHDL/Shifts.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifts " "Found entity 1: Shifts" {  } { { "../VHDL/Shifts.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525470664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-RTL " "Found design unit 1: FullAdder-RTL" {  } { { "../VHDL/FullAdder.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470666 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../VHDL/FullAdder.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525470666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-RTL " "Found design unit 1: Flags-RTL" {  } { { "../VHDL/Flags.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Flags.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "../VHDL/Flags.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525470667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/bitwise_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/bitwise_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bitwise_16bit-RTL " "Found design unit 1: Bitwise_16bit-RTL" {  } { { "../VHDL/Bitwise_16bit.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470669 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bitwise_16bit " "Found entity 1: Bitwise_16bit" {  } { { "../VHDL/Bitwise_16bit.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525470669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470671 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525470671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/adder_uint16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/adder_uint16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_uint16-RTL " "Found design unit 1: Adder_uint16-RTL" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_uint16 " "Found entity 1: Adder_uint16" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525470674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525470674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656525470706 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(166) " "VHDL Process Statement warning at ALU.vhd(166): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(170) " "VHDL Process Statement warning at ALU.vhd(170): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Adder ALU.vhd(183) " "VHDL Process Statement warning at ALU.vhd(183): signal \"foutSignal_Adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(187) " "VHDL Process Statement warning at ALU.vhd(187): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Adder ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"foutSignal_Adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(204) " "VHDL Process Statement warning at ALU.vhd(204): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(205) " "VHDL Process Statement warning at ALU.vhd(205): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ALU.vhd(206) " "VHDL Process Statement warning at ALU.vhd(206): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Adder ALU.vhd(217) " "VHDL Process Statement warning at ALU.vhd(217): signal \"foutSignal_Adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(221) " "VHDL Process Statement warning at ALU.vhd(221): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(222) " "VHDL Process Statement warning at ALU.vhd(222): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ALU.vhd(223) " "VHDL Process Statement warning at ALU.vhd(223): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Adder ALU.vhd(234) " "VHDL Process Statement warning at ALU.vhd(234): signal \"foutSignal_Adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(243) " "VHDL Process Statement warning at ALU.vhd(243): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(244) " "VHDL Process Statement warning at ALU.vhd(244): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Bitwise ALU.vhd(251) " "VHDL Process Statement warning at ALU.vhd(251): signal \"foutSignal_Bitwise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(260) " "VHDL Process Statement warning at ALU.vhd(260): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(261) " "VHDL Process Statement warning at ALU.vhd(261): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Bitwise ALU.vhd(268) " "VHDL Process Statement warning at ALU.vhd(268): signal \"foutSignal_Bitwise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470712 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(277) " "VHDL Process Statement warning at ALU.vhd(277): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(278) " "VHDL Process Statement warning at ALU.vhd(278): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Bitwise ALU.vhd(285) " "VHDL Process Statement warning at ALU.vhd(285): signal \"foutSignal_Bitwise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(294) " "VHDL Process Statement warning at ALU.vhd(294): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Bitwise ALU.vhd(302) " "VHDL Process Statement warning at ALU.vhd(302): signal \"foutSignal_Bitwise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(315) " "VHDL Process Statement warning at ALU.vhd(315): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(319) " "VHDL Process Statement warning at ALU.vhd(319): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(332) " "VHDL Process Statement warning at ALU.vhd(332): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(336) " "VHDL Process Statement warning at ALU.vhd(336): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(349) " "VHDL Process Statement warning at ALU.vhd(349): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(353) " "VHDL Process Statement warning at ALU.vhd(353): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(366) " "VHDL Process Statement warning at ALU.vhd(366): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ALU.vhd(367) " "VHDL Process Statement warning at ALU.vhd(367): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(370) " "VHDL Process Statement warning at ALU.vhd(370): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(383) " "VHDL Process Statement warning at ALU.vhd(383): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ALU.vhd(384) " "VHDL Process Statement warning at ALU.vhd(384): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(387) " "VHDL Process Statement warning at ALU.vhd(387): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470713 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_uint16 Adder_uint16:Adder0 " "Elaborating entity \"Adder_uint16\" for hierarchy \"Adder_uint16:Adder0\"" {  } { { "../VHDL/ALU.vhd" "Adder0" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525470714 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumSignal Adder_uint16.vhd(86) " "VHDL Process Statement warning at Adder_uint16.vhd(86): signal \"sumSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470717 "|ALU|Adder_uint16:Adder0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coutSignal Adder_uint16.vhd(87) " "VHDL Process Statement warning at Adder_uint16.vhd(87): signal \"coutSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470717 "|ALU|Adder_uint16:Adder0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coutSignal Adder_uint16.vhd(88) " "VHDL Process Statement warning at Adder_uint16.vhd(88): signal \"coutSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470717 "|ALU|Adder_uint16:Adder0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumSignal Adder_uint16.vhd(94) " "VHDL Process Statement warning at Adder_uint16.vhd(94): signal \"sumSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470717 "|ALU|Adder_uint16:Adder0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coutSignal Adder_uint16.vhd(95) " "VHDL Process Statement warning at Adder_uint16.vhd(95): signal \"coutSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470717 "|ALU|Adder_uint16:Adder0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coutSignal Adder_uint16.vhd(96) " "VHDL Process Statement warning at Adder_uint16.vhd(96): signal \"coutSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525470717 "|ALU|Adder_uint16:Adder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Adder_uint16:Adder0\|FullAdder:fAdder0 " "Elaborating entity \"FullAdder\" for hierarchy \"Adder_uint16:Adder0\|FullAdder:fAdder0\"" {  } { { "../VHDL/Adder_uint16.vhd" "fAdder0" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525470726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bitwise_16bit Bitwise_16bit:Bitwise0 " "Elaborating entity \"Bitwise_16bit\" for hierarchy \"Bitwise_16bit:Bitwise0\"" {  } { { "../VHDL/ALU.vhd" "Bitwise0" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525470739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifts Shifts:Shifts0 " "Elaborating entity \"Shifts\" for hierarchy \"Shifts:Shifts0\"" {  } { { "../VHDL/ALU.vhd" "Shifts0" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525470746 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow Shifts.vhd(18) " "VHDL Process Statement warning at Shifts.vhd(18): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/Shifts.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1656525470746 "|ALU|Shifts:Shifts0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow Shifts.vhd(18) " "Inferred latch for \"overflow\" at Shifts.vhd(18)" {  } { { "../VHDL/Shifts.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525470747 "|ALU|Shifts:Shifts0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:Flags0 " "Elaborating entity \"Flags\" for hierarchy \"Flags:Flags0\"" {  } { { "../VHDL/ALU.vhd" "Flags0" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525470756 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shifts:Shifts0\|overflow " "LATCH primitive \"Shifts:Shifts0\|overflow\" is permanently enabled" {  } { { "../VHDL/Shifts.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656525471227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656525471727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656525472965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525472965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656525474571 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656525474571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656525474571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656525474571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656525474587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 13:57:54 2022 " "Processing ended: Wed Jun 29 13:57:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656525474587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656525474587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656525474587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525474587 ""}
