	component interconexion is
		port (
			clk_clk                         : in    std_logic                     := 'X';             -- clk
			memory_mem_a                    : out   std_logic_vector(12 downto 0);                    -- mem_a
			memory_mem_ba                   : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck                   : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n                 : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke                  : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n                 : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n                : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n                : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n                 : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n              : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq                   : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs                  : inout std_logic                     := 'X';             -- mem_dqs
			memory_mem_dqs_n                : inout std_logic                     := 'X';             -- mem_dqs_n
			memory_mem_odt                  : out   std_logic;                                        -- mem_odt
			memory_mem_dm                   : out   std_logic;                                        -- mem_dm
			memory_oct_rzqin                : in    std_logic                     := 'X';             -- oct_rzqin
			sdram_wire_addr                 : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wire_ba                   : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                : out   std_logic;                                        -- cas_n
			sdram_wire_cke                  : out   std_logic;                                        -- cke
			sdram_wire_cs_n                 : out   std_logic;                                        -- cs_n
			sdram_wire_dq                   : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                  : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n                : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                 : out   std_logic;                                        -- we_n
			reset_reset_n                   : in    std_logic                     := 'X';             -- reset_n
			hps_h2f_mpu_events_eventi       : in    std_logic                     := 'X';             -- eventi
			hps_h2f_mpu_events_evento       : out   std_logic;                                        -- evento
			hps_h2f_mpu_events_standbywfe   : out   std_logic_vector(1 downto 0);                     -- standbywfe
			hps_h2f_mpu_events_standbywfi   : out   std_logic_vector(1 downto 0);                     -- standbywfi
			hps_io_hps_io_gpio_inst_HLGPI0  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI0
			hps_io_hps_io_gpio_inst_HLGPI1  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI1
			hps_io_hps_io_gpio_inst_HLGPI2  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI2
			hps_io_hps_io_gpio_inst_HLGPI3  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI3
			hps_io_hps_io_gpio_inst_HLGPI4  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI4
			hps_io_hps_io_gpio_inst_HLGPI5  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI5
			hps_io_hps_io_gpio_inst_HLGPI6  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI6
			hps_io_hps_io_gpio_inst_HLGPI7  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI7
			hps_io_hps_io_gpio_inst_HLGPI8  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI8
			hps_io_hps_io_gpio_inst_HLGPI9  : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI9
			hps_io_hps_io_gpio_inst_HLGPI10 : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI10
			hps_io_hps_io_gpio_inst_HLGPI11 : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI11
			hps_io_hps_io_gpio_inst_HLGPI12 : in    std_logic                     := 'X';             -- hps_io_gpio_inst_HLGPI12
			hps_io_hps_io_gpio_inst_HLGPI13 : in    std_logic                     := 'X'              -- hps_io_gpio_inst_HLGPI13
		);
	end component interconexion;

