Classic Timing Analyzer report for mux4-8
Sat Apr 13 17:50:04 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.004 ns   ; IR1  ; Y5 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 17.004 ns       ; IR1  ; Y5 ;
; N/A   ; None              ; 16.845 ns       ; D5   ; Y5 ;
; N/A   ; None              ; 16.417 ns       ; IR0  ; Y5 ;
; N/A   ; None              ; 16.214 ns       ; B5   ; Y5 ;
; N/A   ; None              ; 15.896 ns       ; B7   ; Y7 ;
; N/A   ; None              ; 15.887 ns       ; D6   ; Y6 ;
; N/A   ; None              ; 15.792 ns       ; IR1  ; Y6 ;
; N/A   ; None              ; 15.560 ns       ; IR1  ; Y0 ;
; N/A   ; None              ; 15.526 ns       ; B6   ; Y6 ;
; N/A   ; None              ; 15.355 ns       ; A0   ; Y0 ;
; N/A   ; None              ; 15.227 ns       ; IR1  ; Y7 ;
; N/A   ; None              ; 15.204 ns       ; IR0  ; Y6 ;
; N/A   ; None              ; 15.200 ns       ; B0   ; Y0 ;
; N/A   ; None              ; 14.971 ns       ; IR0  ; Y0 ;
; N/A   ; None              ; 14.640 ns       ; IR0  ; Y7 ;
; N/A   ; None              ; 14.547 ns       ; B3   ; Y3 ;
; N/A   ; None              ; 14.396 ns       ; IR1  ; Y3 ;
; N/A   ; None              ; 14.341 ns       ; C7   ; Y7 ;
; N/A   ; None              ; 14.335 ns       ; C5   ; Y5 ;
; N/A   ; None              ; 14.323 ns       ; A7   ; Y7 ;
; N/A   ; None              ; 14.117 ns       ; A5   ; Y5 ;
; N/A   ; None              ; 14.116 ns       ; D0   ; Y0 ;
; N/A   ; None              ; 14.104 ns       ; IR1  ; Y4 ;
; N/A   ; None              ; 14.093 ns       ; D3   ; Y3 ;
; N/A   ; None              ; 14.064 ns       ; B2   ; Y2 ;
; N/A   ; None              ; 13.949 ns       ; IR1  ; Y2 ;
; N/A   ; None              ; 13.921 ns       ; D4   ; Y4 ;
; N/A   ; None              ; 13.907 ns       ; C0   ; Y0 ;
; N/A   ; None              ; 13.828 ns       ; IR0  ; Y4 ;
; N/A   ; None              ; 13.807 ns       ; IR0  ; Y3 ;
; N/A   ; None              ; 13.786 ns       ; IR1  ; Y1 ;
; N/A   ; None              ; 13.687 ns       ; D1   ; Y1 ;
; N/A   ; None              ; 13.664 ns       ; B1   ; Y1 ;
; N/A   ; None              ; 13.603 ns       ; D7   ; Y7 ;
; N/A   ; None              ; 13.517 ns       ; D2   ; Y2 ;
; N/A   ; None              ; 13.412 ns       ; B4   ; Y4 ;
; N/A   ; None              ; 13.357 ns       ; IR0  ; Y2 ;
; N/A   ; None              ; 13.211 ns       ; C3   ; Y3 ;
; N/A   ; None              ; 13.189 ns       ; IR0  ; Y1 ;
; N/A   ; None              ; 12.981 ns       ; A2   ; Y2 ;
; N/A   ; None              ; 12.875 ns       ; C1   ; Y1 ;
; N/A   ; None              ; 12.830 ns       ; C2   ; Y2 ;
; N/A   ; None              ; 12.712 ns       ; A4   ; Y4 ;
; N/A   ; None              ; 12.697 ns       ; A3   ; Y3 ;
; N/A   ; None              ; 12.638 ns       ; C4   ; Y4 ;
; N/A   ; None              ; 12.495 ns       ; A1   ; Y1 ;
; N/A   ; None              ; 12.302 ns       ; A6   ; Y6 ;
; N/A   ; None              ; 11.684 ns       ; C6   ; Y6 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Apr 13 17:50:03 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux4-8 -c mux4-8 --timing_analysis_only
Info: Longest tpd from source pin "IR1" to destination pin "Y5" is 17.004 ns
    Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_59; Fanout = 10; PIN Node = 'IR1'
    Info: 2: + IC(6.584 ns) + CELL(0.623 ns) = 8.211 ns; Loc. = LCCOMB_X10_Y2_N0; Fanout = 1; COMB Node = 'inst6~45'
    Info: 3: + IC(2.125 ns) + CELL(0.370 ns) = 10.706 ns; Loc. = LCCOMB_X25_Y2_N0; Fanout = 1; COMB Node = 'inst6~46'
    Info: 4: + IC(3.202 ns) + CELL(3.096 ns) = 17.004 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'Y5'
    Info: Total cell delay = 5.093 ns ( 29.95 % )
    Info: Total interconnect delay = 11.911 ns ( 70.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Sat Apr 13 17:50:04 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


