

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:450.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default15784422308a125a70d40f67e1846de2  /tmp/tmp.pmeiURK9CH/pebench__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=benchmarks/pebench/pebench.cu
self exe links to: /tmp/tmp.pmeiURK9CH/pebench__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.pmeiURK9CH/pebench__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.pmeiURK9CH/pebench__SIZE1_1 > _cuobjdump_complete_output_gZJGh6"
Parsing file _cuobjdump_complete_output_gZJGh6
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/pebench/pebench.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/pebench/pebench.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7pebenchPjS_ : hostFun 0x0x400dd0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7pebenchPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7pebenchPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7pebenchPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7pebenchPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7pebenchPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7pebenchPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7pebenchPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7pebenchPjS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7pebenchPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7pebenchPjS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LqtKaW"
Running: cat _ptx_LqtKaW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bbKO3L
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bbKO3L --output-file  /dev/null 2> _ptx_LqtKaWinfo"
GPGPU-Sim PTX: Kernel '_Z7pebenchPjS_' : regs=8, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LqtKaW _ptx2_bbKO3L _ptx_LqtKaWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x400dd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7pebenchPjS_' to stream 0, gridDim= (112,1,1) blockDim = (512,1,1) 
kernel '_Z7pebenchPjS_' transfer to GPU hardware scheduler
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(19,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(10,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(19,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(9,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(12,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(35,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(24,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(32,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(27,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(39,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(6,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(19,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(23,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(10,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(40,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(24,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(15,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(36,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(11,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(16,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(57,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(44,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(71,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(67,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(71,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(45,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(77,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(68,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(51,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(69,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(52,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(83,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(80,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(62,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(62,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(56,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(81,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(67,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(48,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(60,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(51,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(74,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(49,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(43,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(46,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(44,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(74,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(58,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(93,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(84,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(106,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(95,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(105,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(110,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(105,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(90,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(90,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(96,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(101,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(93,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(102,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(87,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(103,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(97,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(111,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(85,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(85,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(93,0,0) tid=(511,0,0)
kernel_name = _Z7pebenchPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 41130
gpu_sim_insn = 8085504
gpu_ipc =     196.5841
gpu_tot_sim_cycle = 41130
gpu_tot_sim_insn = 8085504
gpu_tot_ipc =     196.5841
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18507
gpu_stall_icnt2sh    = 458
gpu_total_sim_rate=385024
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 128, Miss = 128 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144, Miss = 144 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144, Miss = 144 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144, Miss = 144 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 128, Miss = 128 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144, Miss = 144 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144, Miss = 144 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 112, Miss = 112 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 128, Miss = 128 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 112, Miss = 112 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 112, Miss = 112 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 96, Miss = 96 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 128, Miss = 128 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 128, Miss = 128 (1), PendingHit = 0 (0)
total_dl1_misses=1792
total_dl1_accesses=1792
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 
distro:
141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 141, 
gpgpu_n_tot_thrd_icount = 8085504
gpgpu_n_tot_w_icount = 252672
gpgpu_n_icache_hits = 127232
gpgpu_n_icache_misses = 3122
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 1792
gpgpu_n_l1dcache_write_accesses = 1792
gpgpu_n_l1dcache_wirte_misses = 1792
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 3136
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 16573
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 1792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2711
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2711
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13862
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:457942	W0_Idle:263760	W0_Scoreboard:59446	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:252672
maxmrqlatency = 1042 
maxdqlatency = 0 
maxmflatency = 2016 
averagemflatency = 599 
max_icnt2mem_latency = 491 
max_icnt2sh_latency = 41129 
mrq_lat_table:753 	311 	339 	362 	446 	787 	732 	835 	666 	152 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	400 	1070 	1840 	288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:87 	504 	1448 	263 	270 	358 	158 	347 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1487 	297 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	672 	729 	391 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	16 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         0         0         0         0         0         0         0         0        12        32        32        32        32        32        32 
dram[1]:         2         0         0         0         0         0         0         0         0        12        32        32        32        32        32        32 
dram[2]:         2         0         0         0         0         0         0         0         0        12        32        32        32        32        32        32 
dram[3]:         2         0         0         0         0         0         0         0         0        14        32        32        32        32        32        32 
dram[4]:         1         0         0         0         0         0         0         0         0        14        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     15019     15397     26843     28301      9029      8979      8974      8957      8959     19274     20034     19587     20034     21114     17630     17228 
dram[1]:     15033     15393     26847     28382      9093      8986      9022      8975      8966     19332     20059     19854     20263     21217     17777     17396 
dram[2]:     15034     15390     26854     28390      9061      8977      8962      8966      8969     19347     20097     19955     20108     21235     17810     17456 
dram[3]:     15015     15387     26855     28337      9078      8993      8963      8970      8974     19125     20069     19975     20439     21102     17890     17539 
dram[4]:     14981     15417     26859     28246      9002      8983      8970      8986      8975     19127     19923     19827     20282     20944     17784     17408 
average row accesses per activate:
dram[0]: 35.000000 32.000000 32.000000 32.000000 38.000000 64.000000 64.000000 64.000000 64.000000 38.000000 48.000000 48.000000 48.000000 48.000000 48.000000 48.000000 
dram[1]: 34.000000 32.000000 32.000000 32.000000 38.000000 64.000000 64.000000 64.000000 64.000000 38.000000 48.000000 48.000000 48.000000 48.000000 48.000000 48.000000 
dram[2]: 34.000000 32.000000 32.000000 32.000000 38.000000 64.000000 64.000000 64.000000 64.000000 38.000000 48.000000 48.000000 48.000000 48.000000 48.000000 48.000000 
dram[3]: 34.000000 32.000000 32.000000 32.000000 38.000000 64.000000 64.000000 64.000000 64.000000 39.000000 48.000000 48.000000 48.000000 48.000000 48.000000 48.000000 
dram[4]: 33.000000 32.000000 32.000000 32.000000 40.000000 64.000000 64.000000 64.000000 64.000000 39.000000 48.000000 48.000000 48.000000 48.000000 48.000000 48.000000 
average row locality = 5386/115 = 46.834782
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32        32        32        32        44        64        64        64        64        64        64 
dram[1]:        34        32        32        32        32        32        32        32        32        44        64        64        64        64        64        64 
dram[2]:        34        32        32        32        32        32        32        32        32        44        64        64        64        64        64        64 
dram[3]:        34        32        32        32        32        32        32        32        32        46        64        64        64        64        64        64 
dram[4]:        33        32        32        32        32        32        32        32        32        46        64        64        64        64        64        64 
total reads: 3594
bank skew: 64/32 = 2.00
chip skew: 720/718 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:         0         0         0         0         6        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:         0         0         0         0         6        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:         0         0         0         0         6        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:         0         0         0         0         8        32        32        32        32        32        32        32        32        32        32        32 
total reads: 1792
min_bank_accesses = 0!
chip skew: 360/358 = 1.01
average mf latency per bank:
dram[0]:        559       317       690       615       438       341       365       414       549       244       389       375       479       400       315       295
dram[1]:        504       308       758       664       458       326       403       431       508       279       365       381       508       399       322       312
dram[2]:        516       319       769       700       489       324       394       459       501       279       379       391       507       394       312       310
dram[3]:        482       297       722       642       427       335       377       449       544       230       380       387       476       394       296       299
dram[4]:        472       283       696       555       355       337       370       434       531       231       382       352       461       388       313       291
maximum mf latency per bank:
dram[0]:        594       549       937       834       590      1273      1375      1879      1948       703      1173      1055      1603      1304       713       699
dram[1]:        604       554      1019       864       627      1214      1456      1868      2016       899      1131      1185      1718      1272       715       712
dram[2]:        643       608      1057       891       674      1197      1719      1887      1993       919      1142      1179      1731      1340       684       671
dram[3]:        607       502      1023       866       582      1215      1627      1853      1928       737      1058      1193      1637      1312       650       640
dram[4]:        578       415       945       794       605      1223      1391      1772      1847       671      1203      1083      1547      1240       679       669

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8006b580, atomic=0 1 entries : 0x2b8c832a6a30 :  mf: uid=159398, sid06:w11, part=0, addr=0x8006b580, load , size=128, unknown  status = IN_PARTITION_DRAM (41129), 

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30847 n_nop=28661 n_act=24 n_pre=8 n_req=1077 n_rd=1438 n_write=716 bw_util=0.1397
n_activity=9654 dram_eff=0.4462
bk0: 70a 29483i bk1: 64a 29491i bk2: 64a 29513i bk3: 64a 29587i bk4: 64a 29566i bk5: 64a 29625i bk6: 64a 29566i bk7: 64a 29525i bk8: 64a 29482i bk9: 88a 29476i bk10: 128a 29538i bk11: 128a 29457i bk12: 128a 29355i bk13: 128a 29279i bk14: 128a 29266i bk15: 128a 29302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.92563
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30847 n_nop=28663 n_act=24 n_pre=8 n_req=1076 n_rd=1436 n_write=716 bw_util=0.1395
n_activity=9529 dram_eff=0.4517
bk0: 68a 29602i bk1: 64a 29561i bk2: 64a 29546i bk3: 64a 29532i bk4: 64a 29532i bk5: 64a 29552i bk6: 64a 29555i bk7: 64a 29561i bk8: 64a 29515i bk9: 88a 29531i bk10: 128a 29459i bk11: 128a 29382i bk12: 128a 29343i bk13: 128a 29392i bk14: 128a 29468i bk15: 128a 29406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.04759
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30847 n_nop=28663 n_act=24 n_pre=8 n_req=1076 n_rd=1436 n_write=716 bw_util=0.1395
n_activity=9535 dram_eff=0.4514
bk0: 68a 29553i bk1: 64a 29536i bk2: 64a 29565i bk3: 64a 29532i bk4: 64a 29525i bk5: 64a 29423i bk6: 64a 29462i bk7: 64a 29452i bk8: 64a 29461i bk9: 88a 29498i bk10: 128a 29468i bk11: 128a 29415i bk12: 128a 29392i bk13: 128a 29402i bk14: 128a 29350i bk15: 128a 29311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.08117
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30847 n_nop=28659 n_act=24 n_pre=8 n_req=1078 n_rd=1440 n_write=716 bw_util=0.1398
n_activity=9685 dram_eff=0.4452
bk0: 68a 29583i bk1: 64a 29563i bk2: 64a 29599i bk3: 64a 29548i bk4: 64a 29505i bk5: 64a 29509i bk6: 64a 29512i bk7: 64a 29502i bk8: 64a 29480i bk9: 92a 29476i bk10: 128a 29430i bk11: 128a 29437i bk12: 128a 29353i bk13: 128a 29272i bk14: 128a 29255i bk15: 128a 29345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.02499
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80068780, atomic=0 1 entries : 0x2b8c83361a40 :  mf: uid=159375, sid06:w31, part=4, addr=0x80068780, load , size=128, unknown  status = IN_PARTITION_DRAM (41129), 

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30847 n_nop=28659 n_act=24 n_pre=8 n_req=1079 n_rd=1436 n_write=720 bw_util=0.1398
n_activity=9611 dram_eff=0.4487
bk0: 66a 29623i bk1: 64a 29637i bk2: 64a 29643i bk3: 64a 29550i bk4: 64a 29472i bk5: 64a 29441i bk6: 64a 29414i bk7: 64a 29457i bk8: 64a 29508i bk9: 92a 29555i bk10: 128a 29536i bk11: 128a 29389i bk12: 128a 29353i bk13: 128a 29337i bk14: 126a 29370i bk15: 128a 29346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.93477
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 758, Miss = 719 (0.949), PendingHit = 9 (0.0119)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 744, Miss = 718 (0.965), PendingHit = 6 (0.00806)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 744, Miss = 718 (0.965), PendingHit = 6 (0.00806)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 746, Miss = 720 (0.965), PendingHit = 6 (0.00804)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 732, Miss = 719 (0.982), PendingHit = 3 (0.0041)
L2 Cache Total Miss Rate = 0.965

icnt_total_pkts_mem_to_simt=11424
icnt_total_pkts_simt_to_mem=10892

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 42.0051
% Accepted packets = 0 at node 0 (avg = 0.00575707)
lat(1) = 42.0051;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0266236 0.0264534 0.0264534 0.0264777 0.0264047 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 3.61359
% Accepted packets = 0 at node 14 (avg = 0.00603827)
lat(2) = 3.61359;
thru(2,:) = [ 0.00992001 0.0110871 0.0110871 0.0110871 0.00992001 0.0110871 0.0110871 0.00875295 0.00992001 0.00875295 0.00875295 0.00758589 0.00992001 0.00992001 0 0 0 0 0 0 0 0 0 ];
% latency change    = 10.6242
% throughput change = 0.0465686
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 42.0051 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.00575707 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 994 100 39 28 844 104 66 219 98 53 49 34 35 26 22 30 38 10 18 6 26 13 12 9 6 17 24 4 10 1 29 15 21 4 20 13 21 5 17 5 31 16 15 1 10 6 16 2 7 1 16 11 9 0 9 6 9 3 3 2 7 8 0 4 3 3 5 0 1 2 5 2 2 0 1 2 4 0 3 0 0 3 3 2 2 1 1 0 1 1 5 2 1 0 1 0 2 1 0 1 3 0 1 0 1 1 3 0 1 0 3 0 3 2 2 1 2 1 3 4 3 1 1 0 1 0 2 0 2 2 1 1 4 2 3 0 3 0 2 1 0 2 1 0 4 1 1 0 1 0 1 0 1 0 1 0 2 1 2 0 0 0 3 0 2 2 0 0 0 0 3 0 0 2 4 0 1 1 2 1 2 0 2 2 2 1 0 1 2 0 0 0 2 0 1 0 3 0 3 0 1 0 1 0 1 0 1 1 3 0 0 1 3 1 3 1 1 0 0 0 1 0 0 0 3 0 2 0 0 0 0 0 2 0 2 0 1 0 1 0 3 0 1 0 1 0 0 1 2 0 2 2 0 0 0 0 0 0 1 0 0 1 1 0 0 0 1 0 1 1 0 0 0 1 2 1 1 0 1 0 1 0 1 0 0 0 0 0 3 0 1 1 3 0 3 0 0 0 1 1 0 1 2 0 0 0 5 0 3 1 1 0 2 1 0 2 1 1 2 0 0 1 1 0 0 0 1 2 2 0 1 0 1 0 0 0 3 1 2 1 0 0 1 0 1 0 0 0 2 0 1 0 0 1 0 0 2 1 1 0 0 0 1 0 1 0 3 0 3 0 0 1 0 1 1 0 0 2 2 0 2 0 0 1 1 0 2 0 0 0 1 0 1 0 1 0 1 1 0 0 0 0 1 0 2 2 1 0 1 0 0 0 1 0 2 1 1 3 2 0 0 1 0 0 0 0 3 0 1 0 1 1 1 0 1 0 2 0 0 0 0 0 0 0 0 0 1 1 2 0 0 0 0 1 3 1 1 0 2 1 0 1 1 1 3 1 2 1 1 1 1 2 7 4 0 0 2 1 0 1 0 0 1 0 0 0 1 1 2 1 1 0 0 1 0 0 3 0 1 0 1 1 5 1 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 2 0 0 0 0 0 1 0 1 1 3 0 1 0 0 0 0 0 2 0 0 0 1 0 2 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (3724 samples)
traffic_manager/hop_stats_freq = [ 0 3724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 3.61359 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.00603827 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 1761 29 1 2 1405 91 29 139 153 52 11 11 12 6 12 5 2 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (3724 samples)
traffic_manager/hop_stats_freq = [ 0 3724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 385024 (inst/sec)
gpgpu_simulation_rate = 1958 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Execution time: 21000.000 ms 
Bandwidth: 0.000 GB/s 
