<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p166" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_166{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_166{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_166{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_166{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_166{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_166{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_166{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t8_166{left:69px;bottom:1015px;}
#t9_166{left:95px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_166{left:69px;bottom:993px;}
#tb_166{left:95px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_166{left:69px;bottom:972px;letter-spacing:-0.19px;word-spacing:-0.55px;}
#td_166{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_166{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_166{left:69px;bottom:904px;}
#tg_166{left:95px;bottom:907px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#th_166{left:69px;bottom:881px;}
#ti_166{left:95px;bottom:885px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tj_166{left:69px;bottom:858px;}
#tk_166{left:95px;bottom:862px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tl_166{left:69px;bottom:835px;}
#tm_166{left:95px;bottom:839px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_166{left:69px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_166{left:69px;bottom:797px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#tp_166{left:69px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_166{left:69px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tr_166{left:69px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#ts_166{left:69px;bottom:723px;letter-spacing:-0.12px;}
#tt_166{left:69px;bottom:698px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tu_166{left:69px;bottom:681px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#tv_166{left:69px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tw_166{left:69px;bottom:648px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_166{left:69px;bottom:631px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#ty_166{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tz_166{left:69px;bottom:590px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t10_166{left:69px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_166{left:69px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_166{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_166{left:69px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t14_166{left:69px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t15_166{left:69px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_166{left:69px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_166{left:69px;bottom:440px;letter-spacing:-0.17px;word-spacing:-1.03px;}
#t18_166{left:69px;bottom:423px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t19_166{left:69px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1a_166{left:379px;bottom:413px;}
#t1b_166{left:394px;bottom:406px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1c_166{left:69px;bottom:389px;letter-spacing:-0.24px;}
#t1d_166{left:69px;bottom:321px;letter-spacing:0.15px;}
#t1e_166{left:150px;bottom:321px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t1f_166{left:69px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1g_166{left:69px;bottom:270px;}
#t1h_166{left:95px;bottom:273px;letter-spacing:-0.07px;}
#t1i_166{left:117px;bottom:273px;letter-spacing:-0.14px;}
#t1j_166{left:191px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_166{left:69px;bottom:247px;}
#t1l_166{left:95px;bottom:250px;letter-spacing:-0.07px;}
#t1m_166{left:117px;bottom:250px;letter-spacing:-0.17px;}
#t1n_166{left:197px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_166{left:95px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_166{left:95px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1q_166{left:69px;bottom:192px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1r_166{left:69px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t1s_166{left:69px;bottom:159px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1t_166{left:69px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_166{left:69px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_166{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_166{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_166{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_166{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_166{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_166{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_166{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_166{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts166" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg166Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg166" style="-webkit-user-select: none;"><object width="935" height="1210" data="166/166.svg" type="image/svg+xml" id="pdf166" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_166" class="t s1_166">6-12 </span><span id="t2_166" class="t s1_166">Vol. 1 </span>
<span id="t3_166" class="t s2_166">PROCEDURE CALLS, INTERRUPTS, AND EXCEPTIONS </span>
<span id="t4_166" class="t s3_166">6.4.7 </span><span id="t5_166" class="t s3_166">Branch Functions in 64-Bit Mode </span>
<span id="t6_166" class="t s4_166">The 64-bit extensions expand branching mechanisms to accommodate branches in 64-bit linear-address space. </span>
<span id="t7_166" class="t s4_166">These are: </span>
<span id="t8_166" class="t s5_166">• </span><span id="t9_166" class="t s4_166">Near-branch semantics are redefined in 64-bit mode. </span>
<span id="ta_166" class="t s5_166">• </span><span id="tb_166" class="t s4_166">In 64-bit mode and compatibility mode, 64-bit call-gate descriptors for far calls are available. </span>
<span id="tc_166" class="t s4_166">In 64-bit mode, the operand size for all near branches (CALL, RET, JCC, JCXZ, JMP, and LOOP) is forced to 64 bits. </span>
<span id="td_166" class="t s4_166">These instructions update the 64-bit RIP without the need for a REX operand-size prefix. </span>
<span id="te_166" class="t s4_166">The following aspects of near branches are controlled by the effective operand size: </span>
<span id="tf_166" class="t s5_166">• </span><span id="tg_166" class="t s4_166">Truncation of the size of the instruction pointer. </span>
<span id="th_166" class="t s5_166">• </span><span id="ti_166" class="t s4_166">Size of a stack pop or push, due to a CALL or RET. </span>
<span id="tj_166" class="t s5_166">• </span><span id="tk_166" class="t s4_166">Size of a stack-pointer increment or decrement, due to a CALL or RET. </span>
<span id="tl_166" class="t s5_166">• </span><span id="tm_166" class="t s4_166">Indirect-branch operand size. </span>
<span id="tn_166" class="t s4_166">In 64-bit mode, all of the above actions are forced to 64 bits regardless of operand size prefixes (operand size </span>
<span id="to_166" class="t s4_166">prefixes are silently ignored). However, the displacement field for relative branches is still limited to 32 bits and the </span>
<span id="tp_166" class="t s4_166">address size for near branches is not forced in 64-bit mode. </span>
<span id="tq_166" class="t s4_166">Address sizes affect the size of RCX used for JCXZ and LOOP; they also impact the address calculation for memory </span>
<span id="tr_166" class="t s4_166">indirect branches. Such addresses are 64 bits by default; but they can be overridden to 32 bits by an address size </span>
<span id="ts_166" class="t s4_166">prefix. </span>
<span id="tt_166" class="t s4_166">Software typically uses far branches to change privilege levels. The legacy IA-32 architecture provides the call-gate </span>
<span id="tu_166" class="t s4_166">mechanism to allow software to branch from one privilege level to another, although call gates can also be used for </span>
<span id="tv_166" class="t s4_166">branches that do not change privilege levels. When call gates are used, the selector portion of the direct or indirect </span>
<span id="tw_166" class="t s4_166">pointer references a gate descriptor (the offset in the instruction is ignored). The offset to the destination’s code </span>
<span id="tx_166" class="t s4_166">segment is taken from the call-gate descriptor. </span>
<span id="ty_166" class="t s4_166">64-bit mode redefines the type value of a 32-bit call-gate descriptor type to a 64-bit call gate descriptor and </span>
<span id="tz_166" class="t s4_166">expands the size of the 64-bit descriptor to hold a 64-bit offset. The 64-bit mode call-gate descriptor allows far </span>
<span id="t10_166" class="t s4_166">branches that reference any location in the supported linear-address space. These call gates also hold the target </span>
<span id="t11_166" class="t s4_166">code selector (CS), allowing changes to privilege level and default size as a result of the gate transition. </span>
<span id="t12_166" class="t s4_166">Because immediates are generally specified up to 32 bits, the only way to specify a full 64-bit absolute RIP in 64- </span>
<span id="t13_166" class="t s4_166">bit mode is with an indirect branch. For this reason, direct far branches are eliminated from the instruction set in </span>
<span id="t14_166" class="t s4_166">64-bit mode. </span>
<span id="t15_166" class="t s4_166">64-bit mode also expands the semantics of the SYSENTER and SYSEXIT instructions so that the instructions </span>
<span id="t16_166" class="t s4_166">operate within a 64-bit memory space. The mode also introduces two new instructions: SYSCALL and SYSRET </span>
<span id="t17_166" class="t s4_166">(which are valid only in 64-bit mode). For details, see “SYSENTER—Fast System Call,” “SYSEXIT—Fast Return from </span>
<span id="t18_166" class="t s4_166">Fast System Call,” “SYSCALL—Fast System Call,” and “SYSRET—Return From Fast System Call” in Chapter 4, </span>
<span id="t19_166" class="t s4_166">“Instruction Set Reference, M-U,” of the Intel </span>
<span id="t1a_166" class="t s6_166">® </span>
<span id="t1b_166" class="t s4_166">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="t1c_166" class="t s4_166">2B. </span>
<span id="t1d_166" class="t s7_166">6.5 </span><span id="t1e_166" class="t s7_166">INTERRUPTS AND EXCEPTIONS </span>
<span id="t1f_166" class="t s4_166">The processor provides two mechanisms for interrupting program execution, interrupts, and exceptions: </span>
<span id="t1g_166" class="t s5_166">• </span><span id="t1h_166" class="t s4_166">An </span><span id="t1i_166" class="t s8_166">interrupt </span><span id="t1j_166" class="t s4_166">is an asynchronous event that is typically triggered by an I/O device. </span>
<span id="t1k_166" class="t s5_166">• </span><span id="t1l_166" class="t s4_166">An </span><span id="t1m_166" class="t s8_166">exception </span><span id="t1n_166" class="t s4_166">is a synchronous event that is generated when the processor detects one or more predefined </span>
<span id="t1o_166" class="t s4_166">conditions while executing an instruction. The IA-32 architecture specifies three classes of exceptions: faults, </span>
<span id="t1p_166" class="t s4_166">traps, and aborts. </span>
<span id="t1q_166" class="t s4_166">The processor responds to interrupts and exceptions in essentially the same way. When an interrupt or exception </span>
<span id="t1r_166" class="t s4_166">is signaled, the processor halts execution of the current program or task and switches to a handler procedure that </span>
<span id="t1s_166" class="t s4_166">has been written specifically to handle the interrupt or exception condition. The processor accesses the handler </span>
<span id="t1t_166" class="t s4_166">procedure through an entry in the interrupt descriptor table (IDT). When the handler has completed handling the </span>
<span id="t1u_166" class="t s4_166">interrupt or exception, program control is returned to the interrupted program or task. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
