( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TIEHI2"
  repList "behavioral functional schematic cmos_sch"
  stopList "behavioral functional"
  globalList "gnd! vdd!"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/home/nathan/5710/verilog_tests/TIEHI_run1"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( instViewTable
 )
( defbus
 )
( net
( "vdd!" "cds_globals.vdd_" )
( "gnd!" "cds_globals.gnd_" )
 )
( inst
 )
( model
( "Lib6710_08/TIEHI2/schematic" "TIEHI2" )
 )
( term
 )
( param
 )
( "TIEHI2" "ihnl/cds0/map" )
 )
