Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:32:02 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0                 1800        0.083        0.000                      0                 1800        1.600        0.000                       0                   906  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_i  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               0.121        0.000                      0                 1800        0.083        0.000                      0                 1800        1.600        0.000                       0                   906  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.382ns (36.084%)  route 2.448ns (63.916%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.479     4.261    clk_i_IBUF_BUFG
    SLICE_X15Y90                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_fdre_C_Q)         0.216     4.477 f  round_reg[1]/Q
                         net (fo=15, routed)          0.156     4.632    sel0[2]
    SLICE_X14Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.675 f  W12[31]_i_3/O
                         net (fo=12, routed)          0.462     5.137    n_0_W12[31]_i_3
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.043     5.180 r  A[31]_i_31/O
                         net (fo=42, routed)          0.575     5.755    SHA1_ft_BCD1
    SLICE_X8Y95          LUT6 (Prop_lut6_I2_O)        0.043     5.798 r  A[19]_i_20/O
                         net (fo=3, routed)           0.462     6.260    SHA1_ft_BCD[15]
    SLICE_X7Y91          LUT3 (Prop_lut3_I2_O)        0.043     6.303 r  A[19]_i_7/O
                         net (fo=1, routed)           0.225     6.528    n_0_A[19]_i_7
    SLICE_X9Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.790 r  A_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.790    n_0_A_reg[19]_i_2
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.935 r  A_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.320     7.256    n_4_A_reg[23]_i_2
    SLICE_X8Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.264     7.520 r  A_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.520    n_0_A_reg[23]_i_3
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.570 r  A_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.570    n_0_A_reg[27]_i_3
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     7.722 r  A_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.248     7.970    data2[29]
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.121     8.091 r  A[29]_i_1/O
                         net (fo=1, routed)           0.000     8.091    n_0_A[29]_i_1
    SLICE_X9Y95          FDRE                                         r  A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000 r  
    AL31                                              0.000     4.000 r  clk_i
                         net (fo=0)                   0.000     4.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     4.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.005     6.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.567 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.355     7.922    clk_i_IBUF_BUFG
    SLICE_X9Y95                                                       r  A_reg[29]/C
                         clock pessimism              0.293     8.216    
                         clock uncertainty           -0.035     8.180    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031     8.211    A_reg[29]
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 W14_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W13_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.727%)  route 0.053ns (29.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.689     1.944    clk_i_IBUF_BUFG
    SLICE_X19Y93                                                      r  W14_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y93         FDRE (Prop_fdre_C_Q)         0.100     2.044 r  W14_reg[24]/Q
                         net (fo=1, routed)           0.053     2.097    n_0_W14_reg[24]
    SLICE_X18Y93         LUT5 (Prop_lut5_I3_O)        0.028     2.125 r  W13[24]_i_1/O
                         net (fo=1, routed)           0.000     2.125    n_0_W13[24]_i_1
    SLICE_X18Y93         FDRE                                         r  W13_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.932     2.428    clk_i_IBUF_BUFG
    SLICE_X18Y93                                                      r  W13_reg[24]/C
                         clock pessimism             -0.472     1.955    
    SLICE_X18Y93         FDRE (Hold_fdre_C_D)         0.087     2.042    W13_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform:           { 0 2 }
Period:             4.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349     4.000   2.650  BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.400     2.000   1.600  SLICE_X0Y86    cmd_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.350     2.000   1.650  SLICE_X10Y96   B_reg[12]/C



