module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire [31:0] b_sub;
    wire c_out_to_in;
    assign b_sub = {32{sub}}^b;
    add16 inst1(a[15:0],b_sub[15:0], sub, sum[15:0], c_out_to_in);
    add16 inst2(a[31:16], b_sub[31:16], c_out_to_in, sum[31:16]);
endmodule
