

================================================================
== Vivado HLS Report for 'avgpool_7x7_1'
================================================================
* Date:           Mon Sep 14 06:25:39 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.593 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.102 us | 0.102 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |                         |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance        |    Module    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sum_engine_1_fu_163  |sum_engine_1  |        1|        1| 3.000 ns | 3.000 ns |    1|    1| function |
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       31|       31|         8|          4|          4|     7|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    292|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      22|    110|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     130|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     152|    524|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+----+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+--------------+---------+-------+----+-----+-----+
    |grp_sum_engine_1_fu_163  |sum_engine_1  |        0|      0|  22|  110|    0|
    +-------------------------+--------------+---------+-------+----+-----+-----+
    |Total                    |              |        0|      0|  22|  110|    0|
    +-------------------------+--------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln210_1_fu_202_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln210_2_fu_213_p2       |     +    |      0|  0|  15|           8|           2|
    |add_ln210_3_fu_224_p2       |     +    |      0|  0|  15|           8|           2|
    |add_ln210_4_fu_234_p2       |     +    |      0|  0|  15|           8|           3|
    |add_ln210_5_fu_244_p2       |     +    |      0|  0|  15|           8|           3|
    |add_ln210_6_fu_254_p2       |     +    |      0|  0|  15|           8|           3|
    |add_ln210_7_fu_264_p2       |     +    |      0|  0|  15|           8|           3|
    |add_ln210_fu_196_p2         |     +    |      0|  0|  15|           8|           8|
    |ret_V_fu_288_p2             |     +    |      0|  0|  22|          15|          15|
    |row_fu_274_p2               |     +    |      0|  0|  12|           4|           1|
    |sum_V_fu_302_p2             |     +    |      0|  0|  21|          14|          14|
    |sub_ln1148_1_fu_394_p2      |     -    |      0|  0|  18|           1|          11|
    |sub_ln1148_fu_374_p2        |     -    |      0|  0|  22|           1|          15|
    |underflow_fu_321_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln208_fu_174_p2        |   icmp   |      0|  0|  11|           4|           5|
    |or_ln340_39_fu_335_p2       |    or    |      0|  0|   2|           1|           1|
    |r_V_fu_418_p3               |  select  |      0|  0|  11|           1|          11|
    |select_ln340_526_fu_354_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln340_fu_340_p3      |  select  |      0|  0|  14|           1|          13|
    |select_ln388_fu_347_p3      |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_317_fu_326_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_330_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_316_p2      |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 292|         113|         148|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_row_0_phi_fu_155_p4  |   9|          2|    4|          8|
    |buf_V_address0                  |  27|          5|    7|         35|
    |buf_V_address1                  |  21|          4|    7|         28|
    |p_Val2_21_reg_139               |   9|          2|   14|         28|
    |row_0_reg_151                   |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 122|         24|   38|        116|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln210_reg_430                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_return                         |  11|   0|   11|          0|
    |buf_V_load_1_reg_464              |   9|   0|    9|          0|
    |buf_V_load_2_reg_479              |   9|   0|    9|          0|
    |buf_V_load_3_reg_484              |   9|   0|    9|          0|
    |buf_V_load_4_reg_494              |   9|   0|    9|          0|
    |buf_V_load_5_reg_499              |   9|   0|    9|          0|
    |buf_V_load_6_reg_509              |   9|   0|    9|          0|
    |buf_V_load_reg_459                |   9|   0|    9|          0|
    |icmp_ln208_reg_426                |   1|   0|    1|          0|
    |icmp_ln208_reg_426_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Result_10_reg_527               |   1|   0|    1|          0|
    |p_Result_s_reg_514                |   1|   0|    1|          0|
    |p_Val2_21_reg_139                 |  14|   0|   14|          0|
    |row_0_reg_151                     |   4|   0|    4|          0|
    |row_reg_504                       |   4|   0|    4|          0|
    |sum_V_reg_521                     |  14|   0|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 130|   0|  130|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_return       | out |   11| ap_ctrl_hs | avgpool_7x7.1 | return value |
|buf_V_address0  | out |    7|  ap_memory |     buf_V     |     array    |
|buf_V_ce0       | out |    1|  ap_memory |     buf_V     |     array    |
|buf_V_q0        |  in |    9|  ap_memory |     buf_V     |     array    |
|buf_V_address1  | out |    7|  ap_memory |     buf_V     |     array    |
|buf_V_ce1       | out |    1|  ap_memory |     buf_V     |     array    |
|buf_V_q1        |  in |    9|  ap_memory |     buf_V     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "br label %0" [net_hls.cc:208]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_21 = phi i14 [ 0, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i ], [ %select_ln340_526, %hls_label_14 ]" [net_hls.cc:210]   --->   Operation 12 'phi' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i ], [ %row, %hls_label_14 ]"   --->   Operation 13 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%icmp_ln208 = icmp eq i4 %row_0, -8" [net_hls.cc:208]   --->   Operation 14 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %"_ZdvILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit_ifconv", label %hls_label_14" [net_hls.cc:208]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i4 %row_0 to i8" [net_hls.cc:210]   --->   Operation 17 'zext' 'zext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_491 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %row_0, i3 0)" [net_hls.cc:210]   --->   Operation 18 'bitconcatenate' 'tmp_491' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i7 %tmp_491 to i8" [net_hls.cc:210]   --->   Operation 19 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.89ns)   --->   "%add_ln210 = add i8 %zext_ln210, %zext_ln210_1" [net_hls.cc:210]   --->   Operation 20 'add' 'add_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.90ns)   --->   "%add_ln210_1 = add i8 %add_ln210, 1" [net_hls.cc:210]   --->   Operation 21 'add' 'add_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i8 %add_ln210_1 to i64" [net_hls.cc:210]   --->   Operation 22 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr [81 x i9]* %buf_V, i64 0, i64 %zext_ln210_2" [net_hls.cc:210]   --->   Operation 23 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%add_ln210_2 = add i8 %add_ln210, 2" [net_hls.cc:210]   --->   Operation 24 'add' 'add_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i8 %add_ln210_2 to i64" [net_hls.cc:210]   --->   Operation 25 'sext' 'sext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buf_V_addr_1 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210" [net_hls.cc:210]   --->   Operation 26 'getelementptr' 'buf_V_addr_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.78ns)   --->   "%buf_V_load = load i9* %buf_V_addr, align 2" [net_hls.cc:210]   --->   Operation 27 'load' 'buf_V_load' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 28 [2/2] (0.78ns)   --->   "%buf_V_load_1 = load i9* %buf_V_addr_1, align 2" [net_hls.cc:210]   --->   Operation 28 'load' 'buf_V_load_1' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 29 [1/1] (0.90ns)   --->   "%add_ln210_3 = add i8 %add_ln210, 3" [net_hls.cc:210]   --->   Operation 29 'add' 'add_ln210_3' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln210_1 = sext i8 %add_ln210_3 to i64" [net_hls.cc:210]   --->   Operation 30 'sext' 'sext_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%buf_V_addr_2 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_1" [net_hls.cc:210]   --->   Operation 31 'getelementptr' 'buf_V_addr_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.90ns)   --->   "%add_ln210_4 = add i8 %add_ln210, 4" [net_hls.cc:210]   --->   Operation 32 'add' 'add_ln210_4' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln210_2 = sext i8 %add_ln210_4 to i64" [net_hls.cc:210]   --->   Operation 33 'sext' 'sext_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_V_addr_3 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_2" [net_hls.cc:210]   --->   Operation 34 'getelementptr' 'buf_V_addr_3' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.78ns)   --->   "%buf_V_load = load i9* %buf_V_addr, align 2" [net_hls.cc:210]   --->   Operation 35 'load' 'buf_V_load' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_3 : Operation 36 [1/2] (0.78ns)   --->   "%buf_V_load_1 = load i9* %buf_V_addr_1, align 2" [net_hls.cc:210]   --->   Operation 36 'load' 'buf_V_load_1' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_3 : Operation 37 [2/2] (0.78ns)   --->   "%buf_V_load_2 = load i9* %buf_V_addr_2, align 2" [net_hls.cc:210]   --->   Operation 37 'load' 'buf_V_load_2' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_3 : Operation 38 [2/2] (0.78ns)   --->   "%buf_V_load_3 = load i9* %buf_V_addr_3, align 2" [net_hls.cc:210]   --->   Operation 38 'load' 'buf_V_load_3' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 1.69>
ST_4 : Operation 39 [1/1] (0.90ns)   --->   "%add_ln210_5 = add i8 %add_ln210, 5" [net_hls.cc:210]   --->   Operation 39 'add' 'add_ln210_5' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln210_3 = sext i8 %add_ln210_5 to i64" [net_hls.cc:210]   --->   Operation 40 'sext' 'sext_ln210_3' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%buf_V_addr_4 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_3" [net_hls.cc:210]   --->   Operation 41 'getelementptr' 'buf_V_addr_4' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.90ns)   --->   "%add_ln210_6 = add i8 %add_ln210, 6" [net_hls.cc:210]   --->   Operation 42 'add' 'add_ln210_6' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln210_4 = sext i8 %add_ln210_6 to i64" [net_hls.cc:210]   --->   Operation 43 'sext' 'sext_ln210_4' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%buf_V_addr_5 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_4" [net_hls.cc:210]   --->   Operation 44 'getelementptr' 'buf_V_addr_5' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.78ns)   --->   "%buf_V_load_2 = load i9* %buf_V_addr_2, align 2" [net_hls.cc:210]   --->   Operation 45 'load' 'buf_V_load_2' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_4 : Operation 46 [1/2] (0.78ns)   --->   "%buf_V_load_3 = load i9* %buf_V_addr_3, align 2" [net_hls.cc:210]   --->   Operation 46 'load' 'buf_V_load_3' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_4 : Operation 47 [2/2] (0.78ns)   --->   "%buf_V_load_4 = load i9* %buf_V_addr_4, align 2" [net_hls.cc:210]   --->   Operation 47 'load' 'buf_V_load_4' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_4 : Operation 48 [2/2] (0.78ns)   --->   "%buf_V_load_5 = load i9* %buf_V_addr_5, align 2" [net_hls.cc:210]   --->   Operation 48 'load' 'buf_V_load_5' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 1.69>
ST_5 : Operation 49 [1/1] (0.90ns)   --->   "%add_ln210_7 = add i8 %add_ln210, 7" [net_hls.cc:210]   --->   Operation 49 'add' 'add_ln210_7' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln210_5 = sext i8 %add_ln210_7 to i64" [net_hls.cc:210]   --->   Operation 50 'sext' 'sext_ln210_5' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%buf_V_addr_6 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_5" [net_hls.cc:210]   --->   Operation 51 'getelementptr' 'buf_V_addr_6' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.78ns)   --->   "%buf_V_load_4 = load i9* %buf_V_addr_4, align 2" [net_hls.cc:210]   --->   Operation 52 'load' 'buf_V_load_4' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_5 : Operation 53 [1/2] (0.78ns)   --->   "%buf_V_load_5 = load i9* %buf_V_addr_5, align 2" [net_hls.cc:210]   --->   Operation 53 'load' 'buf_V_load_5' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_5 : Operation 54 [2/2] (0.78ns)   --->   "%buf_V_load_6 = load i9* %buf_V_addr_6, align 2" [net_hls.cc:210]   --->   Operation 54 'load' 'buf_V_load_6' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_5 : Operation 55 [1/1] (0.86ns)   --->   "%row = add i4 %row_0, 1" [net_hls.cc:208]   --->   Operation 55 'add' 'row' <Predicate = (!icmp_ln208)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 56 [1/2] (0.78ns)   --->   "%buf_V_load_6 = load i9* %buf_V_addr_6, align 2" [net_hls.cc:210]   --->   Operation 56 'load' 'buf_V_load_6' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 1.88>
ST_7 : Operation 57 [2/2] (1.88ns)   --->   "%p_Val2_22 = call fastcc i14 @sum_engine.1(i9 %buf_V_load, i9 %buf_V_load_1, i9 %buf_V_load_2, i9 %buf_V_load_3, i9 %buf_V_load_4, i9 %buf_V_load_5, i9 %buf_V_load_6)" [net_hls.cc:210]   --->   Operation 57 'call' 'p_Val2_22' <Predicate = (!icmp_ln208)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.96>
ST_8 : Operation 58 [1/2] (0.97ns)   --->   "%p_Val2_22 = call fastcc i14 @sum_engine.1(i9 %buf_V_load, i9 %buf_V_load_1, i9 %buf_V_load_2, i9 %buf_V_load_3, i9 %buf_V_load_4, i9 %buf_V_load_5, i9 %buf_V_load_6)" [net_hls.cc:210]   --->   Operation 58 'call' 'p_Val2_22' <Predicate = (!icmp_ln208)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_21 to i15" [net_hls.cc:210]   --->   Operation 59 'sext' 'lhs_V' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_22 to i15" [net_hls.cc:210]   --->   Operation 60 'sext' 'rhs_V' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.98ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [net_hls.cc:210]   --->   Operation 61 'add' 'ret_V' <Predicate = (!icmp_ln208)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [net_hls.cc:210]   --->   Operation 62 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.98ns)   --->   "%sum_V = add i14 %p_Val2_22, %p_Val2_21" [net_hls.cc:210]   --->   Operation 63 'add' 'sum_V' <Predicate = (!icmp_ln208)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %sum_V, i32 13)" [net_hls.cc:210]   --->   Operation 64 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln208)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.09>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2945)" [net_hls.cc:208]   --->   Operation 65 'specregionbegin' 'tmp' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:209]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786_10 = xor i1 %p_Result_10, true" [net_hls.cc:210]   --->   Operation 67 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_10" [net_hls.cc:210]   --->   Operation 68 'and' 'underflow' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_526)   --->   "%xor_ln340_317 = xor i1 %p_Result_s, %p_Result_10" [net_hls.cc:210]   --->   Operation 69 'xor' 'xor_ln340_317' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_526)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [net_hls.cc:210]   --->   Operation 70 'xor' 'xor_ln340' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_526)   --->   "%or_ln340_39 = or i1 %p_Result_10, %xor_ln340" [net_hls.cc:210]   --->   Operation 71 'or' 'or_ln340_39' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_526)   --->   "%select_ln340 = select i1 %xor_ln340_317, i14 8191, i14 %sum_V" [net_hls.cc:210]   --->   Operation 72 'select' 'select_ln340' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i14 -8192, i14 %sum_V" [net_hls.cc:210]   --->   Operation 73 'select' 'select_ln388' <Predicate = (!icmp_ln208)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_526 = select i1 %or_ln340_39, i14 %select_ln340, i14 %select_ln388" [net_hls.cc:210]   --->   Operation 74 'select' 'select_ln340_526' <Predicate = (!icmp_ln208)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2945, i32 %tmp)" [net_hls.cc:211]   --->   Operation 75 'specregionend' 'empty_53' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [net_hls.cc:208]   --->   Operation 76 'br' <Predicate = (!icmp_ln208)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.37>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i14 %p_Val2_21 to i15" [net_hls.cc:212]   --->   Operation 77 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1367 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_21, i32 13)" [net_hls.cc:212]   --->   Operation 78 'bitselect' 'tmp_1367' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.98ns)   --->   "%sub_ln1148 = sub i15 0, %sext_ln1148" [net_hls.cc:212]   --->   Operation 79 'sub' 'sub_ln1148' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_PartSelect.i10.i15.i32.i32(i15 %sub_ln1148, i32 5, i32 14)" [net_hls.cc:212]   --->   Operation 80 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i10 %tmp_s to i11" [net_hls.cc:212]   --->   Operation 81 'zext' 'zext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.93ns)   --->   "%sub_ln1148_1 = sub i11 0, %zext_ln1148_1" [net_hls.cc:212]   --->   Operation 82 'sub' 'sub_ln1148_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i9 @_ssdm_op_PartSelect.i9.i14.i32.i32(i14 %p_Val2_21, i32 5, i32 13)" [net_hls.cc:212]   --->   Operation 83 'partselect' 'trunc_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i9 %trunc_ln1148_1 to i10" [net_hls.cc:212]   --->   Operation 84 'sext' 'sext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i10 %sext_ln1148_1 to i11" [net_hls.cc:212]   --->   Operation 85 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.45ns)   --->   "%r_V = select i1 %tmp_1367, i11 %sub_ln1148_1, i11 %zext_ln1148" [net_hls.cc:212]   --->   Operation 86 'select' 'r_V' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "ret i11 %r_V" [net_hls.cc:212]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln208           (br               ) [ 01111111110]
p_Val2_21          (phi              ) [ 00111111101]
row_0              (phi              ) [ 00111100000]
icmp_ln208         (icmp             ) [ 00111111110]
empty              (speclooptripcount) [ 00000000000]
br_ln208           (br               ) [ 00000000000]
zext_ln210         (zext             ) [ 00000000000]
tmp_491            (bitconcatenate   ) [ 00000000000]
zext_ln210_1       (zext             ) [ 00000000000]
add_ln210          (add              ) [ 00011100000]
add_ln210_1        (add              ) [ 00000000000]
zext_ln210_2       (zext             ) [ 00000000000]
buf_V_addr         (getelementptr    ) [ 00010000000]
add_ln210_2        (add              ) [ 00000000000]
sext_ln210         (sext             ) [ 00000000000]
buf_V_addr_1       (getelementptr    ) [ 00010000000]
add_ln210_3        (add              ) [ 00000000000]
sext_ln210_1       (sext             ) [ 00000000000]
buf_V_addr_2       (getelementptr    ) [ 00001000000]
add_ln210_4        (add              ) [ 00000000000]
sext_ln210_2       (sext             ) [ 00000000000]
buf_V_addr_3       (getelementptr    ) [ 00001000000]
buf_V_load         (load             ) [ 00111111000]
buf_V_load_1       (load             ) [ 00111111000]
add_ln210_5        (add              ) [ 00000000000]
sext_ln210_3       (sext             ) [ 00000000000]
buf_V_addr_4       (getelementptr    ) [ 00000100000]
add_ln210_6        (add              ) [ 00000000000]
sext_ln210_4       (sext             ) [ 00000000000]
buf_V_addr_5       (getelementptr    ) [ 00000100000]
buf_V_load_2       (load             ) [ 00110111000]
buf_V_load_3       (load             ) [ 00110111000]
add_ln210_7        (add              ) [ 00000000000]
sext_ln210_5       (sext             ) [ 00000000000]
buf_V_addr_6       (getelementptr    ) [ 00100010000]
buf_V_load_4       (load             ) [ 00110011000]
buf_V_load_5       (load             ) [ 00110011000]
row                (add              ) [ 01111111110]
buf_V_load_6       (load             ) [ 00010001000]
p_Val2_22          (call             ) [ 00000000000]
lhs_V              (sext             ) [ 00000000000]
rhs_V              (sext             ) [ 00000000000]
ret_V              (add              ) [ 00000000000]
p_Result_s         (bitselect        ) [ 00000100010]
sum_V              (add              ) [ 00000100010]
p_Result_10        (bitselect        ) [ 00000100010]
tmp                (specregionbegin  ) [ 00000000000]
specpipeline_ln209 (specpipeline     ) [ 00000000000]
xor_ln786_10       (xor              ) [ 00000000000]
underflow          (and              ) [ 00000000000]
xor_ln340_317      (xor              ) [ 00000000000]
xor_ln340          (xor              ) [ 00000000000]
or_ln340_39        (or               ) [ 00000000000]
select_ln340       (select           ) [ 00000000000]
select_ln388       (select           ) [ 00000000000]
select_ln340_526   (select           ) [ 01111111110]
empty_53           (specregionend    ) [ 00000000000]
br_ln208           (br               ) [ 01111111110]
sext_ln1148        (sext             ) [ 00000000000]
tmp_1367           (bitselect        ) [ 00000000000]
sub_ln1148         (sub              ) [ 00000000000]
tmp_s              (partselect       ) [ 00000000000]
zext_ln1148_1      (zext             ) [ 00000000000]
sub_ln1148_1       (sub              ) [ 00000000000]
trunc_ln1148_1     (partselect       ) [ 00000000000]
sext_ln1148_1      (sext             ) [ 00000000000]
zext_ln1148        (zext             ) [ 00000000000]
r_V                (select           ) [ 00000000000]
ret_ln212          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_engine.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2945"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1430"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="buf_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="buf_V_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="9" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="9" slack="1"/>
<pin id="97" dir="1" index="7" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_load/2 buf_V_load_1/2 buf_V_load_2/3 buf_V_load_3/3 buf_V_load_4/4 buf_V_load_5/4 buf_V_load_6/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buf_V_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr_2/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_V_addr_3_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr_3/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="buf_V_addr_4_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr_4/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_V_addr_5_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr_5/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buf_V_addr_6_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr_6/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="p_Val2_21_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="1"/>
<pin id="141" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_Val2_21_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="14" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_21/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="row_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="row_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="4" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_sum_engine_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="4"/>
<pin id="166" dir="0" index="2" bw="9" slack="4"/>
<pin id="167" dir="0" index="3" bw="9" slack="3"/>
<pin id="168" dir="0" index="4" bw="9" slack="3"/>
<pin id="169" dir="0" index="5" bw="9" slack="2"/>
<pin id="170" dir="0" index="6" bw="9" slack="2"/>
<pin id="171" dir="0" index="7" bw="9" slack="1"/>
<pin id="172" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_22/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln208_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln210_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_491_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_491/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln210_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln210_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln210_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln210_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln210_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln210_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln210_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_3/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln210_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln210_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_4/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln210_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln210_5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="2"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_5/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln210_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210_3/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln210_6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="2"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_6/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln210_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210_4/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln210_7_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="3"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_7/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln210_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210_5/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="row_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="3"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lhs_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="6"/>
<pin id="282" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="rhs_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ret_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="0"/>
<pin id="290" dir="0" index="1" bw="14" slack="0"/>
<pin id="291" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Result_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="15" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sum_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="14" slack="6"/>
<pin id="305" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Result_10_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="14" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln786_10_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_10/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="underflow_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/9 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln340_317_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="1" slack="1"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_317/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln340_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln340_39_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_39/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln340_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="14" slack="0"/>
<pin id="343" dir="0" index="2" bw="14" slack="1"/>
<pin id="344" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln388_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="14" slack="0"/>
<pin id="350" dir="0" index="2" bw="14" slack="1"/>
<pin id="351" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln340_526_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="14" slack="0"/>
<pin id="357" dir="0" index="2" bw="14" slack="0"/>
<pin id="358" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_526/9 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln1148_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="14" slack="1"/>
<pin id="364" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/10 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_1367_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="14" slack="1"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1367/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sub_ln1148_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="14" slack="0"/>
<pin id="377" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/10 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="15" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="0" index="3" bw="5" slack="0"/>
<pin id="385" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln1148_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148_1/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln1148_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="0"/>
<pin id="397" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_1/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln1148_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="0" index="1" bw="14" slack="1"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="0" index="3" bw="5" slack="0"/>
<pin id="405" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_1/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln1148_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_1/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln1148_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="r_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="0" index="2" bw="11" slack="0"/>
<pin id="422" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="426" class="1005" name="icmp_ln208_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln208 "/>
</bind>
</comp>

<comp id="430" class="1005" name="add_ln210_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln210 "/>
</bind>
</comp>

<comp id="439" class="1005" name="buf_V_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="1"/>
<pin id="441" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="buf_V_addr_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="1"/>
<pin id="446" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="buf_V_addr_2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="1"/>
<pin id="451" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr_2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="buf_V_addr_3_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="1"/>
<pin id="456" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr_3 "/>
</bind>
</comp>

<comp id="459" class="1005" name="buf_V_load_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="4"/>
<pin id="461" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="buf_V_load "/>
</bind>
</comp>

<comp id="464" class="1005" name="buf_V_load_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="4"/>
<pin id="466" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="buf_V_load_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="buf_V_addr_4_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="1"/>
<pin id="471" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr_4 "/>
</bind>
</comp>

<comp id="474" class="1005" name="buf_V_addr_5_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="1"/>
<pin id="476" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr_5 "/>
</bind>
</comp>

<comp id="479" class="1005" name="buf_V_load_2_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="3"/>
<pin id="481" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="buf_V_load_2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="buf_V_load_3_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="3"/>
<pin id="486" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="buf_V_load_3 "/>
</bind>
</comp>

<comp id="489" class="1005" name="buf_V_addr_6_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="1"/>
<pin id="491" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr_6 "/>
</bind>
</comp>

<comp id="494" class="1005" name="buf_V_load_4_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="2"/>
<pin id="496" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="buf_V_load_4 "/>
</bind>
</comp>

<comp id="499" class="1005" name="buf_V_load_5_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="2"/>
<pin id="501" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="buf_V_load_5 "/>
</bind>
</comp>

<comp id="504" class="1005" name="row_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="509" class="1005" name="buf_V_load_6_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="1"/>
<pin id="511" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_load_6 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_Result_s_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="521" class="1005" name="sum_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="14" slack="1"/>
<pin id="523" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="527" class="1005" name="p_Result_10_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="534" class="1005" name="select_ln340_526_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="1"/>
<pin id="536" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln340_526 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="74" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="81" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="99" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="155" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="155" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="155" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="180" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="217"><net_src comp="196" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="278"><net_src comp="151" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="139" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="163" pin="8"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="163" pin="8"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="139" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="326" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="321" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="335" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="340" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="347" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="139" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="139" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="362" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="139" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="400" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="366" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="394" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="174" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="196" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="442"><net_src comp="74" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="447"><net_src comp="81" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="452"><net_src comp="99" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="457"><net_src comp="106" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="462"><net_src comp="88" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="467"><net_src comp="88" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="472"><net_src comp="115" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="477"><net_src comp="122" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="482"><net_src comp="88" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="487"><net_src comp="88" pin="7"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="492"><net_src comp="131" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="497"><net_src comp="88" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="163" pin=5"/></net>

<net id="502"><net_src comp="88" pin="7"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="163" pin=6"/></net>

<net id="507"><net_src comp="274" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="512"><net_src comp="88" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="163" pin=7"/></net>

<net id="517"><net_src comp="294" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="524"><net_src comp="302" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="530"><net_src comp="308" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="537"><net_src comp="354" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="143" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_V | {}
 - Input state : 
	Port: avgpool_7x7.1 : buf_V | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln208 : 1
		br_ln208 : 2
		zext_ln210 : 1
		tmp_491 : 1
		zext_ln210_1 : 2
		add_ln210 : 3
		add_ln210_1 : 4
		zext_ln210_2 : 5
		buf_V_addr : 6
		add_ln210_2 : 4
		sext_ln210 : 5
		buf_V_addr_1 : 6
		buf_V_load : 7
		buf_V_load_1 : 7
	State 3
		sext_ln210_1 : 1
		buf_V_addr_2 : 2
		sext_ln210_2 : 1
		buf_V_addr_3 : 2
		buf_V_load_2 : 3
		buf_V_load_3 : 3
	State 4
		sext_ln210_3 : 1
		buf_V_addr_4 : 2
		sext_ln210_4 : 1
		buf_V_addr_5 : 2
		buf_V_load_4 : 3
		buf_V_load_5 : 3
	State 5
		sext_ln210_5 : 1
		buf_V_addr_6 : 2
		buf_V_load_6 : 3
	State 6
	State 7
	State 8
		rhs_V : 1
		ret_V : 2
		p_Result_s : 3
		sum_V : 1
		p_Result_10 : 2
	State 9
		select_ln340_526 : 1
		empty_53 : 1
	State 10
		sub_ln1148 : 1
		tmp_s : 2
		zext_ln1148_1 : 3
		sub_ln1148_1 : 4
		sext_ln1148_1 : 1
		zext_ln1148 : 2
		r_V : 5
		ret_ln212 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln210_fu_196    |    0    |    15   |
|          |    add_ln210_1_fu_202   |    0    |    15   |
|          |    add_ln210_2_fu_213   |    0    |    15   |
|          |    add_ln210_3_fu_224   |    0    |    15   |
|          |    add_ln210_4_fu_234   |    0    |    15   |
|    add   |    add_ln210_5_fu_244   |    0    |    15   |
|          |    add_ln210_6_fu_254   |    0    |    15   |
|          |    add_ln210_7_fu_264   |    0    |    15   |
|          |        row_fu_274       |    0    |    12   |
|          |       ret_V_fu_288      |    0    |    21   |
|          |       sum_V_fu_302      |    0    |    21   |
|----------|-------------------------|---------|---------|
|   call   | grp_sum_engine_1_fu_163 |    24   |   104   |
|----------|-------------------------|---------|---------|
|          |   select_ln340_fu_340   |    0    |    14   |
|  select  |   select_ln388_fu_347   |    0    |    14   |
|          | select_ln340_526_fu_354 |    0    |    14   |
|          |        r_V_fu_418       |    0    |    11   |
|----------|-------------------------|---------|---------|
|    sub   |    sub_ln1148_fu_374    |    0    |    21   |
|          |   sub_ln1148_1_fu_394   |    0    |    17   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln208_fu_174    |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |   xor_ln786_10_fu_316   |    0    |    2    |
|    xor   |   xor_ln340_317_fu_326  |    0    |    2    |
|          |     xor_ln340_fu_330    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     underflow_fu_321    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |    or_ln340_39_fu_335   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |    zext_ln210_fu_180    |    0    |    0    |
|          |   zext_ln210_1_fu_192   |    0    |    0    |
|   zext   |   zext_ln210_2_fu_208   |    0    |    0    |
|          |   zext_ln1148_1_fu_390  |    0    |    0    |
|          |    zext_ln1148_fu_414   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      tmp_491_fu_184     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln210_fu_219    |    0    |    0    |
|          |   sext_ln210_1_fu_229   |    0    |    0    |
|          |   sext_ln210_2_fu_239   |    0    |    0    |
|          |   sext_ln210_3_fu_249   |    0    |    0    |
|   sext   |   sext_ln210_4_fu_259   |    0    |    0    |
|          |   sext_ln210_5_fu_269   |    0    |    0    |
|          |       lhs_V_fu_280      |    0    |    0    |
|          |       rhs_V_fu_284      |    0    |    0    |
|          |    sext_ln1148_fu_362   |    0    |    0    |
|          |   sext_ln1148_1_fu_410  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_Result_s_fu_294    |    0    |    0    |
| bitselect|    p_Result_10_fu_308   |    0    |    0    |
|          |     tmp_1367_fu_366     |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_s_fu_380      |    0    |    0    |
|          |  trunc_ln1148_1_fu_400  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    24   |   388   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln210_reg_430   |    8   |
|  buf_V_addr_1_reg_444  |    7   |
|  buf_V_addr_2_reg_449  |    7   |
|  buf_V_addr_3_reg_454  |    7   |
|  buf_V_addr_4_reg_469  |    7   |
|  buf_V_addr_5_reg_474  |    7   |
|  buf_V_addr_6_reg_489  |    7   |
|   buf_V_addr_reg_439   |    7   |
|  buf_V_load_1_reg_464  |    9   |
|  buf_V_load_2_reg_479  |    9   |
|  buf_V_load_3_reg_484  |    9   |
|  buf_V_load_4_reg_494  |    9   |
|  buf_V_load_5_reg_499  |    9   |
|  buf_V_load_6_reg_509  |    9   |
|   buf_V_load_reg_459   |    9   |
|   icmp_ln208_reg_426   |    1   |
|   p_Result_10_reg_527  |    1   |
|   p_Result_s_reg_514   |    1   |
|    p_Val2_21_reg_139   |   14   |
|      row_0_reg_151     |    4   |
|       row_reg_504      |    4   |
|select_ln340_526_reg_534|   14   |
|      sum_V_reg_521     |   14   |
+------------------------+--------+
|          Total         |   173  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   8  |   7  |   56   ||    41   |
|  grp_access_fu_88 |  p2  |   6  |   0  |    0   ||    33   |
| p_Val2_21_reg_139 |  p0  |   2  |  14  |   28   ||    9    |
|   row_0_reg_151   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   ||  6.211  ||    92   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   24   |   388  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   92   |
|  Register |    -   |   173  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   197  |   480  |
+-----------+--------+--------+--------+
