
fm_synth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000270c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  08002818  08002818  00012818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b4c  08002b4c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08002b4c  08002b4c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b4c  08002b4c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b4c  08002b4c  00012b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b50  08002b50  00012b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08002b54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000014  08002b68  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  08002b68  000202d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c31  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002947  00000000  00000000  00031c6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000fa3b  00000000  00000000  000345b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009d8  00000000  00000000  00043ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001f30  00000000  00000000  000449c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001732b  00000000  00000000  000468f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000147d8  00000000  00000000  0005dc23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086733  00000000  00000000  000723fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000f8b2e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000228c  00000000  00000000  000f8b84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	08002800 	.word	0x08002800

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	08002800 	.word	0x08002800

0800014c <init_audio_out>:
 *      Author: Tennyson Cheng
 */

#include "audio_out.h"

void init_audio_out(TIM_HandleTypeDef *htim) {
 800014c:	b510      	push	{r4, lr}
 800014e:	4604      	mov	r4, r0
	HAL_TIM_Base_Start_IT(htim);
 8000150:	f001 fd58 	bl	8001c04 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
 8000154:	4620      	mov	r0, r4
}
 8000156:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
 800015a:	2100      	movs	r1, #0
 800015c:	f001 bde4 	b.w	8001d28 <HAL_TIM_PWM_Start_IT>

08000160 <update_volume>:

void update_volume(TIM_HandleTypeDef *htim) {
 8000160:	b510      	push	{r4, lr}
 8000162:	4604      	mov	r4, r0
	uint16_t output_volume = synth_sample();
 8000164:	f000 ff02 	bl	8000f6c <synth_sample>
//	if (output_volume >= (uint16_t)1023) {
//		__NOP();
//	}
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, output_volume);
 8000168:	6823      	ldr	r3, [r4, #0]
 800016a:	6358      	str	r0, [r3, #52]	; 0x34
}
 800016c:	bd10      	pop	{r4, pc}
 800016e:	bf00      	nop

08000170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000170:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000174:	2300      	movs	r3, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000176:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000178:	2601      	movs	r6, #1
 800017a:	2710      	movs	r7, #16
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800017c:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
{
 8000180:	b090      	sub	sp, #64	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000182:	a806      	add	r0, sp, #24
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000184:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000188:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800018c:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000190:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000194:	9307      	str	r3, [sp, #28]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000196:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000198:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800019a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800019c:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800019e:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001a0:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001a2:	f001 f9dd 	bl	8001560 <HAL_RCC_OscConfig>
 80001a6:	b108      	cbz	r0, 80001ac <SystemClock_Config+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001a8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80001aa:	e7fe      	b.n	80001aa <SystemClock_Config+0x3a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001ac:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ae:	f04f 080f 	mov.w	r8, #15
 80001b2:	f04f 0902 	mov.w	r9, #2
 80001b6:	2600      	movs	r6, #0
 80001b8:	f44f 6780 	mov.w	r7, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001bc:	4621      	mov	r1, r4
 80001be:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001c0:	e9cd 8900 	strd	r8, r9, [sp]
 80001c4:	e9cd 6702 	strd	r6, r7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001c8:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001ca:	f001 fbc9 	bl	8001960 <HAL_RCC_ClockConfig>
 80001ce:	b108      	cbz	r0, 80001d4 <SystemClock_Config+0x64>
 80001d0:	b672      	cpsid	i
  while (1)
 80001d2:	e7fe      	b.n	80001d2 <SystemClock_Config+0x62>
}
 80001d4:	b010      	add	sp, #64	; 0x40
 80001d6:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 80001da:	bf00      	nop

080001dc <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001dc:	2400      	movs	r4, #0
{
 80001de:	b580      	push	{r7, lr}
 80001e0:	b090      	sub	sp, #64	; 0x40
  HAL_Init();
 80001e2:	f000 ffa3 	bl	800112c <HAL_Init>
  SystemClock_Config();
 80001e6:	f7ff ffc3 	bl	8000170 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ea:	e9cd 4408 	strd	r4, r4, [sp, #32]
 80001ee:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001f2:	4b43      	ldr	r3, [pc, #268]	; (8000300 <main+0x124>)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80001f4:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001f6:	6999      	ldr	r1, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80001f8:	4842      	ldr	r0, [pc, #264]	; (8000304 <main+0x128>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001fa:	f041 0104 	orr.w	r1, r1, #4
 80001fe:	6199      	str	r1, [r3, #24]
 8000200:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000202:	f44f 7180 	mov.w	r1, #256	; 0x100
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000206:	f003 0304 	and.w	r3, r3, #4
 800020a:	9301      	str	r3, [sp, #4]
 800020c:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800020e:	f44f 7680 	mov.w	r6, #256	; 0x100
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000212:	f001 f997 	bl	8001544 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000216:	2701      	movs	r7, #1
 8000218:	2200      	movs	r2, #0
 800021a:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800021c:	4839      	ldr	r0, [pc, #228]	; (8000304 <main+0x128>)
 800021e:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000220:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000224:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000228:	f001 f880 	bl	800132c <HAL_GPIO_Init>
  huart1.Init.BaudRate = 31250;
 800022c:	f647 2212 	movw	r2, #31250	; 0x7a12
  huart1.Init.Mode = UART_MODE_RX;
 8000230:	2304      	movs	r3, #4
  huart1.Instance = USART1;
 8000232:	4835      	ldr	r0, [pc, #212]	; (8000308 <main+0x12c>)
 8000234:	4935      	ldr	r1, [pc, #212]	; (800030c <main+0x130>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000236:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800023a:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart1.Init.BaudRate = 31250;
 800023e:	e9c0 1200 	strd	r1, r2, [r0]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000242:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8000244:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000246:	f002 f88b 	bl	8002360 <HAL_UART_Init>
 800024a:	b108      	cbz	r0, 8000250 <main+0x74>
 800024c:	b672      	cpsid	i
  while (1)
 800024e:	e7fe      	b.n	800024e <main+0x72>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000250:	4603      	mov	r3, r0
  htim2.Instance = TIM2;
 8000252:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 1024-1;
 8000256:	f240 32ff 	movw	r2, #1023	; 0x3ff
  htim2.Instance = TIM2;
 800025a:	4c2d      	ldr	r4, [pc, #180]	; (8000310 <main+0x134>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 800025c:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000260:	4620      	mov	r0, r4
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000262:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8000266:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  htim2.Init.Prescaler = 0;
 800026a:	e9c4 1300 	strd	r1, r3, [r4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800026e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8000272:	9304      	str	r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000274:	9302      	str	r3, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000276:	930e      	str	r3, [sp, #56]	; 0x38
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000278:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800027a:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800027c:	61a3      	str	r3, [r4, #24]
  htim2.Init.Period = 1024-1;
 800027e:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000280:	9307      	str	r3, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000282:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000284:	f001 fc5a 	bl	8001b3c <HAL_TIM_Base_Init>
 8000288:	b108      	cbz	r0, 800028e <main+0xb2>
 800028a:	b672      	cpsid	i
  while (1)
 800028c:	e7fe      	b.n	800028c <main+0xb0>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800028e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000292:	4620      	mov	r0, r4
 8000294:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000296:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000298:	f001 fed6 	bl	8002048 <HAL_TIM_ConfigClockSource>
 800029c:	b108      	cbz	r0, 80002a2 <main+0xc6>
 800029e:	b672      	cpsid	i
  while (1)
 80002a0:	e7fe      	b.n	80002a0 <main+0xc4>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80002a2:	4620      	mov	r0, r4
 80002a4:	f001 fcdc 	bl	8001c60 <HAL_TIM_PWM_Init>
 80002a8:	b108      	cbz	r0, 80002ae <main+0xd2>
 80002aa:	b672      	cpsid	i
  while (1)
 80002ac:	e7fe      	b.n	80002ac <main+0xd0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002ae:	2200      	movs	r2, #0
 80002b0:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002b2:	4620      	mov	r0, r4
 80002b4:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002ba:	f002 f81b 	bl	80022f4 <HAL_TIMEx_MasterConfigSynchronization>
 80002be:	4602      	mov	r2, r0
 80002c0:	b108      	cbz	r0, 80002c6 <main+0xea>
 80002c2:	b672      	cpsid	i
  while (1)
 80002c4:	e7fe      	b.n	80002c4 <main+0xe8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80002c6:	2660      	movs	r6, #96	; 0x60
 80002c8:	f44f 7700 	mov.w	r7, #512	; 0x200
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80002cc:	900a      	str	r0, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80002ce:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80002d0:	a908      	add	r1, sp, #32
 80002d2:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80002d4:	e9cd 6708 	strd	r6, r7, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80002d8:	f001 fdb0 	bl	8001e3c <HAL_TIM_PWM_ConfigChannel>
 80002dc:	b108      	cbz	r0, 80002e2 <main+0x106>
 80002de:	b672      	cpsid	i
  while (1)
 80002e0:	e7fe      	b.n	80002e0 <main+0x104>
  HAL_TIM_MspPostInit(&htim2);
 80002e2:	4620      	mov	r0, r4
 80002e4:	f000 f8e6 	bl	80004b4 <HAL_TIM_MspPostInit>
  init_midi(midi_uart);
 80002e8:	4b0a      	ldr	r3, [pc, #40]	; (8000314 <main+0x138>)
 80002ea:	6818      	ldr	r0, [r3, #0]
 80002ec:	f000 f834 	bl	8000358 <init_midi>
  init_synth();
 80002f0:	f000 f96e 	bl	80005d0 <init_synth>
  init_audio_out(audio_pwm);
 80002f4:	4b08      	ldr	r3, [pc, #32]	; (8000318 <main+0x13c>)
 80002f6:	6818      	ldr	r0, [r3, #0]
 80002f8:	f7ff ff28 	bl	800014c <init_audio_out>
	__NOP();
 80002fc:	bf00      	nop
  while (1)
 80002fe:	e7fd      	b.n	80002fc <main+0x120>
 8000300:	40021000 	.word	0x40021000
 8000304:	40010800 	.word	0x40010800
 8000308:	2000023c 	.word	0x2000023c
 800030c:	40013800 	.word	0x40013800
 8000310:	20000284 	.word	0x20000284
 8000314:	20000004 	.word	0x20000004
 8000318:	20000000 	.word	0x20000000

0800031c <HAL_UART_RxCpltCallback>:
	if (huart == midi_uart) {
 800031c:	4b03      	ldr	r3, [pc, #12]	; (800032c <HAL_UART_RxCpltCallback+0x10>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4283      	cmp	r3, r0
 8000322:	d000      	beq.n	8000326 <HAL_UART_RxCpltCallback+0xa>
}
 8000324:	4770      	bx	lr
		process_midi_byte(huart);
 8000326:	f000 b825 	b.w	8000374 <process_midi_byte>
 800032a:	bf00      	nop
 800032c:	20000004 	.word	0x20000004

08000330 <HAL_TIM_PeriodElapsedCallback>:
	if (htim == audio_pwm) {
 8000330:	4b07      	ldr	r3, [pc, #28]	; (8000350 <HAL_TIM_PeriodElapsedCallback+0x20>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000332:	b510      	push	{r4, lr}
	if (htim == audio_pwm) {
 8000334:	681c      	ldr	r4, [r3, #0]
 8000336:	4284      	cmp	r4, r0
 8000338:	d000      	beq.n	800033c <HAL_TIM_PeriodElapsedCallback+0xc>
}
 800033a:	bd10      	pop	{r4, pc}
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800033c:	4805      	ldr	r0, [pc, #20]	; (8000354 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800033e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000342:	f001 f903 	bl	800154c <HAL_GPIO_TogglePin>
		update_volume(htim);
 8000346:	4620      	mov	r0, r4
}
 8000348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		update_volume(htim);
 800034c:	f7ff bf08 	b.w	8000160 <update_volume>
 8000350:	20000000 	.word	0x20000000
 8000354:	40010800 	.word	0x40010800

08000358 <init_midi>:
 *      Author: Tennyson Cheng
 */

#include "midi.h"

void init_midi(UART_HandleTypeDef* huart) {
 8000358:	b410      	push	{r4}
	data[0] = -1;
 800035a:	24ff      	movs	r4, #255	; 0xff
 800035c:	4b03      	ldr	r3, [pc, #12]	; (800036c <init_midi+0x14>)
	data[1] = -1;
	HAL_UART_Receive_IT(huart, &midi_in, 1);
 800035e:	2201      	movs	r2, #1
	data[0] = -1;
 8000360:	701c      	strb	r4, [r3, #0]
	data[1] = -1;
 8000362:	705c      	strb	r4, [r3, #1]
	HAL_UART_Receive_IT(huart, &midi_in, 1);
 8000364:	4902      	ldr	r1, [pc, #8]	; (8000370 <init_midi+0x18>)
}
 8000366:	bc10      	pop	{r4}
	HAL_UART_Receive_IT(huart, &midi_in, 1);
 8000368:	f002 b864 	b.w	8002434 <HAL_UART_Receive_IT>
 800036c:	20000280 	.word	0x20000280
 8000370:	200002cc 	.word	0x200002cc

08000374 <process_midi_byte>:

void process_midi_byte(UART_HandleTypeDef* huart) {
 8000374:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(huart, &midi_in, 1);	//re-enable interrupt for next byte
 8000376:	4c25      	ldr	r4, [pc, #148]	; (800040c <process_midi_byte+0x98>)
 8000378:	2201      	movs	r2, #1
 800037a:	4621      	mov	r1, r4
 800037c:	f002 f85a 	bl	8002434 <HAL_UART_Receive_IT>
	if ((midi_in & 0x80) == 0x80) {				//if byte received was status byte
 8000380:	f994 3000 	ldrsb.w	r3, [r4]
 8000384:	7822      	ldrb	r2, [r4, #0]
 8000386:	2b00      	cmp	r3, #0
 8000388:	db2a      	blt.n	80003e0 <process_midi_byte+0x6c>
		status = midi_in;
		data[0] = -1;
		data[1] = -1;
	}
	else {										//if byte received was data byte
		switch (status) {
 800038a:	4b21      	ldr	r3, [pc, #132]	; (8000410 <process_midi_byte+0x9c>)
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2bc0      	cmp	r3, #192	; 0xc0
 8000390:	d023      	beq.n	80003da <process_midi_byte+0x66>
 8000392:	d81c      	bhi.n	80003ce <process_midi_byte+0x5a>
 8000394:	2ba0      	cmp	r3, #160	; 0xa0
 8000396:	d002      	beq.n	800039e <process_midi_byte+0x2a>
 8000398:	d907      	bls.n	80003aa <process_midi_byte+0x36>
 800039a:	2bb0      	cmp	r3, #176	; 0xb0
 800039c:	d10b      	bne.n	80003b6 <process_midi_byte+0x42>
		case 0xD0:									//channel pressure (unimplemented)
			data[0] = midi_in;
			channel_pressure();
			break;
		case 0xE0:									//pitch bend
			if (data[0] == (uint8_t)-1) {
 800039e:	4b1d      	ldr	r3, [pc, #116]	; (8000414 <process_midi_byte+0xa0>)
 80003a0:	7819      	ldrb	r1, [r3, #0]
 80003a2:	29ff      	cmp	r1, #255	; 0xff
 80003a4:	d027      	beq.n	80003f6 <process_midi_byte+0x82>
				data[0] = midi_in;
			}
			else {
				data[1] = midi_in;
 80003a6:	705a      	strb	r2, [r3, #1]
			break;
		default:
			__NOP();
		}
	}
}
 80003a8:	bd10      	pop	{r4, pc}
		switch (status) {
 80003aa:	2b80      	cmp	r3, #128	; 0x80
 80003ac:	d01f      	beq.n	80003ee <process_midi_byte+0x7a>
 80003ae:	336f      	adds	r3, #111	; 0x6f
 80003b0:	b2db      	uxtb	r3, r3
 80003b2:	2b01      	cmp	r3, #1
 80003b4:	d901      	bls.n	80003ba <process_midi_byte+0x46>
			__NOP();
 80003b6:	bf00      	nop
}
 80003b8:	bd10      	pop	{r4, pc}
			if (data[0] == (uint8_t)-1) {
 80003ba:	4b16      	ldr	r3, [pc, #88]	; (8000414 <process_midi_byte+0xa0>)
 80003bc:	7818      	ldrb	r0, [r3, #0]
 80003be:	28ff      	cmp	r0, #255	; 0xff
 80003c0:	d019      	beq.n	80003f6 <process_midi_byte+0x82>
				data[1] = midi_in;
 80003c2:	705a      	strb	r2, [r3, #1]
				if (data[1] == 0) {					//some midi devices send velocity 0 to turn off notes
 80003c4:	b9f2      	cbnz	r2, 8000404 <process_midi_byte+0x90>
}
 80003c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void note_off() {
	delete_voice(data[0]);
 80003ca:	f000 bb6d 	b.w	8000aa8 <delete_voice>
		switch (status) {
 80003ce:	2be0      	cmp	r3, #224	; 0xe0
 80003d0:	d0e5      	beq.n	800039e <process_midi_byte+0x2a>
 80003d2:	2bf0      	cmp	r3, #240	; 0xf0
 80003d4:	d0e8      	beq.n	80003a8 <process_midi_byte+0x34>
 80003d6:	2bd0      	cmp	r3, #208	; 0xd0
 80003d8:	d1ed      	bne.n	80003b6 <process_midi_byte+0x42>
			data[0] = midi_in;
 80003da:	4b0e      	ldr	r3, [pc, #56]	; (8000414 <process_midi_byte+0xa0>)
 80003dc:	701a      	strb	r2, [r3, #0]
}
 80003de:	bd10      	pop	{r4, pc}
		data[0] = -1;
 80003e0:	21ff      	movs	r1, #255	; 0xff
 80003e2:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <process_midi_byte+0xa0>)
		status = midi_in;
 80003e4:	480a      	ldr	r0, [pc, #40]	; (8000410 <process_midi_byte+0x9c>)
		data[0] = -1;
 80003e6:	7019      	strb	r1, [r3, #0]
		data[1] = -1;
 80003e8:	7059      	strb	r1, [r3, #1]
		status = midi_in;
 80003ea:	7002      	strb	r2, [r0, #0]
}
 80003ec:	bd10      	pop	{r4, pc}
			if (data[0] == (uint8_t)-1) {
 80003ee:	4b09      	ldr	r3, [pc, #36]	; (8000414 <process_midi_byte+0xa0>)
 80003f0:	7818      	ldrb	r0, [r3, #0]
 80003f2:	28ff      	cmp	r0, #255	; 0xff
 80003f4:	d101      	bne.n	80003fa <process_midi_byte+0x86>
				data[0] = midi_in;
 80003f6:	701a      	strb	r2, [r3, #0]
}
 80003f8:	bd10      	pop	{r4, pc}
				data[1] = midi_in;
 80003fa:	705a      	strb	r2, [r3, #1]
}
 80003fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delete_voice(data[0]);
 8000400:	f000 bb52 	b.w	8000aa8 <delete_voice>
}
 8000404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void note_on() {
	add_voice(data[0]);
 8000408:	f000 ba98 	b.w	800093c <add_voice>
 800040c:	200002cc 	.word	0x200002cc
 8000410:	200002cd 	.word	0x200002cd
 8000414:	20000280 	.word	0x20000280

08000418 <note_to_freq>:
 */

#include "phase.h"

uint16_t note_to_freq(uint8_t note_value) {
	return NOTE_FREQ_TABLE[note_value];
 8000418:	4b01      	ldr	r3, [pc, #4]	; (8000420 <note_to_freq+0x8>)
}
 800041a:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800041e:	4770      	bx	lr
 8000420:	08002820 	.word	0x08002820

08000424 <calculate_delta>:

uint16_t calculate_delta(uint16_t freq) {
	uint32_t total_samples = TABLE_SAMPLE_SIZE * freq;		//# of samples to map one second of the target frequency
	total_samples = (total_samples << 8);					//shift left 8 bits for fractional bits (8 LSB)
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 8000424:	4b03      	ldr	r3, [pc, #12]	; (8000434 <calculate_delta+0x10>)
	total_samples = (total_samples << 8);					//shift left 8 bits for fractional bits (8 LSB)
 8000426:	0400      	lsls	r0, r0, #16
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 8000428:	fba3 3000 	umull	r3, r0, r3, r0
	return delta;
}
 800042c:	f3c0 308f 	ubfx	r0, r0, #14, #16
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	431bde83 	.word	0x431bde83

08000438 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000438:	4b0e      	ldr	r3, [pc, #56]	; (8000474 <HAL_MspInit+0x3c>)
{
 800043a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800043c:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800043e:	490e      	ldr	r1, [pc, #56]	; (8000478 <HAL_MspInit+0x40>)
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000440:	f042 0201 	orr.w	r2, r2, #1
 8000444:	619a      	str	r2, [r3, #24]
 8000446:	699a      	ldr	r2, [r3, #24]
 8000448:	f002 0201 	and.w	r2, r2, #1
 800044c:	9200      	str	r2, [sp, #0]
 800044e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000450:	69da      	ldr	r2, [r3, #28]
 8000452:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000456:	61da      	str	r2, [r3, #28]
 8000458:	69db      	ldr	r3, [r3, #28]
 800045a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800045e:	9301      	str	r3, [sp, #4]
 8000460:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000462:	684b      	ldr	r3, [r1, #4]
 8000464:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000468:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800046c:	604b      	str	r3, [r1, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800046e:	b002      	add	sp, #8
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop
 8000474:	40021000 	.word	0x40021000
 8000478:	40010000 	.word	0x40010000

0800047c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 800047c:	6803      	ldr	r3, [r0, #0]
 800047e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000482:	d000      	beq.n	8000486 <HAL_TIM_Base_MspInit+0xa>
 8000484:	4770      	bx	lr

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000486:	2101      	movs	r1, #1
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000488:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800048c:	69d8      	ldr	r0, [r3, #28]
{
 800048e:	b500      	push	{lr}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000490:	4308      	orrs	r0, r1
 8000492:	61d8      	str	r0, [r3, #28]
 8000494:	69db      	ldr	r3, [r3, #28]
{
 8000496:	b083      	sub	sp, #12
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000498:	400b      	ands	r3, r1
 800049a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800049c:	2200      	movs	r2, #0
 800049e:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 80004a0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80004a2:	f000 fe79 	bl	8001198 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80004a6:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80004a8:	b003      	add	sp, #12
 80004aa:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80004ae:	f000 beab 	b.w	8001208 <HAL_NVIC_EnableIRQ>
 80004b2:	bf00      	nop

080004b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b4:	2300      	movs	r3, #0
{
 80004b6:	b5d0      	push	{r4, r6, r7, lr}
  if(htim->Instance==TIM2)
 80004b8:	6802      	ldr	r2, [r0, #0]
{
 80004ba:	b086      	sub	sp, #24
  if(htim->Instance==TIM2)
 80004bc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80004c4:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if(htim->Instance==TIM2)
 80004c8:	d001      	beq.n	80004ce <HAL_TIM_MspPostInit+0x1a>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80004ca:	b006      	add	sp, #24
 80004cc:	bdd0      	pop	{r4, r6, r7, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004ce:	2601      	movs	r6, #1
 80004d0:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d2:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80004d8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80004dc:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	4808      	ldr	r0, [pc, #32]	; (8000500 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e0:	f042 0204 	orr.w	r2, r2, #4
 80004e4:	619a      	str	r2, [r3, #24]
 80004e6:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e8:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ea:	f003 0304 	and.w	r3, r3, #4
 80004ee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004f0:	e9cd 6702 	strd	r6, r7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f6:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f8:	f000 ff18 	bl	800132c <HAL_GPIO_Init>
}
 80004fc:	b006      	add	sp, #24
 80004fe:	bdd0      	pop	{r4, r6, r7, pc}
 8000500:	40010800 	.word	0x40010800

08000504 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000504:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000506:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8000508:	6802      	ldr	r2, [r0, #0]
 800050a:	4b20      	ldr	r3, [pc, #128]	; (800058c <HAL_UART_MspInit+0x88>)
{
 800050c:	b087      	sub	sp, #28
  if(huart->Instance==USART1)
 800050e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000510:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000514:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(huart->Instance==USART1)
 8000518:	d001      	beq.n	800051e <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800051a:	b007      	add	sp, #28
 800051c:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800051e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000522:	2102      	movs	r1, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000524:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000526:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800052a:	699a      	ldr	r2, [r3, #24]
 800052c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000530:	619a      	str	r2, [r3, #24]
 8000532:	699a      	ldr	r2, [r3, #24]
 8000534:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000538:	9200      	str	r2, [sp, #0]
 800053a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800053c:	699a      	ldr	r2, [r3, #24]
 800053e:	f042 0204 	orr.w	r2, r2, #4
 8000542:	619a      	str	r2, [r3, #24]
 8000544:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000546:	e9cd 0102 	strd	r0, r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800054a:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000554:	a902      	add	r1, sp, #8
 8000556:	f500 3083 	add.w	r0, r0, #67072	; 0x10600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800055a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800055c:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055e:	f000 fee5 	bl	800132c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000562:	2300      	movs	r3, #0
 8000564:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000568:	a902      	add	r1, sp, #8
 800056a:	4809      	ldr	r0, [pc, #36]	; (8000590 <HAL_UART_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800056c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000570:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000572:	f000 fedb 	bl	800132c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000576:	4622      	mov	r2, r4
 8000578:	4621      	mov	r1, r4
 800057a:	2025      	movs	r0, #37	; 0x25
 800057c:	f000 fe0c 	bl	8001198 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000580:	2025      	movs	r0, #37	; 0x25
 8000582:	f000 fe41 	bl	8001208 <HAL_NVIC_EnableIRQ>
}
 8000586:	b007      	add	sp, #28
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	bf00      	nop
 800058c:	40013800 	.word	0x40013800
 8000590:	40010800 	.word	0x40010800

08000594 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000594:	e7fe      	b.n	8000594 <NMI_Handler>
 8000596:	bf00      	nop

08000598 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000598:	e7fe      	b.n	8000598 <HardFault_Handler>
 800059a:	bf00      	nop

0800059c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800059c:	e7fe      	b.n	800059c <MemManage_Handler>
 800059e:	bf00      	nop

080005a0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a0:	e7fe      	b.n	80005a0 <BusFault_Handler>
 80005a2:	bf00      	nop

080005a4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a4:	e7fe      	b.n	80005a4 <UsageFault_Handler>
 80005a6:	bf00      	nop

080005a8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <DebugMon_Handler>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <PendSV_Handler>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b4:	f000 bdcc 	b.w	8001150 <HAL_IncTick>

080005b8 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80005b8:	4801      	ldr	r0, [pc, #4]	; (80005c0 <TIM2_IRQHandler+0x8>)
 80005ba:	f001 bdf1 	b.w	80021a0 <HAL_TIM_IRQHandler>
 80005be:	bf00      	nop
 80005c0:	20000284 	.word	0x20000284

080005c4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80005c4:	4801      	ldr	r0, [pc, #4]	; (80005cc <USART1_IRQHandler+0x8>)
 80005c6:	f001 bfc9 	b.w	800255c <HAL_UART_IRQHandler>
 80005ca:	bf00      	nop
 80005cc:	2000023c 	.word	0x2000023c

080005d0 <init_synth>:
	for (uint8_t i = 0; i < MAX_OPERATORS; i++) {
		algo = 0x00;								//default algorithm 0
		op_amp[i] = 0xFF;							//default amplitude 255
		op_mul[i] = 0x01;							//default multiplier 1
		for (uint8_t o = 0; o < MAX_VOICES; o++) {
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 80005d0:	4ad5      	ldr	r2, [pc, #852]	; (8000928 <init_synth+0x358>)
void init_synth() {
 80005d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 80005d6:	4613      	mov	r3, r2
 80005d8:	4693      	mov	fp, r2
 80005da:	cb03      	ldmia	r3!, {r0, r1}
 80005dc:	4692      	mov	sl, r2
 80005de:	4691      	mov	r9, r2
 80005e0:	4690      	mov	r8, r2
 80005e2:	4696      	mov	lr, r2
 80005e4:	4694      	mov	ip, r2
 80005e6:	4bd1      	ldr	r3, [pc, #836]	; (800092c <init_synth+0x35c>)
void init_synth() {
 80005e8:	b0a3      	sub	sp, #140	; 0x8c
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 80005ea:	e9cd 2201 	strd	r2, r2, [sp, #4]
 80005ee:	e9cd 2203 	strd	r2, r2, [sp, #12]
 80005f2:	e9cd 2205 	strd	r2, r2, [sp, #20]
 80005f6:	e9cd 2207 	strd	r2, r2, [sp, #28]
 80005fa:	e9cd 2209 	strd	r2, r2, [sp, #36]	; 0x24
 80005fe:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
 8000602:	e9cd 220d 	strd	r2, r2, [sp, #52]	; 0x34
 8000606:	e9cd 220f 	strd	r2, r2, [sp, #60]	; 0x3c
 800060a:	e9cd 2211 	strd	r2, r2, [sp, #68]	; 0x44
 800060e:	9213      	str	r2, [sp, #76]	; 0x4c
 8000610:	6018      	str	r0, [r3, #0]
 8000612:	6059      	str	r1, [r3, #4]
 8000614:	9214      	str	r2, [sp, #80]	; 0x50
 8000616:	e8bb 0003 	ldmia.w	fp!, {r0, r1}
 800061a:	9215      	str	r2, [sp, #84]	; 0x54
 800061c:	6098      	str	r0, [r3, #8]
 800061e:	60d9      	str	r1, [r3, #12]
 8000620:	e8ba 0003 	ldmia.w	sl!, {r0, r1}
 8000624:	6118      	str	r0, [r3, #16]
 8000626:	6159      	str	r1, [r3, #20]
 8000628:	e8b9 0003 	ldmia.w	r9!, {r0, r1}
 800062c:	6198      	str	r0, [r3, #24]
 800062e:	61d9      	str	r1, [r3, #28]
 8000630:	e8b8 0003 	ldmia.w	r8!, {r0, r1}
 8000634:	6218      	str	r0, [r3, #32]
 8000636:	6259      	str	r1, [r3, #36]	; 0x24
 8000638:	e8be 0003 	ldmia.w	lr!, {r0, r1}
 800063c:	6298      	str	r0, [r3, #40]	; 0x28
 800063e:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000640:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 8000644:	6318      	str	r0, [r3, #48]	; 0x30
		algo = 0x00;								//default algorithm 0
 8000646:	f04f 0000 	mov.w	r0, #0
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 800064a:	6359      	str	r1, [r3, #52]	; 0x34
		algo = 0x00;								//default algorithm 0
 800064c:	49b8      	ldr	r1, [pc, #736]	; (8000930 <init_synth+0x360>)
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 800064e:	4617      	mov	r7, r2
		algo = 0x00;								//default algorithm 0
 8000650:	7008      	strb	r0, [r1, #0]
	for (uint8_t i = 0; i < MAX_OPERATORS; i++) {
 8000652:	f04f 30ff 	mov.w	r0, #4294967295
 8000656:	49b7      	ldr	r1, [pc, #732]	; (8000934 <init_synth+0x364>)
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 8000658:	4616      	mov	r6, r2
 800065a:	6008      	str	r0, [r1, #0]
 800065c:	4615      	mov	r5, r2
 800065e:	4614      	mov	r4, r2
 8000660:	f04f 3001 	mov.w	r0, #16843009	; 0x1010101
 8000664:	49b4      	ldr	r1, [pc, #720]	; (8000938 <init_synth+0x368>)
 8000666:	9216      	str	r2, [sp, #88]	; 0x58
 8000668:	9217      	str	r2, [sp, #92]	; 0x5c
 800066a:	9218      	str	r2, [sp, #96]	; 0x60
 800066c:	9219      	str	r2, [sp, #100]	; 0x64
 800066e:	921a      	str	r2, [sp, #104]	; 0x68
 8000670:	921b      	str	r2, [sp, #108]	; 0x6c
 8000672:	921c      	str	r2, [sp, #112]	; 0x70
 8000674:	921d      	str	r2, [sp, #116]	; 0x74
 8000676:	6008      	str	r0, [r1, #0]
 8000678:	cf03      	ldmia	r7!, {r0, r1}
 800067a:	6398      	str	r0, [r3, #56]	; 0x38
 800067c:	63d9      	str	r1, [r3, #60]	; 0x3c
 800067e:	921e      	str	r2, [sp, #120]	; 0x78
 8000680:	ce03      	ldmia	r6!, {r0, r1}
 8000682:	6418      	str	r0, [r3, #64]	; 0x40
 8000684:	6459      	str	r1, [r3, #68]	; 0x44
 8000686:	cd03      	ldmia	r5!, {r0, r1}
 8000688:	6498      	str	r0, [r3, #72]	; 0x48
 800068a:	64d9      	str	r1, [r3, #76]	; 0x4c
 800068c:	cc03      	ldmia	r4!, {r0, r1}
 800068e:	4614      	mov	r4, r2
 8000690:	6518      	str	r0, [r3, #80]	; 0x50
 8000692:	6559      	str	r1, [r3, #84]	; 0x54
 8000694:	cc03      	ldmia	r4!, {r0, r1}
 8000696:	4614      	mov	r4, r2
 8000698:	6598      	str	r0, [r3, #88]	; 0x58
 800069a:	65d9      	str	r1, [r3, #92]	; 0x5c
 800069c:	cc03      	ldmia	r4!, {r0, r1}
 800069e:	4614      	mov	r4, r2
 80006a0:	6618      	str	r0, [r3, #96]	; 0x60
 80006a2:	6659      	str	r1, [r3, #100]	; 0x64
 80006a4:	4615      	mov	r5, r2
 80006a6:	cc03      	ldmia	r4!, {r0, r1}
 80006a8:	4616      	mov	r6, r2
 80006aa:	4614      	mov	r4, r2
 80006ac:	4617      	mov	r7, r2
 80006ae:	4694      	mov	ip, r2
 80006b0:	921f      	str	r2, [sp, #124]	; 0x7c
 80006b2:	9220      	str	r2, [sp, #128]	; 0x80
 80006b4:	9221      	str	r2, [sp, #132]	; 0x84
 80006b6:	6698      	str	r0, [r3, #104]	; 0x68
 80006b8:	66d9      	str	r1, [r3, #108]	; 0x6c
 80006ba:	cc03      	ldmia	r4!, {r0, r1}
 80006bc:	6718      	str	r0, [r3, #112]	; 0x70
 80006be:	6759      	str	r1, [r3, #116]	; 0x74
 80006c0:	cd03      	ldmia	r5!, {r0, r1}
 80006c2:	6798      	str	r0, [r3, #120]	; 0x78
 80006c4:	67d9      	str	r1, [r3, #124]	; 0x7c
 80006c6:	ce03      	ldmia	r6!, {r0, r1}
 80006c8:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 80006cc:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
 80006d0:	cf03      	ldmia	r7!, {r0, r1}
 80006d2:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
 80006d6:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
 80006da:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 80006de:	4694      	mov	ip, r2
 80006e0:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
 80006e4:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
 80006e8:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 80006ec:	4694      	mov	ip, r2
 80006ee:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
 80006f2:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
 80006f6:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 80006fa:	4694      	mov	ip, r2
 80006fc:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
 8000700:	f8c3 10a4 	str.w	r1, [r3, #164]	; 0xa4
 8000704:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 8000708:	4694      	mov	ip, r2
 800070a:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
 800070e:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac
 8000712:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 8000716:	4694      	mov	ip, r2
 8000718:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
 800071c:	f8c3 10b4 	str.w	r1, [r3, #180]	; 0xb4
 8000720:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 8000724:	4694      	mov	ip, r2
 8000726:	f8c3 00b8 	str.w	r0, [r3, #184]	; 0xb8
 800072a:	f8c3 10bc 	str.w	r1, [r3, #188]	; 0xbc
 800072e:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 8000732:	4694      	mov	ip, r2
 8000734:	f8c3 00c0 	str.w	r0, [r3, #192]	; 0xc0
 8000738:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
 800073c:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 8000740:	4694      	mov	ip, r2
 8000742:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
 8000746:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
 800074a:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 800074e:	4694      	mov	ip, r2
 8000750:	f8c3 00d0 	str.w	r0, [r3, #208]	; 0xd0
 8000754:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
 8000758:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 800075c:	4694      	mov	ip, r2
 800075e:	4614      	mov	r4, r2
 8000760:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
 8000764:	f8c3 10dc 	str.w	r1, [r3, #220]	; 0xdc
 8000768:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 800076c:	4694      	mov	ip, r2
 800076e:	4692      	mov	sl, r2
 8000770:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8000774:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
 8000778:	4615      	mov	r5, r2
 800077a:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 800077e:	4616      	mov	r6, r2
 8000780:	f8c3 00e8 	str.w	r0, [r3, #232]	; 0xe8
 8000784:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
 8000788:	4617      	mov	r7, r2
 800078a:	4693      	mov	fp, r2
 800078c:	4691      	mov	r9, r2
 800078e:	4690      	mov	r8, r2
 8000790:	4696      	mov	lr, r2
 8000792:	4694      	mov	ip, r2
 8000794:	ca03      	ldmia	r2!, {r0, r1}
 8000796:	4622      	mov	r2, r4
 8000798:	f8c3 00f0 	str.w	r0, [r3, #240]	; 0xf0
 800079c:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
 80007a0:	ca03      	ldmia	r2!, {r0, r1}
 80007a2:	4622      	mov	r2, r4
 80007a4:	f8c3 00f8 	str.w	r0, [r3, #248]	; 0xf8
 80007a8:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
 80007ac:	ca03      	ldmia	r2!, {r0, r1}
 80007ae:	4622      	mov	r2, r4
 80007b0:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
 80007b4:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
 80007b8:	ca03      	ldmia	r2!, {r0, r1}
 80007ba:	4622      	mov	r2, r4
 80007bc:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
 80007c0:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
 80007c4:	ca03      	ldmia	r2!, {r0, r1}
 80007c6:	4622      	mov	r2, r4
 80007c8:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
 80007cc:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
 80007d0:	ca03      	ldmia	r2!, {r0, r1}
 80007d2:	4622      	mov	r2, r4
 80007d4:	f8c3 0118 	str.w	r0, [r3, #280]	; 0x118
 80007d8:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
 80007dc:	ca03      	ldmia	r2!, {r0, r1}
 80007de:	4622      	mov	r2, r4
 80007e0:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
 80007e4:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
 80007e8:	ca03      	ldmia	r2!, {r0, r1}
 80007ea:	4622      	mov	r2, r4
 80007ec:	f8c3 0128 	str.w	r0, [r3, #296]	; 0x128
 80007f0:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
 80007f4:	ca03      	ldmia	r2!, {r0, r1}
 80007f6:	4622      	mov	r2, r4
 80007f8:	f8c3 0130 	str.w	r0, [r3, #304]	; 0x130
 80007fc:	f8c3 1134 	str.w	r1, [r3, #308]	; 0x134
 8000800:	ca03      	ldmia	r2!, {r0, r1}
 8000802:	4622      	mov	r2, r4
 8000804:	f8c3 0138 	str.w	r0, [r3, #312]	; 0x138
 8000808:	f8c3 113c 	str.w	r1, [r3, #316]	; 0x13c
 800080c:	ca03      	ldmia	r2!, {r0, r1}
 800080e:	4622      	mov	r2, r4
 8000810:	f8c3 0140 	str.w	r0, [r3, #320]	; 0x140
 8000814:	f8c3 1144 	str.w	r1, [r3, #324]	; 0x144
 8000818:	ca03      	ldmia	r2!, {r0, r1}
 800081a:	4622      	mov	r2, r4
 800081c:	f8c3 0148 	str.w	r0, [r3, #328]	; 0x148
 8000820:	f8c3 114c 	str.w	r1, [r3, #332]	; 0x14c
 8000824:	ca03      	ldmia	r2!, {r0, r1}
 8000826:	4622      	mov	r2, r4
 8000828:	f8c3 0150 	str.w	r0, [r3, #336]	; 0x150
 800082c:	f8c3 1154 	str.w	r1, [r3, #340]	; 0x154
 8000830:	ca03      	ldmia	r2!, {r0, r1}
 8000832:	4622      	mov	r2, r4
 8000834:	f8c3 0158 	str.w	r0, [r3, #344]	; 0x158
 8000838:	f8c3 115c 	str.w	r1, [r3, #348]	; 0x15c
 800083c:	ca03      	ldmia	r2!, {r0, r1}
 800083e:	4622      	mov	r2, r4
 8000840:	f8c3 0160 	str.w	r0, [r3, #352]	; 0x160
 8000844:	f8c3 1164 	str.w	r1, [r3, #356]	; 0x164
 8000848:	ca03      	ldmia	r2!, {r0, r1}
 800084a:	4622      	mov	r2, r4
 800084c:	f8c3 0168 	str.w	r0, [r3, #360]	; 0x168
 8000850:	f8c3 116c 	str.w	r1, [r3, #364]	; 0x16c
 8000854:	ca03      	ldmia	r2!, {r0, r1}
 8000856:	4622      	mov	r2, r4
 8000858:	f8c3 0170 	str.w	r0, [r3, #368]	; 0x170
 800085c:	f8c3 1174 	str.w	r1, [r3, #372]	; 0x174
 8000860:	ca03      	ldmia	r2!, {r0, r1}
 8000862:	f8c3 0178 	str.w	r0, [r3, #376]	; 0x178
 8000866:	f8c3 117c 	str.w	r1, [r3, #380]	; 0x17c
 800086a:	cc03      	ldmia	r4!, {r0, r1}
 800086c:	4654      	mov	r4, sl
 800086e:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
 8000872:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 8000876:	cd03      	ldmia	r5!, {r0, r1}
 8000878:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 800087c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
 8000880:	ce03      	ldmia	r6!, {r0, r1}
 8000882:	f8c3 0190 	str.w	r0, [r3, #400]	; 0x190
 8000886:	f8c3 1194 	str.w	r1, [r3, #404]	; 0x194
 800088a:	cf03      	ldmia	r7!, {r0, r1}
 800088c:	f8c3 0198 	str.w	r0, [r3, #408]	; 0x198
 8000890:	f8c3 119c 	str.w	r1, [r3, #412]	; 0x19c
 8000894:	cc03      	ldmia	r4!, {r0, r1}
 8000896:	4654      	mov	r4, sl
 8000898:	f8c3 01a0 	str.w	r0, [r3, #416]	; 0x1a0
 800089c:	f8c3 11a4 	str.w	r1, [r3, #420]	; 0x1a4
 80008a0:	cc03      	ldmia	r4!, {r0, r1}
 80008a2:	4654      	mov	r4, sl
 80008a4:	f8c3 01a8 	str.w	r0, [r3, #424]	; 0x1a8
 80008a8:	f8c3 11ac 	str.w	r1, [r3, #428]	; 0x1ac
 80008ac:	cc03      	ldmia	r4!, {r0, r1}
 80008ae:	4654      	mov	r4, sl
 80008b0:	4652      	mov	r2, sl
 80008b2:	f8c3 01b0 	str.w	r0, [r3, #432]	; 0x1b0
 80008b6:	f8c3 11b4 	str.w	r1, [r3, #436]	; 0x1b4
 80008ba:	cc03      	ldmia	r4!, {r0, r1}
 80008bc:	4654      	mov	r4, sl
 80008be:	f8c3 01b8 	str.w	r0, [r3, #440]	; 0x1b8
 80008c2:	f8c3 11bc 	str.w	r1, [r3, #444]	; 0x1bc
 80008c6:	cc03      	ldmia	r4!, {r0, r1}
 80008c8:	f8c3 01c0 	str.w	r0, [r3, #448]	; 0x1c0
 80008cc:	f8c3 11c4 	str.w	r1, [r3, #452]	; 0x1c4
 80008d0:	ca03      	ldmia	r2!, {r0, r1}
 80008d2:	f8c3 01c8 	str.w	r0, [r3, #456]	; 0x1c8
 80008d6:	f8c3 11cc 	str.w	r1, [r3, #460]	; 0x1cc
 80008da:	e8ba 0003 	ldmia.w	sl!, {r0, r1}
 80008de:	f8c3 01d0 	str.w	r0, [r3, #464]	; 0x1d0
 80008e2:	f8c3 11d4 	str.w	r1, [r3, #468]	; 0x1d4
 80008e6:	e8bb 0003 	ldmia.w	fp!, {r0, r1}
 80008ea:	f8c3 01d8 	str.w	r0, [r3, #472]	; 0x1d8
 80008ee:	f8c3 11dc 	str.w	r1, [r3, #476]	; 0x1dc
 80008f2:	e8b9 0003 	ldmia.w	r9!, {r0, r1}
 80008f6:	f8c3 01e0 	str.w	r0, [r3, #480]	; 0x1e0
 80008fa:	f8c3 11e4 	str.w	r1, [r3, #484]	; 0x1e4
 80008fe:	e8b8 0003 	ldmia.w	r8!, {r0, r1}
 8000902:	f8c3 01e8 	str.w	r0, [r3, #488]	; 0x1e8
 8000906:	f8c3 11ec 	str.w	r1, [r3, #492]	; 0x1ec
 800090a:	e8be 0003 	ldmia.w	lr!, {r0, r1}
 800090e:	f8c3 01f0 	str.w	r0, [r3, #496]	; 0x1f0
 8000912:	f8c3 11f4 	str.w	r1, [r3, #500]	; 0x1f4
 8000916:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 800091a:	f8c3 01f8 	str.w	r0, [r3, #504]	; 0x1f8
 800091e:	f8c3 11fc 	str.w	r1, [r3, #508]	; 0x1fc
		}
	}
}
 8000922:	b023      	add	sp, #140	; 0x8c
 8000924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000928:	08002818 	.word	0x08002818
 800092c:	20000030 	.word	0x20000030
 8000930:	20000230 	.word	0x20000230
 8000934:	20000238 	.word	0x20000238
 8000938:	20000234 	.word	0x20000234

0800093c <add_voice>:

void add_voice(uint8_t note_value) {
 800093c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t voice_index;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == note_value) {
 8000940:	f8df b160 	ldr.w	fp, [pc, #352]	; 8000aa4 <add_voice+0x168>
void add_voice(uint8_t note_value) {
 8000944:	b087      	sub	sp, #28
		if (op[0][voice_index].note_value == note_value) {
 8000946:	f89b 3000 	ldrb.w	r3, [fp]
 800094a:	4298      	cmp	r0, r3
 800094c:	d06c      	beq.n	8000a28 <add_voice+0xec>
 800094e:	f89b 2008 	ldrb.w	r2, [fp, #8]
 8000952:	4682      	mov	sl, r0
 8000954:	4290      	cmp	r0, r2
 8000956:	d067      	beq.n	8000a28 <add_voice+0xec>
 8000958:	f89b 1010 	ldrb.w	r1, [fp, #16]
 800095c:	4288      	cmp	r0, r1
 800095e:	d063      	beq.n	8000a28 <add_voice+0xec>
 8000960:	f89b 0018 	ldrb.w	r0, [fp, #24]
 8000964:	4582      	cmp	sl, r0
 8000966:	d05f      	beq.n	8000a28 <add_voice+0xec>
 8000968:	f89b 4020 	ldrb.w	r4, [fp, #32]
 800096c:	45a2      	cmp	sl, r4
 800096e:	d05b      	beq.n	8000a28 <add_voice+0xec>
 8000970:	f89b 5028 	ldrb.w	r5, [fp, #40]	; 0x28
 8000974:	45aa      	cmp	sl, r5
 8000976:	d057      	beq.n	8000a28 <add_voice+0xec>
 8000978:	f89b 6030 	ldrb.w	r6, [fp, #48]	; 0x30
 800097c:	45b2      	cmp	sl, r6
 800097e:	d053      	beq.n	8000a28 <add_voice+0xec>
 8000980:	f89b 7038 	ldrb.w	r7, [fp, #56]	; 0x38
 8000984:	45ba      	cmp	sl, r7
 8000986:	9701      	str	r7, [sp, #4]
 8000988:	d04e      	beq.n	8000a28 <add_voice+0xec>
 800098a:	f89b c040 	ldrb.w	ip, [fp, #64]	; 0x40
 800098e:	45e2      	cmp	sl, ip
 8000990:	d04a      	beq.n	8000a28 <add_voice+0xec>
 8000992:	f89b e048 	ldrb.w	lr, [fp, #72]	; 0x48
 8000996:	45f2      	cmp	sl, lr
 8000998:	d046      	beq.n	8000a28 <add_voice+0xec>
 800099a:	f89b 8050 	ldrb.w	r8, [fp, #80]	; 0x50
 800099e:	45c2      	cmp	sl, r8
 80009a0:	d042      	beq.n	8000a28 <add_voice+0xec>
 80009a2:	f89b 9058 	ldrb.w	r9, [fp, #88]	; 0x58
 80009a6:	45ca      	cmp	sl, r9
 80009a8:	d03e      	beq.n	8000a28 <add_voice+0xec>
 80009aa:	f89b 7060 	ldrb.w	r7, [fp, #96]	; 0x60
 80009ae:	45ba      	cmp	sl, r7
 80009b0:	9702      	str	r7, [sp, #8]
 80009b2:	d039      	beq.n	8000a28 <add_voice+0xec>
 80009b4:	f89b 7068 	ldrb.w	r7, [fp, #104]	; 0x68
 80009b8:	45ba      	cmp	sl, r7
 80009ba:	9703      	str	r7, [sp, #12]
 80009bc:	d034      	beq.n	8000a28 <add_voice+0xec>
 80009be:	f89b 7070 	ldrb.w	r7, [fp, #112]	; 0x70
 80009c2:	45ba      	cmp	sl, r7
 80009c4:	9704      	str	r7, [sp, #16]
 80009c6:	d02f      	beq.n	8000a28 <add_voice+0xec>
 80009c8:	f89b 7078 	ldrb.w	r7, [fp, #120]	; 0x78
 80009cc:	4557      	cmp	r7, sl
 80009ce:	9705      	str	r7, [sp, #20]
 80009d0:	d02a      	beq.n	8000a28 <add_voice+0xec>
			return;
		}
	}
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == (uint8_t)-1) {
 80009d2:	2bff      	cmp	r3, #255	; 0xff
 80009d4:	d048      	beq.n	8000a68 <add_voice+0x12c>
 80009d6:	2aff      	cmp	r2, #255	; 0xff
 80009d8:	d048      	beq.n	8000a6c <add_voice+0x130>
 80009da:	29ff      	cmp	r1, #255	; 0xff
 80009dc:	d048      	beq.n	8000a70 <add_voice+0x134>
 80009de:	28ff      	cmp	r0, #255	; 0xff
 80009e0:	d048      	beq.n	8000a74 <add_voice+0x138>
 80009e2:	2cff      	cmp	r4, #255	; 0xff
 80009e4:	d048      	beq.n	8000a78 <add_voice+0x13c>
 80009e6:	2dff      	cmp	r5, #255	; 0xff
 80009e8:	d048      	beq.n	8000a7c <add_voice+0x140>
 80009ea:	2eff      	cmp	r6, #255	; 0xff
 80009ec:	d048      	beq.n	8000a80 <add_voice+0x144>
 80009ee:	9b01      	ldr	r3, [sp, #4]
 80009f0:	2bff      	cmp	r3, #255	; 0xff
 80009f2:	d047      	beq.n	8000a84 <add_voice+0x148>
 80009f4:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 80009f8:	d046      	beq.n	8000a88 <add_voice+0x14c>
 80009fa:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 80009fe:	d045      	beq.n	8000a8c <add_voice+0x150>
 8000a00:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 8000a04:	d044      	beq.n	8000a90 <add_voice+0x154>
 8000a06:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 8000a0a:	d043      	beq.n	8000a94 <add_voice+0x158>
 8000a0c:	9f02      	ldr	r7, [sp, #8]
 8000a0e:	2fff      	cmp	r7, #255	; 0xff
 8000a10:	d042      	beq.n	8000a98 <add_voice+0x15c>
 8000a12:	9f03      	ldr	r7, [sp, #12]
 8000a14:	2fff      	cmp	r7, #255	; 0xff
 8000a16:	d041      	beq.n	8000a9c <add_voice+0x160>
 8000a18:	9f04      	ldr	r7, [sp, #16]
 8000a1a:	2fff      	cmp	r7, #255	; 0xff
 8000a1c:	d007      	beq.n	8000a2e <add_voice+0xf2>
 8000a1e:	9f05      	ldr	r7, [sp, #20]
 8000a20:	2fff      	cmp	r7, #255	; 0xff
 8000a22:	bf08      	it	eq
 8000a24:	240f      	moveq	r4, #15
 8000a26:	d003      	beq.n	8000a30 <add_voice+0xf4>
		uint16_t freq = op_mul[op_index] * note_to_freq(note_value);				//NOTE: overflow is not accounted for
		op[op_index][voice_index].freq = freq;										//store frequency
		op[op_index][voice_index].delta = calculate_delta(freq);					//store delta
		op[op_index][voice_index].phase = 0;										//reset the phase (wave table index)
	}
}
 8000a28:	b007      	add	sp, #28
 8000a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (op[0][voice_index].note_value == (uint8_t)-1) {
 8000a2e:	240e      	movs	r4, #14
		op[op_index][voice_index].phase = 0;										//reset the phase (wave table index)
 8000a30:	2700      	movs	r7, #0
 8000a32:	4e1b      	ldr	r6, [pc, #108]	; (8000aa0 <add_voice+0x164>)
 8000a34:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 8000a38:	f106 0804 	add.w	r8, r6, #4
		op[op_index][voice_index].note_value = note_value;							//store note
 8000a3c:	f884 a000 	strb.w	sl, [r4]
		uint16_t freq = op_mul[op_index] * note_to_freq(note_value);				//NOTE: overflow is not accounted for
 8000a40:	4650      	mov	r0, sl
 8000a42:	f816 5b01 	ldrb.w	r5, [r6], #1
 8000a46:	f7ff fce7 	bl	8000418 <note_to_freq>
 8000a4a:	fb05 f000 	mul.w	r0, r5, r0
 8000a4e:	b280      	uxth	r0, r0
		op[op_index][voice_index].freq = freq;										//store frequency
 8000a50:	8060      	strh	r0, [r4, #2]
		op[op_index][voice_index].delta = calculate_delta(freq);					//store delta
 8000a52:	f7ff fce7 	bl	8000424 <calculate_delta>
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 8000a56:	45b0      	cmp	r8, r6
		op[op_index][voice_index].phase = 0;										//reset the phase (wave table index)
 8000a58:	80e7      	strh	r7, [r4, #6]
		op[op_index][voice_index].delta = calculate_delta(freq);					//store delta
 8000a5a:	80a0      	strh	r0, [r4, #4]
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 8000a5c:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8000a60:	d1ec      	bne.n	8000a3c <add_voice+0x100>
}
 8000a62:	b007      	add	sp, #28
 8000a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (op[0][voice_index].note_value == (uint8_t)-1) {
 8000a68:	2400      	movs	r4, #0
 8000a6a:	e7e1      	b.n	8000a30 <add_voice+0xf4>
 8000a6c:	2401      	movs	r4, #1
 8000a6e:	e7df      	b.n	8000a30 <add_voice+0xf4>
 8000a70:	2402      	movs	r4, #2
 8000a72:	e7dd      	b.n	8000a30 <add_voice+0xf4>
 8000a74:	2403      	movs	r4, #3
 8000a76:	e7db      	b.n	8000a30 <add_voice+0xf4>
 8000a78:	2404      	movs	r4, #4
 8000a7a:	e7d9      	b.n	8000a30 <add_voice+0xf4>
 8000a7c:	2405      	movs	r4, #5
 8000a7e:	e7d7      	b.n	8000a30 <add_voice+0xf4>
 8000a80:	2406      	movs	r4, #6
 8000a82:	e7d5      	b.n	8000a30 <add_voice+0xf4>
 8000a84:	2407      	movs	r4, #7
 8000a86:	e7d3      	b.n	8000a30 <add_voice+0xf4>
 8000a88:	2408      	movs	r4, #8
 8000a8a:	e7d1      	b.n	8000a30 <add_voice+0xf4>
 8000a8c:	2409      	movs	r4, #9
 8000a8e:	e7cf      	b.n	8000a30 <add_voice+0xf4>
 8000a90:	240a      	movs	r4, #10
 8000a92:	e7cd      	b.n	8000a30 <add_voice+0xf4>
 8000a94:	240b      	movs	r4, #11
 8000a96:	e7cb      	b.n	8000a30 <add_voice+0xf4>
 8000a98:	240c      	movs	r4, #12
 8000a9a:	e7c9      	b.n	8000a30 <add_voice+0xf4>
 8000a9c:	240d      	movs	r4, #13
 8000a9e:	e7c7      	b.n	8000a30 <add_voice+0xf4>
 8000aa0:	20000234 	.word	0x20000234
 8000aa4:	20000030 	.word	0x20000030

08000aa8 <delete_voice>:

void delete_voice(uint8_t note_value) {
	uint8_t voice_index;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == note_value) {
 8000aa8:	4b34      	ldr	r3, [pc, #208]	; (8000b7c <delete_voice+0xd4>)
 8000aaa:	781a      	ldrb	r2, [r3, #0]
 8000aac:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000aae:	bf04      	itt	eq
 8000ab0:	22ff      	moveq	r2, #255	; 0xff
 8000ab2:	701a      	strbeq	r2, [r3, #0]
		if (op[0][voice_index].note_value == note_value) {
 8000ab4:	7a1a      	ldrb	r2, [r3, #8]
 8000ab6:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000ab8:	bf04      	itt	eq
 8000aba:	22ff      	moveq	r2, #255	; 0xff
 8000abc:	721a      	strbeq	r2, [r3, #8]
		if (op[0][voice_index].note_value == note_value) {
 8000abe:	7c1a      	ldrb	r2, [r3, #16]
 8000ac0:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000ac2:	bf04      	itt	eq
 8000ac4:	22ff      	moveq	r2, #255	; 0xff
 8000ac6:	741a      	strbeq	r2, [r3, #16]
		if (op[0][voice_index].note_value == note_value) {
 8000ac8:	7e1a      	ldrb	r2, [r3, #24]
 8000aca:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000acc:	bf04      	itt	eq
 8000ace:	22ff      	moveq	r2, #255	; 0xff
 8000ad0:	761a      	strbeq	r2, [r3, #24]
		if (op[0][voice_index].note_value == note_value) {
 8000ad2:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000ad6:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000ad8:	bf04      	itt	eq
 8000ada:	22ff      	moveq	r2, #255	; 0xff
 8000adc:	f883 2020 	strbeq.w	r2, [r3, #32]
		if (op[0][voice_index].note_value == note_value) {
 8000ae0:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8000ae4:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000ae6:	bf04      	itt	eq
 8000ae8:	22ff      	moveq	r2, #255	; 0xff
 8000aea:	f883 2028 	strbeq.w	r2, [r3, #40]	; 0x28
		if (op[0][voice_index].note_value == note_value) {
 8000aee:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8000af2:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000af4:	bf04      	itt	eq
 8000af6:	22ff      	moveq	r2, #255	; 0xff
 8000af8:	f883 2030 	strbeq.w	r2, [r3, #48]	; 0x30
		if (op[0][voice_index].note_value == note_value) {
 8000afc:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8000b00:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b02:	bf04      	itt	eq
 8000b04:	22ff      	moveq	r2, #255	; 0xff
 8000b06:	f883 2038 	strbeq.w	r2, [r3, #56]	; 0x38
		if (op[0][voice_index].note_value == note_value) {
 8000b0a:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8000b0e:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b10:	bf04      	itt	eq
 8000b12:	22ff      	moveq	r2, #255	; 0xff
 8000b14:	f883 2040 	strbeq.w	r2, [r3, #64]	; 0x40
		if (op[0][voice_index].note_value == note_value) {
 8000b18:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8000b1c:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b1e:	bf04      	itt	eq
 8000b20:	22ff      	moveq	r2, #255	; 0xff
 8000b22:	f883 2048 	strbeq.w	r2, [r3, #72]	; 0x48
		if (op[0][voice_index].note_value == note_value) {
 8000b26:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8000b2a:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b2c:	bf04      	itt	eq
 8000b2e:	22ff      	moveq	r2, #255	; 0xff
 8000b30:	f883 2050 	strbeq.w	r2, [r3, #80]	; 0x50
		if (op[0][voice_index].note_value == note_value) {
 8000b34:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8000b38:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b3a:	bf04      	itt	eq
 8000b3c:	22ff      	moveq	r2, #255	; 0xff
 8000b3e:	f883 2058 	strbeq.w	r2, [r3, #88]	; 0x58
		if (op[0][voice_index].note_value == note_value) {
 8000b42:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 8000b46:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b48:	bf04      	itt	eq
 8000b4a:	22ff      	moveq	r2, #255	; 0xff
 8000b4c:	f883 2060 	strbeq.w	r2, [r3, #96]	; 0x60
		if (op[0][voice_index].note_value == note_value) {
 8000b50:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8000b54:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b56:	bf04      	itt	eq
 8000b58:	22ff      	moveq	r2, #255	; 0xff
 8000b5a:	f883 2068 	strbeq.w	r2, [r3, #104]	; 0x68
		if (op[0][voice_index].note_value == note_value) {
 8000b5e:	f893 2070 	ldrb.w	r2, [r3, #112]	; 0x70
 8000b62:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b64:	bf04      	itt	eq
 8000b66:	22ff      	moveq	r2, #255	; 0xff
 8000b68:	f883 2070 	strbeq.w	r2, [r3, #112]	; 0x70
		if (op[0][voice_index].note_value == note_value) {
 8000b6c:	f893 2078 	ldrb.w	r2, [r3, #120]	; 0x78
 8000b70:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000b72:	bf04      	itt	eq
 8000b74:	22ff      	moveq	r2, #255	; 0xff
 8000b76:	f883 2078 	strbeq.w	r2, [r3, #120]	; 0x78
		}
	}
//	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
//		op[op_index][voice_index].note_value = -1;
//	}
}
 8000b7a:	4770      	bx	lr
 8000b7c:	20000030 	.word	0x20000030

08000b80 <modulate>:
}

uint16_t modulate(uint8_t voice_index) {
	OPERATOR* operators[MAX_OPERATORS];											//pointer to all active operators
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {			//loop through all operators of voice
		OPERATOR* operator =  &op[op_index][voice_index];							//create pointer to active operators
 8000b80:	4baa      	ldr	r3, [pc, #680]	; (8000e2c <modulate+0x2ac>)
 8000b82:	f100 0210 	add.w	r2, r0, #16
 8000b86:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
uint16_t modulate(uint8_t voice_index) {
 8000b8a:	b4f0      	push	{r4, r5, r6, r7}
	13,  13,  13,  14,  14,  15,  15,  16,  16,  17,  17,  18,  18,  19,  19,  20,
};

uint16_t note_to_freq(uint8_t note_value);
uint16_t calculate_delta(uint16_t freq);
static inline uint16_t update_phase(uint16_t delta, uint16_t phase) { return delta + phase; };
 8000b8c:	88d5      	ldrh	r5, [r2, #6]
		OPERATOR* operator =  &op[op_index][voice_index];							//create pointer to active operators
 8000b8e:	f100 0420 	add.w	r4, r0, #32
 8000b92:	8897      	ldrh	r7, [r2, #4]
 8000b94:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8000b98:	88e6      	ldrh	r6, [r4, #6]
 8000b9a:	442f      	add	r7, r5
 8000b9c:	f100 0130 	add.w	r1, r0, #48	; 0x30
 8000ba0:	88a5      	ldrh	r5, [r4, #4]
 8000ba2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8000ba6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8000baa:	4435      	add	r5, r6
		operators[op_index] = operator;												//store pointer operator

//		operator_sample[op_index] = get_sample(operator->phase >> 8);				//load current sample of wave based on phase
	}

	switch (algo) {
 8000bac:	4ba0      	ldr	r3, [pc, #640]	; (8000e30 <modulate+0x2b0>)
 8000bae:	888e      	ldrh	r6, [r1, #4]
		operator->phase = update_phase(operator->delta, operator->phase);			//update phase of active operator
 8000bb0:	80d7      	strh	r7, [r2, #6]
 8000bb2:	88cf      	ldrh	r7, [r1, #6]
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	443e      	add	r6, r7
 8000bb8:	80e5      	strh	r5, [r4, #6]
 8000bba:	8887      	ldrh	r7, [r0, #4]
 8000bbc:	88c5      	ldrh	r5, [r0, #6]
 8000bbe:	3b01      	subs	r3, #1
 8000bc0:	443d      	add	r5, r7
 8000bc2:	80ce      	strh	r6, [r1, #6]
 8000bc4:	80c5      	strh	r5, [r0, #6]
	switch (algo) {
 8000bc6:	2b0a      	cmp	r3, #10
 8000bc8:	f200 81af 	bhi.w	8000f2a <modulate+0x3aa>
 8000bcc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000bd0:	00560030 	.word	0x00560030
 8000bd4:	009c007b 	.word	0x009c007b
 8000bd8:	00dd00b7 	.word	0x00dd00b7
 8000bdc:	01380107 	.word	0x01380107
 8000be0:	01850168 	.word	0x01850168
 8000be4:	000b      	.short	0x000b
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
		return ((uint16_t)op2 + op1 + op0) / 3;
		break;
	case 0x0B:
		op3 = (uint16_t)get_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
		op2 = (uint16_t)get_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000be6:	88e3      	ldrh	r3, [r4, #6]
		op3 = (uint16_t)get_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000be8:	88ce      	ldrh	r6, [r1, #6]
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000bea:	4c92      	ldr	r4, [pc, #584]	; (8000e34 <modulate+0x2b4>)
 8000bec:	4992      	ldr	r1, [pc, #584]	; (8000e38 <modulate+0x2b8>)
		op1 = (uint16_t)get_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000bee:	88d5      	ldrh	r5, [r2, #6]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000bf2:	88c2      	ldrh	r2, [r0, #6]
		op2 = (uint16_t)get_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000bf4:	5ce3      	ldrb	r3, [r4, r3]
 8000bf6:	7888      	ldrb	r0, [r1, #2]
 8000bf8:	0a36      	lsrs	r6, r6, #8
 8000bfa:	0a2d      	lsrs	r5, r5, #8
		op1 = (uint16_t)get_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000bfc:	5d67      	ldrb	r7, [r4, r5]
		op3 = (uint16_t)get_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000bfe:	f814 c006 	ldrb.w	ip, [r4, r6]
 8000c02:	78cd      	ldrb	r5, [r1, #3]
		op2 = (uint16_t)get_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000c04:	fb00 f303 	mul.w	r3, r0, r3
 8000c08:	0a12      	lsrs	r2, r2, #8
		op1 = (uint16_t)get_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000c0a:	7848      	ldrb	r0, [r1, #1]
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000c0c:	5ca6      	ldrb	r6, [r4, r2]
 8000c0e:	780a      	ldrb	r2, [r1, #0]
		op3 = (uint16_t)get_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000c10:	fb05 f40c 	mul.w	r4, r5, ip
		op1 = (uint16_t)get_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000c14:	fb00 f107 	mul.w	r1, r0, r7
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000c18:	fb02 f206 	mul.w	r2, r2, r6
		op2 = (uint16_t)get_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000c1c:	1218      	asrs	r0, r3, #8
		return ((uint16_t)op3 + op2 + op1 + op0) >> 2;
 8000c1e:	eb00 2014 	add.w	r0, r0, r4, lsr #8
 8000c22:	eb00 2011 	add.w	r0, r0, r1, lsr #8
 8000c26:	eb00 2012 	add.w	r0, r0, r2, lsr #8
 8000c2a:	0880      	lsrs	r0, r0, #2
		break;
	}
	return 0;
}
 8000c2c:	bcf0      	pop	{r4, r5, r6, r7}
 8000c2e:	4770      	bx	lr
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000c30:	88e3      	ldrh	r3, [r4, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000c32:	88cd      	ldrh	r5, [r1, #6]
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c34:	4c81      	ldr	r4, [pc, #516]	; (8000e3c <modulate+0x2bc>)
 8000c36:	4980      	ldr	r1, [pc, #512]	; (8000e38 <modulate+0x2b8>)
 8000c38:	0a1b      	lsrs	r3, r3, #8
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000c3a:	5ce7      	ldrb	r7, [r4, r3]
 8000c3c:	0a2d      	lsrs	r5, r5, #8
 8000c3e:	788b      	ldrb	r3, [r1, #2]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000c40:	5d66      	ldrb	r6, [r4, r5]
 8000c42:	78cd      	ldrb	r5, [r1, #3]
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000c44:	fb03 f307 	mul.w	r3, r3, r7
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000c48:	fb05 f506 	mul.w	r5, r5, r6
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op3 + op2)*op_amp[1] >> 8;
 8000c4c:	88d2      	ldrh	r2, [r2, #6]
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000c4e:	121b      	asrs	r3, r3, #8
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op3 + op2)*op_amp[1] >> 8;
 8000c50:	eb03 2315 	add.w	r3, r3, r5, lsr #8
 8000c54:	eb03 2312 	add.w	r3, r3, r2, lsr #8
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	5ce4      	ldrb	r4, [r4, r3]
 8000c5c:	784a      	ldrb	r2, [r1, #1]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op1)*op_amp[0] >> 8;
 8000c5e:	88c3      	ldrh	r3, [r0, #6]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op3 + op2)*op_amp[1] >> 8;
 8000c60:	fb02 f204 	mul.w	r2, r2, r4
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op1)*op_amp[0] >> 8;
 8000c64:	0a1b      	lsrs	r3, r3, #8
 8000c66:	eb03 2312 	add.w	r3, r3, r2, lsr #8
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000c6a:	4a72      	ldr	r2, [pc, #456]	; (8000e34 <modulate+0x2b4>)
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	7808      	ldrb	r0, [r1, #0]
 8000c70:	5cd3      	ldrb	r3, [r2, r3]
}
 8000c72:	bcf0      	pop	{r4, r5, r6, r7}
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op1)*op_amp[0] >> 8;
 8000c74:	fb00 f003 	mul.w	r0, r0, r3
		return op0;
 8000c78:	0a00      	lsrs	r0, r0, #8
}
 8000c7a:	4770      	bx	lr
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000c7c:	88e3      	ldrh	r3, [r4, #6]
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c7e:	4d6f      	ldr	r5, [pc, #444]	; (8000e3c <modulate+0x2bc>)
 8000c80:	4c6d      	ldr	r4, [pc, #436]	; (8000e38 <modulate+0x2b8>)
 8000c82:	0a1b      	lsrs	r3, r3, #8
 8000c84:	5ceb      	ldrb	r3, [r5, r3]
 8000c86:	78a6      	ldrb	r6, [r4, #2]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000c88:	88d2      	ldrh	r2, [r2, #6]
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000c8a:	fb06 f603 	mul.w	r6, r6, r3
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000c8e:	88cb      	ldrh	r3, [r1, #6]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000c90:	0a12      	lsrs	r2, r2, #8
 8000c92:	0a1b      	lsrs	r3, r3, #8
 8000c94:	eb02 2216 	add.w	r2, r2, r6, lsr #8
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000c98:	5ce9      	ldrb	r1, [r5, r3]
 8000c9a:	b2d2      	uxtb	r2, r2
 8000c9c:	78e3      	ldrb	r3, [r4, #3]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000c9e:	5cad      	ldrb	r5, [r5, r2]
 8000ca0:	7862      	ldrb	r2, [r4, #1]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000ca2:	fb03 f101 	mul.w	r1, r3, r1
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000ca6:	fb02 f205 	mul.w	r2, r2, r5
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op3 + op1)*op_amp[0] >> 8;
 8000caa:	88c3      	ldrh	r3, [r0, #6]
 8000cac:	7820      	ldrb	r0, [r4, #0]
 8000cae:	0a1b      	lsrs	r3, r3, #8
 8000cb0:	eb03 2311 	add.w	r3, r3, r1, lsr #8
 8000cb4:	eb03 2312 	add.w	r3, r3, r2, lsr #8
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000cb8:	4a5e      	ldr	r2, [pc, #376]	; (8000e34 <modulate+0x2b4>)
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	5cd3      	ldrb	r3, [r2, r3]
 8000cbe:	fb00 f003 	mul.w	r0, r0, r3
		return op0;
 8000cc2:	0a00      	lsrs	r0, r0, #8
 8000cc4:	e7b2      	b.n	8000c2c <modulate+0xac>
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000cc6:	88cb      	ldrh	r3, [r1, #6]
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000cc8:	4d5c      	ldr	r5, [pc, #368]	; (8000e3c <modulate+0x2bc>)
 8000cca:	495b      	ldr	r1, [pc, #364]	; (8000e38 <modulate+0x2b8>)
 8000ccc:	0a1b      	lsrs	r3, r3, #8
 8000cce:	5cef      	ldrb	r7, [r5, r3]
 8000cd0:	78ce      	ldrb	r6, [r1, #3]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000cd2:	88d3      	ldrh	r3, [r2, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000cd4:	fb06 f607 	mul.w	r6, r6, r7
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000cd8:	88e2      	ldrh	r2, [r4, #6]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000cda:	0a1b      	lsrs	r3, r3, #8
 8000cdc:	eb03 2316 	add.w	r3, r3, r6, lsr #8
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000ce0:	0a12      	lsrs	r2, r2, #8
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	eb02 2216 	add.w	r2, r2, r6, lsr #8
 8000ce8:	b2d2      	uxtb	r2, r2
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000cea:	5cee      	ldrb	r6, [r5, r3]
 8000cec:	784b      	ldrb	r3, [r1, #1]
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000cee:	5cac      	ldrb	r4, [r5, r2]
 8000cf0:	788a      	ldrb	r2, [r1, #2]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000cf2:	fb03 f306 	mul.w	r3, r3, r6
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000cf6:	fb02 f204 	mul.w	r2, r2, r4
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op2 + op1)*op_amp[0] >> 8;
 8000cfa:	88c0      	ldrh	r0, [r0, #6]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000cfc:	121b      	asrs	r3, r3, #8
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op2 + op1)*op_amp[0] >> 8;
 8000cfe:	eb03 2322 	add.w	r3, r3, r2, asr #8
 8000d02:	eb03 2310 	add.w	r3, r3, r0, lsr #8
 8000d06:	e7b0      	b.n	8000c6a <modulate+0xea>
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000d08:	88e3      	ldrh	r3, [r4, #6]
 8000d0a:	4d4c      	ldr	r5, [pc, #304]	; (8000e3c <modulate+0x2bc>)
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000d0c:	88cc      	ldrh	r4, [r1, #6]
 8000d0e:	494a      	ldr	r1, [pc, #296]	; (8000e38 <modulate+0x2b8>)
 8000d10:	0a1b      	lsrs	r3, r3, #8
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000d12:	5cef      	ldrb	r7, [r5, r3]
 8000d14:	0a24      	lsrs	r4, r4, #8
 8000d16:	788b      	ldrb	r3, [r1, #2]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000d18:	5d2e      	ldrb	r6, [r5, r4]
 8000d1a:	78cc      	ldrb	r4, [r1, #3]
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000d1c:	fb03 f307 	mul.w	r3, r3, r7
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000d20:	fb04 f406 	mul.w	r4, r4, r6
		op1 = (uint16_t)get_mod_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000d24:	88d2      	ldrh	r2, [r2, #6]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op3 + op2 + op1)*op_amp[0] >> 8;
 8000d26:	88c0      	ldrh	r0, [r0, #6]
 8000d28:	0a12      	lsrs	r2, r2, #8
		op1 = (uint16_t)get_mod_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000d2a:	5cad      	ldrb	r5, [r5, r2]
		op2 = (uint16_t)get_mod_sample(operators[2]->phase >> 8)*op_amp[2] >> 8;
 8000d2c:	121b      	asrs	r3, r3, #8
		op1 = (uint16_t)get_mod_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000d2e:	784a      	ldrb	r2, [r1, #1]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op3 + op2 + op1)*op_amp[0] >> 8;
 8000d30:	eb03 2314 	add.w	r3, r3, r4, lsr #8
		op1 = (uint16_t)get_mod_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000d34:	fb02 f205 	mul.w	r2, r2, r5
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op3 + op2 + op1)*op_amp[0] >> 8;
 8000d38:	eb03 2310 	add.w	r3, r3, r0, lsr #8
 8000d3c:	e793      	b.n	8000c66 <modulate+0xe6>
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000d3e:	88cb      	ldrh	r3, [r1, #6]
 8000d40:	4e3e      	ldr	r6, [pc, #248]	; (8000e3c <modulate+0x2bc>)
 8000d42:	493d      	ldr	r1, [pc, #244]	; (8000e38 <modulate+0x2b8>)
 8000d44:	0a1b      	lsrs	r3, r3, #8
 8000d46:	5cf7      	ldrb	r7, [r6, r3]
 8000d48:	78cd      	ldrb	r5, [r1, #3]
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000d4a:	88e3      	ldrh	r3, [r4, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000d4c:	fb05 f407 	mul.w	r4, r5, r7
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000d50:	0a1b      	lsrs	r3, r3, #8
 8000d52:	eb03 2314 	add.w	r3, r3, r4, lsr #8
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	5cf5      	ldrb	r5, [r6, r3]
 8000d5a:	788c      	ldrb	r4, [r1, #2]
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000d5c:	88d3      	ldrh	r3, [r2, #6]
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000d5e:	fb04 f405 	mul.w	r4, r4, r5
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000d62:	88c2      	ldrh	r2, [r0, #6]
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000d64:	4d33      	ldr	r5, [pc, #204]	; (8000e34 <modulate+0x2b4>)
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000d66:	0a1b      	lsrs	r3, r3, #8
 8000d68:	0a12      	lsrs	r2, r2, #8
 8000d6a:	eb03 2314 	add.w	r3, r3, r4, lsr #8
 8000d6e:	b2db      	uxtb	r3, r3
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000d70:	5cac      	ldrb	r4, [r5, r2]
 8000d72:	7808      	ldrb	r0, [r1, #0]
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000d74:	5cea      	ldrb	r2, [r5, r3]
 8000d76:	784b      	ldrb	r3, [r1, #1]
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000d78:	fb00 f004 	mul.w	r0, r0, r4
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000d7c:	fb03 f302 	mul.w	r3, r3, r2
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000d80:	1200      	asrs	r0, r0, #8
		return ((uint16_t)op1 + op0) >> 1;
 8000d82:	eb00 2013 	add.w	r0, r0, r3, lsr #8
 8000d86:	0840      	lsrs	r0, r0, #1
 8000d88:	e750      	b.n	8000c2c <modulate+0xac>
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000d8a:	88cb      	ldrh	r3, [r1, #6]
 8000d8c:	4d2a      	ldr	r5, [pc, #168]	; (8000e38 <modulate+0x2b8>)
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000d8e:	4e2b      	ldr	r6, [pc, #172]	; (8000e3c <modulate+0x2bc>)
 8000d90:	0a1b      	lsrs	r3, r3, #8
 8000d92:	5cf7      	ldrb	r7, [r6, r3]
 8000d94:	78e9      	ldrb	r1, [r5, #3]
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000d96:	88e3      	ldrh	r3, [r4, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000d98:	fb01 f107 	mul.w	r1, r1, r7
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000d9c:	0a1b      	lsrs	r3, r3, #8
 8000d9e:	eb03 2311 	add.w	r3, r3, r1, lsr #8
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	5cf4      	ldrb	r4, [r6, r3]
 8000da6:	78ab      	ldrb	r3, [r5, #2]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op2)*op_amp[0] >> 8;
 8000da8:	88c1      	ldrh	r1, [r0, #6]
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000daa:	fb03 f004 	mul.w	r0, r3, r4
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000dae:	88d3      	ldrh	r3, [r2, #6]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op2)*op_amp[0] >> 8;
 8000db0:	0a0a      	lsrs	r2, r1, #8
 8000db2:	eb02 2210 	add.w	r2, r2, r0, lsr #8
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000db6:	491f      	ldr	r1, [pc, #124]	; (8000e34 <modulate+0x2b4>)
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000db8:	0a1b      	lsrs	r3, r3, #8
 8000dba:	b2d2      	uxtb	r2, r2
 8000dbc:	eb03 2310 	add.w	r3, r3, r0, lsr #8
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op2)*op_amp[0] >> 8;
 8000dc0:	5c8c      	ldrb	r4, [r1, r2]
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	7828      	ldrb	r0, [r5, #0]
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000dc6:	5cca      	ldrb	r2, [r1, r3]
 8000dc8:	786b      	ldrb	r3, [r5, #1]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op2)*op_amp[0] >> 8;
 8000dca:	fb00 f004 	mul.w	r0, r0, r4
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000dce:	fb03 f302 	mul.w	r3, r3, r2
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op2)*op_amp[0] >> 8;
 8000dd2:	1200      	asrs	r0, r0, #8
		return ((uint16_t)op1 + op0) >> 1;
 8000dd4:	eb00 2023 	add.w	r0, r0, r3, asr #8
 8000dd8:	f3c0 004f 	ubfx	r0, r0, #1, #16
 8000ddc:	e726      	b.n	8000c2c <modulate+0xac>
		op1 = (uint16_t)get_mod_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000dde:	88d2      	ldrh	r2, [r2, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000de0:	88cb      	ldrh	r3, [r1, #6]
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000de2:	4e16      	ldr	r6, [pc, #88]	; (8000e3c <modulate+0x2bc>)
 8000de4:	4914      	ldr	r1, [pc, #80]	; (8000e38 <modulate+0x2b8>)
 8000de6:	0a12      	lsrs	r2, r2, #8
		op1 = (uint16_t)get_mod_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000de8:	5cb5      	ldrb	r5, [r6, r2]
 8000dea:	0a1b      	lsrs	r3, r3, #8
 8000dec:	784a      	ldrb	r2, [r1, #1]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000dee:	5cf6      	ldrb	r6, [r6, r3]
 8000df0:	78cb      	ldrb	r3, [r1, #3]
		op1 = (uint16_t)get_mod_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000df2:	fb02 f505 	mul.w	r5, r2, r5
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op1)*op_amp[0] >> 8;
 8000df6:	88c2      	ldrh	r2, [r0, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000df8:	fb03 f006 	mul.w	r0, r3, r6
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000dfc:	88e3      	ldrh	r3, [r4, #6]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op1)*op_amp[0] >> 8;
 8000dfe:	0a12      	lsrs	r2, r2, #8
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000e00:	4c0c      	ldr	r4, [pc, #48]	; (8000e34 <modulate+0x2b4>)
 8000e02:	eb02 2215 	add.w	r2, r2, r5, lsr #8
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000e06:	0a1b      	lsrs	r3, r3, #8
 8000e08:	b2d2      	uxtb	r2, r2
 8000e0a:	eb03 2310 	add.w	r3, r3, r0, lsr #8
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op1)*op_amp[0] >> 8;
 8000e0e:	5ca5      	ldrb	r5, [r4, r2]
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	7808      	ldrb	r0, [r1, #0]
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000e14:	5ce2      	ldrb	r2, [r4, r3]
 8000e16:	788b      	ldrb	r3, [r1, #2]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op1)*op_amp[0] >> 8;
 8000e18:	fb00 f005 	mul.w	r0, r0, r5
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000e1c:	fb03 f302 	mul.w	r3, r3, r2
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op1)*op_amp[0] >> 8;
 8000e20:	1200      	asrs	r0, r0, #8
		return ((uint16_t)op2 + op0) >> 1;
 8000e22:	eb00 2013 	add.w	r0, r0, r3, lsr #8
 8000e26:	0840      	lsrs	r0, r0, #1
 8000e28:	e700      	b.n	8000c2c <modulate+0xac>
 8000e2a:	bf00      	nop
 8000e2c:	20000030 	.word	0x20000030
 8000e30:	20000230 	.word	0x20000230
 8000e34:	08002a20 	.word	0x08002a20
 8000e38:	20000238 	.word	0x20000238
 8000e3c:	08002920 	.word	0x08002920
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000e40:	88cb      	ldrh	r3, [r1, #6]
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000e42:	4d46      	ldr	r5, [pc, #280]	; (8000f5c <modulate+0x3dc>)
 8000e44:	4946      	ldr	r1, [pc, #280]	; (8000f60 <modulate+0x3e0>)
 8000e46:	0a1b      	lsrs	r3, r3, #8
 8000e48:	5ceb      	ldrb	r3, [r5, r3]
 8000e4a:	78ce      	ldrb	r6, [r1, #3]
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000e4c:	88d5      	ldrh	r5, [r2, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000e4e:	fb06 f603 	mul.w	r6, r6, r3
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000e52:	88e2      	ldrh	r2, [r4, #6]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op3)*op_amp[0] >> 8;
 8000e54:	88c3      	ldrh	r3, [r0, #6]
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000e56:	0a2c      	lsrs	r4, r5, #8
 8000e58:	eb04 2016 	add.w	r0, r4, r6, lsr #8
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000e5c:	4c41      	ldr	r4, [pc, #260]	; (8000f64 <modulate+0x3e4>)
 8000e5e:	b2c0      	uxtb	r0, r0
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000e60:	0a12      	lsrs	r2, r2, #8
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op3)*op_amp[0] >> 8;
 8000e62:	0a1b      	lsrs	r3, r3, #8
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000e64:	eb02 2216 	add.w	r2, r2, r6, lsr #8
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op3)*op_amp[0] >> 8;
 8000e68:	eb03 2316 	add.w	r3, r3, r6, lsr #8
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000e6c:	5c26      	ldrb	r6, [r4, r0]
 8000e6e:	7848      	ldrb	r0, [r1, #1]
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	fb00 f006 	mul.w	r0, r0, r6
 8000e76:	b2db      	uxtb	r3, r3
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000e78:	5ca5      	ldrb	r5, [r4, r2]
 8000e7a:	788a      	ldrb	r2, [r1, #2]
		op0 = (uint16_t)get_sample((operators[0]->phase >> 8) + op3)*op_amp[0] >> 8;
 8000e7c:	5ce4      	ldrb	r4, [r4, r3]
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000e7e:	780b      	ldrb	r3, [r1, #0]
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000e80:	fb02 f205 	mul.w	r2, r2, r5
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000e84:	fb03 f304 	mul.w	r3, r3, r4
}
 8000e88:	bcf0      	pop	{r4, r5, r6, r7}
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000e8a:	1200      	asrs	r0, r0, #8
		return ((uint16_t)op2 + op1 + op0) / 3;
 8000e8c:	eb00 2022 	add.w	r0, r0, r2, asr #8
 8000e90:	4a35      	ldr	r2, [pc, #212]	; (8000f68 <modulate+0x3e8>)
 8000e92:	eb00 2013 	add.w	r0, r0, r3, lsr #8
 8000e96:	fba2 3000 	umull	r3, r0, r2, r0
 8000e9a:	f3c0 004f 	ubfx	r0, r0, #1, #16
}
 8000e9e:	4770      	bx	lr
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000ea0:	88cb      	ldrh	r3, [r1, #6]
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000ea2:	4d2e      	ldr	r5, [pc, #184]	; (8000f5c <modulate+0x3dc>)
 8000ea4:	492e      	ldr	r1, [pc, #184]	; (8000f60 <modulate+0x3e0>)
 8000ea6:	0a1b      	lsrs	r3, r3, #8
 8000ea8:	5ced      	ldrb	r5, [r5, r3]
 8000eaa:	78cb      	ldrb	r3, [r1, #3]
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000eac:	88d2      	ldrh	r2, [r2, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000eae:	fb03 f505 	mul.w	r5, r3, r5
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000eb2:	0a12      	lsrs	r2, r2, #8
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000eb4:	88e3      	ldrh	r3, [r4, #6]
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000eb6:	4e2b      	ldr	r6, [pc, #172]	; (8000f64 <modulate+0x3e4>)
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000eb8:	eb02 2215 	add.w	r2, r2, r5, lsr #8
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000ebc:	88c4      	ldrh	r4, [r0, #6]
 8000ebe:	b2d2      	uxtb	r2, r2
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000ec0:	0a1b      	lsrs	r3, r3, #8
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000ec2:	5cb7      	ldrb	r7, [r6, r2]
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000ec4:	eb03 2315 	add.w	r3, r3, r5, lsr #8
		op1 = (uint16_t)get_sample((operators[1]->phase >> 8) + op3)*op_amp[1] >> 8;
 8000ec8:	7848      	ldrb	r0, [r1, #1]
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	0a24      	lsrs	r4, r4, #8
 8000ece:	fb00 f007 	mul.w	r0, r0, r7
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000ed2:	5cf5      	ldrb	r5, [r6, r3]
 8000ed4:	788a      	ldrb	r2, [r1, #2]
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000ed6:	5d34      	ldrb	r4, [r6, r4]
 8000ed8:	e7d1      	b.n	8000e7e <modulate+0x2fe>
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000eda:	88cb      	ldrh	r3, [r1, #6]
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000edc:	4d1f      	ldr	r5, [pc, #124]	; (8000f5c <modulate+0x3dc>)
 8000ede:	4920      	ldr	r1, [pc, #128]	; (8000f60 <modulate+0x3e0>)
 8000ee0:	0a1b      	lsrs	r3, r3, #8
 8000ee2:	5ced      	ldrb	r5, [r5, r3]
 8000ee4:	78ce      	ldrb	r6, [r1, #3]
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000ee6:	88e3      	ldrh	r3, [r4, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000ee8:	fb06 f605 	mul.w	r6, r6, r5
		op1 = (uint16_t)get_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000eec:	88d2      	ldrh	r2, [r2, #6]
static inline uint8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000eee:	4d1d      	ldr	r5, [pc, #116]	; (8000f64 <modulate+0x3e4>)
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000ef0:	0a1b      	lsrs	r3, r3, #8
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000ef2:	88c4      	ldrh	r4, [r0, #6]
 8000ef4:	0a12      	lsrs	r2, r2, #8
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000ef6:	eb03 2316 	add.w	r3, r3, r6, lsr #8
		op1 = (uint16_t)get_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000efa:	5caf      	ldrb	r7, [r5, r2]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	7848      	ldrb	r0, [r1, #1]
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000f00:	5cee      	ldrb	r6, [r5, r3]
 8000f02:	788a      	ldrb	r2, [r1, #2]
 8000f04:	0a24      	lsrs	r4, r4, #8
		op1 = (uint16_t)get_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000f06:	fb00 f007 	mul.w	r0, r0, r7
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000f0a:	5d2c      	ldrb	r4, [r5, r4]
 8000f0c:	780b      	ldrb	r3, [r1, #0]
		op2 = (uint16_t)get_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000f0e:	fb02 f206 	mul.w	r2, r2, r6
		op0 = (uint16_t)get_sample(operators[0]->phase >> 8)*op_amp[0] >> 8;
 8000f12:	fb03 f304 	mul.w	r3, r3, r4
		op1 = (uint16_t)get_sample(operators[1]->phase >> 8)*op_amp[1] >> 8;
 8000f16:	1200      	asrs	r0, r0, #8
		return ((uint16_t)op2 + op1 + op0) / 3;
 8000f18:	eb00 2012 	add.w	r0, r0, r2, lsr #8
 8000f1c:	4a12      	ldr	r2, [pc, #72]	; (8000f68 <modulate+0x3e8>)
 8000f1e:	eb00 2013 	add.w	r0, r0, r3, lsr #8
 8000f22:	fba2 3000 	umull	r3, r0, r2, r0
 8000f26:	0840      	lsrs	r0, r0, #1
 8000f28:	e680      	b.n	8000c2c <modulate+0xac>
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000f2a:	88cb      	ldrh	r3, [r1, #6]
static inline uint8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000f2c:	4d0b      	ldr	r5, [pc, #44]	; (8000f5c <modulate+0x3dc>)
 8000f2e:	490c      	ldr	r1, [pc, #48]	; (8000f60 <modulate+0x3e0>)
 8000f30:	0a1b      	lsrs	r3, r3, #8
 8000f32:	5cef      	ldrb	r7, [r5, r3]
 8000f34:	78ce      	ldrb	r6, [r1, #3]
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000f36:	88e3      	ldrh	r3, [r4, #6]
		op3 = (uint16_t)get_mod_sample(operators[3]->phase >> 8)*op_amp[3] >> 8;
 8000f38:	fb06 f407 	mul.w	r4, r6, r7
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000f3c:	0a1b      	lsrs	r3, r3, #8
 8000f3e:	eb03 2314 	add.w	r3, r3, r4, lsr #8
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	5cee      	ldrb	r6, [r5, r3]
 8000f46:	788c      	ldrb	r4, [r1, #2]
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000f48:	88d3      	ldrh	r3, [r2, #6]
		op2 = (uint16_t)get_mod_sample((operators[2]->phase >> 8) + op3)*op_amp[2] >> 8;
 8000f4a:	fb04 f206 	mul.w	r2, r4, r6
		op1 = (uint16_t)get_mod_sample((operators[1]->phase >> 8) + op2)*op_amp[1] >> 8;
 8000f4e:	0a1b      	lsrs	r3, r3, #8
 8000f50:	eb03 2312 	add.w	r3, r3, r2, lsr #8
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	5cec      	ldrb	r4, [r5, r3]
 8000f58:	e680      	b.n	8000c5c <modulate+0xdc>
 8000f5a:	bf00      	nop
 8000f5c:	08002920 	.word	0x08002920
 8000f60:	20000238 	.word	0x20000238
 8000f64:	08002a20 	.word	0x08002a20
 8000f68:	aaaaaaab 	.word	0xaaaaaaab

08000f6c <synth_sample>:
uint16_t synth_sample() {
 8000f6c:	b538      	push	{r3, r4, r5, lr}
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000f6e:	4d48      	ldr	r5, [pc, #288]	; (8001090 <synth_sample+0x124>)
 8000f70:	782b      	ldrb	r3, [r5, #0]
 8000f72:	2bff      	cmp	r3, #255	; 0xff
 8000f74:	f040 8087 	bne.w	8001086 <synth_sample+0x11a>
	uint16_t output_volume = 0;
 8000f78:	2400      	movs	r4, #0
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000f7a:	7a2b      	ldrb	r3, [r5, #8]
 8000f7c:	2bff      	cmp	r3, #255	; 0xff
 8000f7e:	d004      	beq.n	8000f8a <synth_sample+0x1e>
			output_volume += modulate(voice_index);
 8000f80:	2001      	movs	r0, #1
 8000f82:	f7ff fdfd 	bl	8000b80 <modulate>
 8000f86:	4404      	add	r4, r0
 8000f88:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000f8a:	7c2b      	ldrb	r3, [r5, #16]
 8000f8c:	2bff      	cmp	r3, #255	; 0xff
 8000f8e:	d004      	beq.n	8000f9a <synth_sample+0x2e>
			output_volume += modulate(voice_index);
 8000f90:	2002      	movs	r0, #2
 8000f92:	f7ff fdf5 	bl	8000b80 <modulate>
 8000f96:	4404      	add	r4, r0
 8000f98:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000f9a:	7e2b      	ldrb	r3, [r5, #24]
 8000f9c:	2bff      	cmp	r3, #255	; 0xff
 8000f9e:	d004      	beq.n	8000faa <synth_sample+0x3e>
			output_volume += modulate(voice_index);
 8000fa0:	2003      	movs	r0, #3
 8000fa2:	f7ff fded 	bl	8000b80 <modulate>
 8000fa6:	4404      	add	r4, r0
 8000fa8:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000faa:	f895 3020 	ldrb.w	r3, [r5, #32]
 8000fae:	2bff      	cmp	r3, #255	; 0xff
 8000fb0:	d004      	beq.n	8000fbc <synth_sample+0x50>
			output_volume += modulate(voice_index);
 8000fb2:	2004      	movs	r0, #4
 8000fb4:	f7ff fde4 	bl	8000b80 <modulate>
 8000fb8:	4404      	add	r4, r0
 8000fba:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000fbc:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8000fc0:	2bff      	cmp	r3, #255	; 0xff
 8000fc2:	d004      	beq.n	8000fce <synth_sample+0x62>
			output_volume += modulate(voice_index);
 8000fc4:	2005      	movs	r0, #5
 8000fc6:	f7ff fddb 	bl	8000b80 <modulate>
 8000fca:	4404      	add	r4, r0
 8000fcc:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000fce:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000fd2:	2bff      	cmp	r3, #255	; 0xff
 8000fd4:	d004      	beq.n	8000fe0 <synth_sample+0x74>
			output_volume += modulate(voice_index);
 8000fd6:	2006      	movs	r0, #6
 8000fd8:	f7ff fdd2 	bl	8000b80 <modulate>
 8000fdc:	4404      	add	r4, r0
 8000fde:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000fe0:	f895 3038 	ldrb.w	r3, [r5, #56]	; 0x38
 8000fe4:	2bff      	cmp	r3, #255	; 0xff
 8000fe6:	d004      	beq.n	8000ff2 <synth_sample+0x86>
			output_volume += modulate(voice_index);
 8000fe8:	2007      	movs	r0, #7
 8000fea:	f7ff fdc9 	bl	8000b80 <modulate>
 8000fee:	4404      	add	r4, r0
 8000ff0:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8000ff2:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 8000ff6:	2bff      	cmp	r3, #255	; 0xff
 8000ff8:	d004      	beq.n	8001004 <synth_sample+0x98>
			output_volume += modulate(voice_index);
 8000ffa:	2008      	movs	r0, #8
 8000ffc:	f7ff fdc0 	bl	8000b80 <modulate>
 8001000:	4404      	add	r4, r0
 8001002:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8001004:	f895 3048 	ldrb.w	r3, [r5, #72]	; 0x48
 8001008:	2bff      	cmp	r3, #255	; 0xff
 800100a:	d004      	beq.n	8001016 <synth_sample+0xaa>
			output_volume += modulate(voice_index);
 800100c:	2009      	movs	r0, #9
 800100e:	f7ff fdb7 	bl	8000b80 <modulate>
 8001012:	4404      	add	r4, r0
 8001014:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8001016:	f895 3050 	ldrb.w	r3, [r5, #80]	; 0x50
 800101a:	2bff      	cmp	r3, #255	; 0xff
 800101c:	d004      	beq.n	8001028 <synth_sample+0xbc>
			output_volume += modulate(voice_index);
 800101e:	200a      	movs	r0, #10
 8001020:	f7ff fdae 	bl	8000b80 <modulate>
 8001024:	4404      	add	r4, r0
 8001026:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8001028:	f895 3058 	ldrb.w	r3, [r5, #88]	; 0x58
 800102c:	2bff      	cmp	r3, #255	; 0xff
 800102e:	d004      	beq.n	800103a <synth_sample+0xce>
			output_volume += modulate(voice_index);
 8001030:	200b      	movs	r0, #11
 8001032:	f7ff fda5 	bl	8000b80 <modulate>
 8001036:	4404      	add	r4, r0
 8001038:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 800103a:	f895 3060 	ldrb.w	r3, [r5, #96]	; 0x60
 800103e:	2bff      	cmp	r3, #255	; 0xff
 8001040:	d004      	beq.n	800104c <synth_sample+0xe0>
			output_volume += modulate(voice_index);
 8001042:	200c      	movs	r0, #12
 8001044:	f7ff fd9c 	bl	8000b80 <modulate>
 8001048:	4404      	add	r4, r0
 800104a:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 800104c:	f895 3068 	ldrb.w	r3, [r5, #104]	; 0x68
 8001050:	2bff      	cmp	r3, #255	; 0xff
 8001052:	d004      	beq.n	800105e <synth_sample+0xf2>
			output_volume += modulate(voice_index);
 8001054:	200d      	movs	r0, #13
 8001056:	f7ff fd93 	bl	8000b80 <modulate>
 800105a:	4404      	add	r4, r0
 800105c:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 800105e:	f895 3070 	ldrb.w	r3, [r5, #112]	; 0x70
 8001062:	2bff      	cmp	r3, #255	; 0xff
 8001064:	d004      	beq.n	8001070 <synth_sample+0x104>
			output_volume += modulate(voice_index);
 8001066:	200e      	movs	r0, #14
 8001068:	f7ff fd8a 	bl	8000b80 <modulate>
 800106c:	4404      	add	r4, r0
 800106e:	b2a4      	uxth	r4, r4
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 8001070:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
 8001074:	2bff      	cmp	r3, #255	; 0xff
 8001076:	d004      	beq.n	8001082 <synth_sample+0x116>
			output_volume += modulate(voice_index);
 8001078:	200f      	movs	r0, #15
 800107a:	f7ff fd81 	bl	8000b80 <modulate>
 800107e:	4404      	add	r4, r0
 8001080:	b2a4      	uxth	r4, r4
}
 8001082:	4620      	mov	r0, r4
 8001084:	bd38      	pop	{r3, r4, r5, pc}
			output_volume += modulate(voice_index);
 8001086:	2000      	movs	r0, #0
 8001088:	f7ff fd7a 	bl	8000b80 <modulate>
 800108c:	4604      	mov	r4, r0
 800108e:	e774      	b.n	8000f7a <synth_sample+0xe>
 8001090:	20000030 	.word	0x20000030

08001094 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001098:	480c      	ldr	r0, [pc, #48]	; (80010cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800109a:	490d      	ldr	r1, [pc, #52]	; (80010d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800109c:	4a0d      	ldr	r2, [pc, #52]	; (80010d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800109e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010a0:	e002      	b.n	80010a8 <LoopCopyDataInit>

080010a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010a6:	3304      	adds	r3, #4

080010a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010ac:	d3f9      	bcc.n	80010a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ae:	4a0a      	ldr	r2, [pc, #40]	; (80010d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010b0:	4c0a      	ldr	r4, [pc, #40]	; (80010dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80010b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010b4:	e001      	b.n	80010ba <LoopFillZerobss>

080010b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b8:	3204      	adds	r2, #4

080010ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010bc:	d3fb      	bcc.n	80010b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010be:	f7ff ffe9 	bl	8001094 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010c2:	f001 fb79 	bl	80027b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010c6:	f7ff f889 	bl	80001dc <main>
  bx lr
 80010ca:	4770      	bx	lr
  ldr r0, =_sdata
 80010cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010d0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80010d4:	08002b54 	.word	0x08002b54
  ldr r2, =_sbss
 80010d8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80010dc:	200002d4 	.word	0x200002d4

080010e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010e0:	e7fe      	b.n	80010e0 <ADC1_2_IRQHandler>
	...

080010e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ea:	4a0d      	ldr	r2, [pc, #52]	; (8001120 <HAL_InitTick+0x3c>)
{
 80010ec:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010ee:	7811      	ldrb	r1, [r2, #0]
 80010f0:	4a0c      	ldr	r2, [pc, #48]	; (8001124 <HAL_InitTick+0x40>)
 80010f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010f6:	6812      	ldr	r2, [r2, #0]
 80010f8:	fbb2 f0f3 	udiv	r0, r2, r3
 80010fc:	f000 f892 	bl	8001224 <HAL_SYSTICK_Config>
 8001100:	b908      	cbnz	r0, 8001106 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001102:	2d0f      	cmp	r5, #15
 8001104:	d901      	bls.n	800110a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001106:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001108:	bd38      	pop	{r3, r4, r5, pc}
 800110a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800110c:	4602      	mov	r2, r0
 800110e:	4629      	mov	r1, r5
 8001110:	f04f 30ff 	mov.w	r0, #4294967295
 8001114:	f000 f840 	bl	8001198 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001118:	4b03      	ldr	r3, [pc, #12]	; (8001128 <HAL_InitTick+0x44>)
 800111a:	4620      	mov	r0, r4
 800111c:	601d      	str	r5, [r3, #0]
}
 800111e:	bd38      	pop	{r3, r4, r5, pc}
 8001120:	2000000c 	.word	0x2000000c
 8001124:	20000008 	.word	0x20000008
 8001128:	20000010 	.word	0x20000010

0800112c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800112c:	4a07      	ldr	r2, [pc, #28]	; (800114c <HAL_Init+0x20>)
{
 800112e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001130:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001132:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001134:	f043 0310 	orr.w	r3, r3, #16
 8001138:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800113a:	f000 f81b 	bl	8001174 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800113e:	2000      	movs	r0, #0
 8001140:	f7ff ffd0 	bl	80010e4 <HAL_InitTick>
  HAL_MspInit();
 8001144:	f7ff f978 	bl	8000438 <HAL_MspInit>
}
 8001148:	2000      	movs	r0, #0
 800114a:	bd08      	pop	{r3, pc}
 800114c:	40022000 	.word	0x40022000

08001150 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001150:	4a03      	ldr	r2, [pc, #12]	; (8001160 <HAL_IncTick+0x10>)
 8001152:	4b04      	ldr	r3, [pc, #16]	; (8001164 <HAL_IncTick+0x14>)
 8001154:	6811      	ldr	r1, [r2, #0]
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	440b      	add	r3, r1
 800115a:	6013      	str	r3, [r2, #0]
}
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	200002d0 	.word	0x200002d0
 8001164:	2000000c 	.word	0x2000000c

08001168 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001168:	4b01      	ldr	r3, [pc, #4]	; (8001170 <HAL_GetTick+0x8>)
 800116a:	6818      	ldr	r0, [r3, #0]
}
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	200002d0 	.word	0x200002d0

08001174 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001174:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001178:	4a06      	ldr	r2, [pc, #24]	; (8001194 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800117a:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	68d0      	ldr	r0, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800117e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	4008      	ands	r0, r1
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001184:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001186:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800118a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800118e:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001198:	4b19      	ldr	r3, [pc, #100]	; (8001200 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800119a:	b430      	push	{r4, r5}
 800119c:	68db      	ldr	r3, [r3, #12]
 800119e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011a2:	f1c3 0507 	rsb	r5, r3, #7
 80011a6:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011a8:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ac:	bf28      	it	cs
 80011ae:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011b0:	2c06      	cmp	r4, #6
 80011b2:	d919      	bls.n	80011e8 <HAL_NVIC_SetPriority+0x50>
 80011b4:	f04f 34ff 	mov.w	r4, #4294967295
 80011b8:	3b03      	subs	r3, #3
 80011ba:	409c      	lsls	r4, r3
 80011bc:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c0:	f04f 34ff 	mov.w	r4, #4294967295
 80011c4:	40ac      	lsls	r4, r5
 80011c6:	ea21 0104 	bic.w	r1, r1, r4
 80011ca:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80011cc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ce:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80011d2:	db0c      	blt.n	80011ee <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d4:	0109      	lsls	r1, r1, #4
 80011d6:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80011da:	b2c9      	uxtb	r1, r1
 80011dc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80011e0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80011e4:	bc30      	pop	{r4, r5}
 80011e6:	4770      	bx	lr
 80011e8:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ea:	4613      	mov	r3, r2
 80011ec:	e7e8      	b.n	80011c0 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ee:	4b05      	ldr	r3, [pc, #20]	; (8001204 <HAL_NVIC_SetPriority+0x6c>)
 80011f0:	f000 000f 	and.w	r0, r0, #15
 80011f4:	0109      	lsls	r1, r1, #4
 80011f6:	b2c9      	uxtb	r1, r1
 80011f8:	4403      	add	r3, r0
 80011fa:	7619      	strb	r1, [r3, #24]
 80011fc:	bc30      	pop	{r4, r5}
 80011fe:	4770      	bx	lr
 8001200:	e000ed00 	.word	0xe000ed00
 8001204:	e000ecfc 	.word	0xe000ecfc

08001208 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001208:	2800      	cmp	r0, #0
 800120a:	db07      	blt.n	800121c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800120c:	2301      	movs	r3, #1
 800120e:	f000 011f 	and.w	r1, r0, #31
 8001212:	4a03      	ldr	r2, [pc, #12]	; (8001220 <HAL_NVIC_EnableIRQ+0x18>)
 8001214:	408b      	lsls	r3, r1
 8001216:	0940      	lsrs	r0, r0, #5
 8001218:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	e000e100 	.word	0xe000e100

08001224 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001224:	3801      	subs	r0, #1
 8001226:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800122a:	d20d      	bcs.n	8001248 <HAL_SYSTICK_Config+0x24>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122c:	b430      	push	{r4, r5}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800122e:	25f0      	movs	r5, #240	; 0xf0
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001230:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001232:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <HAL_SYSTICK_Config+0x28>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001236:	4c06      	ldr	r4, [pc, #24]	; (8001250 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001238:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123a:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800123e:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 8001240:	bc30      	pop	{r4, r5}
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001242:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001244:	6019      	str	r1, [r3, #0]
 8001246:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001248:	2001      	movs	r0, #1
 800124a:	4770      	bx	lr
 800124c:	e000e010 	.word	0xe000e010
 8001250:	e000ed00 	.word	0xe000ed00

08001254 <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001254:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 8001258:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800125a:	2a02      	cmp	r2, #2
 800125c:	d006      	beq.n	800126c <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800125e:	2104      	movs	r1, #4
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001260:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001262:	6381      	str	r1, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001264:	f880 2020 	strb.w	r2, [r0, #32]
    
    return HAL_ERROR;
 8001268:	2001      	movs	r0, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
  
  return status; 
}
 800126a:	4770      	bx	lr
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800126c:	2101      	movs	r1, #1
{
 800126e:	b470      	push	{r4, r5, r6}
  __HAL_UNLOCK(hdma);      
 8001270:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001274:	681a      	ldr	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001276:	6c1e      	ldr	r6, [r3, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001278:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800127a:	40b1      	lsls	r1, r6
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800127c:	f024 040e 	bic.w	r4, r4, #14
 8001280:	6014      	str	r4, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001282:	6814      	ldr	r4, [r2, #0]
  return status; 
 8001284:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8001286:	f024 0401 	bic.w	r4, r4, #1
 800128a:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800128c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800128e:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hdma);      
 8001290:	841d      	strh	r5, [r3, #32]
}
 8001292:	bc70      	pop	{r4, r5, r6}
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop

08001298 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001298:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{  
 800129c:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800129e:	2a02      	cmp	r2, #2
 80012a0:	d003      	beq.n	80012aa <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012a2:	2204      	movs	r2, #4
        
    status = HAL_ERROR;
 80012a4:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012a6:	639a      	str	r2, [r3, #56]	; 0x38
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80012a8:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012aa:	6802      	ldr	r2, [r0, #0]
{  
 80012ac:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012ae:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012b0:	481b      	ldr	r0, [pc, #108]	; (8001320 <HAL_DMA_Abort_IT+0x88>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012b2:	f021 010e 	bic.w	r1, r1, #14
 80012b6:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80012b8:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012ba:	4282      	cmp	r2, r0
    __HAL_DMA_DISABLE(hdma);
 80012bc:	f021 0101 	bic.w	r1, r1, #1
 80012c0:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012c2:	d021      	beq.n	8001308 <HAL_DMA_Abort_IT+0x70>
 80012c4:	4917      	ldr	r1, [pc, #92]	; (8001324 <HAL_DMA_Abort_IT+0x8c>)
 80012c6:	428a      	cmp	r2, r1
 80012c8:	d01a      	beq.n	8001300 <HAL_DMA_Abort_IT+0x68>
 80012ca:	3114      	adds	r1, #20
 80012cc:	428a      	cmp	r2, r1
 80012ce:	d01d      	beq.n	800130c <HAL_DMA_Abort_IT+0x74>
 80012d0:	3114      	adds	r1, #20
 80012d2:	428a      	cmp	r2, r1
 80012d4:	d01d      	beq.n	8001312 <HAL_DMA_Abort_IT+0x7a>
 80012d6:	3114      	adds	r1, #20
 80012d8:	428a      	cmp	r2, r1
 80012da:	d01d      	beq.n	8001318 <HAL_DMA_Abort_IT+0x80>
 80012dc:	3114      	adds	r1, #20
 80012de:	428a      	cmp	r2, r1
 80012e0:	bf0c      	ite	eq
 80012e2:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 80012e6:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
    __HAL_UNLOCK(hdma);
 80012ea:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012ee:	4c0e      	ldr	r4, [pc, #56]	; (8001328 <HAL_DMA_Abort_IT+0x90>)
    if(hdma->XferAbortCallback != NULL)
 80012f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012f2:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 80012f4:	8418      	strh	r0, [r3, #32]
    if(hdma->XferAbortCallback != NULL)
 80012f6:	b129      	cbz	r1, 8001304 <HAL_DMA_Abort_IT+0x6c>
      hdma->XferAbortCallback(hdma);
 80012f8:	4618      	mov	r0, r3
 80012fa:	4788      	blx	r1
  HAL_StatusTypeDef status = HAL_OK;
 80012fc:	2000      	movs	r0, #0
}
 80012fe:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001300:	2210      	movs	r2, #16
 8001302:	e7f2      	b.n	80012ea <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 8001304:	4608      	mov	r0, r1
}
 8001306:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001308:	2201      	movs	r2, #1
 800130a:	e7ee      	b.n	80012ea <HAL_DMA_Abort_IT+0x52>
 800130c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001310:	e7eb      	b.n	80012ea <HAL_DMA_Abort_IT+0x52>
 8001312:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001316:	e7e8      	b.n	80012ea <HAL_DMA_Abort_IT+0x52>
 8001318:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800131c:	e7e5      	b.n	80012ea <HAL_DMA_Abort_IT+0x52>
 800131e:	bf00      	nop
 8001320:	40020008 	.word	0x40020008
 8001324:	4002001c 	.word	0x4002001c
 8001328:	40020000 	.word	0x40020000

0800132c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800132c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001330:	680c      	ldr	r4, [r1, #0]
{
 8001332:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001334:	2c00      	cmp	r4, #0
 8001336:	f000 809e 	beq.w	8001476 <HAL_GPIO_Init+0x14a>
  uint32_t config = 0x00u;
 800133a:	2600      	movs	r6, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800133c:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 8001534 <HAL_GPIO_Init+0x208>
  uint32_t position = 0x00u;
 8001340:	4633      	mov	r3, r6
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001342:	4f77      	ldr	r7, [pc, #476]	; (8001520 <HAL_GPIO_Init+0x1f4>)
      switch (GPIO_Init->Mode)
 8001344:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8001538 <HAL_GPIO_Init+0x20c>
 8001348:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 800153c <HAL_GPIO_Init+0x210>
 800134c:	9000      	str	r0, [sp, #0]
 800134e:	e004      	b.n	800135a <HAL_GPIO_Init+0x2e>
        }
      }
    }

	position++;
 8001350:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001352:	fa34 f203 	lsrs.w	r2, r4, r3
 8001356:	f000 808e 	beq.w	8001476 <HAL_GPIO_Init+0x14a>
    ioposition = (0x01uL << position);
 800135a:	2201      	movs	r2, #1
 800135c:	409a      	lsls	r2, r3
    if (iocurrent == ioposition)
 800135e:	ea32 0004 	bics.w	r0, r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001362:	ea02 0504 	and.w	r5, r2, r4
    if (iocurrent == ioposition)
 8001366:	d1f3      	bne.n	8001350 <HAL_GPIO_Init+0x24>
      switch (GPIO_Init->Mode)
 8001368:	684c      	ldr	r4, [r1, #4]
 800136a:	2c12      	cmp	r4, #18
 800136c:	f200 8086 	bhi.w	800147c <HAL_GPIO_Init+0x150>
 8001370:	2c12      	cmp	r4, #18
 8001372:	d80c      	bhi.n	800138e <HAL_GPIO_Init+0x62>
 8001374:	e8df f004 	tbb	[pc, r4]
 8001378:	0abcbf8a 	.word	0x0abcbf8a
 800137c:	0b0b0b0b 	.word	0x0b0b0b0b
 8001380:	0b0b0b0b 	.word	0x0b0b0b0b
 8001384:	0b0b0b0b 	.word	0x0b0b0b0b
 8001388:	b90b      	.short	0xb90b
 800138a:	b6          	.byte	0xb6
 800138b:	00          	.byte	0x00
 800138c:	2600      	movs	r6, #0
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800138e:	2dff      	cmp	r5, #255	; 0xff
 8001390:	f200 8083 	bhi.w	800149a <HAL_GPIO_Init+0x16e>
 8001394:	f8dd 9000 	ldr.w	r9, [sp]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001398:	ea4f 0a83 	mov.w	sl, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800139c:	240f      	movs	r4, #15
 800139e:	f8d9 2000 	ldr.w	r2, [r9]
 80013a2:	fa04 fb0a 	lsl.w	fp, r4, sl
 80013a6:	ea22 020b 	bic.w	r2, r2, fp
 80013aa:	fa06 fa0a 	lsl.w	sl, r6, sl
 80013ae:	ea42 020a 	orr.w	r2, r2, sl
 80013b2:	f8c9 2000 	str.w	r2, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013b6:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80013ba:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 80013be:	f000 808f 	beq.w	80014e0 <HAL_GPIO_Init+0x1b4>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013c2:	f8dc a018 	ldr.w	sl, [ip, #24]
 80013c6:	f023 0203 	bic.w	r2, r3, #3
 80013ca:	f04a 0a01 	orr.w	sl, sl, #1
 80013ce:	f8cc a018 	str.w	sl, [ip, #24]
 80013d2:	f8dc a018 	ldr.w	sl, [ip, #24]
 80013d6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80013da:	f00a 0a01 	and.w	sl, sl, #1
 80013de:	f8cd a00c 	str.w	sl, [sp, #12]
 80013e2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013e6:	f003 0a03 	and.w	sl, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013ea:	f8dd b00c 	ldr.w	fp, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013ee:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80013f2:	f8d2 b008 	ldr.w	fp, [r2, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013f6:	fa04 f40a 	lsl.w	r4, r4, sl
 80013fa:	ea2b 0004 	bic.w	r0, fp, r4
 80013fe:	9001      	str	r0, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001400:	9c00      	ldr	r4, [sp, #0]
 8001402:	4848      	ldr	r0, [pc, #288]	; (8001524 <HAL_GPIO_Init+0x1f8>)
 8001404:	4284      	cmp	r4, r0
 8001406:	d013      	beq.n	8001430 <HAL_GPIO_Init+0x104>
 8001408:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800140c:	4284      	cmp	r4, r0
 800140e:	d07d      	beq.n	800150c <HAL_GPIO_Init+0x1e0>
 8001410:	4845      	ldr	r0, [pc, #276]	; (8001528 <HAL_GPIO_Init+0x1fc>)
 8001412:	4284      	cmp	r4, r0
 8001414:	d071      	beq.n	80014fa <HAL_GPIO_Init+0x1ce>
 8001416:	4845      	ldr	r0, [pc, #276]	; (800152c <HAL_GPIO_Init+0x200>)
 8001418:	4284      	cmp	r4, r0
 800141a:	bf0c      	ite	eq
 800141c:	f04f 0b03 	moveq.w	fp, #3
 8001420:	f04f 0b04 	movne.w	fp, #4
 8001424:	9801      	ldr	r0, [sp, #4]
 8001426:	fa0b fa0a 	lsl.w	sl, fp, sl
 800142a:	ea40 000a 	orr.w	r0, r0, sl
 800142e:	9001      	str	r0, [sp, #4]
        AFIO->EXTICR[position >> 2u] = temp;
 8001430:	9801      	ldr	r0, [sp, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001432:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        AFIO->EXTICR[position >> 2u] = temp;
 8001436:	6090      	str	r0, [r2, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	bf14      	ite	ne
 800143c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800143e:	43aa      	biceq	r2, r5
 8001440:	603a      	str	r2, [r7, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8001442:	687a      	ldr	r2, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001444:	f419 3f00 	tst.w	r9, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001448:	bf14      	ite	ne
 800144a:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800144c:	43aa      	biceq	r2, r5
 800144e:	607a      	str	r2, [r7, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001450:	68ba      	ldr	r2, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001452:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001456:	bf14      	ite	ne
 8001458:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800145a:	43aa      	biceq	r2, r5
 800145c:	60ba      	str	r2, [r7, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800145e:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001462:	68fa      	ldr	r2, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001464:	d039      	beq.n	80014da <HAL_GPIO_Init+0x1ae>
          SET_BIT(EXTI->FTSR, iocurrent);
 8001466:	4315      	orrs	r5, r2
 8001468:	60fd      	str	r5, [r7, #12]
 800146a:	680c      	ldr	r4, [r1, #0]
	position++;
 800146c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146e:	fa34 f203 	lsrs.w	r2, r4, r3
 8001472:	f47f af72 	bne.w	800135a <HAL_GPIO_Init+0x2e>
  }
}
 8001476:	b005      	add	sp, #20
 8001478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800147c:	4544      	cmp	r4, r8
 800147e:	d005      	beq.n	800148c <HAL_GPIO_Init+0x160>
 8001480:	d913      	bls.n	80014aa <HAL_GPIO_Init+0x17e>
 8001482:	4574      	cmp	r4, lr
 8001484:	d002      	beq.n	800148c <HAL_GPIO_Init+0x160>
 8001486:	482a      	ldr	r0, [pc, #168]	; (8001530 <HAL_GPIO_Init+0x204>)
 8001488:	4284      	cmp	r4, r0
 800148a:	d180      	bne.n	800138e <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800148c:	688c      	ldr	r4, [r1, #8]
 800148e:	b9e4      	cbnz	r4, 80014ca <HAL_GPIO_Init+0x19e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001490:	2dff      	cmp	r5, #255	; 0xff
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001492:	f04f 0604 	mov.w	r6, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001496:	f67f af7d 	bls.w	8001394 <HAL_GPIO_Init+0x68>
 800149a:	9a00      	ldr	r2, [sp, #0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800149c:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 80014a0:	f1aa 0a20 	sub.w	sl, sl, #32
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014a4:	f102 0904 	add.w	r9, r2, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014a8:	e778      	b.n	800139c <HAL_GPIO_Init+0x70>
      switch (GPIO_Init->Mode)
 80014aa:	f8df 9094 	ldr.w	r9, [pc, #148]	; 8001540 <HAL_GPIO_Init+0x214>
 80014ae:	454c      	cmp	r4, r9
 80014b0:	d0ec      	beq.n	800148c <HAL_GPIO_Init+0x160>
 80014b2:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 80014b6:	454c      	cmp	r4, r9
 80014b8:	d0e8      	beq.n	800148c <HAL_GPIO_Init+0x160>
 80014ba:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80014be:	454c      	cmp	r4, r9
 80014c0:	f47f af65 	bne.w	800138e <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014c4:	688c      	ldr	r4, [r1, #8]
 80014c6:	2c00      	cmp	r4, #0
 80014c8:	d0e2      	beq.n	8001490 <HAL_GPIO_Init+0x164>
            GPIOx->BSRR = ioposition;
 80014ca:	9800      	ldr	r0, [sp, #0]
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014cc:	2c01      	cmp	r4, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014ce:	f04f 0608 	mov.w	r6, #8
            GPIOx->BSRR = ioposition;
 80014d2:	bf0c      	ite	eq
 80014d4:	6102      	streq	r2, [r0, #16]
            GPIOx->BRR = ioposition;
 80014d6:	6142      	strne	r2, [r0, #20]
 80014d8:	e759      	b.n	800138e <HAL_GPIO_Init+0x62>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014da:	ea22 0505 	bic.w	r5, r2, r5
 80014de:	60fd      	str	r5, [r7, #12]
 80014e0:	680c      	ldr	r4, [r1, #0]
 80014e2:	e735      	b.n	8001350 <HAL_GPIO_Init+0x24>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014e4:	68ce      	ldr	r6, [r1, #12]
 80014e6:	360c      	adds	r6, #12
          break;
 80014e8:	e751      	b.n	800138e <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014ea:	68ce      	ldr	r6, [r1, #12]
 80014ec:	3604      	adds	r6, #4
          break;
 80014ee:	e74e      	b.n	800138e <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014f0:	68ce      	ldr	r6, [r1, #12]
 80014f2:	3608      	adds	r6, #8
          break;
 80014f4:	e74b      	b.n	800138e <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014f6:	68ce      	ldr	r6, [r1, #12]
          break;
 80014f8:	e749      	b.n	800138e <HAL_GPIO_Init+0x62>
 80014fa:	f04f 0b02 	mov.w	fp, #2
 80014fe:	9801      	ldr	r0, [sp, #4]
 8001500:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001504:	ea40 000a 	orr.w	r0, r0, sl
 8001508:	9001      	str	r0, [sp, #4]
 800150a:	e791      	b.n	8001430 <HAL_GPIO_Init+0x104>
 800150c:	f04f 0b01 	mov.w	fp, #1
 8001510:	9801      	ldr	r0, [sp, #4]
 8001512:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001516:	ea40 000a 	orr.w	r0, r0, sl
 800151a:	9001      	str	r0, [sp, #4]
 800151c:	e788      	b.n	8001430 <HAL_GPIO_Init+0x104>
 800151e:	bf00      	nop
 8001520:	40010400 	.word	0x40010400
 8001524:	40010800 	.word	0x40010800
 8001528:	40011000 	.word	0x40011000
 800152c:	40011400 	.word	0x40011400
 8001530:	10320000 	.word	0x10320000
 8001534:	40021000 	.word	0x40021000
 8001538:	10220000 	.word	0x10220000
 800153c:	10310000 	.word	0x10310000
 8001540:	10120000 	.word	0x10120000

08001544 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001544:	b902      	cbnz	r2, 8001548 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001546:	0409      	lsls	r1, r1, #16
 8001548:	6101      	str	r1, [r0, #16]
  }
}
 800154a:	4770      	bx	lr

0800154c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800154c:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800154e:	ea01 0203 	and.w	r2, r1, r3
 8001552:	ea21 0103 	bic.w	r1, r1, r3
 8001556:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800155a:	6101      	str	r1, [r0, #16]
}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop

08001560 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001560:	2800      	cmp	r0, #0
 8001562:	f000 81c3 	beq.w	80018ec <HAL_RCC_OscConfig+0x38c>
{
 8001566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800156a:	6803      	ldr	r3, [r0, #0]
 800156c:	4604      	mov	r4, r0
 800156e:	07dd      	lsls	r5, r3, #31
{
 8001570:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001572:	d535      	bpl.n	80015e0 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001574:	49a6      	ldr	r1, [pc, #664]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 8001576:	684a      	ldr	r2, [r1, #4]
 8001578:	f002 020c 	and.w	r2, r2, #12
 800157c:	2a04      	cmp	r2, #4
 800157e:	f000 80ef 	beq.w	8001760 <HAL_RCC_OscConfig+0x200>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001582:	684a      	ldr	r2, [r1, #4]
 8001584:	f002 020c 	and.w	r2, r2, #12
 8001588:	2a08      	cmp	r2, #8
 800158a:	f000 80e5 	beq.w	8001758 <HAL_RCC_OscConfig+0x1f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800158e:	6863      	ldr	r3, [r4, #4]
 8001590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001594:	d010      	beq.n	80015b8 <HAL_RCC_OscConfig+0x58>
 8001596:	2b00      	cmp	r3, #0
 8001598:	f000 810d 	beq.w	80017b6 <HAL_RCC_OscConfig+0x256>
 800159c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015a0:	f000 818f 	beq.w	80018c2 <HAL_RCC_OscConfig+0x362>
 80015a4:	4b9a      	ldr	r3, [pc, #616]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	e004      	b.n	80015c2 <HAL_RCC_OscConfig+0x62>
 80015b8:	4a95      	ldr	r2, [pc, #596]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 80015ba:	6813      	ldr	r3, [r2, #0]
 80015bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015c0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c2:	f7ff fdd1 	bl	8001168 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015c6:	4e92      	ldr	r6, [pc, #584]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80015c8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ca:	e005      	b.n	80015d8 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015cc:	f7ff fdcc 	bl	8001168 <HAL_GetTick>
 80015d0:	1b40      	subs	r0, r0, r5
 80015d2:	2864      	cmp	r0, #100	; 0x64
 80015d4:	f200 80eb 	bhi.w	80017ae <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d8:	6833      	ldr	r3, [r6, #0]
 80015da:	039a      	lsls	r2, r3, #14
 80015dc:	d5f6      	bpl.n	80015cc <HAL_RCC_OscConfig+0x6c>
 80015de:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015e0:	079f      	lsls	r7, r3, #30
 80015e2:	d528      	bpl.n	8001636 <HAL_RCC_OscConfig+0xd6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015e4:	4a8a      	ldr	r2, [pc, #552]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 80015e6:	6851      	ldr	r1, [r2, #4]
 80015e8:	f011 0f0c 	tst.w	r1, #12
 80015ec:	f000 808e 	beq.w	800170c <HAL_RCC_OscConfig+0x1ac>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015f0:	6851      	ldr	r1, [r2, #4]
 80015f2:	f001 010c 	and.w	r1, r1, #12
 80015f6:	2908      	cmp	r1, #8
 80015f8:	f000 8084 	beq.w	8001704 <HAL_RCC_OscConfig+0x1a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015fc:	6923      	ldr	r3, [r4, #16]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	f000 8125 	beq.w	800184e <HAL_RCC_OscConfig+0x2ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001604:	2201      	movs	r2, #1
 8001606:	4b83      	ldr	r3, [pc, #524]	; (8001814 <HAL_RCC_OscConfig+0x2b4>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001608:	4e81      	ldr	r6, [pc, #516]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
        __HAL_RCC_HSI_ENABLE();
 800160a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800160c:	f7ff fdac 	bl	8001168 <HAL_GetTick>
 8001610:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001612:	e005      	b.n	8001620 <HAL_RCC_OscConfig+0xc0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001614:	f7ff fda8 	bl	8001168 <HAL_GetTick>
 8001618:	1b40      	subs	r0, r0, r5
 800161a:	2802      	cmp	r0, #2
 800161c:	f200 80c7 	bhi.w	80017ae <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001620:	6833      	ldr	r3, [r6, #0]
 8001622:	0798      	lsls	r0, r3, #30
 8001624:	d5f6      	bpl.n	8001614 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001626:	6833      	ldr	r3, [r6, #0]
 8001628:	6962      	ldr	r2, [r4, #20]
 800162a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800162e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001632:	6033      	str	r3, [r6, #0]
 8001634:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001636:	071a      	lsls	r2, r3, #28
 8001638:	d41f      	bmi.n	800167a <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800163a:	075d      	lsls	r5, r3, #29
 800163c:	d541      	bpl.n	80016c2 <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800163e:	4b74      	ldr	r3, [pc, #464]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 8001640:	69da      	ldr	r2, [r3, #28]
 8001642:	00d0      	lsls	r0, r2, #3
 8001644:	d57d      	bpl.n	8001742 <HAL_RCC_OscConfig+0x1e2>
    FlagStatus       pwrclkchanged = RESET;
 8001646:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	4b73      	ldr	r3, [pc, #460]	; (8001818 <HAL_RCC_OscConfig+0x2b8>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	05d1      	lsls	r1, r2, #23
 800164e:	f140 809d 	bpl.w	800178c <HAL_RCC_OscConfig+0x22c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001652:	68e3      	ldr	r3, [r4, #12]
 8001654:	2b01      	cmp	r3, #1
 8001656:	f000 810b 	beq.w	8001870 <HAL_RCC_OscConfig+0x310>
 800165a:	2b00      	cmp	r3, #0
 800165c:	f000 80c5 	beq.w	80017ea <HAL_RCC_OscConfig+0x28a>
 8001660:	2b05      	cmp	r3, #5
 8001662:	4b6b      	ldr	r3, [pc, #428]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 8001664:	6a1a      	ldr	r2, [r3, #32]
 8001666:	f000 8139 	beq.w	80018dc <HAL_RCC_OscConfig+0x37c>
 800166a:	f022 0201 	bic.w	r2, r2, #1
 800166e:	621a      	str	r2, [r3, #32]
 8001670:	6a1a      	ldr	r2, [r3, #32]
 8001672:	f022 0204 	bic.w	r2, r2, #4
 8001676:	621a      	str	r2, [r3, #32]
 8001678:	e0ff      	b.n	800187a <HAL_RCC_OscConfig+0x31a>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800167a:	69a3      	ldr	r3, [r4, #24]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d050      	beq.n	8001722 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8001680:	2201      	movs	r2, #1
 8001682:	4b66      	ldr	r3, [pc, #408]	; (800181c <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001684:	4e62      	ldr	r6, [pc, #392]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_ENABLE();
 8001686:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001688:	f7ff fd6e 	bl	8001168 <HAL_GetTick>
 800168c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800168e:	e005      	b.n	800169c <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001690:	f7ff fd6a 	bl	8001168 <HAL_GetTick>
 8001694:	1b40      	subs	r0, r0, r5
 8001696:	2802      	cmp	r0, #2
 8001698:	f200 8089 	bhi.w	80017ae <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800169c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800169e:	079b      	lsls	r3, r3, #30
 80016a0:	d5f6      	bpl.n	8001690 <HAL_RCC_OscConfig+0x130>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016a2:	4b5f      	ldr	r3, [pc, #380]	; (8001820 <HAL_RCC_OscConfig+0x2c0>)
 80016a4:	4a5f      	ldr	r2, [pc, #380]	; (8001824 <HAL_RCC_OscConfig+0x2c4>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	fba2 2303 	umull	r2, r3, r2, r3
 80016ac:	0a5b      	lsrs	r3, r3, #9
 80016ae:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80016b0:	bf00      	nop
  }
  while (Delay --);
 80016b2:	9b01      	ldr	r3, [sp, #4]
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	9201      	str	r2, [sp, #4]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d1f9      	bne.n	80016b0 <HAL_RCC_OscConfig+0x150>
 80016bc:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016be:	075d      	lsls	r5, r3, #29
 80016c0:	d4bd      	bmi.n	800163e <HAL_RCC_OscConfig+0xde>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016c2:	69e0      	ldr	r0, [r4, #28]
 80016c4:	b1d0      	cbz	r0, 80016fc <HAL_RCC_OscConfig+0x19c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016c6:	4d52      	ldr	r5, [pc, #328]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 80016c8:	686a      	ldr	r2, [r5, #4]
 80016ca:	f002 020c 	and.w	r2, r2, #12
 80016ce:	2a08      	cmp	r2, #8
 80016d0:	f000 80e6 	beq.w	80018a0 <HAL_RCC_OscConfig+0x340>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016d4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80016d6:	f04f 0100 	mov.w	r1, #0
 80016da:	4a53      	ldr	r2, [pc, #332]	; (8001828 <HAL_RCC_OscConfig+0x2c8>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016dc:	f000 8108 	beq.w	80018f0 <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_PLL_DISABLE();
 80016e0:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 80016e2:	f7ff fd41 	bl	8001168 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e6:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 80016e8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ea:	e004      	b.n	80016f6 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ec:	f7ff fd3c 	bl	8001168 <HAL_GetTick>
 80016f0:	1b40      	subs	r0, r0, r5
 80016f2:	2802      	cmp	r0, #2
 80016f4:	d85b      	bhi.n	80017ae <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016f6:	6823      	ldr	r3, [r4, #0]
 80016f8:	019b      	lsls	r3, r3, #6
 80016fa:	d4f7      	bmi.n	80016ec <HAL_RCC_OscConfig+0x18c>
  return HAL_OK;
 80016fc:	2000      	movs	r0, #0
}
 80016fe:	b002      	add	sp, #8
 8001700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001704:	6852      	ldr	r2, [r2, #4]
 8001706:	03d6      	lsls	r6, r2, #15
 8001708:	f53f af78 	bmi.w	80015fc <HAL_RCC_OscConfig+0x9c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800170c:	4a40      	ldr	r2, [pc, #256]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	0795      	lsls	r5, r2, #30
 8001712:	d52f      	bpl.n	8001774 <HAL_RCC_OscConfig+0x214>
 8001714:	6922      	ldr	r2, [r4, #16]
 8001716:	2a01      	cmp	r2, #1
 8001718:	d02c      	beq.n	8001774 <HAL_RCC_OscConfig+0x214>
        return HAL_ERROR;
 800171a:	2001      	movs	r0, #1
}
 800171c:	b002      	add	sp, #8
 800171e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001722:	4a3e      	ldr	r2, [pc, #248]	; (800181c <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001724:	4e3a      	ldr	r6, [pc, #232]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_DISABLE();
 8001726:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001728:	f7ff fd1e 	bl	8001168 <HAL_GetTick>
 800172c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800172e:	e004      	b.n	800173a <HAL_RCC_OscConfig+0x1da>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001730:	f7ff fd1a 	bl	8001168 <HAL_GetTick>
 8001734:	1b40      	subs	r0, r0, r5
 8001736:	2802      	cmp	r0, #2
 8001738:	d839      	bhi.n	80017ae <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800173a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800173c:	079f      	lsls	r7, r3, #30
 800173e:	d4f7      	bmi.n	8001730 <HAL_RCC_OscConfig+0x1d0>
 8001740:	e7bc      	b.n	80016bc <HAL_RCC_OscConfig+0x15c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 8001744:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001746:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800174a:	61da      	str	r2, [r3, #28]
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8001756:	e777      	b.n	8001648 <HAL_RCC_OscConfig+0xe8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001758:	684a      	ldr	r2, [r1, #4]
 800175a:	03d0      	lsls	r0, r2, #15
 800175c:	f57f af17 	bpl.w	800158e <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001760:	4a2b      	ldr	r2, [pc, #172]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 8001762:	6812      	ldr	r2, [r2, #0]
 8001764:	0391      	lsls	r1, r2, #14
 8001766:	f57f af3b 	bpl.w	80015e0 <HAL_RCC_OscConfig+0x80>
 800176a:	6862      	ldr	r2, [r4, #4]
 800176c:	2a00      	cmp	r2, #0
 800176e:	f47f af37 	bne.w	80015e0 <HAL_RCC_OscConfig+0x80>
 8001772:	e7d2      	b.n	800171a <HAL_RCC_OscConfig+0x1ba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001774:	4926      	ldr	r1, [pc, #152]	; (8001810 <HAL_RCC_OscConfig+0x2b0>)
 8001776:	6960      	ldr	r0, [r4, #20]
 8001778:	680a      	ldr	r2, [r1, #0]
 800177a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800177e:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001782:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001784:	071a      	lsls	r2, r3, #28
 8001786:	f57f af58 	bpl.w	800163a <HAL_RCC_OscConfig+0xda>
 800178a:	e776      	b.n	800167a <HAL_RCC_OscConfig+0x11a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800178c:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178e:	461f      	mov	r7, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001790:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001794:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001796:	f7ff fce7 	bl	8001168 <HAL_GetTick>
 800179a:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	05da      	lsls	r2, r3, #23
 80017a0:	f53f af57 	bmi.w	8001652 <HAL_RCC_OscConfig+0xf2>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017a4:	f7ff fce0 	bl	8001168 <HAL_GetTick>
 80017a8:	1b80      	subs	r0, r0, r6
 80017aa:	2864      	cmp	r0, #100	; 0x64
 80017ac:	d9f6      	bls.n	800179c <HAL_RCC_OscConfig+0x23c>
            return HAL_TIMEOUT;
 80017ae:	2003      	movs	r0, #3
}
 80017b0:	b002      	add	sp, #8
 80017b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017b6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80017ba:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80017be:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017c0:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80017ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017d0:	f7ff fcca 	bl	8001168 <HAL_GetTick>
 80017d4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017d6:	e004      	b.n	80017e2 <HAL_RCC_OscConfig+0x282>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d8:	f7ff fcc6 	bl	8001168 <HAL_GetTick>
 80017dc:	1b40      	subs	r0, r0, r5
 80017de:	2864      	cmp	r0, #100	; 0x64
 80017e0:	d8e5      	bhi.n	80017ae <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017e2:	6833      	ldr	r3, [r6, #0]
 80017e4:	039b      	lsls	r3, r3, #14
 80017e6:	d4f7      	bmi.n	80017d8 <HAL_RCC_OscConfig+0x278>
 80017e8:	e6f9      	b.n	80015de <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80017ee:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80017f2:	6a1a      	ldr	r2, [r3, #32]
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017f4:	461f      	mov	r7, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f6:	f022 0201 	bic.w	r2, r2, #1
 80017fa:	621a      	str	r2, [r3, #32]
 80017fc:	6a1a      	ldr	r2, [r3, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017fe:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001802:	f022 0204 	bic.w	r2, r2, #4
 8001806:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 8001808:	f7ff fcae 	bl	8001168 <HAL_GetTick>
 800180c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800180e:	e012      	b.n	8001836 <HAL_RCC_OscConfig+0x2d6>
 8001810:	40021000 	.word	0x40021000
 8001814:	42420000 	.word	0x42420000
 8001818:	40007000 	.word	0x40007000
 800181c:	42420480 	.word	0x42420480
 8001820:	20000008 	.word	0x20000008
 8001824:	10624dd3 	.word	0x10624dd3
 8001828:	42420060 	.word	0x42420060
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800182c:	f7ff fc9c 	bl	8001168 <HAL_GetTick>
 8001830:	1b80      	subs	r0, r0, r6
 8001832:	4540      	cmp	r0, r8
 8001834:	d8bb      	bhi.n	80017ae <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001836:	6a3b      	ldr	r3, [r7, #32]
 8001838:	0798      	lsls	r0, r3, #30
 800183a:	d4f7      	bmi.n	800182c <HAL_RCC_OscConfig+0x2cc>
    if (pwrclkchanged == SET)
 800183c:	2d00      	cmp	r5, #0
 800183e:	f43f af40 	beq.w	80016c2 <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001842:	4a44      	ldr	r2, [pc, #272]	; (8001954 <HAL_RCC_OscConfig+0x3f4>)
 8001844:	69d3      	ldr	r3, [r2, #28]
 8001846:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800184a:	61d3      	str	r3, [r2, #28]
 800184c:	e739      	b.n	80016c2 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 800184e:	4a42      	ldr	r2, [pc, #264]	; (8001958 <HAL_RCC_OscConfig+0x3f8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001850:	4e40      	ldr	r6, [pc, #256]	; (8001954 <HAL_RCC_OscConfig+0x3f4>)
        __HAL_RCC_HSI_DISABLE();
 8001852:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001854:	f7ff fc88 	bl	8001168 <HAL_GetTick>
 8001858:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800185a:	e004      	b.n	8001866 <HAL_RCC_OscConfig+0x306>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800185c:	f7ff fc84 	bl	8001168 <HAL_GetTick>
 8001860:	1b40      	subs	r0, r0, r5
 8001862:	2802      	cmp	r0, #2
 8001864:	d8a3      	bhi.n	80017ae <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001866:	6833      	ldr	r3, [r6, #0]
 8001868:	0799      	lsls	r1, r3, #30
 800186a:	d4f7      	bmi.n	800185c <HAL_RCC_OscConfig+0x2fc>
 800186c:	6823      	ldr	r3, [r4, #0]
 800186e:	e6e2      	b.n	8001636 <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001870:	4a38      	ldr	r2, [pc, #224]	; (8001954 <HAL_RCC_OscConfig+0x3f4>)
 8001872:	6a13      	ldr	r3, [r2, #32]
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 800187a:	f7ff fc75 	bl	8001168 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800187e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001882:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001884:	4f33      	ldr	r7, [pc, #204]	; (8001954 <HAL_RCC_OscConfig+0x3f4>)
 8001886:	e004      	b.n	8001892 <HAL_RCC_OscConfig+0x332>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001888:	f7ff fc6e 	bl	8001168 <HAL_GetTick>
 800188c:	1b80      	subs	r0, r0, r6
 800188e:	4540      	cmp	r0, r8
 8001890:	d88d      	bhi.n	80017ae <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001892:	6a3b      	ldr	r3, [r7, #32]
 8001894:	079b      	lsls	r3, r3, #30
 8001896:	d5f7      	bpl.n	8001888 <HAL_RCC_OscConfig+0x328>
    if (pwrclkchanged == SET)
 8001898:	2d00      	cmp	r5, #0
 800189a:	f43f af12 	beq.w	80016c2 <HAL_RCC_OscConfig+0x162>
 800189e:	e7d0      	b.n	8001842 <HAL_RCC_OscConfig+0x2e2>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018a0:	2801      	cmp	r0, #1
 80018a2:	f43f af2c 	beq.w	80016fe <HAL_RCC_OscConfig+0x19e>
        pll_config = RCC->CFGR;
 80018a6:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018a8:	6a22      	ldr	r2, [r4, #32]
 80018aa:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80018ae:	4291      	cmp	r1, r2
 80018b0:	f47f af33 	bne.w	800171a <HAL_RCC_OscConfig+0x1ba>
 80018b4:	6a60      	ldr	r0, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80018b6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
  return HAL_OK;
 80018ba:	1a18      	subs	r0, r3, r0
 80018bc:	bf18      	it	ne
 80018be:	2001      	movne	r0, #1
 80018c0:	e71d      	b.n	80016fe <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018c2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80018c6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	e672      	b.n	80015c2 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018dc:	f042 0204 	orr.w	r2, r2, #4
 80018e0:	621a      	str	r2, [r3, #32]
 80018e2:	6a1a      	ldr	r2, [r3, #32]
 80018e4:	f042 0201 	orr.w	r2, r2, #1
 80018e8:	621a      	str	r2, [r3, #32]
 80018ea:	e7c6      	b.n	800187a <HAL_RCC_OscConfig+0x31a>
    return HAL_ERROR;
 80018ec:	2001      	movs	r0, #1
}
 80018ee:	4770      	bx	lr
        __HAL_RCC_PLL_DISABLE();
 80018f0:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 80018f2:	f7ff fc39 	bl	8001168 <HAL_GetTick>
 80018f6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f8:	e005      	b.n	8001906 <HAL_RCC_OscConfig+0x3a6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018fa:	f7ff fc35 	bl	8001168 <HAL_GetTick>
 80018fe:	1b80      	subs	r0, r0, r6
 8001900:	2802      	cmp	r0, #2
 8001902:	f63f af54 	bhi.w	80017ae <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001906:	682b      	ldr	r3, [r5, #0]
 8001908:	0199      	lsls	r1, r3, #6
 800190a:	d4f6      	bmi.n	80018fa <HAL_RCC_OscConfig+0x39a>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800190c:	6a23      	ldr	r3, [r4, #32]
 800190e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001912:	d105      	bne.n	8001920 <HAL_RCC_OscConfig+0x3c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001914:	686a      	ldr	r2, [r5, #4]
 8001916:	68a1      	ldr	r1, [r4, #8]
 8001918:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800191c:	430a      	orrs	r2, r1
 800191e:	606a      	str	r2, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001920:	2001      	movs	r0, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001922:	4d0c      	ldr	r5, [pc, #48]	; (8001954 <HAL_RCC_OscConfig+0x3f4>)
 8001924:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001926:	686a      	ldr	r2, [r5, #4]
 8001928:	430b      	orrs	r3, r1
 800192a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 800192e:	490b      	ldr	r1, [pc, #44]	; (800195c <HAL_RCC_OscConfig+0x3fc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001930:	4313      	orrs	r3, r2
 8001932:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001934:	6008      	str	r0, [r1, #0]
        tickstart = HAL_GetTick();
 8001936:	f7ff fc17 	bl	8001168 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800193a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 800193c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800193e:	e005      	b.n	800194c <HAL_RCC_OscConfig+0x3ec>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001940:	f7ff fc12 	bl	8001168 <HAL_GetTick>
 8001944:	1b40      	subs	r0, r0, r5
 8001946:	2802      	cmp	r0, #2
 8001948:	f63f af31 	bhi.w	80017ae <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800194c:	6823      	ldr	r3, [r4, #0]
 800194e:	019a      	lsls	r2, r3, #6
 8001950:	d5f6      	bpl.n	8001940 <HAL_RCC_OscConfig+0x3e0>
 8001952:	e6d3      	b.n	80016fc <HAL_RCC_OscConfig+0x19c>
 8001954:	40021000 	.word	0x40021000
 8001958:	42420000 	.word	0x42420000
 800195c:	42420060 	.word	0x42420060

08001960 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001960:	2800      	cmp	r0, #0
 8001962:	f000 80af 	beq.w	8001ac4 <HAL_RCC_ClockConfig+0x164>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001966:	4a5d      	ldr	r2, [pc, #372]	; (8001adc <HAL_RCC_ClockConfig+0x17c>)
{
 8001968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800196c:	6813      	ldr	r3, [r2, #0]
 800196e:	4604      	mov	r4, r0
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	428b      	cmp	r3, r1
 8001976:	460d      	mov	r5, r1
{
 8001978:	b086      	sub	sp, #24
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800197a:	d20d      	bcs.n	8001998 <HAL_RCC_ClockConfig+0x38>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197c:	6813      	ldr	r3, [r2, #0]
 800197e:	f023 0307 	bic.w	r3, r3, #7
 8001982:	430b      	orrs	r3, r1
 8001984:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001986:	6813      	ldr	r3, [r2, #0]
 8001988:	f003 0307 	and.w	r3, r3, #7
 800198c:	428b      	cmp	r3, r1
 800198e:	d003      	beq.n	8001998 <HAL_RCC_ClockConfig+0x38>
    return HAL_ERROR;
 8001990:	2001      	movs	r0, #1
}
 8001992:	b006      	add	sp, #24
 8001994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001998:	6823      	ldr	r3, [r4, #0]
 800199a:	0798      	lsls	r0, r3, #30
 800199c:	d514      	bpl.n	80019c8 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800199e:	0759      	lsls	r1, r3, #29
 80019a0:	d504      	bpl.n	80019ac <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019a2:	494f      	ldr	r1, [pc, #316]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
 80019a4:	684a      	ldr	r2, [r1, #4]
 80019a6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80019aa:	604a      	str	r2, [r1, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ac:	071a      	lsls	r2, r3, #28
 80019ae:	d504      	bpl.n	80019ba <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019b0:	494b      	ldr	r1, [pc, #300]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
 80019b2:	684a      	ldr	r2, [r1, #4]
 80019b4:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 80019b8:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019ba:	4949      	ldr	r1, [pc, #292]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
 80019bc:	68a0      	ldr	r0, [r4, #8]
 80019be:	684a      	ldr	r2, [r1, #4]
 80019c0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80019c4:	4302      	orrs	r2, r0
 80019c6:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c8:	07db      	lsls	r3, r3, #31
 80019ca:	d520      	bpl.n	8001a0e <HAL_RCC_ClockConfig+0xae>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019cc:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ce:	4b44      	ldr	r3, [pc, #272]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019d0:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d2:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019d4:	d078      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x168>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019d6:	2a02      	cmp	r2, #2
 80019d8:	d071      	beq.n	8001abe <HAL_RCC_ClockConfig+0x15e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019da:	0798      	lsls	r0, r3, #30
 80019dc:	d5d8      	bpl.n	8001990 <HAL_RCC_ClockConfig+0x30>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019de:	4e40      	ldr	r6, [pc, #256]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019e4:	6873      	ldr	r3, [r6, #4]
 80019e6:	f023 0303 	bic.w	r3, r3, #3
 80019ea:	4313      	orrs	r3, r2
 80019ec:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80019ee:	f7ff fbbb 	bl	8001168 <HAL_GetTick>
 80019f2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019f4:	e004      	b.n	8001a00 <HAL_RCC_ClockConfig+0xa0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f6:	f7ff fbb7 	bl	8001168 <HAL_GetTick>
 80019fa:	1bc0      	subs	r0, r0, r7
 80019fc:	4540      	cmp	r0, r8
 80019fe:	d866      	bhi.n	8001ace <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a00:	6873      	ldr	r3, [r6, #4]
 8001a02:	6862      	ldr	r2, [r4, #4]
 8001a04:	f003 030c 	and.w	r3, r3, #12
 8001a08:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001a0c:	d1f3      	bne.n	80019f6 <HAL_RCC_ClockConfig+0x96>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a0e:	4a33      	ldr	r2, [pc, #204]	; (8001adc <HAL_RCC_ClockConfig+0x17c>)
 8001a10:	6813      	ldr	r3, [r2, #0]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	42ab      	cmp	r3, r5
 8001a18:	d909      	bls.n	8001a2e <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a1a:	6813      	ldr	r3, [r2, #0]
 8001a1c:	f023 0307 	bic.w	r3, r3, #7
 8001a20:	432b      	orrs	r3, r5
 8001a22:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a24:	6813      	ldr	r3, [r2, #0]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	42ab      	cmp	r3, r5
 8001a2c:	d1b0      	bne.n	8001990 <HAL_RCC_ClockConfig+0x30>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a2e:	6823      	ldr	r3, [r4, #0]
 8001a30:	0759      	lsls	r1, r3, #29
 8001a32:	d506      	bpl.n	8001a42 <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a34:	492a      	ldr	r1, [pc, #168]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
 8001a36:	68e0      	ldr	r0, [r4, #12]
 8001a38:	684a      	ldr	r2, [r1, #4]
 8001a3a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001a3e:	4302      	orrs	r2, r0
 8001a40:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a42:	071a      	lsls	r2, r3, #28
 8001a44:	d507      	bpl.n	8001a56 <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a46:	4a26      	ldr	r2, [pc, #152]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
 8001a48:	6921      	ldr	r1, [r4, #16]
 8001a4a:	6853      	ldr	r3, [r2, #4]
 8001a4c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001a50:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001a54:	6053      	str	r3, [r2, #4]
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a56:	f240 2201 	movw	r2, #513	; 0x201
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a5a:	4b22      	ldr	r3, [pc, #136]	; (8001ae4 <HAL_RCC_ClockConfig+0x184>)
 8001a5c:	ac06      	add	r4, sp, #24
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a5e:	f8ad 2004 	strh.w	r2, [sp, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a64:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 8001a68:	491d      	ldr	r1, [pc, #116]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
 8001a6a:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001a6c:	f002 030c 	and.w	r3, r2, #12
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	d011      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x138>
      sysclockfreq = HSE_VALUE;
 8001a74:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a76:	4a1a      	ldr	r2, [pc, #104]	; (8001ae0 <HAL_RCC_ClockConfig+0x180>)
 8001a78:	481c      	ldr	r0, [pc, #112]	; (8001aec <HAL_RCC_ClockConfig+0x18c>)
 8001a7a:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 8001a7c:	491c      	ldr	r1, [pc, #112]	; (8001af0 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a7e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001a82:	5c80      	ldrb	r0, [r0, r2]
 8001a84:	4a1b      	ldr	r2, [pc, #108]	; (8001af4 <HAL_RCC_ClockConfig+0x194>)
 8001a86:	40c3      	lsrs	r3, r0
  HAL_InitTick(uwTickPrio);
 8001a88:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a8a:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 8001a8c:	f7ff fb2a 	bl	80010e4 <HAL_InitTick>
  return HAL_OK;
 8001a90:	2000      	movs	r0, #0
}
 8001a92:	b006      	add	sp, #24
 8001a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a98:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8001a9c:	4423      	add	r3, r4
 8001a9e:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001aa2:	03d3      	lsls	r3, r2, #15
 8001aa4:	d515      	bpl.n	8001ad2 <HAL_RCC_ClockConfig+0x172>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001aa6:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001aa8:	4b0f      	ldr	r3, [pc, #60]	; (8001ae8 <HAL_RCC_ClockConfig+0x188>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001aaa:	f3c2 4240 	ubfx	r2, r2, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001aae:	fb03 f300 	mul.w	r3, r3, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ab2:	4422      	add	r2, r4
 8001ab4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ab8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001abc:	e7db      	b.n	8001a76 <HAL_RCC_ClockConfig+0x116>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001abe:	019e      	lsls	r6, r3, #6
 8001ac0:	d48d      	bmi.n	80019de <HAL_RCC_ClockConfig+0x7e>
 8001ac2:	e765      	b.n	8001990 <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 8001ac4:	2001      	movs	r0, #1
}
 8001ac6:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac8:	039f      	lsls	r7, r3, #14
 8001aca:	d488      	bmi.n	80019de <HAL_RCC_ClockConfig+0x7e>
 8001acc:	e760      	b.n	8001990 <HAL_RCC_ClockConfig+0x30>
        return HAL_TIMEOUT;
 8001ace:	2003      	movs	r0, #3
 8001ad0:	e75f      	b.n	8001992 <HAL_RCC_ClockConfig+0x32>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ad2:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <HAL_RCC_ClockConfig+0x198>)
 8001ad4:	fb03 f300 	mul.w	r3, r3, r0
 8001ad8:	e7cd      	b.n	8001a76 <HAL_RCC_ClockConfig+0x116>
 8001ada:	bf00      	nop
 8001adc:	40022000 	.word	0x40022000
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	08002b38 	.word	0x08002b38
 8001ae8:	007a1200 	.word	0x007a1200
 8001aec:	08002b20 	.word	0x08002b20
 8001af0:	20000010 	.word	0x20000010
 8001af4:	20000008 	.word	0x20000008
 8001af8:	003d0900 	.word	0x003d0900

08001afc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001afc:	4b04      	ldr	r3, [pc, #16]	; (8001b10 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001afe:	4905      	ldr	r1, [pc, #20]	; (8001b14 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001b00:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8001b02:	4a05      	ldr	r2, [pc, #20]	; (8001b18 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b04:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001b08:	5ccb      	ldrb	r3, [r1, r3]
 8001b0a:	6810      	ldr	r0, [r2, #0]
}
 8001b0c:	40d8      	lsrs	r0, r3
 8001b0e:	4770      	bx	lr
 8001b10:	40021000 	.word	0x40021000
 8001b14:	08002b30 	.word	0x08002b30
 8001b18:	20000008 	.word	0x20000008

08001b1c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b1c:	4b04      	ldr	r3, [pc, #16]	; (8001b30 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001b1e:	4905      	ldr	r1, [pc, #20]	; (8001b34 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001b20:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8001b22:	4a05      	ldr	r2, [pc, #20]	; (8001b38 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b24:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001b28:	5ccb      	ldrb	r3, [r1, r3]
 8001b2a:	6810      	ldr	r0, [r2, #0]
}
 8001b2c:	40d8      	lsrs	r0, r3
 8001b2e:	4770      	bx	lr
 8001b30:	40021000 	.word	0x40021000
 8001b34:	08002b30 	.word	0x08002b30
 8001b38:	20000008 	.word	0x20000008

08001b3c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b3c:	2800      	cmp	r0, #0
 8001b3e:	d05d      	beq.n	8001bfc <HAL_TIM_Base_Init+0xc0>
{
 8001b40:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b42:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001b46:	4604      	mov	r4, r0
 8001b48:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d03c      	beq.n	8001bca <HAL_TIM_Base_Init+0x8e>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b50:	2302      	movs	r3, #2

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b52:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b54:	492a      	ldr	r1, [pc, #168]	; (8001c00 <HAL_TIM_Base_Init+0xc4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8001b56:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b5a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8001b5c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b5e:	d039      	beq.n	8001bd4 <HAL_TIM_Base_Init+0x98>
 8001b60:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8001b64:	d028      	beq.n	8001bb8 <HAL_TIM_Base_Init+0x7c>
 8001b66:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8001b6a:	428a      	cmp	r2, r1
 8001b6c:	d024      	beq.n	8001bb8 <HAL_TIM_Base_Init+0x7c>
 8001b6e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8001b72:	428a      	cmp	r2, r1
 8001b74:	d020      	beq.n	8001bb8 <HAL_TIM_Base_Init+0x7c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b76:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b78:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b7a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b80:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001b82:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b84:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001b86:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b8c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b90:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001b94:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001b98:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001b9c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ba0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ba4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ba8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001bac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001bb0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001bb4:	2000      	movs	r0, #0
}
 8001bb6:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8001bb8:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001bbe:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bc0:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bc6:	430b      	orrs	r3, r1
 8001bc8:	e7d5      	b.n	8001b76 <HAL_TIM_Base_Init+0x3a>
    htim->Lock = HAL_UNLOCKED;
 8001bca:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001bce:	f7fe fc55 	bl	800047c <HAL_TIM_Base_MspInit>
 8001bd2:	e7bd      	b.n	8001b50 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8001bd4:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001bda:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bdc:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001be2:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001be4:	69a1      	ldr	r1, [r4, #24]
 8001be6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001bea:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8001bec:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bee:	68e3      	ldr	r3, [r4, #12]
 8001bf0:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001bf2:	6863      	ldr	r3, [r4, #4]
 8001bf4:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001bf6:	6963      	ldr	r3, [r4, #20]
 8001bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfa:	e7c5      	b.n	8001b88 <HAL_TIM_Base_Init+0x4c>
    return HAL_ERROR;
 8001bfc:	2001      	movs	r0, #1
}
 8001bfe:	4770      	bx	lr
 8001c00:	40012c00 	.word	0x40012c00

08001c04 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8001c04:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d11f      	bne.n	8001c4c <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c0c:	2202      	movs	r2, #2
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c0e:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001c10:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c14:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c16:	490f      	ldr	r1, [pc, #60]	; (8001c54 <HAL_TIM_Base_Start_IT+0x50>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c18:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c1c:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c1e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c20:	d009      	beq.n	8001c36 <HAL_TIM_Base_Start_IT+0x32>
 8001c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c26:	d006      	beq.n	8001c36 <HAL_TIM_Base_Start_IT+0x32>
 8001c28:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <HAL_TIM_Base_Start_IT+0x54>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d003      	beq.n	8001c36 <HAL_TIM_Base_Start_IT+0x32>
 8001c2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d104      	bne.n	8001c40 <HAL_TIM_Base_Start_IT+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c36:	689a      	ldr	r2, [r3, #8]
 8001c38:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c3c:	2a06      	cmp	r2, #6
 8001c3e:	d007      	beq.n	8001c50 <HAL_TIM_Base_Start_IT+0x4c>
    __HAL_TIM_ENABLE(htim);
 8001c40:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8001c42:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8001c44:	f042 0201 	orr.w	r2, r2, #1
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	4770      	bx	lr
    return HAL_ERROR;
 8001c4c:	2001      	movs	r0, #1
 8001c4e:	4770      	bx	lr
  return HAL_OK;
 8001c50:	2000      	movs	r0, #0
}
 8001c52:	4770      	bx	lr
 8001c54:	40012c00 	.word	0x40012c00
 8001c58:	40000400 	.word	0x40000400

08001c5c <HAL_TIM_PWM_MspInit>:
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop

08001c60 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8001c60:	2800      	cmp	r0, #0
 8001c62:	d05d      	beq.n	8001d20 <HAL_TIM_PWM_Init+0xc0>
{
 8001c64:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8001c66:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c6a:	4604      	mov	r4, r0
 8001c6c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d03c      	beq.n	8001cee <HAL_TIM_PWM_Init+0x8e>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c74:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c76:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c78:	492a      	ldr	r1, [pc, #168]	; (8001d24 <HAL_TIM_PWM_Init+0xc4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8001c7a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c7e:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8001c80:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c82:	d039      	beq.n	8001cf8 <HAL_TIM_PWM_Init+0x98>
 8001c84:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8001c88:	d028      	beq.n	8001cdc <HAL_TIM_PWM_Init+0x7c>
 8001c8a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8001c8e:	428a      	cmp	r2, r1
 8001c90:	d024      	beq.n	8001cdc <HAL_TIM_PWM_Init+0x7c>
 8001c92:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8001c96:	428a      	cmp	r2, r1
 8001c98:	d020      	beq.n	8001cdc <HAL_TIM_PWM_Init+0x7c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c9a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c9c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8001c9e:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ca0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ca4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001ca6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ca8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001caa:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8001cac:	2301      	movs	r3, #1
 8001cae:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cb0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cb4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001cb8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001cbc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001cc0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001cc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ccc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001cd0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001cd4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001cd8:	2000      	movs	r0, #0
}
 8001cda:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8001cdc:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001ce2:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ce4:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001cea:	430b      	orrs	r3, r1
 8001cec:	e7d5      	b.n	8001c9a <HAL_TIM_PWM_Init+0x3a>
    htim->Lock = HAL_UNLOCKED;
 8001cee:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001cf2:	f7ff ffb3 	bl	8001c5c <HAL_TIM_PWM_MspInit>
 8001cf6:	e7bd      	b.n	8001c74 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8001cf8:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001cfe:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d00:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d06:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d08:	69a1      	ldr	r1, [r4, #24]
 8001d0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d0e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8001d10:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d12:	68e3      	ldr	r3, [r4, #12]
 8001d14:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001d16:	6863      	ldr	r3, [r4, #4]
 8001d18:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001d1a:	6963      	ldr	r3, [r4, #20]
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	e7c5      	b.n	8001cac <HAL_TIM_PWM_Init+0x4c>
    return HAL_ERROR;
 8001d20:	2001      	movs	r0, #1
}
 8001d22:	4770      	bx	lr
 8001d24:	40012c00 	.word	0x40012c00

08001d28 <HAL_TIM_PWM_Start_IT>:
 8001d28:	bb51      	cbnz	r1, 8001d80 <HAL_TIM_PWM_Start_IT+0x58>
 8001d2a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d12e      	bne.n	8001d90 <HAL_TIM_PWM_Start_IT+0x68>
 8001d32:	2302      	movs	r3, #2
 8001d34:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8001d38:	6803      	ldr	r3, [r0, #0]
 8001d3a:	68da      	ldr	r2, [r3, #12]
 8001d3c:	f042 0202 	orr.w	r2, r2, #2
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	2201      	movs	r2, #1
 8001d44:	6a18      	ldr	r0, [r3, #32]
 8001d46:	f001 011f 	and.w	r1, r1, #31
 8001d4a:	fa02 f101 	lsl.w	r1, r2, r1
 8001d4e:	ea20 0001 	bic.w	r0, r0, r1
 8001d52:	6218      	str	r0, [r3, #32]
 8001d54:	6a18      	ldr	r0, [r3, #32]
 8001d56:	4a37      	ldr	r2, [pc, #220]	; (8001e34 <HAL_TIM_PWM_Start_IT+0x10c>)
 8001d58:	4301      	orrs	r1, r0
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	6219      	str	r1, [r3, #32]
 8001d5e:	d019      	beq.n	8001d94 <HAL_TIM_PWM_Start_IT+0x6c>
 8001d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d64:	d01a      	beq.n	8001d9c <HAL_TIM_PWM_Start_IT+0x74>
 8001d66:	4a34      	ldr	r2, [pc, #208]	; (8001e38 <HAL_TIM_PWM_Start_IT+0x110>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d017      	beq.n	8001d9c <HAL_TIM_PWM_Start_IT+0x74>
 8001d6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d013      	beq.n	8001d9c <HAL_TIM_PWM_Start_IT+0x74>
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	2000      	movs	r0, #0
 8001d78:	f042 0201 	orr.w	r2, r2, #1
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	4770      	bx	lr
 8001d80:	2904      	cmp	r1, #4
 8001d82:	d03d      	beq.n	8001e00 <HAL_TIM_PWM_Start_IT+0xd8>
 8001d84:	2908      	cmp	r1, #8
 8001d86:	d048      	beq.n	8001e1a <HAL_TIM_PWM_Start_IT+0xf2>
 8001d88:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d00c      	beq.n	8001daa <HAL_TIM_PWM_Start_IT+0x82>
 8001d90:	2001      	movs	r0, #1
 8001d92:	4770      	bx	lr
 8001d94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d9a:	645a      	str	r2, [r3, #68]	; 0x44
 8001d9c:	689a      	ldr	r2, [r3, #8]
 8001d9e:	f002 0207 	and.w	r2, r2, #7
 8001da2:	2a06      	cmp	r2, #6
 8001da4:	d1e6      	bne.n	8001d74 <HAL_TIM_PWM_Start_IT+0x4c>
 8001da6:	2000      	movs	r0, #0
 8001da8:	4770      	bx	lr
 8001daa:	2302      	movs	r3, #2
 8001dac:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8001db0:	290c      	cmp	r1, #12
 8001db2:	d81d      	bhi.n	8001df0 <HAL_TIM_PWM_Start_IT+0xc8>
 8001db4:	a301      	add	r3, pc, #4	; (adr r3, 8001dbc <HAL_TIM_PWM_Start_IT+0x94>)
 8001db6:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 8001dba:	bf00      	nop
 8001dbc:	08001d39 	.word	0x08001d39
 8001dc0:	08001df1 	.word	0x08001df1
 8001dc4:	08001df1 	.word	0x08001df1
 8001dc8:	08001df1 	.word	0x08001df1
 8001dcc:	08001e0f 	.word	0x08001e0f
 8001dd0:	08001df1 	.word	0x08001df1
 8001dd4:	08001df1 	.word	0x08001df1
 8001dd8:	08001df1 	.word	0x08001df1
 8001ddc:	08001df1 	.word	0x08001df1
 8001de0:	08001df1 	.word	0x08001df1
 8001de4:	08001df1 	.word	0x08001df1
 8001de8:	08001df1 	.word	0x08001df1
 8001dec:	08001df5 	.word	0x08001df5
 8001df0:	6803      	ldr	r3, [r0, #0]
 8001df2:	e7a6      	b.n	8001d42 <HAL_TIM_PWM_Start_IT+0x1a>
 8001df4:	6803      	ldr	r3, [r0, #0]
 8001df6:	68da      	ldr	r2, [r3, #12]
 8001df8:	f042 0210 	orr.w	r2, r2, #16
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	e7a0      	b.n	8001d42 <HAL_TIM_PWM_Start_IT+0x1a>
 8001e00:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d1c3      	bne.n	8001d90 <HAL_TIM_PWM_Start_IT+0x68>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8001e0e:	6803      	ldr	r3, [r0, #0]
 8001e10:	68da      	ldr	r2, [r3, #12]
 8001e12:	f042 0204 	orr.w	r2, r2, #4
 8001e16:	60da      	str	r2, [r3, #12]
 8001e18:	e793      	b.n	8001d42 <HAL_TIM_PWM_Start_IT+0x1a>
 8001e1a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d1b6      	bne.n	8001d90 <HAL_TIM_PWM_Start_IT+0x68>
 8001e22:	2202      	movs	r2, #2
 8001e24:	6803      	ldr	r3, [r0, #0]
 8001e26:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
 8001e2a:	68da      	ldr	r2, [r3, #12]
 8001e2c:	f042 0208 	orr.w	r2, r2, #8
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	e786      	b.n	8001d42 <HAL_TIM_PWM_Start_IT+0x1a>
 8001e34:	40012c00 	.word	0x40012c00
 8001e38:	40000400 	.word	0x40000400

08001e3c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8001e3c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	f000 80cb 	beq.w	8001fdc <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8001e46:	2301      	movs	r3, #1
{
 8001e48:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8001e4a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8001e4e:	2a0c      	cmp	r2, #12
 8001e50:	d831      	bhi.n	8001eb6 <HAL_TIM_PWM_ConfigChannel+0x7a>
 8001e52:	e8df f002 	tbb	[pc, r2]
 8001e56:	3007      	.short	0x3007
 8001e58:	30663030 	.word	0x30663030
 8001e5c:	30953030 	.word	0x30953030
 8001e60:	3030      	.short	0x3030
 8001e62:	36          	.byte	0x36
 8001e63:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e64:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001e66:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e68:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8001e6a:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e6c:	f025 0501 	bic.w	r5, r5, #1
 8001e70:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8001e72:	6a1a      	ldr	r2, [r3, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001e74:	4d73      	ldr	r5, [pc, #460]	; (8002044 <HAL_TIM_PWM_ConfigChannel+0x208>)
  tmpcr2 =  TIMx->CR2;
 8001e76:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8001e7a:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8001e7c:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001e80:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001e84:	42ab      	cmp	r3, r5
  tmpccer |= OC_Config->OCPolarity;
 8001e86:	ea42 0207 	orr.w	r2, r2, r7
  tmpccmrx |= OC_Config->OCMode;
 8001e8a:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001e8e:	f000 80a7 	beq.w	8001fe0 <HAL_TIM_PWM_ConfigChannel+0x1a4>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001e92:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001e94:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001e98:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001e9a:	635d      	str	r5, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e9c:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e9e:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ea0:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ea2:	f044 0408 	orr.w	r4, r4, #8
 8001ea6:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ea8:	6999      	ldr	r1, [r3, #24]
 8001eaa:	f021 0104 	bic.w	r1, r1, #4
 8001eae:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001eb0:	699a      	ldr	r2, [r3, #24]
 8001eb2:	432a      	orrs	r2, r5
 8001eb4:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8001ebc:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8001ebe:	4618      	mov	r0, r3
}
 8001ec0:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ec2:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ec4:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ec6:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ec8:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001eca:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8001ece:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8001ed0:	6a1a      	ldr	r2, [r3, #32]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ed2:	4d5c      	ldr	r5, [pc, #368]	; (8002044 <HAL_TIM_PWM_ConfigChannel+0x208>)
  tmpcr2 =  TIMx->CR2;
 8001ed4:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8001ed8:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8001eda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001ede:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ee2:	42ab      	cmp	r3, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ee4:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ee8:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001eec:	f000 8095 	beq.w	800201a <HAL_TIM_PWM_ConfigChannel+0x1de>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ef0:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001ef2:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001ef6:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001ef8:	641d      	str	r5, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001efa:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001efc:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001efe:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f00:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8001f04:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f06:	69d9      	ldr	r1, [r3, #28]
 8001f08:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001f0c:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f0e:	69da      	ldr	r2, [r3, #28]
 8001f10:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8001f14:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8001f16:	2300      	movs	r3, #0
 8001f18:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8001f1c:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8001f1e:	4618      	mov	r0, r3
}
 8001f20:	4770      	bx	lr
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f22:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001f24:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f26:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f28:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f2a:	f025 0510 	bic.w	r5, r5, #16
 8001f2e:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8001f30:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001f32:	4d44      	ldr	r5, [pc, #272]	; (8002044 <HAL_TIM_PWM_ConfigChannel+0x208>)
  tmpcr2 =  TIMx->CR2;
 8001f34:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8001f38:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8001f3a:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001f3e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001f42:	42ab      	cmp	r3, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001f44:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f48:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001f4c:	d056      	beq.n	8001ffc <HAL_TIM_PWM_ConfigChannel+0x1c0>
  TIMx->CCR2 = OC_Config->Pulse;
 8001f4e:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001f50:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001f54:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001f56:	639d      	str	r5, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001f58:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f5a:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f5c:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f5e:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8001f62:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001f64:	6999      	ldr	r1, [r3, #24]
 8001f66:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001f6a:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f6c:	699a      	ldr	r2, [r3, #24]
 8001f6e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8001f72:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8001f74:	2300      	movs	r3, #0
 8001f76:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8001f7a:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8001f7c:	4618      	mov	r0, r3
}
 8001f7e:	4770      	bx	lr
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001f80:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001f82:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f84:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8001f86:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f88:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8001f8c:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8001f8e:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001f90:	4d2c      	ldr	r5, [pc, #176]	; (8002044 <HAL_TIM_PWM_ConfigChannel+0x208>)
  tmpcr2 =  TIMx->CR2;
 8001f92:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8001f96:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8001f98:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001f9c:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001fa0:	42ab      	cmp	r3, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001fa2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8001fa6:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001faa:	d03c      	beq.n	8002026 <HAL_TIM_PWM_ConfigChannel+0x1ea>
  TIMx->CCR3 = OC_Config->Pulse;
 8001fac:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001fae:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001fb2:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001fb4:	63dd      	str	r5, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8001fb6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001fb8:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001fba:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001fbc:	f044 0408 	orr.w	r4, r4, #8
 8001fc0:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001fc2:	69d9      	ldr	r1, [r3, #28]
 8001fc4:	f021 0104 	bic.w	r1, r1, #4
 8001fc8:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001fca:	69da      	ldr	r2, [r3, #28]
 8001fcc:	432a      	orrs	r2, r5
 8001fce:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8001fd6:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8001fd8:	4618      	mov	r0, r3
}
 8001fda:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001fdc:	2002      	movs	r0, #2
}
 8001fde:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8001fe0:	68cf      	ldr	r7, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001fe2:	f022 0208 	bic.w	r2, r2, #8
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001fe6:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8001fea:	433a      	orrs	r2, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fec:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8001ff0:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001ff2:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001ff6:	ea45 0c0c 	orr.w	ip, r5, ip
 8001ffa:	e74a      	b.n	8001e92 <HAL_TIM_PWM_ConfigChannel+0x56>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ffc:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001ffe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002002:	f42c 6c40 	bic.w	ip, ip, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002006:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800200a:	e9d1 7505 	ldrd	r7, r5, [r1, #20]
 800200e:	433d      	orrs	r5, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8002010:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002014:	ea4c 0c85 	orr.w	ip, ip, r5, lsl #2
 8002018:	e799      	b.n	8001f4e <HAL_TIM_PWM_ConfigChannel+0x112>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800201a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800201c:	f42c 4c80 	bic.w	ip, ip, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002020:	ea4c 1c85 	orr.w	ip, ip, r5, lsl #6
 8002024:	e764      	b.n	8001ef0 <HAL_TIM_PWM_ConfigChannel+0xb4>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002026:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002028:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800202c:	f42c 5c40 	bic.w	ip, ip, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002030:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002034:	e9d1 7505 	ldrd	r7, r5, [r1, #20]
 8002038:	433d      	orrs	r5, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 800203a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800203e:	ea4c 1c05 	orr.w	ip, ip, r5, lsl #4
 8002042:	e7b3      	b.n	8001fac <HAL_TIM_PWM_ConfigChannel+0x170>
 8002044:	40012c00 	.word	0x40012c00

08002048 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002048:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800204c:	2b01      	cmp	r3, #1
 800204e:	d074      	beq.n	800213a <HAL_TIM_ConfigClockSource+0xf2>
{
 8002050:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8002052:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8002054:	2401      	movs	r4, #1
  tmpsmcr = htim->Instance->SMCR;
 8002056:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8002058:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800205c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002060:	6894      	ldr	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002062:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002064:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8002068:	f024 0477 	bic.w	r4, r4, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 800206c:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 800206e:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002070:	d065      	beq.n	800213e <HAL_TIM_ConfigClockSource+0xf6>
 8002072:	d831      	bhi.n	80020d8 <HAL_TIM_ConfigClockSource+0x90>
 8002074:	2b40      	cmp	r3, #64	; 0x40
 8002076:	d048      	beq.n	800210a <HAL_TIM_ConfigClockSource+0xc2>
 8002078:	d921      	bls.n	80020be <HAL_TIM_ConfigClockSource+0x76>
 800207a:	2b50      	cmp	r3, #80	; 0x50
 800207c:	d116      	bne.n	80020ac <HAL_TIM_ConfigClockSource+0x64>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800207e:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002080:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002082:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002084:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002088:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800208a:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800208c:	6993      	ldr	r3, [r2, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800208e:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002092:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002096:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800209a:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800209c:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800209e:	6211      	str	r1, [r2, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020a0:	6893      	ldr	r3, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020a6:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020aa:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 80020ac:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80020ae:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 80020b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 80020b4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
}
 80020b8:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80020ba:	4618      	mov	r0, r3
}
 80020bc:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80020be:	2b20      	cmp	r3, #32
 80020c0:	d002      	beq.n	80020c8 <HAL_TIM_ConfigClockSource+0x80>
 80020c2:	d91e      	bls.n	8002102 <HAL_TIM_ConfigClockSource+0xba>
 80020c4:	2b30      	cmp	r3, #48	; 0x30
 80020c6:	d1f1      	bne.n	80020ac <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 80020c8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80020ca:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020ce:	430b      	orrs	r3, r1
 80020d0:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80020d4:	6093      	str	r3, [r2, #8]
}
 80020d6:	e7e9      	b.n	80020ac <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 80020d8:	2b70      	cmp	r3, #112	; 0x70
 80020da:	d049      	beq.n	8002170 <HAL_TIM_ConfigClockSource+0x128>
 80020dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020e0:	d1e4      	bne.n	80020ac <HAL_TIM_ConfigClockSource+0x64>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020e2:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80020e6:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80020e8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020ea:	432b      	orrs	r3, r5
 80020ec:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020f0:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020f4:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020f6:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020f8:	6893      	ldr	r3, [r2, #8]
 80020fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020fe:	6093      	str	r3, [r2, #8]
      break;
 8002100:	e7d4      	b.n	80020ac <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8002102:	f033 0110 	bics.w	r1, r3, #16
 8002106:	d1d1      	bne.n	80020ac <HAL_TIM_ConfigClockSource+0x64>
 8002108:	e7de      	b.n	80020c8 <HAL_TIM_ConfigClockSource+0x80>
  tmpccer = TIMx->CCER;
 800210a:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800210c:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800210e:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002110:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002114:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002116:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002118:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800211a:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800211e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002122:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002126:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8002128:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800212a:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800212c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800212e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002132:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8002136:	6093      	str	r3, [r2, #8]
}
 8002138:	e7b8      	b.n	80020ac <HAL_TIM_ConfigClockSource+0x64>
  __HAL_LOCK(htim);
 800213a:	2002      	movs	r0, #2
}
 800213c:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800213e:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002140:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002142:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002146:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002148:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800214a:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 800214c:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800214e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002152:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002156:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800215a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800215e:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8002160:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8002162:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002168:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800216c:	6093      	str	r3, [r2, #8]
}
 800216e:	e79d      	b.n	80020ac <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002170:	68cc      	ldr	r4, [r1, #12]
 8002172:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002176:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002178:	432b      	orrs	r3, r5
 800217a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800217e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002182:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8002184:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002186:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002188:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800218c:	6093      	str	r3, [r2, #8]
      break;
 800218e:	e78d      	b.n	80020ac <HAL_TIM_ConfigClockSource+0x64>

08002190 <HAL_TIM_OC_DelayElapsedCallback>:
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop

08002194 <HAL_TIM_IC_CaptureCallback>:
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop

08002198 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop

0800219c <HAL_TIM_TriggerCallback>:
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop

080021a0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021a0:	6803      	ldr	r3, [r0, #0]
{
 80021a2:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021a4:	691a      	ldr	r2, [r3, #16]
{
 80021a6:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021a8:	0791      	lsls	r1, r2, #30
 80021aa:	d502      	bpl.n	80021b2 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021ac:	68da      	ldr	r2, [r3, #12]
 80021ae:	0792      	lsls	r2, r2, #30
 80021b0:	d45f      	bmi.n	8002272 <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	0750      	lsls	r0, r2, #29
 80021b6:	d502      	bpl.n	80021be <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	0751      	lsls	r1, r2, #29
 80021bc:	d446      	bmi.n	800224c <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021be:	691a      	ldr	r2, [r3, #16]
 80021c0:	0712      	lsls	r2, r2, #28
 80021c2:	d502      	bpl.n	80021ca <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	0710      	lsls	r0, r2, #28
 80021c8:	d42e      	bmi.n	8002228 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021ca:	691a      	ldr	r2, [r3, #16]
 80021cc:	06d2      	lsls	r2, r2, #27
 80021ce:	d502      	bpl.n	80021d6 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80021d0:	68da      	ldr	r2, [r3, #12]
 80021d2:	06d0      	lsls	r0, r2, #27
 80021d4:	d418      	bmi.n	8002208 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	07d1      	lsls	r1, r2, #31
 80021da:	d502      	bpl.n	80021e2 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	07d2      	lsls	r2, r2, #31
 80021e0:	d45d      	bmi.n	800229e <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	0610      	lsls	r0, r2, #24
 80021e6:	d502      	bpl.n	80021ee <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021e8:	68da      	ldr	r2, [r3, #12]
 80021ea:	0611      	lsls	r1, r2, #24
 80021ec:	d45f      	bmi.n	80022ae <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	0652      	lsls	r2, r2, #25
 80021f2:	d502      	bpl.n	80021fa <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	0650      	lsls	r0, r2, #25
 80021f8:	d461      	bmi.n	80022be <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021fa:	691a      	ldr	r2, [r3, #16]
 80021fc:	0691      	lsls	r1, r2, #26
 80021fe:	d502      	bpl.n	8002206 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002200:	68da      	ldr	r2, [r3, #12]
 8002202:	0692      	lsls	r2, r2, #26
 8002204:	d443      	bmi.n	800228e <HAL_TIM_IRQHandler+0xee>
}
 8002206:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002208:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800220c:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800220e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002210:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002212:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002214:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002216:	f413 7f40 	tst.w	r3, #768	; 0x300
 800221a:	d064      	beq.n	80022e6 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800221c:	f7ff ffba 	bl	8002194 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002220:	2200      	movs	r2, #0
 8002222:	6823      	ldr	r3, [r4, #0]
 8002224:	7722      	strb	r2, [r4, #28]
 8002226:	e7d6      	b.n	80021d6 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002228:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800222c:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800222e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002230:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002232:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002234:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002236:	0799      	lsls	r1, r3, #30
 8002238:	d152      	bne.n	80022e0 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800223a:	f7ff ffa9 	bl	8002190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800223e:	4620      	mov	r0, r4
 8002240:	f7ff ffaa 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002244:	2200      	movs	r2, #0
 8002246:	6823      	ldr	r3, [r4, #0]
 8002248:	7722      	strb	r2, [r4, #28]
 800224a:	e7be      	b.n	80021ca <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800224c:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002250:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002252:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002254:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002256:	699b      	ldr	r3, [r3, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002258:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800225a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800225e:	d13c      	bne.n	80022da <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002260:	f7ff ff96 	bl	8002190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002264:	4620      	mov	r0, r4
 8002266:	f7ff ff97 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226a:	2200      	movs	r2, #0
 800226c:	6823      	ldr	r3, [r4, #0]
 800226e:	7722      	strb	r2, [r4, #28]
 8002270:	e7a5      	b.n	80021be <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002272:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002276:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002278:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800227a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	079b      	lsls	r3, r3, #30
 8002280:	d025      	beq.n	80022ce <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002282:	f7ff ff87 	bl	8002194 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002286:	2200      	movs	r2, #0
 8002288:	6823      	ldr	r3, [r4, #0]
 800228a:	7722      	strb	r2, [r4, #28]
 800228c:	e791      	b.n	80021b2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800228e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002292:	4620      	mov	r0, r4
}
 8002294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002298:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800229a:	f000 b85d 	b.w	8002358 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800229e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80022a2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80022a4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80022a6:	f7fe f843 	bl	8000330 <HAL_TIM_PeriodElapsedCallback>
 80022aa:	6823      	ldr	r3, [r4, #0]
 80022ac:	e799      	b.n	80021e2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80022b2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80022b6:	f000 f851 	bl	800235c <HAL_TIMEx_BreakCallback>
 80022ba:	6823      	ldr	r3, [r4, #0]
 80022bc:	e797      	b.n	80021ee <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022be:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80022c2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022c4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80022c6:	f7ff ff69 	bl	800219c <HAL_TIM_TriggerCallback>
 80022ca:	6823      	ldr	r3, [r4, #0]
 80022cc:	e795      	b.n	80021fa <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ce:	f7ff ff5f 	bl	8002190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022d2:	4620      	mov	r0, r4
 80022d4:	f7ff ff60 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
 80022d8:	e7d5      	b.n	8002286 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 80022da:	f7ff ff5b 	bl	8002194 <HAL_TIM_IC_CaptureCallback>
 80022de:	e7c4      	b.n	800226a <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 80022e0:	f7ff ff58 	bl	8002194 <HAL_TIM_IC_CaptureCallback>
 80022e4:	e7ae      	b.n	8002244 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022e6:	f7ff ff53 	bl	8002190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ea:	4620      	mov	r0, r4
 80022ec:	f7ff ff54 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
 80022f0:	e796      	b.n	8002220 <HAL_TIM_IRQHandler+0x80>
 80022f2:	bf00      	nop

080022f4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80022f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d026      	beq.n	800234a <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022fc:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80022fe:	6803      	ldr	r3, [r0, #0]
{
 8002300:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8002302:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002306:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002308:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800230a:	4d11      	ldr	r5, [pc, #68]	; (8002350 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800230c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002310:	4322      	orrs	r2, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002312:	42ab      	cmp	r3, r5
  tmpsmcr = htim->Instance->SMCR;
 8002314:	689c      	ldr	r4, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 8002316:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002318:	d009      	beq.n	800232e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 800231a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800231e:	d006      	beq.n	800232e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8002320:	4a0c      	ldr	r2, [pc, #48]	; (8002354 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d003      	beq.n	800232e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8002326:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800232a:	4293      	cmp	r3, r2
 800232c:	d104      	bne.n	8002338 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800232e:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002330:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002334:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002336:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8002338:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800233a:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 800233c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8002340:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  return HAL_OK;
}
 8002344:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8002346:	4618      	mov	r0, r3
}
 8002348:	4770      	bx	lr
  __HAL_LOCK(htim);
 800234a:	2002      	movs	r0, #2
}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	40012c00 	.word	0x40012c00
 8002354:	40000400 	.word	0x40000400

08002358 <HAL_TIMEx_CommutCallback>:
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop

0800235c <HAL_TIMEx_BreakCallback>:
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop

08002360 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002360:	2800      	cmp	r0, #0
 8002362:	d061      	beq.n	8002428 <HAL_UART_Init+0xc8>
{
 8002364:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002366:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800236a:	4604      	mov	r4, r0
 800236c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002370:	2b00      	cmp	r3, #0
 8002372:	d051      	beq.n	8002418 <HAL_UART_Init+0xb8>
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002374:	2224      	movs	r2, #36	; 0x24

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002376:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002378:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 800237c:	68da      	ldr	r2, [r3, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800237e:	68e0      	ldr	r0, [r4, #12]
  __HAL_UART_DISABLE(huart);
 8002380:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002384:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002386:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002388:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800238a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800238e:	4301      	orrs	r1, r0
 8002390:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002392:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002394:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002398:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800239c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 800239e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80023a2:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80023a4:	430a      	orrs	r2, r1
 80023a6:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023a8:	695a      	ldr	r2, [r3, #20]
 80023aa:	69a0      	ldr	r0, [r4, #24]


  if(huart->Instance == USART1)
 80023ac:	491f      	ldr	r1, [pc, #124]	; (800242c <HAL_UART_Init+0xcc>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023ae:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80023b2:	4302      	orrs	r2, r0
  if(huart->Instance == USART1)
 80023b4:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023b6:	615a      	str	r2, [r3, #20]
  if(huart->Instance == USART1)
 80023b8:	d033      	beq.n	8002422 <HAL_UART_Init+0xc2>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80023ba:	f7ff fb9f 	bl	8001afc <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023be:	6863      	ldr	r3, [r4, #4]
 80023c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80023c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80023ce:	2264      	movs	r2, #100	; 0x64
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023d0:	2600      	movs	r6, #0
  huart->gState = HAL_UART_STATE_READY;
 80023d2:	2520      	movs	r5, #32
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023d4:	4816      	ldr	r0, [pc, #88]	; (8002430 <HAL_UART_Init+0xd0>)
 80023d6:	fba0 c103 	umull	ip, r1, r0, r3
 80023da:	0949      	lsrs	r1, r1, #5
 80023dc:	fb02 3311 	mls	r3, r2, r1, r3
 80023e0:	011b      	lsls	r3, r3, #4
 80023e2:	3332      	adds	r3, #50	; 0x32
 80023e4:	fba0 2303 	umull	r2, r3, r0, r3
 80023e8:	0109      	lsls	r1, r1, #4
 80023ea:	6822      	ldr	r2, [r4, #0]
 80023ec:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 80023f0:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023f2:	6913      	ldr	r3, [r2, #16]
  return HAL_OK;
 80023f4:	4630      	mov	r0, r6
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023f6:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80023fa:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023fc:	6953      	ldr	r3, [r2, #20]
 80023fe:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002402:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002404:	68d3      	ldr	r3, [r2, #12]
 8002406:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800240a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800240c:	6426      	str	r6, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800240e:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002412:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 8002416:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8002418:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 800241c:	f7fe f872 	bl	8000504 <HAL_UART_MspInit>
 8002420:	e7a8      	b.n	8002374 <HAL_UART_Init+0x14>
    pclk = HAL_RCC_GetPCLK2Freq();
 8002422:	f7ff fb7b 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 8002426:	e7ca      	b.n	80023be <HAL_UART_Init+0x5e>
    return HAL_ERROR;
 8002428:	2001      	movs	r0, #1
}
 800242a:	4770      	bx	lr
 800242c:	40013800 	.word	0x40013800
 8002430:	51eb851f 	.word	0x51eb851f

08002434 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002434:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002438:	2b20      	cmp	r3, #32
 800243a:	d123      	bne.n	8002484 <HAL_UART_Receive_IT+0x50>
    if ((pData == NULL) || (Size == 0U))
 800243c:	b301      	cbz	r1, 8002480 <HAL_UART_Receive_IT+0x4c>
 800243e:	b1fa      	cbz	r2, 8002480 <HAL_UART_Receive_IT+0x4c>
    __HAL_LOCK(huart);
 8002440:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002444:	2b01      	cmp	r3, #1
 8002446:	d01d      	beq.n	8002484 <HAL_UART_Receive_IT+0x50>
{
 8002448:	b430      	push	{r4, r5}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800244a:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800244c:	2522      	movs	r5, #34	; 0x22
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800244e:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002450:	6303      	str	r3, [r0, #48]	; 0x30
  __HAL_UNLOCK(huart);
 8002452:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  huart->RxXferCount = Size;
 8002456:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002458:	6403      	str	r3, [r0, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800245a:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800245e:	68e5      	ldr	r5, [r4, #12]
  huart->RxXferSize = Size;
 8002460:	8582      	strh	r2, [r0, #44]	; 0x2c
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002462:	f445 7580 	orr.w	r5, r5, #256	; 0x100
  huart->pRxBuffPtr = pData;
 8002466:	6281      	str	r1, [r0, #40]	; 0x28
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002468:	60e5      	str	r5, [r4, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800246a:	6962      	ldr	r2, [r4, #20]
    return(UART_Start_Receive_IT(huart, pData, Size));
 800246c:	4618      	mov	r0, r3
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	6162      	str	r2, [r4, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002474:	68e3      	ldr	r3, [r4, #12]
 8002476:	f043 0320 	orr.w	r3, r3, #32
 800247a:	60e3      	str	r3, [r4, #12]
}
 800247c:	bc30      	pop	{r4, r5}
 800247e:	4770      	bx	lr
      return HAL_ERROR;
 8002480:	2001      	movs	r0, #1
 8002482:	4770      	bx	lr
    return HAL_BUSY;
 8002484:	2002      	movs	r0, #2
}
 8002486:	4770      	bx	lr

08002488 <HAL_UART_TxCpltCallback>:
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop

0800248c <HAL_UART_ErrorCallback>:
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop

08002490 <UART_DMAAbortOnError>:
{
 8002490:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8002492:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002494:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002496:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002498:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800249a:	f7ff fff7 	bl	800248c <HAL_UART_ErrorCallback>
}
 800249e:	bd08      	pop	{r3, pc}

080024a0 <HAL_UARTEx_RxEventCallback>:
}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop

080024a4 <UART_Receive_IT.part.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024a4:	6883      	ldr	r3, [r0, #8]
 80024a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024aa:	d03b      	beq.n	8002524 <UART_Receive_IT.part.0+0x80>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80024ac:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d02f      	beq.n	8002512 <UART_Receive_IT.part.0+0x6e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80024b2:	6803      	ldr	r3, [r0, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024ba:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 80024bc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80024be:	3301      	adds	r3, #1
 80024c0:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80024c2:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 80024c4:	3b01      	subs	r3, #1
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	85c3      	strh	r3, [r0, #46]	; 0x2e
 80024ca:	bb4b      	cbnz	r3, 8002520 <UART_Receive_IT.part.0+0x7c>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80024cc:	b510      	push	{r4, lr}
      huart->RxState = HAL_UART_STATE_READY;
 80024ce:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80024d0:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80024d2:	b082      	sub	sp, #8
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80024d4:	68d1      	ldr	r1, [r2, #12]
 80024d6:	f021 0120 	bic.w	r1, r1, #32
 80024da:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80024dc:	68d1      	ldr	r1, [r2, #12]
 80024de:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80024e2:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80024e4:	6951      	ldr	r1, [r2, #20]
 80024e6:	f021 0101 	bic.w	r1, r1, #1
 80024ea:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80024ec:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024f0:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80024f2:	2901      	cmp	r1, #1
 80024f4:	d121      	bne.n	800253a <UART_Receive_IT.part.0+0x96>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024f6:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024f8:	68d1      	ldr	r1, [r2, #12]
 80024fa:	f021 0110 	bic.w	r1, r1, #16
 80024fe:	60d1      	str	r1, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002500:	6811      	ldr	r1, [r2, #0]
 8002502:	06c9      	lsls	r1, r1, #27
 8002504:	d423      	bmi.n	800254e <UART_Receive_IT.part.0+0xaa>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002506:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8002508:	f7ff ffca 	bl	80024a0 <HAL_UARTEx_RxEventCallback>
}
 800250c:	2000      	movs	r0, #0
 800250e:	b002      	add	sp, #8
 8002510:	bd10      	pop	{r4, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002512:	6903      	ldr	r3, [r0, #16]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1cc      	bne.n	80024b2 <UART_Receive_IT.part.0+0xe>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002518:	6803      	ldr	r3, [r0, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	7013      	strb	r3, [r2, #0]
 800251e:	e7cd      	b.n	80024bc <UART_Receive_IT.part.0+0x18>
}
 8002520:	2000      	movs	r0, #0
 8002522:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002524:	6903      	ldr	r3, [r0, #16]
 8002526:	b96b      	cbnz	r3, 8002544 <UART_Receive_IT.part.0+0xa0>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002528:	6802      	ldr	r2, [r0, #0]
 800252a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800252c:	6852      	ldr	r2, [r2, #4]
 800252e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002532:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8002536:	6283      	str	r3, [r0, #40]	; 0x28
 8002538:	e7c3      	b.n	80024c2 <UART_Receive_IT.part.0+0x1e>
       HAL_UART_RxCpltCallback(huart);
 800253a:	f7fd feef 	bl	800031c <HAL_UART_RxCpltCallback>
}
 800253e:	2000      	movs	r0, #0
 8002540:	b002      	add	sp, #8
 8002542:	bd10      	pop	{r4, pc}
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002544:	6803      	ldr	r3, [r0, #0]
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002546:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	7013      	strb	r3, [r2, #0]
 800254c:	e7b6      	b.n	80024bc <UART_Receive_IT.part.0+0x18>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800254e:	9301      	str	r3, [sp, #4]
 8002550:	6813      	ldr	r3, [r2, #0]
 8002552:	9301      	str	r3, [sp, #4]
 8002554:	6853      	ldr	r3, [r2, #4]
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	9b01      	ldr	r3, [sp, #4]
 800255a:	e7d4      	b.n	8002506 <UART_Receive_IT.part.0+0x62>

0800255c <HAL_UART_IRQHandler>:
{
 800255c:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800255e:	6803      	ldr	r3, [r0, #0]
{
 8002560:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002562:	681a      	ldr	r2, [r3, #0]
{
 8002564:	b082      	sub	sp, #8
  if (errorflags == RESET)
 8002566:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002568:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800256a:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800256c:	d14e      	bne.n	800260c <HAL_UART_IRQHandler+0xb0>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800256e:	0696      	lsls	r6, r2, #26
 8002570:	d502      	bpl.n	8002578 <HAL_UART_IRQHandler+0x1c>
 8002572:	068d      	lsls	r5, r1, #26
 8002574:	f100 8090 	bmi.w	8002698 <HAL_UART_IRQHandler+0x13c>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002578:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800257a:	2801      	cmp	r0, #1
 800257c:	d00b      	beq.n	8002596 <HAL_UART_IRQHandler+0x3a>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800257e:	0616      	lsls	r6, r2, #24
 8002580:	d502      	bpl.n	8002588 <HAL_UART_IRQHandler+0x2c>
 8002582:	060d      	lsls	r5, r1, #24
 8002584:	f100 8092 	bmi.w	80026ac <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002588:	0650      	lsls	r0, r2, #25
 800258a:	d502      	bpl.n	8002592 <HAL_UART_IRQHandler+0x36>
 800258c:	064a      	lsls	r2, r1, #25
 800258e:	f100 80ab 	bmi.w	80026e8 <HAL_UART_IRQHandler+0x18c>
}
 8002592:	b002      	add	sp, #8
 8002594:	bd70      	pop	{r4, r5, r6, pc}
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002596:	06d5      	lsls	r5, r2, #27
 8002598:	d5f1      	bpl.n	800257e <HAL_UART_IRQHandler+0x22>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800259a:	06c8      	lsls	r0, r1, #27
 800259c:	d5ef      	bpl.n	800257e <HAL_UART_IRQHandler+0x22>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800259e:	2100      	movs	r1, #0
 80025a0:	9101      	str	r1, [sp, #4]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	9201      	str	r2, [sp, #4]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	9201      	str	r2, [sp, #4]
 80025aa:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ac:	695a      	ldr	r2, [r3, #20]
 80025ae:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 80025b2:	f000 80d2 	beq.w	800275a <HAL_UART_IRQHandler+0x1fe>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80025b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80025b8:	6802      	ldr	r2, [r0, #0]
 80025ba:	6852      	ldr	r2, [r2, #4]
 80025bc:	b292      	uxth	r2, r2
      if (  (nb_remaining_rx_data > 0U)
 80025be:	2a00      	cmp	r2, #0
 80025c0:	d0e7      	beq.n	8002592 <HAL_UART_IRQHandler+0x36>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80025c2:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 80025c4:	4295      	cmp	r5, r2
 80025c6:	d9e4      	bls.n	8002592 <HAL_UART_IRQHandler+0x36>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80025c8:	6986      	ldr	r6, [r0, #24]
        huart->RxXferCount = nb_remaining_rx_data;
 80025ca:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80025cc:	2e20      	cmp	r6, #32
 80025ce:	d016      	beq.n	80025fe <HAL_UART_IRQHandler+0xa2>
          huart->RxState = HAL_UART_STATE_READY;
 80025d0:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025d2:	68da      	ldr	r2, [r3, #12]
 80025d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025d8:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025da:	695a      	ldr	r2, [r3, #20]
 80025dc:	f022 0201 	bic.w	r2, r2, #1
 80025e0:	615a      	str	r2, [r3, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025e2:	695a      	ldr	r2, [r3, #20]
 80025e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025e8:	615a      	str	r2, [r3, #20]
          huart->RxState = HAL_UART_STATE_READY;
 80025ea:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025ee:	6321      	str	r1, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025f0:	68da      	ldr	r2, [r3, #12]
 80025f2:	f022 0210 	bic.w	r2, r2, #16
 80025f6:	60da      	str	r2, [r3, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 80025f8:	f7fe fe2c 	bl	8001254 <HAL_DMA_Abort>
 80025fc:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80025fe:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8002600:	4620      	mov	r0, r4
 8002602:	1a69      	subs	r1, r5, r1
 8002604:	b289      	uxth	r1, r1
 8002606:	f7ff ff4b 	bl	80024a0 <HAL_UARTEx_RxEventCallback>
 800260a:	e7c2      	b.n	8002592 <HAL_UART_IRQHandler+0x36>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800260c:	f005 0501 	and.w	r5, r5, #1
 8002610:	f401 7090 	and.w	r0, r1, #288	; 0x120
 8002614:	4328      	orrs	r0, r5
 8002616:	d0af      	beq.n	8002578 <HAL_UART_IRQHandler+0x1c>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002618:	07d0      	lsls	r0, r2, #31
 800261a:	d505      	bpl.n	8002628 <HAL_UART_IRQHandler+0xcc>
 800261c:	05ce      	lsls	r6, r1, #23
 800261e:	d503      	bpl.n	8002628 <HAL_UART_IRQHandler+0xcc>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002620:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002622:	f040 0001 	orr.w	r0, r0, #1
 8002626:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002628:	0750      	lsls	r0, r2, #29
 800262a:	d52c      	bpl.n	8002686 <HAL_UART_IRQHandler+0x12a>
 800262c:	b12d      	cbz	r5, 800263a <HAL_UART_IRQHandler+0xde>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800262e:	6c20      	ldr	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002630:	0796      	lsls	r6, r2, #30
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002632:	f040 0002 	orr.w	r0, r0, #2
 8002636:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002638:	d429      	bmi.n	800268e <HAL_UART_IRQHandler+0x132>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800263a:	0716      	lsls	r6, r2, #28
 800263c:	d507      	bpl.n	800264e <HAL_UART_IRQHandler+0xf2>
 800263e:	f001 0020 	and.w	r0, r1, #32
 8002642:	4328      	orrs	r0, r5
 8002644:	d003      	beq.n	800264e <HAL_UART_IRQHandler+0xf2>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002646:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002648:	f040 0008 	orr.w	r0, r0, #8
 800264c:	6420      	str	r0, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800264e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002650:	2800      	cmp	r0, #0
 8002652:	d09e      	beq.n	8002592 <HAL_UART_IRQHandler+0x36>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002654:	0690      	lsls	r0, r2, #26
 8002656:	d509      	bpl.n	800266c <HAL_UART_IRQHandler+0x110>
 8002658:	068a      	lsls	r2, r1, #26
 800265a:	d507      	bpl.n	800266c <HAL_UART_IRQHandler+0x110>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800265c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002660:	2a22      	cmp	r2, #34	; 0x22
 8002662:	d103      	bne.n	800266c <HAL_UART_IRQHandler+0x110>
 8002664:	4620      	mov	r0, r4
 8002666:	f7ff ff1d 	bl	80024a4 <UART_Receive_IT.part.0>
 800266a:	6823      	ldr	r3, [r4, #0]
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800266c:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800266e:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002670:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002674:	f005 0508 	and.w	r5, r5, #8
 8002678:	4315      	orrs	r5, r2
 800267a:	d140      	bne.n	80026fe <HAL_UART_IRQHandler+0x1a2>
        HAL_UART_ErrorCallback(huart);
 800267c:	4620      	mov	r0, r4
 800267e:	f7ff ff05 	bl	800248c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002682:	6425      	str	r5, [r4, #64]	; 0x40
 8002684:	e785      	b.n	8002592 <HAL_UART_IRQHandler+0x36>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002686:	0790      	lsls	r0, r2, #30
 8002688:	d5d7      	bpl.n	800263a <HAL_UART_IRQHandler+0xde>
 800268a:	2d00      	cmp	r5, #0
 800268c:	d0d5      	beq.n	800263a <HAL_UART_IRQHandler+0xde>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800268e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002690:	f040 0004 	orr.w	r0, r0, #4
 8002694:	6420      	str	r0, [r4, #64]	; 0x40
 8002696:	e7d0      	b.n	800263a <HAL_UART_IRQHandler+0xde>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002698:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800269c:	2b22      	cmp	r3, #34	; 0x22
 800269e:	f47f af78 	bne.w	8002592 <HAL_UART_IRQHandler+0x36>
}
 80026a2:	b002      	add	sp, #8
 80026a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80026a8:	f7ff befc 	b.w	80024a4 <UART_Receive_IT.part.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80026ac:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80026b0:	2a21      	cmp	r2, #33	; 0x21
 80026b2:	f47f af6e 	bne.w	8002592 <HAL_UART_IRQHandler+0x36>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026b6:	68a2      	ldr	r2, [r4, #8]
 80026b8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80026bc:	d06e      	beq.n	800279c <HAL_UART_IRQHandler+0x240>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80026be:	6a22      	ldr	r2, [r4, #32]
 80026c0:	1c51      	adds	r1, r2, #1
 80026c2:	6221      	str	r1, [r4, #32]
 80026c4:	7812      	ldrb	r2, [r2, #0]
 80026c6:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 80026c8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80026ca:	3a01      	subs	r2, #1
 80026cc:	b292      	uxth	r2, r2
 80026ce:	84e2      	strh	r2, [r4, #38]	; 0x26
 80026d0:	2a00      	cmp	r2, #0
 80026d2:	f47f af5e 	bne.w	8002592 <HAL_UART_IRQHandler+0x36>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026dc:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	e754      	b.n	8002592 <HAL_UART_IRQHandler+0x36>
  huart->gState = HAL_UART_STATE_READY;
 80026e8:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80026ea:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80026ec:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80026ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026f2:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80026f4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 80026f8:	f7ff fec6 	bl	8002488 <HAL_UART_TxCpltCallback>
    return;
 80026fc:	e749      	b.n	8002592 <HAL_UART_IRQHandler+0x36>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002704:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002706:	695a      	ldr	r2, [r3, #20]
 8002708:	f022 0201 	bic.w	r2, r2, #1
 800270c:	615a      	str	r2, [r3, #20]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800270e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002710:	2a01      	cmp	r2, #1
 8002712:	d103      	bne.n	800271c <HAL_UART_IRQHandler+0x1c0>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	f022 0210 	bic.w	r2, r2, #16
 800271a:	60da      	str	r2, [r3, #12]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800271c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800271e:	2120      	movs	r1, #32
 8002720:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002724:	6322      	str	r2, [r4, #48]	; 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002726:	695a      	ldr	r2, [r3, #20]
 8002728:	0656      	lsls	r6, r2, #25
 800272a:	d512      	bpl.n	8002752 <HAL_UART_IRQHandler+0x1f6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800272c:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800272e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002730:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002734:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002736:	b160      	cbz	r0, 8002752 <HAL_UART_IRQHandler+0x1f6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002738:	4b1e      	ldr	r3, [pc, #120]	; (80027b4 <HAL_UART_IRQHandler+0x258>)
 800273a:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800273c:	f7fe fdac 	bl	8001298 <HAL_DMA_Abort_IT>
 8002740:	2800      	cmp	r0, #0
 8002742:	f43f af26 	beq.w	8002592 <HAL_UART_IRQHandler+0x36>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002746:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002748:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 800274a:	b002      	add	sp, #8
 800274c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002750:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002752:	4620      	mov	r0, r4
 8002754:	f7ff fe9a 	bl	800248c <HAL_UART_ErrorCallback>
 8002758:	e71b      	b.n	8002592 <HAL_UART_IRQHandler+0x36>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800275a:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      if (  (huart->RxXferCount > 0U)
 800275c:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800275e:	b280      	uxth	r0, r0
      if (  (huart->RxXferCount > 0U)
 8002760:	b289      	uxth	r1, r1
 8002762:	2900      	cmp	r1, #0
 8002764:	f43f af15 	beq.w	8002592 <HAL_UART_IRQHandler+0x36>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002768:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800276a:	1a08      	subs	r0, r1, r0
 800276c:	b281      	uxth	r1, r0
          &&(nb_rx_data > 0U) )
 800276e:	2900      	cmp	r1, #0
 8002770:	f43f af0f 	beq.w	8002592 <HAL_UART_IRQHandler+0x36>
        huart->RxState = HAL_UART_STATE_READY;
 8002774:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002776:	68d8      	ldr	r0, [r3, #12]
 8002778:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 800277c:	60d8      	str	r0, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800277e:	6958      	ldr	r0, [r3, #20]
 8002780:	f020 0001 	bic.w	r0, r0, #1
 8002784:	6158      	str	r0, [r3, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8002786:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800278a:	6322      	str	r2, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800278c:	68da      	ldr	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800278e:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002790:	f022 0210 	bic.w	r2, r2, #16
 8002794:	60da      	str	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002796:	f7ff fe83 	bl	80024a0 <HAL_UARTEx_RxEventCallback>
 800279a:	e6fa      	b.n	8002592 <HAL_UART_IRQHandler+0x36>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800279c:	6922      	ldr	r2, [r4, #16]
 800279e:	2a00      	cmp	r2, #0
 80027a0:	d18d      	bne.n	80026be <HAL_UART_IRQHandler+0x162>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80027a2:	6a22      	ldr	r2, [r4, #32]
 80027a4:	f832 1b02 	ldrh.w	r1, [r2], #2
 80027a8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80027ac:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80027ae:	6222      	str	r2, [r4, #32]
 80027b0:	e78a      	b.n	80026c8 <HAL_UART_IRQHandler+0x16c>
 80027b2:	bf00      	nop
 80027b4:	08002491 	.word	0x08002491

080027b8 <__libc_init_array>:
 80027b8:	b570      	push	{r4, r5, r6, lr}
 80027ba:	2600      	movs	r6, #0
 80027bc:	4d0c      	ldr	r5, [pc, #48]	; (80027f0 <__libc_init_array+0x38>)
 80027be:	4c0d      	ldr	r4, [pc, #52]	; (80027f4 <__libc_init_array+0x3c>)
 80027c0:	1b64      	subs	r4, r4, r5
 80027c2:	10a4      	asrs	r4, r4, #2
 80027c4:	42a6      	cmp	r6, r4
 80027c6:	d109      	bne.n	80027dc <__libc_init_array+0x24>
 80027c8:	f000 f81a 	bl	8002800 <_init>
 80027cc:	2600      	movs	r6, #0
 80027ce:	4d0a      	ldr	r5, [pc, #40]	; (80027f8 <__libc_init_array+0x40>)
 80027d0:	4c0a      	ldr	r4, [pc, #40]	; (80027fc <__libc_init_array+0x44>)
 80027d2:	1b64      	subs	r4, r4, r5
 80027d4:	10a4      	asrs	r4, r4, #2
 80027d6:	42a6      	cmp	r6, r4
 80027d8:	d105      	bne.n	80027e6 <__libc_init_array+0x2e>
 80027da:	bd70      	pop	{r4, r5, r6, pc}
 80027dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80027e0:	4798      	blx	r3
 80027e2:	3601      	adds	r6, #1
 80027e4:	e7ee      	b.n	80027c4 <__libc_init_array+0xc>
 80027e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80027ea:	4798      	blx	r3
 80027ec:	3601      	adds	r6, #1
 80027ee:	e7f2      	b.n	80027d6 <__libc_init_array+0x1e>
 80027f0:	08002b4c 	.word	0x08002b4c
 80027f4:	08002b4c 	.word	0x08002b4c
 80027f8:	08002b4c 	.word	0x08002b4c
 80027fc:	08002b50 	.word	0x08002b50

08002800 <_init>:
 8002800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002802:	bf00      	nop
 8002804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002806:	bc08      	pop	{r3}
 8002808:	469e      	mov	lr, r3
 800280a:	4770      	bx	lr

0800280c <_fini>:
 800280c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280e:	bf00      	nop
 8002810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002812:	bc08      	pop	{r3}
 8002814:	469e      	mov	lr, r3
 8002816:	4770      	bx	lr
