# Maximum density, Horizontal edges (north + south)
# Slot: 0p5x1, Density: max, Edges: hor
# Total pads: 30 (signal: 24, power: 4)
#
# Floorplanning
FP_SIZING: absolute
DIE_AREA: [0, 0, 1936, 5122]
CORE_AREA: [600, 600, 1336, 4522]

VERILOG_DEFINES: ['SLOT_0P5X1', 'MAX_IO_CONFIG']

# Pad instances for the padring
PAD_SOUTH: [
    clk_pad,
    rst_n_pad,
    "bidir\\[0\\].pad",
    "bidir\\[1\\].pad",
    "bidir\\[2\\].pad",
    "dvss_pads\\[0\\].pad",
    "bidir\\[3\\].pad",
    "bidir\\[4\\].pad",
    "bidir\\[5\\].pad",
    "dvdd_pads\\[0\\].pad",
    "bidir\\[6\\].pad",
    "bidir\\[7\\].pad",
    "bidir\\[8\\].pad",
    "bidir\\[9\\].pad",
    "bidir\\[10\\].pad"
]

PAD_EAST: []

PAD_NORTH: [
    "bidir\\[23\\].pad",
    "bidir\\[22\\].pad",
    "bidir\\[21\\].pad",
    "bidir\\[20\\].pad",
    "bidir\\[19\\].pad",
    "dvdd_pads\\[1\\].pad",
    "bidir\\[18\\].pad",
    "bidir\\[17\\].pad",
    "bidir\\[16\\].pad",
    "bidir\\[15\\].pad",
    "dvss_pads\\[1\\].pad",
    "bidir\\[14\\].pad",
    "bidir\\[13\\].pad",
    "bidir\\[12\\].pad",
    "bidir\\[11\\].pad"
]

PAD_WEST: []

