// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bf_unit_bf_unit,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.423250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=2000,HLS_SYN_LUT=3605,HLS_VERSION=2023_2}" *)

module bf_unit (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stage,
        bf_id,
        input_stream_s_dout,
        input_stream_s_empty_n,
        input_stream_s_read,
        input_stream_peek_dout,
        input_stream_peek_empty_n,
        input_stream_peek_read,
        output_stream_s_din,
        output_stream_s_full_n,
        output_stream_s_write,
        output_stream_peek
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] stage;
input  [31:0] bf_id;
input  [64:0] input_stream_s_dout;
input   input_stream_s_empty_n;
output   input_stream_s_read;
input  [64:0] input_stream_peek_dout;
input   input_stream_peek_empty_n;
output   input_stream_peek_read;
output  [64:0] output_stream_s_din;
input   output_stream_s_full_n;
output   output_stream_s_write;
input  [64:0] output_stream_peek;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_stream_s_read;
reg output_stream_s_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] shift_fu_135_p2;
reg   [31:0] shift_reg_215;
reg   [0:0] tmp_reg_223;
wire   [5:0] mask_fu_158_p2;
reg   [5:0] mask_reg_228;
wire    ap_CS_fsm_state2;
wire   [31:0] add7_fu_165_p2;
reg   [31:0] add7_reg_233;
reg   [0:0] tmp_40_reg_238;
wire   [31:0] sub_i268_fu_180_p2;
reg   [31:0] sub_i268_reg_243;
wire   [31:0] sub_i231_fu_186_p2;
reg   [31:0] sub_i231_reg_248;
wire   [31:0] sub61_fu_192_p2;
reg   [31:0] sub61_reg_253;
wire   [9:0] trunc_ln145_fu_203_p1;
reg   [9:0] trunc_ln145_reg_258;
wire   [31:0] mem0_q0;
wire   [31:0] mem1_q0;
wire   [31:0] mem2_q0;
wire   [31:0] mem3_q0;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_done;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_idle;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_ready;
wire   [5:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_address0;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_ce0;
wire   [5:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_address1;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_ce1;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_we1;
wire   [31:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_d1;
wire   [5:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_address0;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_ce0;
wire   [5:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_address1;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_ce1;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_we1;
wire   [31:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_d1;
wire   [5:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_address0;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_ce0;
wire   [5:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_address1;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_ce1;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_we1;
wire   [31:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_d1;
wire   [5:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_address0;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_ce0;
wire   [5:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_address1;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_ce1;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_we1;
wire   [31:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_d1;
wire   [64:0] grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_output_stream_s_din;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_output_stream_s_write;
wire    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_input_stream_s_read;
reg    grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [31:0] shl_ln125_fu_149_p2;
wire   [5:0] trunc_ln125_fu_154_p1;
wire   [31:0] shl62_fu_198_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg = 1'b0;
end

bf_unit_mem0_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mem0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_address0),
    .ce0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_ce0),
    .q0(mem0_q0),
    .address1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_address1),
    .ce1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_ce1),
    .we1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_we1),
    .d1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_d1)
);

bf_unit_mem0_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mem1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_address0),
    .ce0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_ce0),
    .q0(mem1_q0),
    .address1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_address1),
    .ce1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_ce1),
    .we1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_we1),
    .d1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_d1)
);

bf_unit_mem0_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mem2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_address0),
    .ce0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_ce0),
    .q0(mem2_q0),
    .address1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_address1),
    .ce1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_ce1),
    .we1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_we1),
    .d1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_d1)
);

bf_unit_mem0_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mem3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_address0),
    .ce0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_ce0),
    .q0(mem3_q0),
    .address1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_address1),
    .ce1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_ce1),
    .we1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_we1),
    .d1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_d1)
);

bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start),
    .ap_done(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_done),
    .ap_idle(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_idle),
    .ap_ready(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_ready),
    .mem0_address0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_address0),
    .mem0_ce0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_ce0),
    .mem0_q0(mem0_q0),
    .mem0_address1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_address1),
    .mem0_ce1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_ce1),
    .mem0_we1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_we1),
    .mem0_d1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem0_d1),
    .mem1_address0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_address0),
    .mem1_ce0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_ce0),
    .mem1_q0(mem1_q0),
    .mem1_address1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_address1),
    .mem1_ce1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_ce1),
    .mem1_we1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_we1),
    .mem1_d1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem1_d1),
    .mem2_address0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_address0),
    .mem2_ce0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_ce0),
    .mem2_q0(mem2_q0),
    .mem2_address1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_address1),
    .mem2_ce1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_ce1),
    .mem2_we1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_we1),
    .mem2_d1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem2_d1),
    .mem3_address0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_address0),
    .mem3_ce0(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_ce0),
    .mem3_q0(mem3_q0),
    .mem3_address1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_address1),
    .mem3_ce1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_ce1),
    .mem3_we1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_we1),
    .mem3_d1(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_mem3_d1),
    .shift(shift_reg_215),
    .sub_i268(sub_i268_reg_243),
    .empty_15(tmp_reg_223),
    .add7(add7_reg_233),
    .sub_i231(sub_i231_reg_248),
    .empty_16(tmp_40_reg_238),
    .mask(mask_reg_228),
    .output_stream_s_din(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_output_stream_s_din),
    .output_stream_s_full_n(output_stream_s_full_n),
    .output_stream_s_write(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_output_stream_s_write),
    .input_stream_s_dout(input_stream_s_dout),
    .input_stream_s_empty_n(input_stream_s_empty_n),
    .input_stream_s_read(grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_input_stream_s_read),
    .sub61(sub61_reg_253),
    .empty(trunc_ln145_reg_258)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg <= 1'b1;
        end else if ((grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_ready == 1'b1)) begin
            grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add7_reg_233 <= add7_fu_165_p2;
        mask_reg_228 <= mask_fu_158_p2;
        sub61_reg_253 <= sub61_fu_192_p2;
        sub_i231_reg_248 <= sub_i231_fu_186_p2;
        sub_i268_reg_243 <= sub_i268_fu_180_p2;
        tmp_40_reg_238 <= add7_fu_165_p2[32'd31];
        trunc_ln145_reg_258 <= trunc_ln145_fu_203_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        shift_reg_215 <= shift_fu_135_p2;
        tmp_reg_223 <= shift_fu_135_p2[32'd31];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_stream_s_read = grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_input_stream_s_read;
    end else begin
        input_stream_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        output_stream_s_write = grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_output_stream_s_write;
    end else begin
        output_stream_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add7_fu_165_p2 = (shift_reg_215 + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start = grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg;

assign input_stream_peek_read = 1'b0;

assign mask_fu_158_p2 = ($signed(trunc_ln125_fu_154_p1) + $signed(6'd63));

assign output_stream_s_din = grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_output_stream_s_din;

assign shift_fu_135_p2 = (32'd6 - stage);

assign shl62_fu_198_p2 = 32'd1 << stage;

assign shl_ln125_fu_149_p2 = 32'd1 << shift_reg_215;

assign sub61_fu_192_p2 = (32'd9 - stage);

assign sub_i231_fu_186_p2 = ($signed(stage) + $signed(32'd4294967289));

assign sub_i268_fu_180_p2 = (32'd0 - shift_reg_215);

assign trunc_ln125_fu_154_p1 = shl_ln125_fu_149_p2[5:0];

assign trunc_ln145_fu_203_p1 = shl62_fu_198_p2[9:0];

endmodule //bf_unit
