<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="EX_9_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ClockDivider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk2simu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk2simu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clk2simu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk2simu_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="digital_loc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="digital_loc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="digital_loc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="digital_loc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="digital_loc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="digital_loc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="digital_loc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="digital_loc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="digital_loc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="digital_loc.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="digital_loc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="digital_loc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="digital_loc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digital_loc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="digital_loc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="digital_loc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="digital_loc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="digital_loc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="digital_loc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="digital_loc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="digital_loc.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="digital_loc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="digital_loc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="digital_loc_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="digital_loc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="digital_loc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="digital_loc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="digital_loc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="digital_loc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_loc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_loc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="digital_loc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="digital_loc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_loc_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="digital_loc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="digital_loc_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="digital_loc_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_loc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="smiu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="smiu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="smiu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="smiu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1397063873" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1397063873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400461305" xil_pn:in_ck="5240554766748455535" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1400461305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ClockDivider2.v"/>
      <outfile xil_pn:name="Debouncing.v"/>
      <outfile xil_pn:name="Dec.v"/>
      <outfile xil_pn:name="I2s.v"/>
      <outfile xil_pn:name="aasd.v"/>
      <outfile xil_pn:name="c.v"/>
      <outfile xil_pn:name="clk1.v"/>
      <outfile xil_pn:name="clk2.v"/>
      <outfile xil_pn:name="clk2simu.v"/>
      <outfile xil_pn:name="clk3.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="digital_loc.v"/>
      <outfile xil_pn:name="keep_data_or_not.v"/>
      <outfile xil_pn:name="ll.v"/>
      <outfile xil_pn:name="lp.v"/>
      <outfile xil_pn:name="sd.v"/>
      <outfile xil_pn:name="smiu.v"/>
    </transform>
    <transform xil_pn:end_ts="1400460483" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1435564098046543509" xil_pn:start_ts="1400460483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400460483" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2699396052164857321" xil_pn:start_ts="1400460483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397066211" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7285853981728745379" xil_pn:start_ts="1397066211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400461305" xil_pn:in_ck="5240554766748455535" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1400461305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ClockDivider2.v"/>
      <outfile xil_pn:name="Debouncing.v"/>
      <outfile xil_pn:name="Dec.v"/>
      <outfile xil_pn:name="I2s.v"/>
      <outfile xil_pn:name="aasd.v"/>
      <outfile xil_pn:name="c.v"/>
      <outfile xil_pn:name="clk1.v"/>
      <outfile xil_pn:name="clk2.v"/>
      <outfile xil_pn:name="clk2simu.v"/>
      <outfile xil_pn:name="clk3.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="digital_loc.v"/>
      <outfile xil_pn:name="keep_data_or_not.v"/>
      <outfile xil_pn:name="ll.v"/>
      <outfile xil_pn:name="lp.v"/>
      <outfile xil_pn:name="sd.v"/>
      <outfile xil_pn:name="smiu.v"/>
    </transform>
    <transform xil_pn:end_ts="1400461308" xil_pn:in_ck="5240554766748455535" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9023906203347535883" xil_pn:start_ts="1400461305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="smiu_beh.prj"/>
      <outfile xil_pn:name="smiu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1400461308" xil_pn:in_ck="4773593901482648085" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="429202369591166286" xil_pn:start_ts="1400461308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="smiu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1400491874" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1400491874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400491874" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-746580962293475020" xil_pn:start_ts="1400491874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400491874" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7285853981728745379" xil_pn:start_ts="1400491874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400491874" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1400491874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400491874" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1704755933511683790" xil_pn:start_ts="1400491874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400491874" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1400491874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400491874" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5217228543454335271" xil_pn:start_ts="1400491874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400569335" xil_pn:in_ck="-2767902615236673793" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="763490379559830928" xil_pn:start_ts="1400569325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="digital_loc.lso"/>
      <outfile xil_pn:name="digital_loc.ngc"/>
      <outfile xil_pn:name="digital_loc.ngr"/>
      <outfile xil_pn:name="digital_loc.prj"/>
      <outfile xil_pn:name="digital_loc.stx"/>
      <outfile xil_pn:name="digital_loc.syr"/>
      <outfile xil_pn:name="digital_loc.xst"/>
      <outfile xil_pn:name="digital_loc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1400505169" xil_pn:in_ck="100870012628949" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5829022665081367843" xil_pn:start_ts="1400505169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400569340" xil_pn:in_ck="-3799242354085309354" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3867970381444266752" xil_pn:start_ts="1400569335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="digital_loc.bld"/>
      <outfile xil_pn:name="digital_loc.ngd"/>
      <outfile xil_pn:name="digital_loc_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1400569344" xil_pn:in_ck="-3799242354085309353" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1400569340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="digital_loc.pcf"/>
      <outfile xil_pn:name="digital_loc_map.map"/>
      <outfile xil_pn:name="digital_loc_map.mrp"/>
      <outfile xil_pn:name="digital_loc_map.ncd"/>
      <outfile xil_pn:name="digital_loc_map.ngm"/>
      <outfile xil_pn:name="digital_loc_map.xrpt"/>
      <outfile xil_pn:name="digital_loc_summary.xml"/>
      <outfile xil_pn:name="digital_loc_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1400569357" xil_pn:in_ck="-2498537633087129872" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1400569344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="digital_loc.ncd"/>
      <outfile xil_pn:name="digital_loc.pad"/>
      <outfile xil_pn:name="digital_loc.par"/>
      <outfile xil_pn:name="digital_loc.ptwx"/>
      <outfile xil_pn:name="digital_loc.unroutes"/>
      <outfile xil_pn:name="digital_loc.xpi"/>
      <outfile xil_pn:name="digital_loc_pad.csv"/>
      <outfile xil_pn:name="digital_loc_pad.txt"/>
      <outfile xil_pn:name="digital_loc_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1400569371" xil_pn:in_ck="4746724524925796510" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1400569366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="digital_loc.bgn"/>
      <outfile xil_pn:name="digital_loc.bit"/>
      <outfile xil_pn:name="digital_loc.drc"/>
      <outfile xil_pn:name="digital_loc.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1400468255" xil_pn:in_ck="4746724524925783656" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1400468231">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1400569357" xil_pn:in_ck="-3799242354085309485" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1400569354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="digital_loc.twr"/>
      <outfile xil_pn:name="digital_loc.twx"/>
    </transform>
  </transforms>

</generated_project>
