Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 19 06:39:19 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2cTest_control_sets_placed.rpt
| Design       : i2cTest
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            8 |
| No           | No                    | Yes                    |              39 |           18 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              35 |           11 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------------------------------+--------------------------------------------+------------------+----------------+
|                 Clock Signal                |             Enable Signal             |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------------------------+---------------------------------------+--------------------------------------------+------------------+----------------+
|  I2C_CONTROLLER/i2c_clk_bit_reg_LDC_i_1_n_0 |                                       | I2C_CONTROLLER/i2c_clk_bit_reg_LDC_i_2_n_0 |                1 |              1 |
|  clk_MAIN_IBUF_BUFG                         |                                       | I2C_CONTROLLER/i2c_clk_bit_reg_LDC_i_2_n_0 |                1 |              1 |
|  clk_MAIN_IBUF_BUFG                         | I2C_CONTROLLER/i2c_clk_enable_reg_n_0 | I2C_CONTROLLER/i2c_clk_bit_reg_LDC_i_1_n_0 |                1 |              1 |
|  clk_MAIN_IBUF_BUFG                         |                                       |                                            |                3 |              4 |
|  clk_1KHz                                   |                                       | I2C_CONTROLLER/rst                         |                2 |              4 |
|  I2C_CONTROLLER/some_clk_BUFG               | rst_IBUF                              |                                            |                4 |              5 |
|  I2C_CONTROLLER/some_clk_BUFG               |                                       | I2C_CONTROLLER/rst                         |                4 |              6 |
|  I2C_CONTROLLER/some_clk_BUFG               | I2C_CONTROLLER/counter                | I2C_CONTROLLER/rst                         |                2 |              6 |
|  I2C_CONTROLLER/some_clk_BUFG               | I2C_CONTROLLER/i2c_dataToSend0        |                                            |                1 |              6 |
|  I2C_CONTROLLER/some_clk_BUFG               |                                       |                                            |                5 |              7 |
|  clk_MAIN_IBUF_BUFG                         | I2C_CONTROLLER/counter[10]_i_1_n_0    | I2C_CONTROLLER/i2c_clk_bit_reg_LDC_i_2_n_0 |                4 |             11 |
|  clk_MAIN_IBUF_BUFG                         | counter0                              |                                            |                6 |             24 |
|  clk_MAIN_IBUF_BUFG                         |                                       | I2C_CONTROLLER/rst                         |               11 |             28 |
|  clk_MAIN_IBUF_BUFG                         | I2C_CONTROLLER/E[0]                   | I2C_CONTROLLER/rst                         |                7 |             42 |
+---------------------------------------------+---------------------------------------+--------------------------------------------+------------------+----------------+


