{
	"author": [
		"Masafumi Takahashi",
		"Hiroyuki Takano",
		"Emi Kaneko",
		"Seigo Suzuki"
	],
	"booktitle": "Proceedings of the Second International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/1996",
	"dblpkey": "conf/hpca/TakahashiTKS96",
	"doi": "10.1109/HPCA.1996.501196",
	"ee": [
		"http://dx.doi.org/10.1109/HPCA.1996.501196",
		"http://doi.ieeecomputersociety.org/10.1109/HPCA.1996.501196"
	],
	"pages": "314-322",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"a",
		"share",
		"bus",
		"control",
		"mechan",
		"and",
		"a",
		"cach",
		"coher",
		"protocol",
		"for",
		"a",
		"high",
		"perform",
		"on",
		"chip",
		"multiprocessor"
	],
	"tag": [
		"multi",
		"protocol"
	],
	"title": "A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 1996
}