# Autogenerated CACTI config file
-size (bytes) 4194304
-block size (bytes) 512
-associativity 1
-UCA bank count 1
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-technology (u) 0.032
-page size (bits) 128
-burst length 4
-internal prefetch width 16
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 4096
-operating temperature (K) 340
-cache type "ram"
-tag size (b) "default"
-access mode - "normal"
-design objective 0:27:82:0:100
-deviate 60:436509:100000:569518:1000000
-NUCAdesign objective 100:98:0:0:100
-NUCAdeviate 10:9937:10000:1497:10000
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 12
-Wire signalling - "Global_10"
-Wire inside mat - "semi-global"
-Wire outside mat - "global"
-Interconnect projection - "aggressive"
-Core count 16
-Cache level - "L3"
