20:22:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\zbl\Desktop\ov5640\vitis\test1\temp_xsdb_launch_script.tcl
20:22:19 INFO  : Registering command handlers for Vitis TCF services
20:22:21 INFO  : XSCT server has started successfully.
20:22:21 INFO  : plnx-install-location is set to ''
20:22:21 INFO  : Successfully done setting XSCT server connection channel  
20:22:21 INFO  : Successfully done query RDI_DATADIR 
20:22:21 INFO  : Successfully done setting workspace for the tool. 
20:22:21 INFO  : Platform repository initialization has completed.
20:23:06 INFO  : Result from executing command 'getProjects': system_wrapper
20:23:06 INFO  : Result from executing command 'getPlatforms': 
20:23:06 INFO  : Platform 'system_wrapper' is added to custom repositories.
20:23:16 INFO  : Platform 'system_wrapper' is added to custom repositories.
20:25:08 INFO  : Result from executing command 'getProjects': system_wrapper
20:25:08 INFO  : Result from executing command 'getPlatforms': system_wrapper|C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/system_wrapper.xpfm
20:25:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:25:59 INFO  : 'jtag frequency' command is executed.
20:25:59 INFO  : Context for 'APU' is selected.
20:25:59 INFO  : System reset is completed.
20:26:02 INFO  : 'after 3000' command is executed.
20:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:26:06 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit"
20:26:06 INFO  : Context for 'APU' is selected.
20:26:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:06 INFO  : Context for 'APU' is selected.
20:26:06 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl' is done.
20:26:07 INFO  : 'ps7_init' command is executed.
20:26:07 INFO  : 'ps7_post_config' command is executed.
20:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:07 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:08 INFO  : 'con' command is executed.
20:26:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:08 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test1\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:29:34 INFO  : Disconnected from the channel tcfchan#2.
20:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:29:35 INFO  : 'jtag frequency' command is executed.
20:29:35 INFO  : Context for 'APU' is selected.
20:29:35 INFO  : System reset is completed.
20:29:38 INFO  : 'after 3000' command is executed.
20:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:29:41 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit"
20:29:41 INFO  : Context for 'APU' is selected.
20:29:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:41 INFO  : Context for 'APU' is selected.
20:29:41 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl' is done.
20:29:41 INFO  : 'ps7_init' command is executed.
20:29:41 INFO  : 'ps7_post_config' command is executed.
20:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:41 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:41 INFO  : 'con' command is executed.
20:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:41 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test1\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:31:40 INFO  : Disconnected from the channel tcfchan#3.
20:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:42 INFO  : 'jtag frequency' command is executed.
20:31:42 INFO  : Context for 'APU' is selected.
20:31:42 INFO  : System reset is completed.
20:31:45 INFO  : 'after 3000' command is executed.
20:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:31:47 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit"
20:31:47 INFO  : Context for 'APU' is selected.
20:31:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:31:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:47 INFO  : Context for 'APU' is selected.
20:31:47 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl' is done.
20:31:47 INFO  : 'ps7_init' command is executed.
20:31:47 INFO  : 'ps7_post_config' command is executed.
20:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:48 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:48 INFO  : 'con' command is executed.
20:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:31:48 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test1\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:32:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:32:31 INFO  : Disconnected from the channel tcfchan#4.
20:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:32:32 INFO  : 'jtag frequency' command is executed.
20:32:32 INFO  : Context for 'APU' is selected.
20:32:32 INFO  : System reset is completed.
20:32:35 INFO  : 'after 3000' command is executed.
20:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:32:38 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit"
20:32:38 INFO  : Context for 'APU' is selected.
20:32:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:32:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:38 INFO  : Context for 'APU' is selected.
20:32:38 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl' is done.
20:32:38 INFO  : 'ps7_init' command is executed.
20:32:38 INFO  : 'ps7_post_config' command is executed.
20:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:38 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:38 INFO  : 'con' command is executed.
20:32:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:38 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test1\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:40:11 INFO  : Disconnected from the channel tcfchan#5.
20:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:40:12 INFO  : 'jtag frequency' command is executed.
20:40:12 INFO  : Context for 'APU' is selected.
20:40:12 INFO  : System reset is completed.
20:40:15 INFO  : 'after 3000' command is executed.
20:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:40:18 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit"
20:40:18 INFO  : Context for 'APU' is selected.
20:40:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:18 INFO  : Context for 'APU' is selected.
20:40:18 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl' is done.
20:40:18 INFO  : 'ps7_init' command is executed.
20:40:18 INFO  : 'ps7_post_config' command is executed.
20:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:18 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:18 INFO  : 'con' command is executed.
20:40:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:18 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test1\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:40:37 INFO  : Disconnected from the channel tcfchan#6.
20:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:40:38 INFO  : 'jtag frequency' command is executed.
20:40:38 INFO  : Context for 'APU' is selected.
20:40:38 INFO  : System reset is completed.
20:40:41 INFO  : 'after 3000' command is executed.
20:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:40:44 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit"
20:40:44 INFO  : Context for 'APU' is selected.
20:40:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:40:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:44 INFO  : Context for 'APU' is selected.
20:40:44 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl' is done.
20:40:44 INFO  : 'ps7_init' command is executed.
20:40:44 INFO  : 'ps7_post_config' command is executed.
20:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:44 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:44 INFO  : 'con' command is executed.
20:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:44 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test1\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:41:03 INFO  : Disconnected from the channel tcfchan#7.
20:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:41:04 INFO  : 'jtag frequency' command is executed.
20:41:04 INFO  : Context for 'APU' is selected.
20:41:04 INFO  : System reset is completed.
20:41:07 INFO  : 'after 3000' command is executed.
20:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:41:09 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit"
20:41:09 INFO  : Context for 'APU' is selected.
20:41:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:09 INFO  : Context for 'APU' is selected.
20:41:09 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl' is done.
20:41:10 INFO  : 'ps7_init' command is executed.
20:41:10 INFO  : 'ps7_post_config' command is executed.
20:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:10 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test1/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test1/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:10 INFO  : 'con' command is executed.
20:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:41:10 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test1\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:45:25 INFO  : Disconnected from the channel tcfchan#8.
