flow GF_rcc_core0_ifd_m0_mbist_4N_1W8R_NV {
    in failNonStop = testProgramVariables.getBoolean("SYS.OFFLINE") || testProgramVariables.getBoolean("TP_FAIL_NON_STOP");
    setup {

        suite rv_mbist_preamble_0_40ns_042525_8 calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rv_mbist_preamble_0_40ns_042525_8.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rv_mbist_preamble_0_40ns_042525_8.rv_mbist_preamble_0_40ns_042525_8_Pseq);
            maxFailedCycles=2000;
            ffvCycles=2000;
        }


        suite rcc_core0_ifd_m0_mbist_4N_1W8R_NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.rcc_core0_ifd_m0_mbist_4N_1W8R_NV_Pseq);
            maxFailedCycles=200000;
            ffvCycles=200000;
        }
        suite rv_ccs_tcu_ClockBypass_40ns_NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.DEBUG_0426.rv_ccs_tcu_ClockBypass_40ns_042525_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue);
            operatingSequence=setupRef(Patterns.DEBUG_0426.rv_ccs_tcu_ClockBypass_40ns_042525_1.rv_ccs_tcu_ClockBypass_40ns_NV_Pseq);
            maxFailedCycles=2000;
            ffvCycles=2000;
        }
        suite rcc_core0_ifd_m0_mbist_4N_1W8R_800NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue800);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.rcc_core0_ifd_m0_mbist_4N_1W8R_NV_Pseq);
            maxFailedCycles=200000;
            ffvCycles=200000;
        }
        suite rcc_core0_ifd_m0_mbist_4N_1W8R_850NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue850);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.rcc_core0_ifd_m0_mbist_4N_1W8R_NV_Pseq);
            maxFailedCycles=200000;
            ffvCycles=200000;
        }
        suite rcc_core0_ifd_m0_mbist_4N_1W8R_900NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue900);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.rcc_core0_ifd_m0_mbist_4N_1W8R_NV_Pseq);
            maxFailedCycles=200000;
            ffvCycles=200000;
        }
        suite rcc_core0_ifd_m0_mbist_4N_1W8R_950NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue950);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.rcc_core0_ifd_m0_mbist_4N_1W8R_NV_Pseq);
            maxFailedCycles=200000;
            ffvCycles=200000;
        }
        suite rcc_core0_ifd_m0_mbist_4N_1W8R_1000NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue1000);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.rcc_core0_ifd_m0_mbist_4N_1W8R_NV_Pseq);
            maxFailedCycles=200000;
            ffvCycles=200000;
        }
        suite rcc_core0_ifd_m0_mbist_4N_1W8R_1050NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue1050);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.rcc_core0_ifd_m0_mbist_4N_1W8R_NV_Pseq);
            maxFailedCycles=200000;
            ffvCycles=200000;
        }
        suite rcc_core0_ifd_m0_mbist_4N_1W8R_1100NV calls digital.FunctionalTest_wo_profiling{
            timingSpec=setupRef(Timings.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.project_tim_specs);
            levelSpec=setupRef(Levels.DFT_Vtyp.DFT_Vtyp_specValue1100);
            operatingSequence=setupRef(Patterns.debug_0510_m1_noneScan.rcc_core0_ifd_m0_mbist_4N_1W8R_051025_1.rcc_core0_ifd_m0_mbist_4N_1W8R_NV_Pseq);
            maxFailedCycles=200000;
            ffvCycles=200000;
        }
    }
    execute {
        rv_mbist_preamble_0_40ns_042525_8.execute();
        // rv_ccs_tcu_ClockBypass_40ns_NV.execute();
        rcc_core0_ifd_m0_mbist_4N_1W8R_800NV.execute();
        rv_mbist_preamble_0_40ns_042525_8.execute();
        // rv_ccs_tcu_ClockBypass_40ns_NV.execute();
        rcc_core0_ifd_m0_mbist_4N_1W8R_850NV.execute();
        rv_mbist_preamble_0_40ns_042525_8.execute();
        // rv_ccs_tcu_ClockBypass_40ns_NV.execute();
        rcc_core0_ifd_m0_mbist_4N_1W8R_900NV.execute();
        rv_mbist_preamble_0_40ns_042525_8.execute();
        // rv_ccs_tcu_ClockBypass_40ns_NV.execute();
        rcc_core0_ifd_m0_mbist_4N_1W8R_950NV.execute();
        rv_mbist_preamble_0_40ns_042525_8.execute();
        // rv_ccs_tcu_ClockBypass_40ns_NV.execute();
        rcc_core0_ifd_m0_mbist_4N_1W8R_1000NV.execute();
        rv_mbist_preamble_0_40ns_042525_8.execute();
        // rv_ccs_tcu_ClockBypass_40ns_NV.execute();
        rcc_core0_ifd_m0_mbist_4N_1W8R_1050NV.execute();
        rv_mbist_preamble_0_40ns_042525_8.execute();
        // rv_ccs_tcu_ClockBypass_40ns_NV.execute();
        rcc_core0_ifd_m0_mbist_4N_1W8R_1100NV.execute();

    }
}
