; (c) Copyright 2001-2008 Zilog, Inc.
;-------------------------------------------------------------------------
; Short Multiply Unsigned
; Input:
;	Operand1: 
;		  BC : 16 bits
; 
;	Operand2: 
;		  HL : 16 bits
;
; Output:
;	Result:   HL : 16 bits
;
; Registers Used:
;	none
;-------------------------------------------------------------------------
	.def __smulu
	.assume adl=1

__smulu        equ 000228h

