[{"commit":{"message":"AArch64: [vectorapi] Backend implementation of VectorMask.fromLong with SVE2\n\nThis patch implements AArch64 codegen for VectorLongToMask using the\nSVE2 BitPerm feature. With this patch, the final code (generated on an\nSVE vector reg size of 512-bit QEMU emulator) is shown as below:\n\n        mov     z17.b, #0\n        mov     v17.d[0], x13\n        sunpklo z17.h, z17.b\n        sunpklo z17.s, z17.h\n        sunpklo z17.d, z17.s\n        mov     z16.b, #1\n        bdep    z17.d, z17.d, z16.d\n        cmpne   p0.b, p7\/z, z17.b, #0\n\nChange-Id: I9135fce39c8a08c72b757c78b258f5d968baa7ff"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4"},{"filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp"},{"filename":"test\/hotspot\/gtest\/aarch64\/aarch64-asmtest.py"},{"filename":"test\/hotspot\/gtest\/aarch64\/asmtest.out.h"}],"sha":"780c07024343be4e240a5e00c55084382a18f05f"}]