ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/spi.c"
  20              		.section	.text.MX_SPI1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI1_Init:
  28              	.LFB134:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  30:Core/Src/spi.c **** 
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 2


  31:Core/Src/spi.c **** /* SPI1 init function */
  32:Core/Src/spi.c **** void MX_SPI1_Init(void)
  33:Core/Src/spi.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:Core/Src/spi.c **** 
  41:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  37              		.loc 1 42 3 view .LVU1
  38              		.loc 1 42 18 is_stmt 0 view .LVU2
  39 0002 0F48     		ldr	r0, .L5
  40 0004 0F4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  43:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 43 3 is_stmt 1 view .LVU3
  43              		.loc 1 43 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  44:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 44 3 is_stmt 1 view .LVU5
  47              		.loc 1 44 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  45:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 45 3 is_stmt 1 view .LVU7
  51              		.loc 1 45 23 is_stmt 0 view .LVU8
  52 0012 C360     		str	r3, [r0, #12]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
  53              		.loc 1 46 3 is_stmt 1 view .LVU9
  54              		.loc 1 46 26 is_stmt 0 view .LVU10
  55 0014 0222     		movs	r2, #2
  56 0016 0261     		str	r2, [r0, #16]
  47:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  57              		.loc 1 47 3 is_stmt 1 view .LVU11
  58              		.loc 1 47 23 is_stmt 0 view .LVU12
  59 0018 0122     		movs	r2, #1
  60 001a 4261     		str	r2, [r0, #20]
  48:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  61              		.loc 1 48 3 is_stmt 1 view .LVU13
  62              		.loc 1 48 18 is_stmt 0 view .LVU14
  63 001c 4FF40072 		mov	r2, #512
  64 0020 8261     		str	r2, [r0, #24]
  49:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
  65              		.loc 1 49 3 is_stmt 1 view .LVU15
  66              		.loc 1 49 32 is_stmt 0 view .LVU16
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 3


  67 0022 3822     		movs	r2, #56
  68 0024 C261     		str	r2, [r0, #28]
  50:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  69              		.loc 1 50 3 is_stmt 1 view .LVU17
  70              		.loc 1 50 23 is_stmt 0 view .LVU18
  71 0026 0362     		str	r3, [r0, #32]
  51:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  72              		.loc 1 51 3 is_stmt 1 view .LVU19
  73              		.loc 1 51 21 is_stmt 0 view .LVU20
  74 0028 4362     		str	r3, [r0, #36]
  52:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  75              		.loc 1 52 3 is_stmt 1 view .LVU21
  76              		.loc 1 52 29 is_stmt 0 view .LVU22
  77 002a 8362     		str	r3, [r0, #40]
  53:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  78              		.loc 1 53 3 is_stmt 1 view .LVU23
  79              		.loc 1 53 28 is_stmt 0 view .LVU24
  80 002c 0A23     		movs	r3, #10
  81 002e C362     		str	r3, [r0, #44]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  82              		.loc 1 54 3 is_stmt 1 view .LVU25
  83              		.loc 1 54 7 is_stmt 0 view .LVU26
  84 0030 FFF7FEFF 		bl	HAL_SPI_Init
  85              	.LVL0:
  86              		.loc 1 54 6 discriminator 1 view .LVU27
  87 0034 00B9     		cbnz	r0, .L4
  88              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  89              		.loc 1 62 1 view .LVU28
  90 0036 08BD     		pop	{r3, pc}
  91              	.L4:
  56:Core/Src/spi.c ****   }
  92              		.loc 1 56 5 is_stmt 1 view .LVU29
  93 0038 FFF7FEFF 		bl	Error_Handler
  94              	.LVL1:
  95              		.loc 1 62 1 is_stmt 0 view .LVU30
  96 003c FBE7     		b	.L1
  97              	.L6:
  98 003e 00BF     		.align	2
  99              	.L5:
 100 0040 00000000 		.word	hspi1
 101 0044 00300140 		.word	1073819648
 102              		.cfi_endproc
 103              	.LFE134:
 105              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 106              		.align	1
 107              		.global	HAL_SPI_MspInit
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 4


 112              	HAL_SPI_MspInit:
 113              	.LVL2:
 114              	.LFB135:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 115              		.loc 1 65 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 32
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		.loc 1 65 1 is_stmt 0 view .LVU32
 120 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 121              		.cfi_def_cfa_offset 28
 122              		.cfi_offset 4, -28
 123              		.cfi_offset 5, -24
 124              		.cfi_offset 6, -20
 125              		.cfi_offset 7, -16
 126              		.cfi_offset 8, -12
 127              		.cfi_offset 9, -8
 128              		.cfi_offset 14, -4
 129 0004 89B0     		sub	sp, sp, #36
 130              		.cfi_def_cfa_offset 64
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 131              		.loc 1 67 3 is_stmt 1 view .LVU33
 132              		.loc 1 67 20 is_stmt 0 view .LVU34
 133 0006 0023     		movs	r3, #0
 134 0008 0393     		str	r3, [sp, #12]
 135 000a 0493     		str	r3, [sp, #16]
 136 000c 0593     		str	r3, [sp, #20]
 137 000e 0693     		str	r3, [sp, #24]
 138 0010 0793     		str	r3, [sp, #28]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 139              		.loc 1 68 3 is_stmt 1 view .LVU35
 140              		.loc 1 68 15 is_stmt 0 view .LVU36
 141 0012 0268     		ldr	r2, [r0]
 142              		.loc 1 68 5 view .LVU37
 143 0014 3F4B     		ldr	r3, .L15
 144 0016 9A42     		cmp	r2, r3
 145 0018 02D0     		beq	.L12
 146              	.LVL3:
 147              	.L7:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  77:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  78:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  79:Core/Src/spi.c ****     PB4     ------> SPI1_MISO
  80:Core/Src/spi.c ****     PB3     ------> SPI1_SCK
  81:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  82:Core/Src/spi.c ****     */
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 5


  84:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  89:Core/Src/spi.c **** 
  90:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
  91:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  92:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  93:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  94:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  95:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c ****     /* SPI1 DMA Init */
  98:Core/Src/spi.c ****     /* SPI1_RX Init */
  99:Core/Src/spi.c ****     hdma_spi1_rx.Instance = DMA2_Stream2;
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 101:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 102:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 103:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 104:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 105:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 106:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 107:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 108:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 109:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 110:Core/Src/spi.c ****     {
 111:Core/Src/spi.c ****       Error_Handler();
 112:Core/Src/spi.c ****     }
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c ****     /* SPI1_TX Init */
 117:Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 121:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 122:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 123:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 124:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 125:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 126:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 127:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 128:Core/Src/spi.c ****     {
 129:Core/Src/spi.c ****       Error_Handler();
 130:Core/Src/spi.c ****     }
 131:Core/Src/spi.c **** 
 132:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 133:Core/Src/spi.c **** 
 134:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 135:Core/Src/spi.c **** 
 136:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 137:Core/Src/spi.c ****   }
 138:Core/Src/spi.c **** }
 148              		.loc 1 138 1 view .LVU38
 149 001a 09B0     		add	sp, sp, #36
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 6


 150              		.cfi_remember_state
 151              		.cfi_def_cfa_offset 28
 152              		@ sp needed
 153 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 154              	.LVL4:
 155              	.L12:
 156              		.cfi_restore_state
 157              		.loc 1 138 1 view .LVU39
 158 0020 0446     		mov	r4, r0
  74:Core/Src/spi.c **** 
 159              		.loc 1 74 5 is_stmt 1 view .LVU40
 160              	.LBB2:
  74:Core/Src/spi.c **** 
 161              		.loc 1 74 5 view .LVU41
 162 0022 0025     		movs	r5, #0
 163 0024 0095     		str	r5, [sp]
  74:Core/Src/spi.c **** 
 164              		.loc 1 74 5 view .LVU42
 165 0026 03F58433 		add	r3, r3, #67584
 166 002a 5A6C     		ldr	r2, [r3, #68]
 167 002c 42F48052 		orr	r2, r2, #4096
 168 0030 5A64     		str	r2, [r3, #68]
  74:Core/Src/spi.c **** 
 169              		.loc 1 74 5 view .LVU43
 170 0032 5A6C     		ldr	r2, [r3, #68]
 171 0034 02F48052 		and	r2, r2, #4096
 172 0038 0092     		str	r2, [sp]
  74:Core/Src/spi.c **** 
 173              		.loc 1 74 5 view .LVU44
 174 003a 009A     		ldr	r2, [sp]
 175              	.LBE2:
  74:Core/Src/spi.c **** 
 176              		.loc 1 74 5 view .LVU45
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 177              		.loc 1 76 5 view .LVU46
 178              	.LBB3:
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 179              		.loc 1 76 5 view .LVU47
 180 003c 0195     		str	r5, [sp, #4]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 181              		.loc 1 76 5 view .LVU48
 182 003e 1A6B     		ldr	r2, [r3, #48]
 183 0040 42F00202 		orr	r2, r2, #2
 184 0044 1A63     		str	r2, [r3, #48]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 185              		.loc 1 76 5 view .LVU49
 186 0046 1A6B     		ldr	r2, [r3, #48]
 187 0048 02F00202 		and	r2, r2, #2
 188 004c 0192     		str	r2, [sp, #4]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 189              		.loc 1 76 5 view .LVU50
 190 004e 019A     		ldr	r2, [sp, #4]
 191              	.LBE3:
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 192              		.loc 1 76 5 view .LVU51
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 193              		.loc 1 77 5 view .LVU52
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 7


 194              	.LBB4:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 195              		.loc 1 77 5 view .LVU53
 196 0050 0295     		str	r5, [sp, #8]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 197              		.loc 1 77 5 view .LVU54
 198 0052 1A6B     		ldr	r2, [r3, #48]
 199 0054 42F00102 		orr	r2, r2, #1
 200 0058 1A63     		str	r2, [r3, #48]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 201              		.loc 1 77 5 view .LVU55
 202 005a 1B6B     		ldr	r3, [r3, #48]
 203 005c 03F00103 		and	r3, r3, #1
 204 0060 0293     		str	r3, [sp, #8]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 205              		.loc 1 77 5 view .LVU56
 206 0062 029B     		ldr	r3, [sp, #8]
 207              	.LBE4:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 208              		.loc 1 77 5 view .LVU57
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 83 5 view .LVU58
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 83 25 is_stmt 0 view .LVU59
 211 0064 1823     		movs	r3, #24
 212 0066 0393     		str	r3, [sp, #12]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 213              		.loc 1 84 5 is_stmt 1 view .LVU60
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 214              		.loc 1 84 26 is_stmt 0 view .LVU61
 215 0068 4FF00209 		mov	r9, #2
 216 006c CDF81090 		str	r9, [sp, #16]
  85:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 217              		.loc 1 85 5 is_stmt 1 view .LVU62
  85:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 218              		.loc 1 85 26 is_stmt 0 view .LVU63
 219 0070 4FF00108 		mov	r8, #1
 220 0074 CDF81480 		str	r8, [sp, #20]
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 221              		.loc 1 86 5 is_stmt 1 view .LVU64
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 222              		.loc 1 86 27 is_stmt 0 view .LVU65
 223 0078 0327     		movs	r7, #3
 224 007a 0697     		str	r7, [sp, #24]
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 225              		.loc 1 87 5 is_stmt 1 view .LVU66
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 226              		.loc 1 87 31 is_stmt 0 view .LVU67
 227 007c 0526     		movs	r6, #5
 228 007e 0796     		str	r6, [sp, #28]
  88:Core/Src/spi.c **** 
 229              		.loc 1 88 5 is_stmt 1 view .LVU68
 230 0080 03A9     		add	r1, sp, #12
 231 0082 2548     		ldr	r0, .L15+4
 232              	.LVL5:
  88:Core/Src/spi.c **** 
 233              		.loc 1 88 5 is_stmt 0 view .LVU69
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 8


 234 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL6:
  90:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 236              		.loc 1 90 5 is_stmt 1 view .LVU70
  90:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237              		.loc 1 90 25 is_stmt 0 view .LVU71
 238 0088 8023     		movs	r3, #128
 239 008a 0393     		str	r3, [sp, #12]
  91:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 240              		.loc 1 91 5 is_stmt 1 view .LVU72
  91:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 241              		.loc 1 91 26 is_stmt 0 view .LVU73
 242 008c CDF81090 		str	r9, [sp, #16]
  92:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 243              		.loc 1 92 5 is_stmt 1 view .LVU74
  92:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 244              		.loc 1 92 26 is_stmt 0 view .LVU75
 245 0090 CDF81480 		str	r8, [sp, #20]
  93:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 246              		.loc 1 93 5 is_stmt 1 view .LVU76
  93:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 247              		.loc 1 93 27 is_stmt 0 view .LVU77
 248 0094 0697     		str	r7, [sp, #24]
  94:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 249              		.loc 1 94 5 is_stmt 1 view .LVU78
  94:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 250              		.loc 1 94 31 is_stmt 0 view .LVU79
 251 0096 0796     		str	r6, [sp, #28]
  95:Core/Src/spi.c **** 
 252              		.loc 1 95 5 is_stmt 1 view .LVU80
 253 0098 03A9     		add	r1, sp, #12
 254 009a 2048     		ldr	r0, .L15+8
 255 009c FFF7FEFF 		bl	HAL_GPIO_Init
 256              	.LVL7:
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 257              		.loc 1 99 5 view .LVU81
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 258              		.loc 1 99 27 is_stmt 0 view .LVU82
 259 00a0 1F48     		ldr	r0, .L15+12
 260 00a2 204B     		ldr	r3, .L15+16
 261 00a4 0360     		str	r3, [r0]
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 262              		.loc 1 100 5 is_stmt 1 view .LVU83
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 263              		.loc 1 100 31 is_stmt 0 view .LVU84
 264 00a6 4FF0C063 		mov	r3, #100663296
 265 00aa 4360     		str	r3, [r0, #4]
 101:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 266              		.loc 1 101 5 is_stmt 1 view .LVU85
 101:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 267              		.loc 1 101 33 is_stmt 0 view .LVU86
 268 00ac 8560     		str	r5, [r0, #8]
 102:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 269              		.loc 1 102 5 is_stmt 1 view .LVU87
 102:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 270              		.loc 1 102 33 is_stmt 0 view .LVU88
 271 00ae C560     		str	r5, [r0, #12]
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 9


 103:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 272              		.loc 1 103 5 is_stmt 1 view .LVU89
 103:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 273              		.loc 1 103 30 is_stmt 0 view .LVU90
 274 00b0 4FF48063 		mov	r3, #1024
 275 00b4 0361     		str	r3, [r0, #16]
 104:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 276              		.loc 1 104 5 is_stmt 1 view .LVU91
 104:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 277              		.loc 1 104 43 is_stmt 0 view .LVU92
 278 00b6 4561     		str	r5, [r0, #20]
 105:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 279              		.loc 1 105 5 is_stmt 1 view .LVU93
 105:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 280              		.loc 1 105 40 is_stmt 0 view .LVU94
 281 00b8 8561     		str	r5, [r0, #24]
 106:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 282              		.loc 1 106 5 is_stmt 1 view .LVU95
 106:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 283              		.loc 1 106 28 is_stmt 0 view .LVU96
 284 00ba C561     		str	r5, [r0, #28]
 107:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 285              		.loc 1 107 5 is_stmt 1 view .LVU97
 107:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 286              		.loc 1 107 32 is_stmt 0 view .LVU98
 287 00bc 4FF44033 		mov	r3, #196608
 288 00c0 0362     		str	r3, [r0, #32]
 108:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 289              		.loc 1 108 5 is_stmt 1 view .LVU99
 108:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 290              		.loc 1 108 32 is_stmt 0 view .LVU100
 291 00c2 4562     		str	r5, [r0, #36]
 109:Core/Src/spi.c ****     {
 292              		.loc 1 109 5 is_stmt 1 view .LVU101
 109:Core/Src/spi.c ****     {
 293              		.loc 1 109 9 is_stmt 0 view .LVU102
 294 00c4 FFF7FEFF 		bl	HAL_DMA_Init
 295              	.LVL8:
 109:Core/Src/spi.c ****     {
 296              		.loc 1 109 8 discriminator 1 view .LVU103
 297 00c8 E8B9     		cbnz	r0, .L13
 298              	.L9:
 114:Core/Src/spi.c **** 
 299              		.loc 1 114 5 is_stmt 1 view .LVU104
 114:Core/Src/spi.c **** 
 300              		.loc 1 114 5 view .LVU105
 301 00ca 154B     		ldr	r3, .L15+12
 302 00cc E364     		str	r3, [r4, #76]
 114:Core/Src/spi.c **** 
 303              		.loc 1 114 5 view .LVU106
 304 00ce 9C63     		str	r4, [r3, #56]
 114:Core/Src/spi.c **** 
 305              		.loc 1 114 5 view .LVU107
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 306              		.loc 1 117 5 view .LVU108
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 307              		.loc 1 117 27 is_stmt 0 view .LVU109
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 10


 308 00d0 1548     		ldr	r0, .L15+20
 309 00d2 164B     		ldr	r3, .L15+24
 310 00d4 0360     		str	r3, [r0]
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 311              		.loc 1 118 5 is_stmt 1 view .LVU110
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 312              		.loc 1 118 31 is_stmt 0 view .LVU111
 313 00d6 4FF0C063 		mov	r3, #100663296
 314 00da 4360     		str	r3, [r0, #4]
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 315              		.loc 1 119 5 is_stmt 1 view .LVU112
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 316              		.loc 1 119 33 is_stmt 0 view .LVU113
 317 00dc 4023     		movs	r3, #64
 318 00de 8360     		str	r3, [r0, #8]
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 319              		.loc 1 120 5 is_stmt 1 view .LVU114
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 320              		.loc 1 120 33 is_stmt 0 view .LVU115
 321 00e0 0023     		movs	r3, #0
 322 00e2 C360     		str	r3, [r0, #12]
 121:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 323              		.loc 1 121 5 is_stmt 1 view .LVU116
 121:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 324              		.loc 1 121 30 is_stmt 0 view .LVU117
 325 00e4 4FF48062 		mov	r2, #1024
 326 00e8 0261     		str	r2, [r0, #16]
 122:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 327              		.loc 1 122 5 is_stmt 1 view .LVU118
 122:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 328              		.loc 1 122 43 is_stmt 0 view .LVU119
 329 00ea 4361     		str	r3, [r0, #20]
 123:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 330              		.loc 1 123 5 is_stmt 1 view .LVU120
 123:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 331              		.loc 1 123 40 is_stmt 0 view .LVU121
 332 00ec 8361     		str	r3, [r0, #24]
 124:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 333              		.loc 1 124 5 is_stmt 1 view .LVU122
 124:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 334              		.loc 1 124 28 is_stmt 0 view .LVU123
 335 00ee C361     		str	r3, [r0, #28]
 125:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 336              		.loc 1 125 5 is_stmt 1 view .LVU124
 125:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 337              		.loc 1 125 32 is_stmt 0 view .LVU125
 338 00f0 4FF44032 		mov	r2, #196608
 339 00f4 0262     		str	r2, [r0, #32]
 126:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 340              		.loc 1 126 5 is_stmt 1 view .LVU126
 126:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 341              		.loc 1 126 32 is_stmt 0 view .LVU127
 342 00f6 4362     		str	r3, [r0, #36]
 127:Core/Src/spi.c ****     {
 343              		.loc 1 127 5 is_stmt 1 view .LVU128
 127:Core/Src/spi.c ****     {
 344              		.loc 1 127 9 is_stmt 0 view .LVU129
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 11


 345 00f8 FFF7FEFF 		bl	HAL_DMA_Init
 346              	.LVL9:
 127:Core/Src/spi.c ****     {
 347              		.loc 1 127 8 discriminator 1 view .LVU130
 348 00fc 30B9     		cbnz	r0, .L14
 349              	.L10:
 132:Core/Src/spi.c **** 
 350              		.loc 1 132 5 is_stmt 1 view .LVU131
 132:Core/Src/spi.c **** 
 351              		.loc 1 132 5 view .LVU132
 352 00fe 0A4B     		ldr	r3, .L15+20
 353 0100 A364     		str	r3, [r4, #72]
 132:Core/Src/spi.c **** 
 354              		.loc 1 132 5 view .LVU133
 355 0102 9C63     		str	r4, [r3, #56]
 132:Core/Src/spi.c **** 
 356              		.loc 1 132 5 discriminator 1 view .LVU134
 357              		.loc 1 138 1 is_stmt 0 view .LVU135
 358 0104 89E7     		b	.L7
 359              	.L13:
 111:Core/Src/spi.c ****     }
 360              		.loc 1 111 7 is_stmt 1 view .LVU136
 361 0106 FFF7FEFF 		bl	Error_Handler
 362              	.LVL10:
 363 010a DEE7     		b	.L9
 364              	.L14:
 129:Core/Src/spi.c ****     }
 365              		.loc 1 129 7 view .LVU137
 366 010c FFF7FEFF 		bl	Error_Handler
 367              	.LVL11:
 368 0110 F5E7     		b	.L10
 369              	.L16:
 370 0112 00BF     		.align	2
 371              	.L15:
 372 0114 00300140 		.word	1073819648
 373 0118 00040240 		.word	1073873920
 374 011c 00000240 		.word	1073872896
 375 0120 00000000 		.word	hdma_spi1_rx
 376 0124 40640240 		.word	1073898560
 377 0128 00000000 		.word	hdma_spi1_tx
 378 012c 58640240 		.word	1073898584
 379              		.cfi_endproc
 380              	.LFE135:
 382              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 383              		.align	1
 384              		.global	HAL_SPI_MspDeInit
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 389              	HAL_SPI_MspDeInit:
 390              	.LVL12:
 391              	.LFB136:
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 141:Core/Src/spi.c **** {
 392              		.loc 1 141 1 view -0
 393              		.cfi_startproc
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 12


 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 142:Core/Src/spi.c **** 
 143:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 396              		.loc 1 143 3 view .LVU139
 397              		.loc 1 143 15 is_stmt 0 view .LVU140
 398 0000 0268     		ldr	r2, [r0]
 399              		.loc 1 143 5 view .LVU141
 400 0002 0D4B     		ldr	r3, .L24
 401 0004 9A42     		cmp	r2, r3
 402 0006 00D0     		beq	.L23
 403 0008 7047     		bx	lr
 404              	.L23:
 141:Core/Src/spi.c **** 
 405              		.loc 1 141 1 view .LVU142
 406 000a 10B5     		push	{r4, lr}
 407              		.cfi_def_cfa_offset 8
 408              		.cfi_offset 4, -8
 409              		.cfi_offset 14, -4
 410 000c 0446     		mov	r4, r0
 144:Core/Src/spi.c ****   {
 145:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 146:Core/Src/spi.c **** 
 147:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 148:Core/Src/spi.c ****     /* Peripheral clock disable */
 149:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 411              		.loc 1 149 5 is_stmt 1 view .LVU143
 412 000e 0B4A     		ldr	r2, .L24+4
 413 0010 536C     		ldr	r3, [r2, #68]
 414 0012 23F48053 		bic	r3, r3, #4096
 415 0016 5364     		str	r3, [r2, #68]
 150:Core/Src/spi.c **** 
 151:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 152:Core/Src/spi.c ****     PB4     ------> SPI1_MISO
 153:Core/Src/spi.c ****     PB3     ------> SPI1_SCK
 154:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 155:Core/Src/spi.c ****     */
 156:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_3);
 416              		.loc 1 156 5 view .LVU144
 417 0018 1821     		movs	r1, #24
 418 001a 0948     		ldr	r0, .L24+8
 419              	.LVL13:
 420              		.loc 1 156 5 is_stmt 0 view .LVU145
 421 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 422              	.LVL14:
 157:Core/Src/spi.c **** 
 158:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 423              		.loc 1 158 5 is_stmt 1 view .LVU146
 424 0020 8021     		movs	r1, #128
 425 0022 0848     		ldr	r0, .L24+12
 426 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 427              	.LVL15:
 159:Core/Src/spi.c **** 
 160:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 161:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
 428              		.loc 1 161 5 view .LVU147
 429 0028 E06C     		ldr	r0, [r4, #76]
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 13


 430 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 431              	.LVL16:
 162:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 432              		.loc 1 162 5 view .LVU148
 433 002e A06C     		ldr	r0, [r4, #72]
 434 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 435              	.LVL17:
 163:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 164:Core/Src/spi.c **** 
 165:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 166:Core/Src/spi.c ****   }
 167:Core/Src/spi.c **** }
 436              		.loc 1 167 1 is_stmt 0 view .LVU149
 437 0034 10BD     		pop	{r4, pc}
 438              	.LVL18:
 439              	.L25:
 440              		.loc 1 167 1 view .LVU150
 441 0036 00BF     		.align	2
 442              	.L24:
 443 0038 00300140 		.word	1073819648
 444 003c 00380240 		.word	1073887232
 445 0040 00040240 		.word	1073873920
 446 0044 00000240 		.word	1073872896
 447              		.cfi_endproc
 448              	.LFE136:
 450              		.global	hdma_spi1_tx
 451              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 452              		.align	2
 455              	hdma_spi1_tx:
 456 0000 00000000 		.space	96
 456      00000000 
 456      00000000 
 456      00000000 
 456      00000000 
 457              		.global	hdma_spi1_rx
 458              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 459              		.align	2
 462              	hdma_spi1_rx:
 463 0000 00000000 		.space	96
 463      00000000 
 463      00000000 
 463      00000000 
 463      00000000 
 464              		.global	hspi1
 465              		.section	.bss.hspi1,"aw",%nobits
 466              		.align	2
 469              	hspi1:
 470 0000 00000000 		.space	88
 470      00000000 
 470      00000000 
 470      00000000 
 470      00000000 
 471              		.text
 472              	.Letext0:
 473              		.file 2 "C:/Users/Sive/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 474              		.file 3 "C:/Users/Sive/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 475              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 14


 476              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 477              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 478              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 479              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 480              		.file 9 "Core/Inc/spi.h"
 481              		.file 10 "Core/Inc/main.h"
ARM GAS  C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:21     .text.MX_SPI1_Init:00000000 $t
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:27     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:100    .text.MX_SPI1_Init:00000040 $d
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:469    .bss.hspi1:00000000 hspi1
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:106    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:112    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:372    .text.HAL_SPI_MspInit:00000114 $d
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:462    .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:455    .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:383    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:389    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:443    .text.HAL_SPI_MspDeInit:00000038 $d
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:452    .bss.hdma_spi1_tx:00000000 $d
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:459    .bss.hdma_spi1_rx:00000000 $d
C:\Users\Sive\AppData\Local\Temp\cc8OeYQf.s:466    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
