The following files were generated for 'icon_v1_06_a_1' in directory
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\ip\chipscope_icon_v1_06_a_1\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * icon_v1_06_a_1.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * icon_v1_06_a_1.constraints/icon_v1_06_a_1.ucf
   * icon_v1_06_a_1.constraints/icon_v1_06_a_1.xdc
   * icon_v1_06_a_1.ngc
   * icon_v1_06_a_1.ucf
   * icon_v1_06_a_1.v
   * icon_v1_06_a_1.veo
   * icon_v1_06_a_1.xdc
   * icon_v1_06_a_1_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * icon_v1_06_a_1.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * icon_v1_06_a_1.gise
   * icon_v1_06_a_1.xise

Deliver Readme:
   Readme file for the IP.

   * icon_v1_06_a_1_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * icon_v1_06_a_1_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

