Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Nov 17 11:03:34 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     102         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   39          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (103)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: bdb/div1/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/clock_slow/counter_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (103)
--------------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.741        0.000                      0                  206        0.132        0.000                      0                  206        3.750        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.741        0.000                      0                  206        0.132        0.000                      0                  206        3.750        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 2.280ns (33.673%)  route 4.491ns (66.327%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.653    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.924 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973    10.897    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401    11.298 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.626    11.923    OM/mem_reg_0_15_8_8/D
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.855    OM/mem_reg_0_15_8_8/WCLK
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.430    14.664    OM/mem_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.909ns (29.814%)  route 4.494ns (70.186%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.448     7.056    IM/mem_reg_0_15_0_0/A1
    SLICE_X6Y36          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.180 r  IM/mem_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.869     8.049    bdb/l_btn/mem_reg_0_15_15_15[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  bdb/l_btn/mem_reg_0_15_0_0_i_1__0/O
                         net (fo=3, routed)           0.596     8.769    bdb/l_btn/data[0]
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  bdb/l_btn/mem_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.000     8.893    bdb/l_btn/mem_reg_0_15_0_0_i_7_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.425    bdb/l_btn/mem_reg_0_15_0_0_i_3_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.647 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/O[0]
                         net (fo=1, routed)           0.949    10.597    bdb/r_btn/op_data[4]
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.327    10.924 r  bdb/r_btn/mem_reg_0_15_4_4_i_2/O
                         net (fo=2, routed)           0.631    11.555    OM/mem_reg_0_15_4_4/D
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.855    OM/mem_reg_0_15_4_4/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_4_4/SP/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.430    14.664    OM/mem_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.030ns (34.584%)  route 3.840ns (65.416%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.743 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/O[3]
                         net (fo=1, routed)           0.595    10.338    bdb/r_btn/op_data[7]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.332    10.670 r  bdb/r_btn/mem_reg_0_15_7_7_i_2/O
                         net (fo=2, routed)           0.352    11.022    OM/mem_reg_0_15_7_7/D
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.855    OM/mem_reg_0_15_7_7/WCLK
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_7_7/SP/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.466    14.628    OM/mem_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.997ns (33.302%)  route 4.000ns (66.698%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.448     7.056    IM/mem_reg_0_15_0_0/A1
    SLICE_X6Y36          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.180 r  IM/mem_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.869     8.049    bdb/l_btn/mem_reg_0_15_15_15[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  bdb/l_btn/mem_reg_0_15_0_0_i_1__0/O
                         net (fo=3, routed)           0.596     8.769    bdb/l_btn/data[0]
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  bdb/l_btn/mem_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.000     8.893    bdb/l_btn/mem_reg_0_15_0_0_i_7_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.425    bdb/l_btn/mem_reg_0_15_0_0_i_3_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.759 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/O[1]
                         net (fo=1, routed)           0.697    10.456    bdb/r_btn/op_data[5]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.303    10.759 r  bdb/r_btn/mem_reg_0_15_5_5_i_2/O
                         net (fo=2, routed)           0.390    11.149    OM/mem_reg_0_15_5_5/D
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.855    OM/mem_reg_0_15_5_5/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_5_5/SP/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    14.845    OM/mem_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.583ns (27.910%)  route 4.089ns (72.090%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.448     7.056    IM/mem_reg_0_15_0_0/A1
    SLICE_X6Y36          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.180 r  IM/mem_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.869     8.049    bdb/l_btn/mem_reg_0_15_15_15[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  bdb/l_btn/mem_reg_0_15_0_0_i_1__0/O
                         net (fo=3, routed)           0.596     8.769    bdb/l_btn/data[0]
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  bdb/l_btn/mem_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.000     8.893    bdb/l_btn/mem_reg_0_15_0_0_i_7_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.317 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/O[1]
                         net (fo=1, routed)           0.824    10.141    bdb/r_btn/op_data[1]
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.331    10.472 r  bdb/r_btn/mem_reg_0_15_1_1_i_2/O
                         net (fo=2, routed)           0.352    10.824    OM/mem_reg_0_15_1_1/D
    SLICE_X6Y34          RAMS32                                       r  OM/mem_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511    14.852    OM/mem_reg_0_15_1_1/WCLK
    SLICE_X6Y34          RAMS32                                       r  OM/mem_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y34          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.451    14.626    OM/mem_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.940ns (33.044%)  route 3.931ns (66.956%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.683 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/O[2]
                         net (fo=1, routed)           0.432    10.115    bdb/r_btn/op_data[6]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.302    10.417 r  bdb/r_btn/mem_reg_0_15_6_6_i_2/O
                         net (fo=2, routed)           0.606    11.023    OM/mem_reg_0_15_6_6/D
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.855    OM/mem_reg_0_15_6_6/WCLK
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_6_6/SP/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    14.886    OM/mem_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.402ns (25.340%)  route 4.131ns (74.660%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.448     7.056    IM/mem_reg_0_15_0_0/A1
    SLICE_X6Y36          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.180 r  IM/mem_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.869     8.049    bdb/l_btn/mem_reg_0_15_15_15[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  bdb/l_btn/mem_reg_0_15_0_0_i_1__0/O
                         net (fo=3, routed)           0.596     8.769    bdb/l_btn/data[0]
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  bdb/l_btn/mem_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.000     8.893    bdb/l_btn/mem_reg_0_15_0_0_i_7_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.140 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/O[0]
                         net (fo=1, routed)           1.008    10.149    bdb/r_btn/op_data[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.327    10.476 r  bdb/r_btn/mem_reg_0_15_0_0_i_2__0/O
                         net (fo=2, routed)           0.209    10.685    OM/mem_reg_0_15_0_0/D
    SLICE_X6Y35          RAMS32                                       r  OM/mem_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    OM/mem_reg_0_15_0_0/WCLK
    SLICE_X6Y35          RAMS32                                       r  OM/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y35          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.416    14.662    OM/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.677ns (30.489%)  route 3.823ns (69.511%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.448     7.056    IM/mem_reg_0_15_0_0/A1
    SLICE_X6Y36          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.180 r  IM/mem_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.869     8.049    bdb/l_btn/mem_reg_0_15_15_15[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  bdb/l_btn/mem_reg_0_15_0_0_i_1__0/O
                         net (fo=3, routed)           0.596     8.769    bdb/l_btn/data[0]
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  bdb/l_btn/mem_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.000     8.893    bdb/l_btn/mem_reg_0_15_0_0_i_7_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.440 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/O[2]
                         net (fo=1, routed)           0.420     9.861    bdb/r_btn/op_data[2]
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.302    10.163 r  bdb/r_btn/mem_reg_0_15_2_2_i_2/O
                         net (fo=2, routed)           0.490    10.653    OM/mem_reg_0_15_2_2/D
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.855    OM/mem_reg_0_15_2_2/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_2_2/SP/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    14.886    OM/mem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.740ns (32.168%)  route 3.669ns (67.832%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.448     7.056    IM/mem_reg_0_15_0_0/A1
    SLICE_X6Y36          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.180 r  IM/mem_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.869     8.049    bdb/l_btn/mem_reg_0_15_15_15[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  bdb/l_btn/mem_reg_0_15_0_0_i_1__0/O
                         net (fo=3, routed)           0.596     8.769    bdb/l_btn/data[0]
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  bdb/l_btn/mem_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.000     8.893    bdb/l_btn/mem_reg_0_15_0_0_i_7_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.499 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/O[3]
                         net (fo=1, routed)           0.556    10.056    bdb/r_btn/op_data[3]
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.306    10.362 r  bdb/r_btn/mem_reg_0_15_3_3_i_2/O
                         net (fo=2, routed)           0.199    10.561    OM/mem_reg_0_15_3_3/D
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.855    OM/mem_reg_0_15_3_3/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_3_3/SP/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    14.836    OM/mem_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.816ns (22.606%)  route 2.794ns (77.394%))
  Logic Levels:           2  (LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          1.263     6.871    IM/mem_reg_0_15_7_7/A0
    SLICE_X2Y37          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.240     7.111 r  IM/mem_reg_0_15_7_7/SP/O
                         net (fo=1, routed)           0.696     7.808    bdb/l_btn/mem_reg_0_15_15_15[7]
    SLICE_X3Y34          LUT3 (Prop_lut3_I1_O)        0.120     7.928 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.835     8.762    IM/mem_reg_0_15_7_7/D
    SLICE_X2Y37          RAMS32                                       r  IM/mem_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.515    14.856    IM/mem_reg_0_15_7_7/WCLK
    SLICE_X2Y37          RAMS32                                       r  IM/mem_reg_0_15_7_7/SP/CLK
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.461    14.634    IM/mem_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.997%)  route 0.314ns (69.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.314     1.929    IM/mem_reg_0_15_2_2/A1
    SLICE_X2Y34          RAMS32                                       r  IM/mem_reg_0_15_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     1.987    IM/mem_reg_0_15_2_2/WCLK
    SLICE_X2Y34          RAMS32                                       r  IM/mem_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.797    IM/mem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.997%)  route 0.314ns (69.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.314     1.929    IM/mem_reg_0_15_3_3/A1
    SLICE_X2Y34          RAMS32                                       r  IM/mem_reg_0_15_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     1.987    IM/mem_reg_0_15_3_3/WCLK
    SLICE_X2Y34          RAMS32                                       r  IM/mem_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.797    IM/mem_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_4_4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.997%)  route 0.314ns (69.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.314     1.929    IM/mem_reg_0_15_4_4/A1
    SLICE_X2Y34          RAMS32                                       r  IM/mem_reg_0_15_4_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     1.987    IM/mem_reg_0_15_4_4/WCLK
    SLICE_X2Y34          RAMS32                                       r  IM/mem_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.797    IM/mem_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_5_5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.997%)  route 0.314ns (69.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.314     1.929    IM/mem_reg_0_15_5_5/A1
    SLICE_X2Y34          RAMS32                                       r  IM/mem_reg_0_15_5_5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     1.987    IM/mem_reg_0_15_5_5/WCLK
    SLICE_X2Y34          RAMS32                                       r  IM/mem_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.797    IM/mem_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.577%)  route 0.336ns (70.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.336     1.951    OM/mem_reg_0_15_2_2/A0
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     1.988    OM/mem_reg_0_15_2_2/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.799    OM/mem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.577%)  route 0.336ns (70.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.336     1.951    OM/mem_reg_0_15_3_3/A0
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     1.988    OM/mem_reg_0_15_3_3/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.799    OM/mem_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.577%)  route 0.336ns (70.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.336     1.951    OM/mem_reg_0_15_4_4/A0
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     1.988    OM/mem_reg_0_15_4_4/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.799    OM/mem_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/mem_reg_0_15_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.577%)  route 0.336ns (70.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.336     1.951    OM/mem_reg_0_15_5_5/A0
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     1.988    OM/mem_reg_0_15_5_5/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.799    OM/mem_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 addrcont/dec/step_tm2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addrcont/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.790%)  route 0.130ns (41.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    addrcont/dec/clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  addrcont/dec/step_tm2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  addrcont/dec/step_tm2_reg/Q
                         net (fo=4, routed)           0.130     1.745    addrcont/dec/step_tm2
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  addrcont/dec/addr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.790    addrcont/dec_n_0
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     1.986    addrcont/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     1.608    addrcont/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 addrcont/dec/step_tm2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addrcont/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.420%)  route 0.132ns (41.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    addrcont/dec/clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  addrcont/dec/step_tm2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  addrcont/dec/step_tm2_reg/Q
                         net (fo=4, routed)           0.132     1.747    addrcont/dec/step_tm2
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  addrcont/dec/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    addrcont/dec_n_1
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     1.986    addrcont/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120     1.607    addrcont/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y37    IOcont/disp_ID_ODb_reg_C/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X7Y36    IOcont/disp_ID_ODb_reg_P/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y34    addrcont/addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y34    addrcont/addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    addrcont/addr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    addrcont/addr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y33    addrcont/dec/step_tm1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y33    addrcont/dec/step_tm2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y33    addrcont/inc/step_tm1_reg/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    IM/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    IM/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    IM/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    IM/mem_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.478ns  (logic 6.591ns (33.839%)  route 12.887ns (66.161%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.659     6.794    bdb/l_btn/data[7]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.327     7.121 r  bdb/l_btn/mem_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.000     7.121    bdb/l_btn/mem_reg_0_15_4_4_i_4_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973     8.766    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401     9.167 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735     9.902    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    10.228 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    10.733    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.842    11.699    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.152    11.851 r  IOcont/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.896    15.747    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    19.478 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.478    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.239ns  (logic 6.588ns (34.243%)  route 12.651ns (65.757%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.659     6.794    bdb/l_btn/data[7]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.327     7.121 r  bdb/l_btn/mem_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.000     7.121    bdb/l_btn/mem_reg_0_15_4_4_i_4_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973     8.766    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401     9.167 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735     9.902    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    10.228 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    10.733    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844    11.701    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.152    11.853 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.658    15.511    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    19.239 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.239    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.126ns  (logic 6.562ns (34.311%)  route 12.564ns (65.689%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.659     6.794    bdb/l_btn/data[7]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.327     7.121 r  bdb/l_btn/mem_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.000     7.121    bdb/l_btn/mem_reg_0_15_4_4_i_4_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973     8.766    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401     9.167 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735     9.902    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    10.228 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    10.733    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.440    11.297    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.120    11.417 r  IOcont/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.975    15.392    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    19.126 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.126    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.095ns  (logic 6.368ns (33.347%)  route 12.727ns (66.653%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.659     6.794    bdb/l_btn/data[7]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.327     7.121 r  bdb/l_btn/mem_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.000     7.121    bdb/l_btn/mem_reg_0_15_4_4_i_4_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973     8.766    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401     9.167 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735     9.902    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    10.228 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    10.733    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844    11.701    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    11.825 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.734    15.559    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.095 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.095    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.081ns  (logic 6.367ns (33.369%)  route 12.714ns (66.631%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.659     6.794    bdb/l_btn/data[7]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.327     7.121 r  bdb/l_btn/mem_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.000     7.121    bdb/l_btn/mem_reg_0_15_4_4_i_4_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 f  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973     8.766    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401     9.167 f  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735     9.902    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    10.228 f  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    10.733    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.842    11.699    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.124    11.823 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.723    15.546    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.081 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.081    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.859ns  (logic 6.336ns (33.599%)  route 12.522ns (66.401%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.659     6.794    bdb/l_btn/data[7]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.327     7.121 r  bdb/l_btn/mem_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.000     7.121    bdb/l_btn/mem_reg_0_15_4_4_i_4_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973     8.766    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401     9.167 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735     9.902    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    10.228 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    10.733    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.440    11.297    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    11.421 r  IOcont/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.934    15.354    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.859 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.859    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.209ns  (logic 6.343ns (34.833%)  route 11.866ns (65.167%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.659     6.794    bdb/l_btn/data[7]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.327     7.121 r  bdb/l_btn/mem_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.000     7.121    bdb/l_btn/mem_reg_0_15_4_4_i_4_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973     8.766    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401     9.167 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735     9.902    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    10.228 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    10.733    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.439    11.296    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    11.420 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.278    14.698    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.209 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.209    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.505ns  (logic 4.346ns (32.182%)  route 9.159ns (67.818%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          1.835     5.375    bdb/r_btn/led_OBUF[8]
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.124     5.499 r  bdb/r_btn/led_OBUF[12]_inst_i_1/O
                         net (fo=17, routed)          4.488     9.987    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.505 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.505    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.349ns  (logic 4.335ns (32.477%)  route 9.014ns (67.523%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          1.691     5.232    bdb/r_btn/led_OBUF[8]
    SLICE_X8Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.356 r  bdb/r_btn/led_OBUF[13]_inst_i_1/O
                         net (fo=17, routed)          4.486     9.842    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.349 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.349    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.575ns  (logic 4.558ns (36.244%)  route 8.017ns (63.756%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          1.835     5.375    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.146     5.521 r  bdb/l_btn/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.346     8.867    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.708    12.575 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.575    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[4]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/r_btn/btn_shift_reg[4]/Q
                         net (fo=2, routed)           0.115     0.256    bdb/r_btn/btn_shift_reg_n_0_[4]
    SLICE_X7Y29          FDRE                                         r  bdb/r_btn/btn_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[16]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/u_btn/btn_shift[16]
    SLICE_X7Y33          FDRE                                         r  bdb/u_btn/btn_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[5]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/u_btn/btn_shift[5]
    SLICE_X3Y33          FDRE                                         r  bdb/u_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[6]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[6]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/u_btn/btn_shift[6]
    SLICE_X3Y33          FDRE                                         r  bdb/u_btn/btn_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/d_btn/btn_shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[4]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/d_btn/btn_shift_reg[4]/Q
                         net (fo=2, routed)           0.121     0.262    bdb/d_btn/btn_shift_reg_n_0_[4]
    SLICE_X6Y30          FDRE                                         r  bdb/d_btn/btn_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[17]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[17]/Q
                         net (fo=2, routed)           0.134     0.262    bdb/u_btn/btn_shift[17]
    SLICE_X7Y33          FDRE                                         r  bdb/u_btn/btn_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[5]/C
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/r_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.123     0.264    bdb/r_btn/btn_shift_reg_n_0_[5]
    SLICE_X6Y29          FDRE                                         r  bdb/r_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[14]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[14]/Q
                         net (fo=2, routed)           0.124     0.265    bdb/u_btn/btn_shift[14]
    SLICE_X7Y33          FDRE                                         r  bdb/u_btn/btn_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.268%)  route 0.129ns (47.732%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[5]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/l_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.129     0.270    bdb/l_btn/btn_shift_reg_n_0_[5]
    SLICE_X4Y39          FDRE                                         r  bdb/l_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.148ns (53.680%)  route 0.128ns (46.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[2]/C
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bdb/l_btn/btn_shift_reg[2]/Q
                         net (fo=2, routed)           0.128     0.276    bdb/l_btn/btn_shift_reg_n_0_[2]
    SLICE_X2Y38          FDRE                                         r  bdb/l_btn/btn_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.457ns  (logic 6.613ns (40.185%)  route 9.844ns (59.815%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.653    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.924 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973    10.897    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401    11.298 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735    12.033    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    12.359 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    12.864    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.988 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.842    13.830    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.152    13.982 r  IOcont/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.896    17.878    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    21.609 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.609    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.218ns  (logic 6.610ns (40.758%)  route 9.608ns (59.242%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.653    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.924 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973    10.897    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401    11.298 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735    12.033    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    12.359 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    12.864    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.988 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844    13.832    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.152    13.984 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.658    17.642    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    21.370 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.370    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.105ns  (logic 6.584ns (40.884%)  route 9.521ns (59.116%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.653    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.924 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973    10.897    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401    11.298 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735    12.033    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    12.359 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    12.864    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.988 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.440    13.428    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.120    13.548 r  IOcont/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.975    17.523    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    21.258 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.258    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.074ns  (logic 6.390ns (39.752%)  route 9.684ns (60.248%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.653    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.924 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973    10.897    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401    11.298 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735    12.033    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    12.359 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    12.864    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.988 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844    13.832    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    13.956 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.734    17.690    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    21.226 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.226    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.060ns  (logic 6.389ns (39.783%)  route 9.671ns (60.217%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.653    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.924 f  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973    10.897    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401    11.298 f  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735    12.033    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    12.359 f  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    12.864    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.988 f  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.842    13.830    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.124    13.954 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.723    17.677    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.212 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.212    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.838ns  (logic 6.358ns (40.147%)  route 9.479ns (59.853%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.653    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.924 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973    10.897    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401    11.298 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735    12.033    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    12.359 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    12.864    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.988 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.440    13.428    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    13.552 r  IOcont/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.934    17.486    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    20.990 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.990    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.188ns  (logic 6.365ns (41.907%)  route 8.823ns (58.093%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.408     7.016    IM/mem_reg_0_15_13_13/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.140 r  IM/mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.873     8.014    bdb/l_btn/mem_reg_0_15_15_15[13]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.152     8.166 r  bdb/l_btn/mem_reg_0_15_13_13_i_1__0/O
                         net (fo=4, routed)           0.611     8.777    bdb/l_btn/data[13]
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.326     9.103 r  bdb/l_btn/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     9.103    bdb/l_btn/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.653    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.924 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973    10.897    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401    11.298 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.735    12.033    IOcont/I2[8]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.326    12.359 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.505    12.864    IOcont/disp_data[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.988 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.439    13.427    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    13.551 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.278    16.829    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    20.340 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.340    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.206ns  (logic 4.352ns (47.278%)  route 4.854ns (52.722%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    IOcont/clk_IBUF_BUFG
    SLICE_X7Y36          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.456     5.607 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          0.830     6.438    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X7Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.590 r  IOcont/led_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           4.023    10.613    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.744    14.357 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.357    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.893ns  (logic 3.961ns (57.457%)  route 2.933ns (42.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          2.933     8.541    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.046 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.046    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 3.986ns (61.943%)  route 2.449ns (38.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.631     5.152    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          2.449     8.057    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.587 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.587    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.366ns (69.999%)  route 0.586ns (30.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    addrcont/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          0.586     2.223    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.425 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.425    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.374ns (68.897%)  route 0.620ns (31.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    addrcont/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.620     2.257    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.468 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.468    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.372ns (66.248%)  route 0.699ns (33.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.699     2.314    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.545 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.545    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.347ns (60.007%)  route 0.898ns (39.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.474    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.898     2.513    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.719 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.719    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.488ns (46.746%)  route 1.695ns (53.254%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    IOcont/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.199     1.813    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.045     1.858 r  IOcont/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.196     2.054    IOcont/disp_data[0]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.045     2.099 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.166     2.265    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.045     2.310 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.134     3.444    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.656 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.656    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.469ns (45.909%)  route 1.731ns (54.091%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    IOcont/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.168     1.782    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X7Y36          LUT3 (Prop_lut3_I2_O)        0.048     1.830 r  IOcont/led_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           1.563     3.393    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.280     4.674 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.674    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.512ns (45.326%)  route 1.824ns (54.674%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    IOcont/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.159     1.773    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  IOcont/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.108     1.926    IOcont/disp_data[7]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.045     1.971 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.163     2.134    IOcont/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.045     2.179 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.394     3.573    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.810 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.810    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.341ns  (logic 1.512ns (45.254%)  route 1.829ns (54.746%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    IOcont/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.159     1.773    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  IOcont/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.108     1.926    IOcont/disp_data[7]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.045     1.971 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     2.133    IOcont/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.045     2.178 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.400     3.578    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.814 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.814    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.346ns  (logic 1.568ns (46.861%)  route 1.778ns (53.139%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    IOcont/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.159     1.773    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  IOcont/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.108     1.926    IOcont/disp_data[7]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.163     2.134    IOcont/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.049     2.183 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.348     3.531    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.819 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.819    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.469ns  (logic 1.571ns (45.286%)  route 1.898ns (54.714%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    IOcont/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.159     1.773    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  IOcont/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.108     1.926    IOcont/disp_data[7]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.045     1.971 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     2.133    IOcont/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.048     2.181 r  IOcont/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.469     3.650    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.942 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.942    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.792ns  (logic 2.258ns (23.059%)  route 7.534ns (76.941%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.659     6.794    bdb/l_btn/data[7]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.327     7.121 r  bdb/l_btn/mem_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.000     7.121    bdb/l_btn/mem_reg_0_15_4_4_i_4_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    bdb/l_btn/mem_reg_0_15_4_4_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  bdb/l_btn/mem_reg_0_15_8_8_i_3/CO[0]
                         net (fo=1, routed)           0.973     8.766    bdb/r_btn/op_data[8]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.401     9.167 r  bdb/r_btn/mem_reg_0_15_8_8_i_2/O
                         net (fo=2, routed)           0.626     9.792    OM/mem_reg_0_15_8_8/D
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.855    OM/mem_reg_0_15_8_8/WCLK
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_8_8/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.427ns  (logic 2.285ns (24.239%)  route 7.142ns (75.761%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.231     5.771    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.150     5.921 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=4, routed)           0.494     6.415    bdb/l_btn/data[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.332     6.747 r  bdb/l_btn/mem_reg_0_15_0_0_i_6/O
                         net (fo=1, routed)           0.000     6.747    bdb/l_btn/mem_reg_0_15_0_0_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.297    bdb/l_btn/mem_reg_0_15_0_0_i_3_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.519 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/O[0]
                         net (fo=1, routed)           0.949     8.469    bdb/r_btn/op_data[4]
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.327     8.796 r  bdb/r_btn/mem_reg_0_15_4_4_i_2/O
                         net (fo=2, routed)           0.631     9.427    OM/mem_reg_0_15_4_4/D
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.855    OM/mem_reg_0_15_4_4/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_4_4/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.021ns  (logic 2.373ns (26.306%)  route 6.648ns (73.694%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.231     5.771    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.150     5.921 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=4, routed)           0.494     6.415    bdb/l_btn/data[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.332     6.747 r  bdb/l_btn/mem_reg_0_15_0_0_i_6/O
                         net (fo=1, routed)           0.000     6.747    bdb/l_btn/mem_reg_0_15_0_0_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.297    bdb/l_btn/mem_reg_0_15_0_0_i_3_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.631 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/O[1]
                         net (fo=1, routed)           0.697     8.328    bdb/r_btn/op_data[5]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.303     8.631 r  bdb/r_btn/mem_reg_0_15_5_5_i_2/O
                         net (fo=2, routed)           0.390     9.021    OM/mem_reg_0_15_5_5/D
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.855    OM/mem_reg_0_15_5_5/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_5_5/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.889ns  (logic 2.381ns (26.786%)  route 6.508ns (73.214%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.231     5.771    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.150     5.921 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=4, routed)           0.494     6.415    bdb/l_btn/data[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.332     6.747 r  bdb/l_btn/mem_reg_0_15_0_0_i_6/O
                         net (fo=1, routed)           0.000     6.747    bdb/l_btn/mem_reg_0_15_0_0_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.297    bdb/l_btn/mem_reg_0_15_0_0_i_3_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/O[3]
                         net (fo=1, routed)           0.595     8.205    bdb/r_btn/op_data[7]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.332     8.537 r  bdb/r_btn/mem_reg_0_15_7_7_i_2/O
                         net (fo=2, routed)           0.352     8.889    OM/mem_reg_0_15_7_7/D
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.855    OM/mem_reg_0_15_7_7/WCLK
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_7_7/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.876ns  (logic 2.277ns (25.652%)  route 6.599ns (74.348%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.231     5.771    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.150     5.921 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=4, routed)           0.494     6.415    bdb/l_btn/data[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.332     6.747 r  bdb/l_btn/mem_reg_0_15_0_0_i_6/O
                         net (fo=1, routed)           0.000     6.747    bdb/l_btn/mem_reg_0_15_0_0_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.297    bdb/l_btn/mem_reg_0_15_0_0_i_3_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.536 r  bdb/l_btn/mem_reg_0_15_4_4_i_3/O[2]
                         net (fo=1, routed)           0.432     7.968    bdb/r_btn/op_data[6]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.302     8.270 r  bdb/r_btn/mem_reg_0_15_6_6_i_2/O
                         net (fo=2, routed)           0.606     8.876    OM/mem_reg_0_15_6_6/D
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.855    OM/mem_reg_0_15_6_6/WCLK
    SLICE_X2Y36          RAMS32                                       r  OM/mem_reg_0_15_6_6/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.578ns  (logic 1.707ns (19.899%)  route 6.871ns (80.101%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.231     5.771    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.124     5.895 r  bdb/l_btn/mem_reg_0_15_8_8_i_1__0/O
                         net (fo=4, routed)           0.629     6.524    bdb/l_btn/data[8]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.648 r  bdb/l_btn/mem_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.000     6.648    bdb/l_btn/mem_reg_0_15_0_0_i_7_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.072 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/O[1]
                         net (fo=1, routed)           0.824     7.895    bdb/r_btn/op_data[1]
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.331     8.226 r  bdb/r_btn/mem_reg_0_15_1_1_i_2/O
                         net (fo=2, routed)           0.352     8.578    OM/mem_reg_0_15_1_1/D
    SLICE_X6Y34          RAMS32                                       r  OM/mem_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    OM/mem_reg_0_15_1_1/WCLK
    SLICE_X6Y34          RAMS32                                       r  OM/mem_reg_0_15_1_1/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.539ns  (logic 2.068ns (24.217%)  route 6.471ns (75.783%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.231     5.771    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.150     5.921 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=4, routed)           0.494     6.415    bdb/l_btn/data[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.332     6.747 r  bdb/l_btn/mem_reg_0_15_0_0_i_6/O
                         net (fo=1, routed)           0.000     6.747    bdb/l_btn/mem_reg_0_15_0_0_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.327 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/O[2]
                         net (fo=1, routed)           0.420     7.748    bdb/r_btn/op_data[2]
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.302     8.050 r  bdb/r_btn/mem_reg_0_15_2_2_i_2/O
                         net (fo=2, routed)           0.490     8.539    OM/mem_reg_0_15_2_2/D
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.855    OM/mem_reg_0_15_2_2/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_2_2/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.449ns  (logic 2.132ns (25.233%)  route 6.317ns (74.767%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.231     5.771    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.150     5.921 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=4, routed)           0.494     6.415    bdb/l_btn/data[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.332     6.747 r  bdb/l_btn/mem_reg_0_15_0_0_i_6/O
                         net (fo=1, routed)           0.000     6.747    bdb/l_btn/mem_reg_0_15_0_0_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.387 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/O[3]
                         net (fo=1, routed)           0.556     7.944    bdb/r_btn/op_data[3]
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.306     8.250 r  bdb/r_btn/mem_reg_0_15_3_3_i_2/O
                         net (fo=2, routed)           0.199     8.449    OM/mem_reg_0_15_3_3/D
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.855    OM/mem_reg_0_15_3_3/WCLK
    SLICE_X2Y35          RAMS32                                       r  OM/mem_reg_0_15_3_3/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.439ns  (logic 1.526ns (18.082%)  route 6.913ns (81.918%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.231     5.771    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.124     5.895 r  bdb/l_btn/mem_reg_0_15_8_8_i_1__0/O
                         net (fo=4, routed)           0.629     6.524    bdb/l_btn/data[8]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.648 r  bdb/l_btn/mem_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.000     6.648    bdb/l_btn/mem_reg_0_15_0_0_i_7_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.895 r  bdb/l_btn/mem_reg_0_15_0_0_i_3/O[0]
                         net (fo=1, routed)           1.008     7.903    bdb/r_btn/op_data[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.327     8.230 r  bdb/r_btn/mem_reg_0_15_0_0_i_2__0/O
                         net (fo=2, routed)           0.209     8.439    OM/mem_reg_0_15_0_0/D
    SLICE_X6Y35          RAMS32                                       r  OM/mem_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512     4.853    OM/mem_reg_0_15_0_0/WCLK
    SLICE_X6Y35          RAMS32                                       r  OM/mem_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IM/mem_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.970ns  (logic 0.858ns (12.310%)  route 6.112ns (87.690%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           1.130     1.586    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6/O
                         net (fo=1, routed)           1.707     3.416    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_6_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.540 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.441     5.981    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.154     6.135 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=3, routed)           0.835     6.970    IM/mem_reg_0_15_7_7/D
    SLICE_X2Y37          RAMS32                                       r  IM/mem_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.515     4.856    IM/mem_reg_0_15_7_7/WCLK
    SLICE_X2Y37          RAMS32                                       r  IM/mem_reg_0_15_7_7/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/inc/step_tm1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.271ns (55.862%)  route 0.214ns (44.138%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[18]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           0.102     0.230    bdb/u_btn/btn_shift[18]
    SLICE_X7Y33          LUT4 (Prop_lut4_I3_O)        0.098     0.328 f  bdb/u_btn/step_tm1_i_4/O
                         net (fo=2, routed)           0.112     0.440    bdb/u_btn/step_tm1_i_4_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.045     0.485 r  bdb/u_btn/step_tm1_i_1/O
                         net (fo=1, routed)           0.000     0.485    addrcont/inc/up
    SLICE_X4Y33          FDRE                                         r  addrcont/inc/step_tm1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     1.984    addrcont/inc/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  addrcont/inc/step_tm1_reg/C

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            IOcont/disp_ID_ODb_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.204ns (33.386%)  route 0.407ns (66.614%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          LDCE                         0.000     0.000 r  IOcont/disp_ID_ODb_reg_LDC/G
    SLICE_X4Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  IOcont/disp_ID_ODb_reg_LDC/Q
                         net (fo=17, routed)          0.407     0.565    IOcont/disp_ID_ODb_reg_LDC_n_0
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.046     0.611 r  IOcont/led_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.611    IOcont/disp_ID_ODb_reg_P_0[0]
    SLICE_X7Y36          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     1.986    IOcont/clk_IBUF_BUFG
    SLICE_X7Y36          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/dec/step_tm1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.231ns (32.471%)  route 0.480ns (67.529%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[15]/C
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/d_btn/btn_shift_reg[15]/Q
                         net (fo=2, routed)           0.065     0.206    bdb/d_btn/btn_shift_reg_n_0_[15]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.251 f  bdb/d_btn/step_tm1_i_3__0/O
                         net (fo=1, routed)           0.140     0.391    bdb/d_btn/step_tm1_i_3__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.436 r  bdb/d_btn/step_tm1_i_1__0/O
                         net (fo=2, routed)           0.275     0.711    addrcont/dec/down
    SLICE_X4Y33          FDRE                                         r  addrcont/dec/step_tm1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     1.984    addrcont/dec/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  addrcont/dec/step_tm1_reg/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.231ns (32.291%)  route 0.484ns (67.709%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[1]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[1]/Q
                         net (fo=2, routed)           0.167     0.308    bdb/u_btn/btn_shift[1]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.353 f  bdb/u_btn/step_tm1_i_2/O
                         net (fo=2, routed)           0.128     0.481    bdb/u_btn/step_tm1_i_2_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.526 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.189     0.715    addrcont/SR[0]
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     1.986    addrcont/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[2]/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.231ns (32.291%)  route 0.484ns (67.709%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[1]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[1]/Q
                         net (fo=2, routed)           0.167     0.308    bdb/u_btn/btn_shift[1]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.353 f  bdb/u_btn/step_tm1_i_2/O
                         net (fo=2, routed)           0.128     0.481    bdb/u_btn/step_tm1_i_2_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.526 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.189     0.715    addrcont/SR[0]
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     1.986    addrcont/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[3]/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.316ns (40.256%)  route 0.469ns (59.744%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[19]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.101     0.229    bdb/r_btn/btn_shift_reg_n_0_[19]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.098     0.327 f  bdb/r_btn/led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.059     0.386    bdb/r_btn/led_OBUF[9]_inst_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.431 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=23, routed)          0.182     0.613    addrcont/inc/led_OBUF[0]
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.658 r  addrcont/inc/addr[3]_i_2/O
                         net (fo=4, routed)           0.127     0.785    addrcont/inc_n_0
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     1.986    addrcont/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[2]/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.316ns (40.256%)  route 0.469ns (59.744%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[19]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.101     0.229    bdb/r_btn/btn_shift_reg_n_0_[19]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.098     0.327 f  bdb/r_btn/led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.059     0.386    bdb/r_btn/led_OBUF[9]_inst_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.431 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=23, routed)          0.182     0.613    addrcont/inc/led_OBUF[0]
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.658 r  addrcont/inc/addr[3]_i_2/O
                         net (fo=4, routed)           0.127     0.785    addrcont/inc_n_0
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     1.986    addrcont/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  addrcont/addr_reg[3]/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.316ns (38.117%)  route 0.513ns (61.883%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[19]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.101     0.229    bdb/r_btn/btn_shift_reg_n_0_[19]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.098     0.327 f  bdb/r_btn/led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.059     0.386    bdb/r_btn/led_OBUF[9]_inst_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.431 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=23, routed)          0.182     0.613    addrcont/inc/led_OBUF[0]
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.658 r  addrcont/inc/addr[3]_i_2/O
                         net (fo=4, routed)           0.171     0.829    addrcont/inc_n_0
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     1.987    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[0]/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.316ns (38.117%)  route 0.513ns (61.883%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[19]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.101     0.229    bdb/r_btn/btn_shift_reg_n_0_[19]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.098     0.327 f  bdb/r_btn/led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.059     0.386    bdb/r_btn/led_OBUF[9]_inst_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.431 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=23, routed)          0.182     0.613    addrcont/inc/led_OBUF[0]
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.658 r  addrcont/inc/addr[3]_i_2/O
                         net (fo=4, routed)           0.171     0.829    addrcont/inc_n_0
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     1.987    addrcont/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  addrcont/addr_reg[1]/C

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            IOcont/disp_ID_ODb_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.204ns (24.518%)  route 0.628ns (75.482%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          LDCE                         0.000     0.000 r  IOcont/disp_ID_ODb_reg_LDC/G
    SLICE_X4Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  IOcont/disp_ID_ODb_reg_LDC/Q
                         net (fo=17, routed)          0.407     0.565    IOcont/disp_ID_ODb_reg_LDC_n_0
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.046     0.611 r  IOcont/led_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           0.221     0.832    IOcont/disp_ID_ODb_reg_P_0[0]
    SLICE_X7Y37          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     1.987    IOcont/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C





