- Sanitise stuff like cpu.registers[instruction.get_rs1()] (opcodes_i.cpp)
- Deal with invalid memory reads
- Check instructions are 4-byte aligned (check spec)
- Sanitises cpu.registers[bla]
- O3
- time and hpmcounter* csrs

The JAL and JALR instructions will generate a misaligned instruction fetch exception if the target
address is not aligned to a four-byte boundary

for toolchain:
./configure --prefix=$RISCV --with-arch=rv64ima_zicsr_zifencei
sudo dnf install autoconf

# for linux
sudo dnf install perl-ExtUtils-MakeMaker perl-Thread-Queue