<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Tu_7c704b35</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_7c704b35'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Tu_7c704b35')">rsnoc_z_H_R_T_Aca_U_Tu_7c704b35</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.52</td>
<td class="s10 cl rt"><a href="mod2051.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#Toggle" >  2.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2051.html#inst_tag_179987"  onclick="showContent('inst_tag_179987')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.DtpRxClkAdapt_Switch37_Async</a></td>
<td class="s6 cl rt"> 67.38</td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179987_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#inst_tag_179987_Toggle" >  2.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179987_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2051.html#inst_tag_179988"  onclick="showContent('inst_tag_179988')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.DtpRxClkAdapt_Switch37_Async</a></td>
<td class="s6 cl rt"> 67.38</td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179988_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#inst_tag_179988_Toggle" >  2.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179988_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2051.html#inst_tag_179989"  onclick="showContent('inst_tag_179989')">config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_128_T_Async</a></td>
<td class="s6 cl rt"> 67.48</td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179989_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#inst_tag_179989_Toggle" >  2.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179989_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2051.html#inst_tag_179990"  onclick="showContent('inst_tag_179990')">config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_64_T_Async</a></td>
<td class="s6 cl rt"> 67.48</td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179990_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#inst_tag_179990_Toggle" >  2.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179990_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_179987'>
<hr>
<a name="inst_tag_179987"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy37.html#tag_urg_inst_179987" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.DtpRxClkAdapt_Switch37_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.38</td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179987_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#inst_tag_179987_Toggle" >  2.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179987_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.76</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.46</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1777.html#inst_tag_150672" >ddr_axi_s1_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod625.html#inst_tag_34309" id="tag_urg_inst_34309">Ofp</a></td>
<td class="s5 cl rt"> 50.49</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95148" id="tag_urg_inst_95148">Rf</a></td>
<td class="s7 cl rt"> 73.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod642.html#inst_tag_34657" id="tag_urg_inst_34657">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34549" id="tag_urg_inst_34549">urs41</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34548" id="tag_urg_inst_34548">urs42</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_3.html#inst_tag_261653" id="tag_urg_inst_261653">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78955" id="tag_urg_inst_78955">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_179988'>
<hr>
<a name="inst_tag_179988"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy39.html#tag_urg_inst_179988" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.DtpRxClkAdapt_Switch37_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.38</td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179988_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#inst_tag_179988_Toggle" >  2.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179988_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.73</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.32</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2072.html#inst_tag_184940" >ddr_axi_s1_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod625.html#inst_tag_34310" id="tag_urg_inst_34310">Ofp</a></td>
<td class="s5 cl rt"> 50.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95152" id="tag_urg_inst_95152">Rf</a></td>
<td class="s7 cl rt"> 73.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod642.html#inst_tag_34658" id="tag_urg_inst_34658">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34557" id="tag_urg_inst_34557">urs41</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34556" id="tag_urg_inst_34556">urs42</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_3.html#inst_tag_261661" id="tag_urg_inst_261661">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78962" id="tag_urg_inst_78962">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_179989'>
<hr>
<a name="inst_tag_179989"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_179989" >config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_128_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.48</td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179989_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#inst_tag_179989_Toggle" >  2.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179989_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.25</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.44</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2636.html#inst_tag_236502" >Switch37Resp001_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod625.html#inst_tag_34311" id="tag_urg_inst_34311">Ofp</a></td>
<td class="s5 cl rt"> 50.56</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95154" id="tag_urg_inst_95154">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod642.html#inst_tag_34659" id="tag_urg_inst_34659">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34561" id="tag_urg_inst_34561">urs41</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34560" id="tag_urg_inst_34560">urs42</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_3.html#inst_tag_261667" id="tag_urg_inst_261667">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78965" id="tag_urg_inst_78965">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_179990'>
<hr>
<a name="inst_tag_179990"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_179990" >config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_64_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.48</td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179990_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2051.html#inst_tag_179990_Toggle" >  2.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2051.html#inst_tag_179990_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.25</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.44</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2636.html#inst_tag_236502" >Switch37Resp001_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod625.html#inst_tag_34312" id="tag_urg_inst_34312">Ofp</a></td>
<td class="s5 cl rt"> 50.56</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95155" id="tag_urg_inst_95155">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod642.html#inst_tag_34660" id="tag_urg_inst_34660">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34563" id="tag_urg_inst_34563">urs41</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34562" id="tag_urg_inst_34562">urs42</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_3.html#inst_tag_261668" id="tag_urg_inst_261668">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78966" id="tag_urg_inst_78966">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_7c704b35'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2051.html" >rsnoc_z_H_R_T_Aca_U_Tu_7c704b35</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95079</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95101</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95062      1/1          		if ( ! Sys_Clk_RstN )
95063      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
95064      1/1          		else if ( RegRd | ~ PwrOn )
95065      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95066                   	assign Int_RdPtr = RdPtr_0;
95067                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95068      1/1          		if ( ! Sys_Clk_RstN )
95069      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
95070      1/1          		else if ( RegRd | ~ PwrOn )
95071      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95072                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
95073                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
95074                   	assign WakeUpInt = ~ RdEmpty;
95075                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
95076                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
95077                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
95078                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95079      1/1          		if ( ! Sys_Clk_RstN )
95080      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
95081      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
95082                   	assign Tx_Data = TxOut_Data;
95083                   	assign Tx_Head = TxOut_Head;
95084                   	assign Tx_Tail = TxOut_Tail;
95085                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
95086                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
95087                   			.Clk( Sys_Clk )
95088                   		,	.Clk_ClkS( Sys_Clk_ClkS )
95089                   		,	.Clk_En( Sys_Clk_En )
95090                   		,	.Clk_EnS( Sys_Clk_EnS )
95091                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
95092                   		,	.Clk_RstN( Sys_Clk_RstN )
95093                   		,	.Clk_Tm( Sys_Clk_Tm )
95094                   		,	.O( Cont )
95095                   		,	.Reset( Tx1_Rdy )
95096                   		,	.Set( Tx1_Vld )
95097                   		);
95098                   	// synopsys translate_off
95099                   	// synthesis translate_off
95100                   	always @( posedge Sys_Clk )
95101      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
95102      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
95103      <font color = "grey">unreachable  </font>				dontStop = 0;
95104      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
95105      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95106      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
95107      <font color = "grey">unreachable  </font>					$stop;
95108                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
95109                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2051.html" >rsnoc_z_H_R_T_Aca_U_Tu_7c704b35</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">12</td>
<td class="rt">52.17 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">938</td>
<td class="rt">24</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">12</td>
<td class="rt">52.17 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">938</td>
<td class="rt">24</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[221:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2051.html" >rsnoc_z_H_R_T_Aca_U_Tu_7c704b35</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95079</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95063      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95064      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95065      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95068      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95069      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95070      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95071      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95079      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95080      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
95081      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_179987'>
<a name="inst_tag_179987_Line"></a>
<b>Line Coverage for Instance : <a href="mod2051.html#inst_tag_179987" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.DtpRxClkAdapt_Switch37_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95079</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95101</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95062      1/1          		if ( ! Sys_Clk_RstN )
95063      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
95064      1/1          		else if ( RegRd | ~ PwrOn )
95065      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95066                   	assign Int_RdPtr = RdPtr_0;
95067                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95068      1/1          		if ( ! Sys_Clk_RstN )
95069      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
95070      1/1          		else if ( RegRd | ~ PwrOn )
95071      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95072                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
95073                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
95074                   	assign WakeUpInt = ~ RdEmpty;
95075                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
95076                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
95077                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
95078                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95079      1/1          		if ( ! Sys_Clk_RstN )
95080      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
95081      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
95082                   	assign Tx_Data = TxOut_Data;
95083                   	assign Tx_Head = TxOut_Head;
95084                   	assign Tx_Tail = TxOut_Tail;
95085                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
95086                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
95087                   			.Clk( Sys_Clk )
95088                   		,	.Clk_ClkS( Sys_Clk_ClkS )
95089                   		,	.Clk_En( Sys_Clk_En )
95090                   		,	.Clk_EnS( Sys_Clk_EnS )
95091                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
95092                   		,	.Clk_RstN( Sys_Clk_RstN )
95093                   		,	.Clk_Tm( Sys_Clk_Tm )
95094                   		,	.O( Cont )
95095                   		,	.Reset( Tx1_Rdy )
95096                   		,	.Set( Tx1_Vld )
95097                   		);
95098                   	// synopsys translate_off
95099                   	// synthesis translate_off
95100                   	always @( posedge Sys_Clk )
95101      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
95102      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
95103      <font color = "grey">unreachable  </font>				dontStop = 0;
95104      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
95105      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95106      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
95107      <font color = "grey">unreachable  </font>					$stop;
95108                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
95109                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_179987_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2051.html#inst_tag_179987" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.DtpRxClkAdapt_Switch37_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">8</td>
<td class="rt">34.78 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">938</td>
<td class="rt">20</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">8</td>
<td class="rt">1.71  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">8</td>
<td class="rt">34.78 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">938</td>
<td class="rt">20</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">8</td>
<td class="rt">1.71  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[221:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_179987_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2051.html#inst_tag_179987" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.DtpRxClkAdapt_Switch37_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95079</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95063      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95064      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95065      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95068      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95069      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95070      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95071      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95079      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95080      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
95081      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_179988'>
<a name="inst_tag_179988_Line"></a>
<b>Line Coverage for Instance : <a href="mod2051.html#inst_tag_179988" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.DtpRxClkAdapt_Switch37_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95079</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95101</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95062      1/1          		if ( ! Sys_Clk_RstN )
95063      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
95064      1/1          		else if ( RegRd | ~ PwrOn )
95065      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95066                   	assign Int_RdPtr = RdPtr_0;
95067                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95068      1/1          		if ( ! Sys_Clk_RstN )
95069      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
95070      1/1          		else if ( RegRd | ~ PwrOn )
95071      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95072                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
95073                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
95074                   	assign WakeUpInt = ~ RdEmpty;
95075                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
95076                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
95077                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
95078                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95079      1/1          		if ( ! Sys_Clk_RstN )
95080      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
95081      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
95082                   	assign Tx_Data = TxOut_Data;
95083                   	assign Tx_Head = TxOut_Head;
95084                   	assign Tx_Tail = TxOut_Tail;
95085                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
95086                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
95087                   			.Clk( Sys_Clk )
95088                   		,	.Clk_ClkS( Sys_Clk_ClkS )
95089                   		,	.Clk_En( Sys_Clk_En )
95090                   		,	.Clk_EnS( Sys_Clk_EnS )
95091                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
95092                   		,	.Clk_RstN( Sys_Clk_RstN )
95093                   		,	.Clk_Tm( Sys_Clk_Tm )
95094                   		,	.O( Cont )
95095                   		,	.Reset( Tx1_Rdy )
95096                   		,	.Set( Tx1_Vld )
95097                   		);
95098                   	// synopsys translate_off
95099                   	// synthesis translate_off
95100                   	always @( posedge Sys_Clk )
95101      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
95102      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
95103      <font color = "grey">unreachable  </font>				dontStop = 0;
95104      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
95105      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95106      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
95107      <font color = "grey">unreachable  </font>					$stop;
95108                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
95109                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_179988_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2051.html#inst_tag_179988" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.DtpRxClkAdapt_Switch37_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">8</td>
<td class="rt">34.78 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">938</td>
<td class="rt">20</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">8</td>
<td class="rt">1.71  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">8</td>
<td class="rt">34.78 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">938</td>
<td class="rt">20</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">8</td>
<td class="rt">1.71  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[221:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_179988_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2051.html#inst_tag_179988" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.DtpRxClkAdapt_Switch37_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95079</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95063      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95064      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95065      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95068      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95069      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95070      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95071      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95079      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95080      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
95081      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_179989'>
<a name="inst_tag_179989_Line"></a>
<b>Line Coverage for Instance : <a href="mod2051.html#inst_tag_179989" >config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_128_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95079</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95101</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95062      1/1          		if ( ! Sys_Clk_RstN )
95063      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
95064      1/1          		else if ( RegRd | ~ PwrOn )
95065      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95066                   	assign Int_RdPtr = RdPtr_0;
95067                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95068      1/1          		if ( ! Sys_Clk_RstN )
95069      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
95070      1/1          		else if ( RegRd | ~ PwrOn )
95071      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95072                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
95073                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
95074                   	assign WakeUpInt = ~ RdEmpty;
95075                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
95076                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
95077                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
95078                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95079      1/1          		if ( ! Sys_Clk_RstN )
95080      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
95081      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
95082                   	assign Tx_Data = TxOut_Data;
95083                   	assign Tx_Head = TxOut_Head;
95084                   	assign Tx_Tail = TxOut_Tail;
95085                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
95086                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
95087                   			.Clk( Sys_Clk )
95088                   		,	.Clk_ClkS( Sys_Clk_ClkS )
95089                   		,	.Clk_En( Sys_Clk_En )
95090                   		,	.Clk_EnS( Sys_Clk_EnS )
95091                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
95092                   		,	.Clk_RstN( Sys_Clk_RstN )
95093                   		,	.Clk_Tm( Sys_Clk_Tm )
95094                   		,	.O( Cont )
95095                   		,	.Reset( Tx1_Rdy )
95096                   		,	.Set( Tx1_Vld )
95097                   		);
95098                   	// synopsys translate_off
95099                   	// synthesis translate_off
95100                   	always @( posedge Sys_Clk )
95101      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
95102      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
95103      <font color = "grey">unreachable  </font>				dontStop = 0;
95104      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
95105      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95106      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
95107      <font color = "grey">unreachable  </font>					$stop;
95108                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
95109                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_179989_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2051.html#inst_tag_179989" >config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">938</td>
<td class="rt">23</td>
<td class="rt">2.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">11</td>
<td class="rt">2.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">938</td>
<td class="rt">23</td>
<td class="rt">2.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">11</td>
<td class="rt">2.35  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[221:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_179989_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2051.html#inst_tag_179989" >config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95079</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95063      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95064      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95065      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95068      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95069      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95070      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95071      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95079      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95080      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
95081      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_179990'>
<a name="inst_tag_179990_Line"></a>
<b>Line Coverage for Instance : <a href="mod2051.html#inst_tag_179990" >config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_64_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95079</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95101</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95062      1/1          		if ( ! Sys_Clk_RstN )
95063      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
95064      1/1          		else if ( RegRd | ~ PwrOn )
95065      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95066                   	assign Int_RdPtr = RdPtr_0;
95067                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95068      1/1          		if ( ! Sys_Clk_RstN )
95069      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
95070      1/1          		else if ( RegRd | ~ PwrOn )
95071      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
95072                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
95073                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
95074                   	assign WakeUpInt = ~ RdEmpty;
95075                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
95076                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
95077                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
95078                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95079      1/1          		if ( ! Sys_Clk_RstN )
95080      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
95081      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
95082                   	assign Tx_Data = TxOut_Data;
95083                   	assign Tx_Head = TxOut_Head;
95084                   	assign Tx_Tail = TxOut_Tail;
95085                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
95086                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
95087                   			.Clk( Sys_Clk )
95088                   		,	.Clk_ClkS( Sys_Clk_ClkS )
95089                   		,	.Clk_En( Sys_Clk_En )
95090                   		,	.Clk_EnS( Sys_Clk_EnS )
95091                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
95092                   		,	.Clk_RstN( Sys_Clk_RstN )
95093                   		,	.Clk_Tm( Sys_Clk_Tm )
95094                   		,	.O( Cont )
95095                   		,	.Reset( Tx1_Rdy )
95096                   		,	.Set( Tx1_Vld )
95097                   		);
95098                   	// synopsys translate_off
95099                   	// synthesis translate_off
95100                   	always @( posedge Sys_Clk )
95101      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
95102      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
95103      <font color = "grey">unreachable  </font>				dontStop = 0;
95104      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
95105      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95106      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
95107      <font color = "grey">unreachable  </font>					$stop;
95108                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
95109                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_179990_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2051.html#inst_tag_179990" >config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">938</td>
<td class="rt">23</td>
<td class="rt">2.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">11</td>
<td class="rt">2.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">938</td>
<td class="rt">23</td>
<td class="rt">2.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">469</td>
<td class="rt">12</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">469</td>
<td class="rt">11</td>
<td class="rt">2.35  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[221:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_179990_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2051.html#inst_tag_179990" >config_ss_tb.DUT.flexnoc.Switch37Resp001_main.DtpRxClkAdapt_ddr_axi_s1_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">95079</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95063      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95064      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95065      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95068      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95069      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
95070      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
95071      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95079      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
95080      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
95081      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_179987">
    <li>
      <a href="#inst_tag_179987_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_179987_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_179987_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_179988">
    <li>
      <a href="#inst_tag_179988_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_179988_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_179988_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_179989">
    <li>
      <a href="#inst_tag_179989_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_179989_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_179989_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_179990">
    <li>
      <a href="#inst_tag_179990_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_179990_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_179990_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Tu_7c704b35">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
