/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module bit_shift_synth(i_argA, i_argB, o_y, ERROR);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  output ERROR;
  input [7:0] i_argA;
  input [7:0] i_argB;
  output [7:0] o_y;
  assign _00_ = ~i_argB[3];
  assign _01_ = i_argB[5] | i_argB[4];
  assign _02_ = i_argB[7] | i_argB[6];
  assign _03_ = _02_ | _01_;
  assign _04_ = _03_ | ~(i_argA[0]);
  assign _05_ = _04_ | i_argB[0];
  assign _06_ = _05_ | i_argB[1];
  assign _07_ = _06_ | i_argB[2];
  assign o_y[0] = _00_ & ~(_07_);
  assign _08_ = _03_ | ~(i_argA[1]);
  assign _09_ = i_argB[0] ? _04_ : _08_;
  assign _10_ = _09_ | i_argB[1];
  assign _11_ = _10_ | i_argB[2];
  assign o_y[1] = _00_ & ~(_11_);
  assign _12_ = _03_ | ~(i_argA[2]);
  assign _13_ = i_argB[0] ? _08_ : _12_;
  assign _14_ = i_argB[1] ? _05_ : _13_;
  assign _15_ = _14_ | i_argB[2];
  assign o_y[2] = _00_ & ~(_15_);
  assign _16_ = _03_ | ~(i_argA[3]);
  assign _17_ = i_argB[0] ? _12_ : _16_;
  assign _18_ = i_argB[1] ? _09_ : _17_;
  assign _19_ = _18_ | i_argB[2];
  assign o_y[3] = _00_ & ~(_19_);
  assign _20_ = _03_ | ~(i_argA[4]);
  assign _21_ = i_argB[0] ? _16_ : _20_;
  assign _22_ = i_argB[1] ? _13_ : _21_;
  assign _23_ = i_argB[2] ? _06_ : _22_;
  assign o_y[4] = _00_ & ~(_23_);
  assign _24_ = _03_ | ~(i_argA[5]);
  assign _25_ = i_argB[0] ? _20_ : _24_;
  assign _26_ = i_argB[1] ? _17_ : _25_;
  assign _27_ = i_argB[2] ? _10_ : _26_;
  assign o_y[5] = _00_ & ~(_27_);
  assign _28_ = _03_ | ~(i_argA[6]);
  assign _29_ = i_argB[0] ? _24_ : _28_;
  assign _30_ = i_argB[1] ? _21_ : _29_;
  assign _31_ = i_argB[2] ? _14_ : _30_;
  assign o_y[6] = _00_ & ~(_31_);
  assign _32_ = _03_ | ~(i_argA[7]);
  assign _33_ = i_argB[0] ? _28_ : _32_;
  assign _34_ = i_argB[1] ? _25_ : _33_;
  assign _35_ = i_argB[2] ? _18_ : _34_;
  assign o_y[7] = _00_ & ~(_35_);
  assign ERROR = 1'h0;
endmodule
