Trace_Name,FPGA_Ball_Names_A,FPGA_Ball_Names_B
IL07_00.TB.G13.D6,B8,B8
IL07_00.TB.G13.D5_P,D8,B7
IL07_00.TB.G13.D5_N,C8,A7
IL07_00.TB.G13.D4_P,F8,F9
IL07_00.TB.G13.D4_N,E8,D9
IL07_00.TB.G13.D3_P,B7,D8
IL07_00.TB.G13.D3_N,A7,C8
IL07_00.TB.G13.D2_P,D7,D10
IL07_00.TB.G13.D2_N,C7,C10
IL07_00.TB.G13.D1_P,A4,C9
IL07_00.TB.G13.D1_N,A5,A9
IL07_00.TB.G13.D0_P,A2,D11
IL07_00.TB.G13.D0_N,A3,C11
IL07_00.TB.G13.C_P,B3,B3
IL07_00.TB.G13.C_N,B4,B4
IL07_00.TB.G8.D3_P,D10,A2
IL07_00.TB.G8.D3_N,C10,A3
IL07_00.TB.G8.D2_P,D11,D7
IL07_00.TB.G8.D2_N,C11,C7
IL07_00.TB.G8.D1_P,C9,A4
IL07_00.TB.G8.D1_N,A9,A5
IL07_00.TB.G8.D0_P,F9,F8
IL07_00.TB.G8.D0_N,D9,E8
IL07_00.LR.G3.S_P,C17,C17
IL07_00.LR.G3.S_N,D17,D17
IL07_00.LR.G3.D4_P,H6,J4
IL07_00.LR.G3.D4_N,H5,K4
IL07_00.LR.G3.D3_P,J4,H6
IL07_00.LR.G3.D3_N,K4,H5
IL07_00.LR.G3.D2_P,L2,L2
IL07_00.LR.G3.D2_N,L3,L3
IL07_00.LR.G3.D1_P,C1,C1
IL07_00.LR.G3.D1_N,D1,D1
IL07_00.LR.G3.D0_P,F3,F3
IL07_00.LR.G3.D0_N,E3,E3
IL07_00.LR.G2.S_P,N3,B1
IL07_00.LR.G2.S_N,N4,C2
IL07_00.LR.G2.D4_P,L7,D3
IL07_00.LR.G2.D4_N,L6,D2
IL07_00.LR.G2.D3_P,P6,F4
IL07_00.LR.G2.D3_N,P7,F5
IL07_00.LR.G2.D2_P,N6,C5
IL07_00.LR.G2.D2_N,N7,D5
IL07_00.LR.G2.D1_P,K5,D4
IL07_00.LR.G2.D1_N,L4,E4
IL07_00.LR.G2.D0_P,K6,C4
IL07_00.LR.G2.D0_N,K7,C3
IL07_00.LR.G1.S_P,K2,K2
IL07_00.LR.G1.S_N,J1,J1
IL07_00.LR.G1.D4_P,K1,F2
IL07_00.LR.G1.D4_N,L1,E1
IL07_00.LR.G1.D3_P,J3,J3
IL07_00.LR.G1.D3_N,K3,K3
IL07_00.LR.G1.D2_P,H2,H2
IL07_00.LR.G1.D2_N,H3,H3
IL07_00.LR.G1.D1_P,F1,F1
IL07_00.LR.G1.D1_N,H1,H1
IL07_00.LR.G1.D0_P,F2,K1
IL07_00.LR.G1.D0_N,E1,L1
IL07_00.LR.G0.S_P,B1,N3
IL07_00.LR.G0.S_N,C2,N4
IL07_00.LR.G0.D4_P,D3,L7
IL07_00.LR.G0.D4_N,D2,L6
IL07_00.LR.G0.D3_P,F4,K6
IL07_00.LR.G0.D3_N,F5,K7
IL07_00.LR.G0.D2_P,D4,N6
IL07_00.LR.G0.D2_N,E4,N7
IL07_00.LR.G0.D1_P,C4,K5
IL07_00.LR.G0.D1_N,C3,L4
IL07_00.LR.G0.D0_P,C5,P6
IL07_00.LR.G0.D0_N,D5,P7
