$date
	Thu Mar 16 17:38:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_halfadder $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ha $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 ! carry $end
$var wire 1 & s $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
z"
z!
$end
#10
1&
1$
#20
0$
1#
#30
0&
1%
1$
#40
