{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1757010679448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1757010679448 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel_test4 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"toplevel_test4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1757010679460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757010679515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757010679515 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1757010679913 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1757010679920 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757010680261 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1757010680261 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757010680265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757010680265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757010680265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757010680265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757010680265 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1757010680265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1757010680268 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1757010680373 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1757010681499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1757010681499 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1757010681499 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1757010681499 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_test4.SDC " "Reading SDC File: 'toplevel_test4.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1757010681502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1757010681503 ""}
{ "Info" "ISTA_SDC_FOUND" "ethernet_ip_folder/altera_eth_tse_mac.sdc " "Reading SDC File: 'ethernet_ip_folder/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1757010681504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 30 *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_eth_tse_mac.sdc(30): *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 30 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681516 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 37 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681517 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 38 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681519 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_register_map:U_REG\|command_config\[9\] register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_register_map:U_REG\|command_config\[9\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681522 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 179 *\|altera_tse_register_map:U_REG\|mac_0\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(179): *\|altera_tse_register_map:U_REG\|mac_0\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681523 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 180 *\|altera_tse_register_map:U_REG\|mac_1\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(180): *\|altera_tse_register_map:U_REG\|mac_1\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681524 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 182 *\|altera_tse_mac_rx:U_RX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(182): *\|altera_tse_mac_rx:U_RX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681524 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681525 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 184 *\|altera_tse_register_map:U_REG\|frm_length\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(184): *\|altera_tse_register_map:U_REG\|frm_length\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681526 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681529 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681530 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681530 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681532 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681533 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681533 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681536 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681537 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681537 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681539 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681540 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681541 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681544 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681546 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681546 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681549 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681550 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681550 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 270 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* register " "Ignored filter at altera_eth_tse_mac.sdc(270): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 270 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(270): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\] " "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681552 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 271 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* register " "Ignored filter at altera_eth_tse_mac.sdc(271): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 271 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(271): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\] " "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681553 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 272 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(272): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] " "set_multicycle_path -setup 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 272 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681554 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 272 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 273 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(273): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\] " "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 273 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681554 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 273 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 274 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(274): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\] " "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 274 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681555 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 274 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 275 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(275): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] " "set_multicycle_path -hold 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 275 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681555 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 275 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 276 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* register " "Ignored filter at altera_eth_tse_mac.sdc(276): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 276 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(276): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 276 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(276): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681557 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 276 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(276): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 277 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* register " "Ignored filter at altera_eth_tse_mac.sdc(277): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 277 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(277): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681560 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 277 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(277): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 278 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* register " "Ignored filter at altera_eth_tse_mac.sdc(278): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757010681561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 278 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(278): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757010681561 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 278 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(278): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757010681562 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1757010681578 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1757010681580 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757010681580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757010681580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757010681580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757010681580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757010681580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757010681580 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1757010681580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1757010681644 ""}  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1757010681644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1757010681644 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1757010681644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1757010682017 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1757010682019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1757010682019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757010682021 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757010682023 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1757010682025 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1757010682025 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1757010682026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1757010682063 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1757010682064 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1757010682064 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757010682282 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1757010682297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1757010684289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757010684497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1757010684546 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1757010685888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757010685888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1757010686329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1757010690132 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1757010690132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1757010690435 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1757010690435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1757010690435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757010690439 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1757010690610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757010690638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757010690935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757010690936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757010691224 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757010691861 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone IV E " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757010692279 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1757010692279 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757010692281 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1757010692281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/toplevel_test4.fit.smsg " "Generated suppressed messages file C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/toplevel_test4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1757010692407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 93 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6844 " "Peak virtual memory: 6844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757010692929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  4 14:31:32 2025 " "Processing ended: Thu Sep  4 14:31:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757010692929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757010692929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757010692929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1757010692929 ""}
