/* bench 10127.1.0 b91ebd20cb03 */
/* bench 10127.1.1 66a37396d2cb */
/* bench 10127.1.2 7d5d088412d9 */
/* bench 10127.1.3 2c061bd680c0 */
/* bench 10127.1.4 85492b1c40fd */
/* bench 10127.1.5 faeaa7793a93 */
/* bench 10127.1.6 995371a9a383 */
/* bench 10127.1.7 483dfa75bb95 */
/* bench 37.4.2 e1df389fdad4 */
/* bench 37.4.3 2f1476f29e1c */
/* bench 37.4.4 45835d695239 */
/* bench 37.4.5 f745111f7d19 */
/* bench 37.4.6 86600f318e03 */
/* bench 37.4.7 90b57847c5fe */
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * x86 FPU signal frame handling methods:
 */
#ifndef _ASM_X86_FPU_SIGNAL_H
#define _ASM_X86_FPU_SIGNAL_H

#ifdef CONFIG_X86_64
# include <uapi/asm/sigcontext.h>
# include <asm/user32.h>
struct ksignal;
int ia32_setup_rt_frame(int sig, struct ksignal *ksig,
			compat_sigset_t *set, struct pt_regs *regs);
int ia32_setup_frame(int sig, struct ksignal *ksig,
		     compat_sigset_t *set, struct pt_regs *regs);
#else
# define user_i387_ia32_struct	user_i387_struct
# define user32_fxsr_struct	user_fxsr_struct
# define ia32_setup_frame	__setup_frame
# define ia32_setup_rt_frame	__setup_rt_frame
#endif

extern void convert_from_fxsr(struct user_i387_ia32_struct *env,
			      struct task_struct *tsk);
extern void convert_to_fxsr(struct fxregs_state *fxsave,
			    const struct user_i387_ia32_struct *env);

unsigned long
fpu__alloc_mathframe(unsigned long sp, int ia32_frame,
		     unsigned long *buf_fx, unsigned long *size);

extern void fpu__init_prepare_fx_sw_frame(void);

/* bench 24514.3.0 579894e363a4 */
/* bench 24514.3.1 a971b1e97a71 */
/* bench 24514.3.2 a82b4dbe363f */
/* bench 24514.3.3 2d10acf52ae0 */
/* bench 24514.3.4 fab11dfc6b3d */
/* bench 24514.3.5 1f6eed10c9ab */
/* bench 24514.3.6 68f0c8c74c7f */
/* bench 24514.3.7 b64920edffa9 */
/* bench 24514.3.8 77d2081d2f9b */
/* bench 24514.3.9 f080ddc1a377 */
/* bench 24514.3.10 dd0c84cf4b90 */
/* bench 24514.3.11 44634eb85040 */
/* bench 24514.3.12 476a4a5f00f1 */
/* bench 24514.3.13 a8d8d64cb051 */
#endif /* _ASM_X86_FPU_SIGNAL_H */
