verilog xil_defaultlib --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/f1be/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pipe_clock.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pipe_eq.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pipe_drp.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pipe_rate.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pipe_reset.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pipe_sync.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gtp_pipe_rate.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gtp_pipe_drp.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gtp_pipe_reset.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pipe_user.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pipe_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_qpll_drp.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_qpll_reset.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_qpll_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_rxeq_scan.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_core_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_axi_basic_rx_null_gen.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_axi_basic_rx_pipeline.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_axi_basic_rx.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_axi_basic_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_axi_basic_tx_pipeline.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_axi_basic_tx_thrtl_ctl.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_axi_basic_tx.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie_7x.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie_bram_7x.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie_bram_top_7x.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie_brams_7x.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie_pipe_lane.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie_pipe_misc.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie_pipe_pipeline.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gt_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gt_common.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gtp_cpllpd_ovrd.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gtx_cpllpd_ovrd.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gt_rx_valid_filter_7x.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_gt_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie2_ip_pcie2_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_0/sim/design_1_xdma_0_1_pcie2_ip.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_1/sim/xdma_v4_0_1_blk_mem_64_reg_be.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_2/sim/xdma_v4_0_1_blk_mem_64_noreg_be.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_3/sim/pcie2_fifo_generator_dma_cpl.v" \
"../../../bd/design_1/ip/design_1_xdma_0_1/ip_4/sim/pcie2_fifo_generator_tgt_brdg.v" \

sv xil_defaultlib --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/f1be/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_dma_cpl.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_dma_req.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v2_0/hdl/verilog/design_1_xdma_0_1_rx_destraddler.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_rx_demux.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_tgt_cpl.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_tgt_req.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_tx_mux.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_axi_stream_intf.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_cfg_sideband.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_pcie2_to_pcie3_wrapper.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_dma_bram_wrap.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_1/xdma_v4_0/hdl/verilog/design_1_xdma_0_1_core_top.sv" \

verilog xil_defaultlib --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/f1be/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xdma_0_1/sim/design_1_xdma_0_1.v" \

sv xil_defaultlib --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/f1be/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_5/sim/bd_6e42_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_11/sim/bd_6e42_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_12/sim/bd_6e42_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_6/sim/bd_6e42_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_7/sim/bd_6e42_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_8/sim/bd_6e42_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_9/sim/bd_6e42_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_10/sim/bd_6e42_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_2/sim/bd_6e42_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_3/sim/bd_6e42_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_4/sim/bd_6e42_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/f1be/hdl/verilog" --include "../../../../PCIe_test.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_0/sim/bd_6e42_one_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/sim/bd_6e42.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/sim/design_1_axi_smc_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
