// Seed: 4216619280
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_4;
  assign id_4 = 1;
  wire id_5, id_6;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output tri id_2,
    input wand id_3,
    input tri id_4,
    output tri0 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    input supply1 id_9,
    output supply1 id_10,
    output wire id_11,
    output wor id_12,
    output supply1 id_13,
    output wand id_14
    , id_24 = 1'd0,
    inout wire id_15,
    input uwire id_16,
    input wor id_17,
    output tri id_18,
    input tri0 id_19,
    output tri id_20,
    output wire id_21,
    input tri id_22
);
  id_25 :
  assert property (@(posedge 1) 1) $display;
  wire id_26;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_26
  );
endmodule
