#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar 24 11:14:03 2017
# Process ID: 8268
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1
# Command line: vivado.exe -log ex2_top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex2_top_wrapper.tcl
# Log file: C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/ex2_top_wrapper.vds
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ex2_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jduarte/Documents/GitHub/CR/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top ex2_top_wrapper -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 296.160 ; gain = 86.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex2_top_wrapper' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'ex2_top' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:14' bound to instance 'ex2_top_i' of component 'ex2_top' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ex2_top' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:28]
INFO: [Synth 8-3491] module 'ex2_top_EightDispControl_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_EightDispControl_0_0_stub.vhdl:5' bound to instance 'EightDispControl_0' of component 'ex2_top_EightDispControl_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'ex2_top_EightDispControl_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_EightDispControl_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'ex2_top_Mux2_1_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_Mux2_1_0_0_stub.vhdl:5' bound to instance 'Mux2_1_0' of component 'ex2_top_Mux2_1_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ex2_top_Mux2_1_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_Mux2_1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ex2_top_blk_mem_gen_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'ex2_top_blk_mem_gen_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'ex2_top_blk_mem_gen_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ex2_top_max_min_FSM_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_max_min_FSM_0_0_stub.vhdl:5' bound to instance 'max_min_FSM_0' of component 'ex2_top_max_min_FSM_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ex2_top_max_min_FSM_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_max_min_FSM_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'ex2_top_xlslice_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'ex2_top_xlslice_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:177]
INFO: [Synth 8-638] synthesizing module 'ex2_top_xlslice_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex2_top_xlslice_0_1' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_1_stub.vhdl:5' bound to instance 'xlslice_1' of component 'ex2_top_xlslice_0_1' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ex2_top_xlslice_0_1' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex2_top_xlslice_0_2' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_2_stub.vhdl:5' bound to instance 'xlslice_2' of component 'ex2_top_xlslice_0_2' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ex2_top_xlslice_0_2' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex2_top_xlslice_0_3' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_3_stub.vhdl:5' bound to instance 'xlslice_3' of component 'ex2_top_xlslice_0_3' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:192]
INFO: [Synth 8-638] synthesizing module 'ex2_top_xlslice_0_3' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_3_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex2_top_xlslice_0_4' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_4_stub.vhdl:5' bound to instance 'xlslice_4' of component 'ex2_top_xlslice_0_4' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ex2_top_xlslice_0_4' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex2_top_xlslice_0_5' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_5_stub.vhdl:5' bound to instance 'xlslice_5' of component 'ex2_top_xlslice_0_5' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:202]
INFO: [Synth 8-638] synthesizing module 'ex2_top_xlslice_0_5' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex2_top_xlslice_0_6' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_6_stub.vhdl:5' bound to instance 'xlslice_6' of component 'ex2_top_xlslice_0_6' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'ex2_top_xlslice_0_6' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_0_6_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex2_top_xlslice_6_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_7' of component 'ex2_top_xlslice_6_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:212]
INFO: [Synth 8-638] synthesizing module 'ex2_top_xlslice_6_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/realtime/ex2_top_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'ex2_top' (1#1) [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ex2_top_wrapper' (2#1) [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 333.672 ; gain = 124.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 333.672 ; gain = 124.242
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_EightDispControl_0_0' instantiated as 'ex2_top_i/EightDispControl_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:141]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_Mux2_1_0_0' instantiated as 'ex2_top_i/Mux2_1_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:155]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_blk_mem_gen_0_0' instantiated as 'ex2_top_i/blk_mem_gen_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:162]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_max_min_FSM_0_0' instantiated as 'ex2_top_i/max_min_FSM_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:168]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_xlslice_0_0' instantiated as 'ex2_top_i/xlslice_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:177]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_xlslice_0_1' instantiated as 'ex2_top_i/xlslice_1' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:182]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_xlslice_0_2' instantiated as 'ex2_top_i/xlslice_2' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:187]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_xlslice_0_3' instantiated as 'ex2_top_i/xlslice_3' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:192]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_xlslice_0_4' instantiated as 'ex2_top_i/xlslice_4' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:197]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_xlslice_0_5' instantiated as 'ex2_top_i/xlslice_5' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:202]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_xlslice_0_6' instantiated as 'ex2_top_i/xlslice_6' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:207]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_top_xlslice_6_0' instantiated as 'ex2_top_i/xlslice_7' [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd:212]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp/ex2_top_max_min_FSM_0_0_in_context.xdc] for cell 'ex2_top_i/max_min_FSM_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp/ex2_top_max_min_FSM_0_0_in_context.xdc] for cell 'ex2_top_i/max_min_FSM_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_2/ex2_top_blk_mem_gen_0_0_in_context.xdc] for cell 'ex2_top_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_2/ex2_top_blk_mem_gen_0_0_in_context.xdc] for cell 'ex2_top_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_3/ex2_top_Mux2_1_0_0_in_context.xdc] for cell 'ex2_top_i/Mux2_1_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_3/ex2_top_Mux2_1_0_0_in_context.xdc] for cell 'ex2_top_i/Mux2_1_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_4/ex2_top_EightDispControl_0_0_in_context.xdc] for cell 'ex2_top_i/EightDispControl_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_4/ex2_top_EightDispControl_0_0_in_context.xdc] for cell 'ex2_top_i/EightDispControl_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_5/ex2_top_xlslice_0_0_in_context.xdc] for cell 'ex2_top_i/xlslice_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_5/ex2_top_xlslice_0_0_in_context.xdc] for cell 'ex2_top_i/xlslice_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_6/ex2_top_xlslice_0_1_in_context.xdc] for cell 'ex2_top_i/xlslice_1'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_6/ex2_top_xlslice_0_1_in_context.xdc] for cell 'ex2_top_i/xlslice_1'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_7/ex2_top_xlslice_0_2_in_context.xdc] for cell 'ex2_top_i/xlslice_2'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_7/ex2_top_xlslice_0_2_in_context.xdc] for cell 'ex2_top_i/xlslice_2'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_8/ex2_top_xlslice_0_3_in_context.xdc] for cell 'ex2_top_i/xlslice_3'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_8/ex2_top_xlslice_0_3_in_context.xdc] for cell 'ex2_top_i/xlslice_3'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_9/ex2_top_xlslice_0_4_in_context.xdc] for cell 'ex2_top_i/xlslice_4'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_9/ex2_top_xlslice_0_4_in_context.xdc] for cell 'ex2_top_i/xlslice_4'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_10/ex2_top_xlslice_0_5_in_context.xdc] for cell 'ex2_top_i/xlslice_5'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_10/ex2_top_xlslice_0_5_in_context.xdc] for cell 'ex2_top_i/xlslice_5'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_11/ex2_top_xlslice_0_6_in_context.xdc] for cell 'ex2_top_i/xlslice_6'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_11/ex2_top_xlslice_0_6_in_context.xdc] for cell 'ex2_top_i/xlslice_6'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_12/ex2_top_xlslice_6_0_in_context.xdc] for cell 'ex2_top_i/xlslice_7'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/.Xil/Vivado-8268-Inator/dcp_12/ex2_top_xlslice_6_0_in_context.xdc] for cell 'ex2_top_i/xlslice_7'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:207]
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ex2_top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex2_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex2_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 599.773 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ex2_top_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ex2_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/Mux2_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/max_min_FSM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_top_i/xlslice_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |ex2_top_EightDispControl_0_0 |         1|
|2     |ex2_top_Mux2_1_0_0           |         1|
|3     |ex2_top_blk_mem_gen_0_0      |         1|
|4     |ex2_top_max_min_FSM_0_0      |         1|
|5     |ex2_top_xlslice_0_0          |         1|
|6     |ex2_top_xlslice_0_1          |         1|
|7     |ex2_top_xlslice_0_2          |         1|
|8     |ex2_top_xlslice_0_3          |         1|
|9     |ex2_top_xlslice_0_4          |         1|
|10    |ex2_top_xlslice_0_5          |         1|
|11    |ex2_top_xlslice_0_6          |         1|
|12    |ex2_top_xlslice_6_0          |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |ex2_top_EightDispControl_0_0_bbox |     1|
|2     |ex2_top_Mux2_1_0_0_bbox           |     1|
|3     |ex2_top_blk_mem_gen_0_0_bbox      |     1|
|4     |ex2_top_max_min_FSM_0_0_bbox      |     1|
|5     |ex2_top_xlslice_0_0_bbox          |     1|
|6     |ex2_top_xlslice_0_1_bbox          |     1|
|7     |ex2_top_xlslice_0_2_bbox          |     1|
|8     |ex2_top_xlslice_0_3_bbox          |     1|
|9     |ex2_top_xlslice_0_4_bbox          |     1|
|10    |ex2_top_xlslice_0_5_bbox          |     1|
|11    |ex2_top_xlslice_0_6_bbox          |     1|
|12    |ex2_top_xlslice_6_0_bbox          |     1|
|13    |IBUF                              |     3|
|14    |OBUF                              |    15|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |   202|
|2     |  ex2_top_i |ex2_top |   184|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 599.773 ; gain = 390.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 599.773 ; gain = 106.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.773 ; gain = 390.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 599.773 ; gain = 384.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2_top/ex2_top.runs/synth_1/ex2_top_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 599.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 24 11:14:35 2017...
