
TRUYEN_NGAO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009994  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000574  08009aa8  08009aa8  0000aaa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a01c  0800a01c  0000c1f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a01c  0800a01c  0000b01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a024  0800a024  0000c1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a024  0800a024  0000b024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a028  0800a028  0000b028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800a02c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c4  200001f8  0800a224  0000c1f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  0800a224  0000c5bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001337c  00000000  00000000  0000c221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f09  00000000  00000000  0001f59d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001250  00000000  00000000  000224a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e5f  00000000  00000000  000236f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b21  00000000  00000000  00024557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016fc5  00000000  00000000  0003e078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093dd6  00000000  00000000  0005503d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e8e13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006250  00000000  00000000  000e8e58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000ef0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009a8c 	.word	0x08009a8c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	08009a8c 	.word	0x08009a8c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <DHT22_SetPinOutput>:
 *      Author: quyen
 */

#include "dht22.h"

static void DHT22_SetPinOutput(DHT22_HandleTypeDef *dht) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 0308 	add.w	r3, r7, #8
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	889b      	ldrh	r3, [r3, #4]
 800104a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	2302      	movs	r3, #2
 8001052:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f107 0208 	add.w	r2, r7, #8
 800105c:	4611      	mov	r1, r2
 800105e:	4618      	mov	r0, r3
 8001060:	f002 fb76 	bl	8003750 <HAL_GPIO_Init>
}
 8001064:	bf00      	nop
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <DHT22_SetPinInput>:

static void DHT22_SetPinInput(DHT22_HandleTypeDef *dht) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	f107 0308 	add.w	r3, r7, #8
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	889b      	ldrh	r3, [r3, #4]
 8001086:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f107 0208 	add.w	r2, r7, #8
 8001098:	4611      	mov	r1, r2
 800109a:	4618      	mov	r0, r3
 800109c:	f002 fb58 	bl	8003750 <HAL_GPIO_Init>
}
 80010a0:	bf00      	nop
 80010a2:	3718      	adds	r7, #24
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <delay_us>:

static void delay_us(DHT22_HandleTypeDef *dht, uint16_t us) {
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2200      	movs	r2, #0
 80010bc:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(dht->htim) < us);
 80010be:	bf00      	nop
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010c8:	887b      	ldrh	r3, [r7, #2]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d3f8      	bcc.n	80010c0 <delay_us+0x18>
}
 80010ce:	bf00      	nop
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr

080010da <DHT22_Init>:

void DHT22_Init(DHT22_HandleTypeDef *dht) {
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
    DHT22_SetPinOutput(dht);
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f7ff ffa4 	bl	8001030 <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	889b      	ldrh	r3, [r3, #4]
 80010f0:	2201      	movs	r2, #1
 80010f2:	4619      	mov	r1, r3
 80010f4:	f002 fcc7 	bl	8003a86 <HAL_GPIO_WritePin>
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <DHT22_Read>:

int DHT22_Read(DHT22_HandleTypeDef *dht, DHT22_Data_t *data) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
    uint8_t bits[5] = {0};
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	2300      	movs	r3, #0
 8001110:	733b      	strb	r3, [r7, #12]
    uint8_t byteIndex = 0, bitIndex = 7;
 8001112:	2300      	movs	r3, #0
 8001114:	77fb      	strb	r3, [r7, #31]
 8001116:	2307      	movs	r3, #7
 8001118:	77bb      	strb	r3, [r7, #30]
    uint32_t timeout = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	61bb      	str	r3, [r7, #24]

    // Start signal
    DHT22_SetPinOutput(dht);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff ff86 	bl	8001030 <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_RESET);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6818      	ldr	r0, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	889b      	ldrh	r3, [r3, #4]
 800112c:	2200      	movs	r2, #0
 800112e:	4619      	mov	r1, r3
 8001130:	f002 fca9 	bl	8003a86 <HAL_GPIO_WritePin>
    HAL_Delay(2);  // 1 ms  2 ms
 8001134:	2002      	movs	r0, #2
 8001136:	f001 fc21 	bl	800297c <HAL_Delay>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6818      	ldr	r0, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	889b      	ldrh	r3, [r3, #4]
 8001142:	2201      	movs	r2, #1
 8001144:	4619      	mov	r1, r3
 8001146:	f002 fc9e 	bl	8003a86 <HAL_GPIO_WritePin>

    DHT22_SetPinInput(dht);
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ff8e 	bl	800106c <DHT22_SetPinInput>
    delay_us(dht, 30);
 8001150:	211e      	movs	r1, #30
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff ffa8 	bl	80010a8 <delay_us>

    // Wait for DHT response (LOW)
    timeout = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 800115c:	e00c      	b.n	8001178 <DHT22_Read+0x78>
        if (timeout++ > 10000) return 1;
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	1c5a      	adds	r2, r3, #1
 8001162:	61ba      	str	r2, [r7, #24]
 8001164:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001168:	4293      	cmp	r3, r2
 800116a:	d901      	bls.n	8001170 <DHT22_Read+0x70>
 800116c:	2301      	movs	r3, #1
 800116e:	e0c2      	b.n	80012f6 <DHT22_Read+0x1f6>
        delay_us(dht, 1);
 8001170:	2101      	movs	r1, #1
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ff98 	bl	80010a8 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	889b      	ldrh	r3, [r3, #4]
 8001180:	4619      	mov	r1, r3
 8001182:	4610      	mov	r0, r2
 8001184:	f002 fc68 	bl	8003a58 <HAL_GPIO_ReadPin>
 8001188:	4603      	mov	r3, r0
 800118a:	2b01      	cmp	r3, #1
 800118c:	d0e7      	beq.n	800115e <DHT22_Read+0x5e>
    }

    // Wait for HIGH
    timeout = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 8001192:	e00c      	b.n	80011ae <DHT22_Read+0xae>
        if (timeout++ > 10000) return 2;
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	61ba      	str	r2, [r7, #24]
 800119a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800119e:	4293      	cmp	r3, r2
 80011a0:	d901      	bls.n	80011a6 <DHT22_Read+0xa6>
 80011a2:	2302      	movs	r3, #2
 80011a4:	e0a7      	b.n	80012f6 <DHT22_Read+0x1f6>
        delay_us(dht, 1);
 80011a6:	2101      	movs	r1, #1
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ff7d 	bl	80010a8 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	889b      	ldrh	r3, [r3, #4]
 80011b6:	4619      	mov	r1, r3
 80011b8:	4610      	mov	r0, r2
 80011ba:	f002 fc4d 	bl	8003a58 <HAL_GPIO_ReadPin>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0e7      	beq.n	8001194 <DHT22_Read+0x94>
    }

    // Wait for LOW (start of data)
    timeout = 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 80011c8:	e00c      	b.n	80011e4 <DHT22_Read+0xe4>
        if (timeout++ > 10000) return 3;
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	1c5a      	adds	r2, r3, #1
 80011ce:	61ba      	str	r2, [r7, #24]
 80011d0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d901      	bls.n	80011dc <DHT22_Read+0xdc>
 80011d8:	2303      	movs	r3, #3
 80011da:	e08c      	b.n	80012f6 <DHT22_Read+0x1f6>
        delay_us(dht, 1);
 80011dc:	2101      	movs	r1, #1
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff ff62 	bl	80010a8 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	889b      	ldrh	r3, [r3, #4]
 80011ec:	4619      	mov	r1, r3
 80011ee:	4610      	mov	r0, r2
 80011f0:	f002 fc32 	bl	8003a58 <HAL_GPIO_ReadPin>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d0e7      	beq.n	80011ca <DHT22_Read+0xca>
    }

    // Read 40 bits
    for (int i = 0; i < 40; i++) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	617b      	str	r3, [r7, #20]
 80011fe:	e046      	b.n	800128e <DHT22_Read+0x18e>
        // Wait LOW
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET);
 8001200:	bf00      	nop
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	889b      	ldrh	r3, [r3, #4]
 800120a:	4619      	mov	r1, r3
 800120c:	4610      	mov	r0, r2
 800120e:	f002 fc23 	bl	8003a58 <HAL_GPIO_ReadPin>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d0f4      	beq.n	8001202 <DHT22_Read+0x102>

        // measure HIGH time
        __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2200      	movs	r2, #0
 8001220:	625a      	str	r2, [r3, #36]	@ 0x24
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET);
 8001222:	bf00      	nop
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	889b      	ldrh	r3, [r3, #4]
 800122c:	4619      	mov	r1, r3
 800122e:	4610      	mov	r0, r2
 8001230:	f002 fc12 	bl	8003a58 <HAL_GPIO_ReadPin>
 8001234:	4603      	mov	r3, r0
 8001236:	2b01      	cmp	r3, #1
 8001238:	d0f4      	beq.n	8001224 <DHT22_Read+0x124>

        uint16_t high_time = __HAL_TIM_GET_COUNTER(dht->htim);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001242:	823b      	strh	r3, [r7, #16]

        if (high_time > 40) bits[byteIndex] |= (1 << bitIndex);
 8001244:	8a3b      	ldrh	r3, [r7, #16]
 8001246:	2b28      	cmp	r3, #40	@ 0x28
 8001248:	d912      	bls.n	8001270 <DHT22_Read+0x170>
 800124a:	7ffb      	ldrb	r3, [r7, #31]
 800124c:	3320      	adds	r3, #32
 800124e:	443b      	add	r3, r7
 8001250:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001254:	b25a      	sxtb	r2, r3
 8001256:	7fbb      	ldrb	r3, [r7, #30]
 8001258:	2101      	movs	r1, #1
 800125a:	fa01 f303 	lsl.w	r3, r1, r3
 800125e:	b25b      	sxtb	r3, r3
 8001260:	4313      	orrs	r3, r2
 8001262:	b25a      	sxtb	r2, r3
 8001264:	7ffb      	ldrb	r3, [r7, #31]
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	3320      	adds	r3, #32
 800126a:	443b      	add	r3, r7
 800126c:	f803 2c18 	strb.w	r2, [r3, #-24]

        if (bitIndex == 0) {
 8001270:	7fbb      	ldrb	r3, [r7, #30]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d105      	bne.n	8001282 <DHT22_Read+0x182>
            bitIndex = 7;
 8001276:	2307      	movs	r3, #7
 8001278:	77bb      	strb	r3, [r7, #30]
            byteIndex++;
 800127a:	7ffb      	ldrb	r3, [r7, #31]
 800127c:	3301      	adds	r3, #1
 800127e:	77fb      	strb	r3, [r7, #31]
 8001280:	e002      	b.n	8001288 <DHT22_Read+0x188>
        } else {
            bitIndex--;
 8001282:	7fbb      	ldrb	r3, [r7, #30]
 8001284:	3b01      	subs	r3, #1
 8001286:	77bb      	strb	r3, [r7, #30]
    for (int i = 0; i < 40; i++) {
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	3301      	adds	r3, #1
 800128c:	617b      	str	r3, [r7, #20]
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	2b27      	cmp	r3, #39	@ 0x27
 8001292:	ddb5      	ble.n	8001200 <DHT22_Read+0x100>
        }
    }

    uint8_t sum = bits[0] + bits[1] + bits[2] + bits[3];
 8001294:	7a3a      	ldrb	r2, [r7, #8]
 8001296:	7a7b      	ldrb	r3, [r7, #9]
 8001298:	4413      	add	r3, r2
 800129a:	b2da      	uxtb	r2, r3
 800129c:	7abb      	ldrb	r3, [r7, #10]
 800129e:	4413      	add	r3, r2
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	7afb      	ldrb	r3, [r7, #11]
 80012a4:	4413      	add	r3, r2
 80012a6:	74fb      	strb	r3, [r7, #19]
    if (sum != bits[4]) return 4;  // checksum error
 80012a8:	7b3b      	ldrb	r3, [r7, #12]
 80012aa:	7cfa      	ldrb	r2, [r7, #19]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d001      	beq.n	80012b4 <DHT22_Read+0x1b4>
 80012b0:	2304      	movs	r3, #4
 80012b2:	e020      	b.n	80012f6 <DHT22_Read+0x1f6>

    data->Humidity = (bits[0] << 8 | bits[1]) * 0.1f;
 80012b4:	7a3b      	ldrb	r3, [r7, #8]
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	7a7a      	ldrb	r2, [r7, #9]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff fc9d 	bl	8000bfc <__aeabi_i2f>
 80012c2:	4603      	mov	r3, r0
 80012c4:	490e      	ldr	r1, [pc, #56]	@ (8001300 <DHT22_Read+0x200>)
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fcec 	bl	8000ca4 <__aeabi_fmul>
 80012cc:	4603      	mov	r3, r0
 80012ce:	461a      	mov	r2, r3
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	605a      	str	r2, [r3, #4]
    data->Temperature = (bits[2] << 8 | bits[3]) * 0.1f;
 80012d4:	7abb      	ldrb	r3, [r7, #10]
 80012d6:	021b      	lsls	r3, r3, #8
 80012d8:	7afa      	ldrb	r2, [r7, #11]
 80012da:	4313      	orrs	r3, r2
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fc8d 	bl	8000bfc <__aeabi_i2f>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4906      	ldr	r1, [pc, #24]	@ (8001300 <DHT22_Read+0x200>)
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff fcdc 	bl	8000ca4 <__aeabi_fmul>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	601a      	str	r2, [r3, #0]

    return 0;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3720      	adds	r7, #32
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	3dcccccd 	.word	0x3dcccccd

08001304 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup - DATASHEET

void lcd_send_cmd (char cmd)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af02      	add	r7, sp, #8
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	f023 030f 	bic.w	r3, r3, #15
 8001314:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	f043 030c 	orr.w	r3, r3, #12
 8001322:	b2db      	uxtb	r3, r3
 8001324:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001326:	7bfb      	ldrb	r3, [r7, #15]
 8001328:	f043 0308 	orr.w	r3, r3, #8
 800132c:	b2db      	uxtb	r3, r3
 800132e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001330:	7bbb      	ldrb	r3, [r7, #14]
 8001332:	f043 030c 	orr.w	r3, r3, #12
 8001336:	b2db      	uxtb	r3, r3
 8001338:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800133a:	7bbb      	ldrb	r3, [r7, #14]
 800133c:	f043 0308 	orr.w	r3, r3, #8
 8001340:	b2db      	uxtb	r3, r3
 8001342:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001344:	f107 0208 	add.w	r2, r7, #8
 8001348:	2364      	movs	r3, #100	@ 0x64
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	2304      	movs	r3, #4
 800134e:	214e      	movs	r1, #78	@ 0x4e
 8001350:	4803      	ldr	r0, [pc, #12]	@ (8001360 <lcd_send_cmd+0x5c>)
 8001352:	f002 fcf5 	bl	8003d40 <HAL_I2C_Master_Transmit>
}
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	200002f8 	.word	0x200002f8

08001364 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af02      	add	r7, sp, #8
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	f023 030f 	bic.w	r3, r3, #15
 8001374:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	011b      	lsls	r3, r3, #4
 800137a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	f043 030d 	orr.w	r3, r3, #13
 8001382:	b2db      	uxtb	r3, r3
 8001384:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	f043 0309 	orr.w	r3, r3, #9
 800138c:	b2db      	uxtb	r3, r3
 800138e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001390:	7bbb      	ldrb	r3, [r7, #14]
 8001392:	f043 030d 	orr.w	r3, r3, #13
 8001396:	b2db      	uxtb	r3, r3
 8001398:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800139a:	7bbb      	ldrb	r3, [r7, #14]
 800139c:	f043 0309 	orr.w	r3, r3, #9
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80013a4:	f107 0208 	add.w	r2, r7, #8
 80013a8:	2364      	movs	r3, #100	@ 0x64
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2304      	movs	r3, #4
 80013ae:	214e      	movs	r1, #78	@ 0x4e
 80013b0:	4803      	ldr	r0, [pc, #12]	@ (80013c0 <lcd_send_data+0x5c>)
 80013b2:	f002 fcc5 	bl	8003d40 <HAL_I2C_Master_Transmit>
}
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200002f8 	.word	0x200002f8

080013c4 <lcd_clear>:

void lcd_clear (void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80013ca:	2080      	movs	r0, #128	@ 0x80
 80013cc:	f7ff ff9a 	bl	8001304 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 80013d0:	2300      	movs	r3, #0
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	e005      	b.n	80013e2 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 80013d6:	2020      	movs	r0, #32
 80013d8:	f7ff ffc4 	bl	8001364 <lcd_send_data>
	for (int i=0; i<70; i++)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3301      	adds	r3, #1
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b45      	cmp	r3, #69	@ 0x45
 80013e6:	ddf6      	ble.n	80013d6 <lcd_clear+0x12>
	}
}
 80013e8:	bf00      	nop
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
 80013fa:	6039      	str	r1, [r7, #0]
    switch (row)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <lcd_put_cur+0x18>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d005      	beq.n	8001414 <lcd_put_cur+0x22>
 8001408:	e009      	b.n	800141e <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001410:	603b      	str	r3, [r7, #0]
            break;
 8001412:	e004      	b.n	800141e <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800141a:	603b      	str	r3, [r7, #0]
            break;
 800141c:	bf00      	nop
    }

    lcd_send_cmd (col);
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	b2db      	uxtb	r3, r3
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff ff6e 	bl	8001304 <lcd_send_cmd>
}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <lcd_init>:


void lcd_init (void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001434:	2032      	movs	r0, #50	@ 0x32
 8001436:	f001 faa1 	bl	800297c <HAL_Delay>
	lcd_send_cmd (0x30);
 800143a:	2030      	movs	r0, #48	@ 0x30
 800143c:	f7ff ff62 	bl	8001304 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001440:	2005      	movs	r0, #5
 8001442:	f001 fa9b 	bl	800297c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001446:	2030      	movs	r0, #48	@ 0x30
 8001448:	f7ff ff5c 	bl	8001304 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800144c:	2001      	movs	r0, #1
 800144e:	f001 fa95 	bl	800297c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001452:	2030      	movs	r0, #48	@ 0x30
 8001454:	f7ff ff56 	bl	8001304 <lcd_send_cmd>
	HAL_Delay(10);
 8001458:	200a      	movs	r0, #10
 800145a:	f001 fa8f 	bl	800297c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800145e:	2020      	movs	r0, #32
 8001460:	f7ff ff50 	bl	8001304 <lcd_send_cmd>
	HAL_Delay(10);
 8001464:	200a      	movs	r0, #10
 8001466:	f001 fa89 	bl	800297c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800146a:	2028      	movs	r0, #40	@ 0x28
 800146c:	f7ff ff4a 	bl	8001304 <lcd_send_cmd>
	HAL_Delay(1);
 8001470:	2001      	movs	r0, #1
 8001472:	f001 fa83 	bl	800297c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001476:	2008      	movs	r0, #8
 8001478:	f7ff ff44 	bl	8001304 <lcd_send_cmd>
	HAL_Delay(1);
 800147c:	2001      	movs	r0, #1
 800147e:	f001 fa7d 	bl	800297c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001482:	2001      	movs	r0, #1
 8001484:	f7ff ff3e 	bl	8001304 <lcd_send_cmd>
	HAL_Delay(1);
 8001488:	2001      	movs	r0, #1
 800148a:	f001 fa77 	bl	800297c <HAL_Delay>
	HAL_Delay(1);
 800148e:	2001      	movs	r0, #1
 8001490:	f001 fa74 	bl	800297c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001494:	2006      	movs	r0, #6
 8001496:	f7ff ff35 	bl	8001304 <lcd_send_cmd>
	HAL_Delay(1);
 800149a:	2001      	movs	r0, #1
 800149c:	f001 fa6e 	bl	800297c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80014a0:	200c      	movs	r0, #12
 80014a2:	f7ff ff2f 	bl	8001304 <lcd_send_cmd>
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}

080014aa <lcd_send_string>:

void lcd_send_string (char *str)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b082      	sub	sp, #8
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80014b2:	e006      	b.n	80014c2 <lcd_send_string+0x18>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	1c5a      	adds	r2, r3, #1
 80014b8:	607a      	str	r2, [r7, #4]
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ff51 	bl	8001364 <lcd_send_data>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1f4      	bne.n	80014b4 <lcd_send_string+0xa>
}
 80014ca:	bf00      	nop
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <Q_Pop>:
/* USER CODE BEGIN 0 */


// donnhiemso2
uint8_t Q_Pop(Queue *q, TaskID *task)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
    if (q->count == 0) return 0; // queue empty
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	7b1b      	ldrb	r3, [r3, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d101      	bne.n	80014ea <Q_Pop+0x16>
 80014e6:	2300      	movs	r3, #0
 80014e8:	e01e      	b.n	8001528 <Q_Pop+0x54>

    *task = q->buf[q->head];
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	7a9b      	ldrb	r3, [r3, #10]
 80014ee:	461a      	mov	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	5c9a      	ldrb	r2, [r3, r2]
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	701a      	strb	r2, [r3, #0]
    q->head = (q->head + 1) % Q_SIZE;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	7a9b      	ldrb	r3, [r3, #10]
 80014fc:	1c5a      	adds	r2, r3, #1
 80014fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001534 <Q_Pop+0x60>)
 8001500:	fb83 1302 	smull	r1, r3, r3, r2
 8001504:	1099      	asrs	r1, r3, #2
 8001506:	17d3      	asrs	r3, r2, #31
 8001508:	1ac9      	subs	r1, r1, r3
 800150a:	460b      	mov	r3, r1
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	440b      	add	r3, r1
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	1ad1      	subs	r1, r2, r3
 8001514:	b2ca      	uxtb	r2, r1
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	729a      	strb	r2, [r3, #10]
    q->count--;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	7b1b      	ldrb	r3, [r3, #12]
 800151e:	3b01      	subs	r3, #1
 8001520:	b2da      	uxtb	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	731a      	strb	r2, [r3, #12]
    return 1;
 8001526:	2301      	movs	r3, #1
}
 8001528:	4618      	mov	r0, r3
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	66666667 	.word	0x66666667

08001538 <Q_Push>:
uint8_t Q_Push(Queue *q, TaskID task)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	70fb      	strb	r3, [r7, #3]
    if (q->count >= Q_SIZE) return 0; // queue full
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	7b1b      	ldrb	r3, [r3, #12]
 8001548:	2b09      	cmp	r3, #9
 800154a:	d901      	bls.n	8001550 <Q_Push+0x18>
 800154c:	2300      	movs	r3, #0
 800154e:	e01d      	b.n	800158c <Q_Push+0x54>

    q->buf[q->tail] = task;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	7adb      	ldrb	r3, [r3, #11]
 8001554:	4619      	mov	r1, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	78fa      	ldrb	r2, [r7, #3]
 800155a:	545a      	strb	r2, [r3, r1]
    q->tail = (q->tail + 1) % Q_SIZE;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	7adb      	ldrb	r3, [r3, #11]
 8001560:	1c5a      	adds	r2, r3, #1
 8001562:	4b0d      	ldr	r3, [pc, #52]	@ (8001598 <Q_Push+0x60>)
 8001564:	fb83 1302 	smull	r1, r3, r3, r2
 8001568:	1099      	asrs	r1, r3, #2
 800156a:	17d3      	asrs	r3, r2, #31
 800156c:	1ac9      	subs	r1, r1, r3
 800156e:	460b      	mov	r3, r1
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	440b      	add	r3, r1
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	1ad1      	subs	r1, r2, r3
 8001578:	b2ca      	uxtb	r2, r1
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	72da      	strb	r2, [r3, #11]
    q->count++;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	7b1b      	ldrb	r3, [r3, #12]
 8001582:	3301      	adds	r3, #1
 8001584:	b2da      	uxtb	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	731a      	strb	r2, [r3, #12]
    return 1;
 800158a:	2301      	movs	r3, #1
}
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	66666667 	.word	0x66666667

0800159c <Q_Init>:
void Q_Init(Queue *q)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
    q->head = 0;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	729a      	strb	r2, [r3, #10]
    q->tail = 0;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	72da      	strb	r2, [r3, #11]
    q->count = 0;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	731a      	strb	r2, [r3, #12]
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr

080015c0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM3)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a32      	ldr	r2, [pc, #200]	@ (8001698 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d15e      	bne.n	8001690 <HAL_TIM_PeriodElapsedCallback+0xd0>
	    {
		tick_ms += TICK_MS;
 80015d2:	4b32      	ldr	r3, [pc, #200]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	3301      	adds	r3, #1
 80015d8:	4a30      	ldr	r2, [pc, #192]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80015da:	6013      	str	r3, [r2, #0]
	     //   c1 += 1; if (c1 >= 2000) { c1 = 0; HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  }// LED;
		    c1 += TICK_MS; if (c1 >= t1) { c1 = 0; Q_Push(&q, TASK1);  }
 80015dc:	4b30      	ldr	r3, [pc, #192]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	3301      	adds	r3, #1
 80015e2:	4a2f      	ldr	r2, [pc, #188]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	4b2e      	ldr	r3, [pc, #184]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a2e      	ldr	r2, [pc, #184]	@ (80016a4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80015ec:	6812      	ldr	r2, [r2, #0]
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d306      	bcc.n	8001600 <HAL_TIM_PeriodElapsedCallback+0x40>
 80015f2:	4b2b      	ldr	r3, [pc, #172]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	2101      	movs	r1, #1
 80015fa:	482b      	ldr	r0, [pc, #172]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80015fc:	f7ff ff9c 	bl	8001538 <Q_Push>
	        c2 += TICK_MS; if (c2 >= t2) { c2 = 0; Q_Push(&q, TASK2); }
 8001600:	4b2a      	ldr	r3, [pc, #168]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	3301      	adds	r3, #1
 8001606:	4a29      	ldr	r2, [pc, #164]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001608:	6013      	str	r3, [r2, #0]
 800160a:	4b28      	ldr	r3, [pc, #160]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0xec>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a28      	ldr	r2, [pc, #160]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	4293      	cmp	r3, r2
 8001614:	d306      	bcc.n	8001624 <HAL_TIM_PeriodElapsedCallback+0x64>
 8001616:	4b25      	ldr	r3, [pc, #148]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	2102      	movs	r1, #2
 800161e:	4822      	ldr	r0, [pc, #136]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001620:	f7ff ff8a 	bl	8001538 <Q_Push>
	        c3 += TICK_MS; if (c3 >= t3 ) { c3 = 0; Q_Push(&q, TASK3); }
 8001624:	4b23      	ldr	r3, [pc, #140]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	3301      	adds	r3, #1
 800162a:	4a22      	ldr	r2, [pc, #136]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800162c:	6013      	str	r3, [r2, #0]
 800162e:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a21      	ldr	r2, [pc, #132]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001634:	6812      	ldr	r2, [r2, #0]
 8001636:	4293      	cmp	r3, r2
 8001638:	d306      	bcc.n	8001648 <HAL_TIM_PeriodElapsedCallback+0x88>
 800163a:	4b1e      	ldr	r3, [pc, #120]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	2103      	movs	r1, #3
 8001642:	4819      	ldr	r0, [pc, #100]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001644:	f7ff ff78 	bl	8001538 <Q_Push>
	        c4 += TICK_MS; if (c4 >= t4) { c4 = 0; Q_Push(&q, TASK4); }
 8001648:	4b1c      	ldr	r3, [pc, #112]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	3301      	adds	r3, #1
 800164e:	4a1b      	ldr	r2, [pc, #108]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	4b1a      	ldr	r3, [pc, #104]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a1a      	ldr	r2, [pc, #104]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	4293      	cmp	r3, r2
 800165c:	d306      	bcc.n	800166c <HAL_TIM_PeriodElapsedCallback+0xac>
 800165e:	4b17      	ldr	r3, [pc, #92]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	2104      	movs	r1, #4
 8001666:	4810      	ldr	r0, [pc, #64]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001668:	f7ff ff66 	bl	8001538 <Q_Push>
	        c5 += TICK_MS; if (c5 >= t5) { c5 = 0; Q_Push(&q, TASK5); }
 800166c:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	3301      	adds	r3, #1
 8001672:	4a14      	ldr	r2, [pc, #80]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	4b13      	ldr	r3, [pc, #76]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a13      	ldr	r2, [pc, #76]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800167c:	6812      	ldr	r2, [r2, #0]
 800167e:	4293      	cmp	r3, r2
 8001680:	d306      	bcc.n	8001690 <HAL_TIM_PeriodElapsedCallback+0xd0>
 8001682:	4b10      	ldr	r3, [pc, #64]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	2105      	movs	r1, #5
 800168a:	4807      	ldr	r0, [pc, #28]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800168c:	f7ff ff54 	bl	8001538 <Q_Push>

	    }
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40000400 	.word	0x40000400
 800169c:	20000420 	.word	0x20000420
 80016a0:	20000424 	.word	0x20000424
 80016a4:	20000010 	.word	0x20000010
 80016a8:	200002e8 	.word	0x200002e8
 80016ac:	20000428 	.word	0x20000428
 80016b0:	20000014 	.word	0x20000014
 80016b4:	2000042c 	.word	0x2000042c
 80016b8:	20000018 	.word	0x20000018
 80016bc:	20000430 	.word	0x20000430
 80016c0:	2000001c 	.word	0x2000001c
 80016c4:	20000434 	.word	0x20000434
 80016c8:	20000020 	.word	0x20000020

080016cc <ProcessCmd>:
// het 2


static void ProcessCmd(char *line)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	// donnhiemso2
	    int node = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60fb      	str	r3, [r7, #12]
	    int per  = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	60bb      	str	r3, [r7, #8]

	    // Lnh: SET,<node>,<period_ms>
	    // V d: SET,2,1000
	    if (sscanf(line, "SET,%d,%d", &node, &per) == 2)
 80016dc:	f107 0308 	add.w	r3, r7, #8
 80016e0:	f107 020c 	add.w	r2, r7, #12
 80016e4:	4930      	ldr	r1, [pc, #192]	@ (80017a8 <ProcessCmd+0xdc>)
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f005 fbe2 	bl	8006eb0 <siscanf>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d157      	bne.n	80017a2 <ProcessCmd+0xd6>
	    {
	        if (node < 1 || node > 5)
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	dd02      	ble.n	80016fe <ProcessCmd+0x32>
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2b05      	cmp	r3, #5
 80016fc:	dd04      	ble.n	8001708 <ProcessCmd+0x3c>
	        {
	            myPrintf(&huart1, "ERR node 1..5\r\n");
 80016fe:	492b      	ldr	r1, [pc, #172]	@ (80017ac <ProcessCmd+0xe0>)
 8001700:	482b      	ldr	r0, [pc, #172]	@ (80017b0 <ProcessCmd+0xe4>)
 8001702:	f000 fd09 	bl	8002118 <myPrintf>
	            return;
 8001706:	e04c      	b.n	80017a2 <ProcessCmd+0xd6>
	        }
	        if (per < 50 || per > 600000)   // ty bn gii hn, 50ms l an ton hn
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	2b31      	cmp	r3, #49	@ 0x31
 800170c:	dd03      	ble.n	8001716 <ProcessCmd+0x4a>
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	4a28      	ldr	r2, [pc, #160]	@ (80017b4 <ProcessCmd+0xe8>)
 8001712:	4293      	cmp	r3, r2
 8001714:	dd04      	ble.n	8001720 <ProcessCmd+0x54>
	        {
	            myPrintf(&huart1, "ERR period 50..600000(ms)\r\n");
 8001716:	4928      	ldr	r1, [pc, #160]	@ (80017b8 <ProcessCmd+0xec>)
 8001718:	4825      	ldr	r0, [pc, #148]	@ (80017b0 <ProcessCmd+0xe4>)
 800171a:	f000 fcfd 	bl	8002118 <myPrintf>
	            return;
 800171e:	e040      	b.n	80017a2 <ProcessCmd+0xd6>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001720:	b672      	cpsid	i
}
 8001722:	bf00      	nop
	        }

	        __disable_irq();
	        switch(node)
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	3b01      	subs	r3, #1
 8001728:	2b04      	cmp	r3, #4
 800172a:	d830      	bhi.n	800178e <ProcessCmd+0xc2>
 800172c:	a201      	add	r2, pc, #4	@ (adr r2, 8001734 <ProcessCmd+0x68>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	08001749 	.word	0x08001749
 8001738:	08001757 	.word	0x08001757
 800173c:	08001765 	.word	0x08001765
 8001740:	08001773 	.word	0x08001773
 8001744:	08001781 	.word	0x08001781
	        {
	            case 1: t1 = per; c1 = 0; break;
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	4a1c      	ldr	r2, [pc, #112]	@ (80017bc <ProcessCmd+0xf0>)
 800174c:	6013      	str	r3, [r2, #0]
 800174e:	4b1c      	ldr	r3, [pc, #112]	@ (80017c0 <ProcessCmd+0xf4>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	e01c      	b.n	8001790 <ProcessCmd+0xc4>
	            case 2: t2 = per; c2 = 0; break;
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	4a1a      	ldr	r2, [pc, #104]	@ (80017c4 <ProcessCmd+0xf8>)
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	4b1a      	ldr	r3, [pc, #104]	@ (80017c8 <ProcessCmd+0xfc>)
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	e015      	b.n	8001790 <ProcessCmd+0xc4>
	            case 3: t3 = per; c3 = 0; break;
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	4a19      	ldr	r2, [pc, #100]	@ (80017cc <ProcessCmd+0x100>)
 8001768:	6013      	str	r3, [r2, #0]
 800176a:	4b19      	ldr	r3, [pc, #100]	@ (80017d0 <ProcessCmd+0x104>)
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	e00e      	b.n	8001790 <ProcessCmd+0xc4>
	            case 4: t4 = per; c4 = 0; break;
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	4a17      	ldr	r2, [pc, #92]	@ (80017d4 <ProcessCmd+0x108>)
 8001776:	6013      	str	r3, [r2, #0]
 8001778:	4b17      	ldr	r3, [pc, #92]	@ (80017d8 <ProcessCmd+0x10c>)
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	e007      	b.n	8001790 <ProcessCmd+0xc4>
	            case 5: t5 = per; c5 = 0; break;
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	4a16      	ldr	r2, [pc, #88]	@ (80017dc <ProcessCmd+0x110>)
 8001784:	6013      	str	r3, [r2, #0]
 8001786:	4b16      	ldr	r3, [pc, #88]	@ (80017e0 <ProcessCmd+0x114>)
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	e000      	b.n	8001790 <ProcessCmd+0xc4>
	            default: break;
 800178e:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8001790:	b662      	cpsie	i
}
 8001792:	bf00      	nop
	        }
	        __enable_irq();//

	        myPrintf(&huart1, "OK SET T%d=%dms\r\n", node, per);
 8001794:	68fa      	ldr	r2, [r7, #12]
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	4912      	ldr	r1, [pc, #72]	@ (80017e4 <ProcessCmd+0x118>)
 800179a:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <ProcessCmd+0xe4>)
 800179c:	f000 fcbc 	bl	8002118 <myPrintf>
	        return;
 80017a0:	bf00      	nop
//    // HAL_UART_Transmit(... "UNKNOWN\r\n")
//  }
   //het 1


}
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	08009aa8 	.word	0x08009aa8
 80017ac:	08009ab4 	.word	0x08009ab4
 80017b0:	200002a0 	.word	0x200002a0
 80017b4:	000927c0 	.word	0x000927c0
 80017b8:	08009ac4 	.word	0x08009ac4
 80017bc:	20000010 	.word	0x20000010
 80017c0:	20000424 	.word	0x20000424
 80017c4:	20000014 	.word	0x20000014
 80017c8:	20000428 	.word	0x20000428
 80017cc:	20000018 	.word	0x20000018
 80017d0:	2000042c 	.word	0x2000042c
 80017d4:	2000001c 	.word	0x2000001c
 80017d8:	20000430 	.word	0x20000430
 80017dc:	20000020 	.word	0x20000020
 80017e0:	20000434 	.word	0x20000434
 80017e4:	08009ae0 	.word	0x08009ae0

080017e8 <HAL_UART_RxCpltCallback>:

// chung
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001864 <HAL_UART_RxCpltCallback+0x7c>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d12f      	bne.n	800185a <HAL_UART_RxCpltCallback+0x72>
  {
    char c = (char)uart_rx_ch;
 80017fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001868 <HAL_UART_RxCpltCallback+0x80>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	73fb      	strb	r3, [r7, #15]

    if (!uart_line_ready)
 8001800:	4b1a      	ldr	r3, [pc, #104]	@ (800186c <HAL_UART_RxCpltCallback+0x84>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d122      	bne.n	8001850 <HAL_UART_RxCpltCallback+0x68>
    {
      // Kt thc dng khi .
      if (c == '.')
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	2b2e      	cmp	r3, #46	@ 0x2e
 800180e:	d10d      	bne.n	800182c <HAL_UART_RxCpltCallback+0x44>
      {
        if (uart_line_len > 0)          // trnh nhn dng rng
 8001810:	4b17      	ldr	r3, [pc, #92]	@ (8001870 <HAL_UART_RxCpltCallback+0x88>)
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d01b      	beq.n	8001850 <HAL_UART_RxCpltCallback+0x68>
        {
          uart_line[uart_line_len] = '\0';
 8001818:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <HAL_UART_RxCpltCallback+0x88>)
 800181a:	881b      	ldrh	r3, [r3, #0]
 800181c:	461a      	mov	r2, r3
 800181e:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <HAL_UART_RxCpltCallback+0x8c>)
 8001820:	2100      	movs	r1, #0
 8001822:	5499      	strb	r1, [r3, r2]
          uart_line_ready = 1;
 8001824:	4b11      	ldr	r3, [pc, #68]	@ (800186c <HAL_UART_RxCpltCallback+0x84>)
 8001826:	2201      	movs	r2, #1
 8001828:	701a      	strb	r2, [r3, #0]
 800182a:	e011      	b.n	8001850 <HAL_UART_RxCpltCallback+0x68>
        }
      }
      else
      {
        // Thm k t vo buffer
        if (uart_line_len < (sizeof(uart_line) - 1))
 800182c:	4b10      	ldr	r3, [pc, #64]	@ (8001870 <HAL_UART_RxCpltCallback+0x88>)
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	2b7e      	cmp	r3, #126	@ 0x7e
 8001832:	d80a      	bhi.n	800184a <HAL_UART_RxCpltCallback+0x62>
        {
          uart_line[uart_line_len++] = c;
 8001834:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <HAL_UART_RxCpltCallback+0x88>)
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	b291      	uxth	r1, r2
 800183c:	4a0c      	ldr	r2, [pc, #48]	@ (8001870 <HAL_UART_RxCpltCallback+0x88>)
 800183e:	8011      	strh	r1, [r2, #0]
 8001840:	4619      	mov	r1, r3
 8001842:	4a0c      	ldr	r2, [pc, #48]	@ (8001874 <HAL_UART_RxCpltCallback+0x8c>)
 8001844:	7bfb      	ldrb	r3, [r7, #15]
 8001846:	5453      	strb	r3, [r2, r1]
 8001848:	e002      	b.n	8001850 <HAL_UART_RxCpltCallback+0x68>
        }
        else
        {
          // Trn buffer -> reset
          uart_line_len = 0;
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <HAL_UART_RxCpltCallback+0x88>)
 800184c:	2200      	movs	r2, #0
 800184e:	801a      	strh	r2, [r3, #0]
        }
      }
    }

    // Nhn tip byte tip theo
    HAL_UART_Receive_IT(&huart1, &uart_rx_ch, 1);
 8001850:	2201      	movs	r2, #1
 8001852:	4905      	ldr	r1, [pc, #20]	@ (8001868 <HAL_UART_RxCpltCallback+0x80>)
 8001854:	4808      	ldr	r0, [pc, #32]	@ (8001878 <HAL_UART_RxCpltCallback+0x90>)
 8001856:	f004 f85e 	bl	8005916 <HAL_UART_Receive_IT>
  }
}
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40013800 	.word	0x40013800
 8001868:	20000398 	.word	0x20000398
 800186c:	2000041e 	.word	0x2000041e
 8001870:	2000041c 	.word	0x2000041c
 8001874:	2000039c 	.word	0x2000039c
 8001878:	200002a0 	.word	0x200002a0

0800187c <Task_1>:

void Task_1(){
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	myPrintf(&huart1,"thuc hien task 1\r\n");
 8001880:	490a      	ldr	r1, [pc, #40]	@ (80018ac <Task_1+0x30>)
 8001882:	480b      	ldr	r0, [pc, #44]	@ (80018b0 <Task_1+0x34>)
 8001884:	f000 fc48 	bl	8002118 <myPrintf>
	 if (DHT22_Read(&dht22, &dht_data) == 0)   // 0 = OK
 8001888:	490a      	ldr	r1, [pc, #40]	@ (80018b4 <Task_1+0x38>)
 800188a:	480b      	ldr	r0, [pc, #44]	@ (80018b8 <Task_1+0x3c>)
 800188c:	f7ff fc38 	bl	8001100 <DHT22_Read>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d104      	bne.n	80018a0 <Task_1+0x24>
		         {
		 myPrintf(&huart1,"DHT22 read success\r\n");
 8001896:	4909      	ldr	r1, [pc, #36]	@ (80018bc <Task_1+0x40>)
 8001898:	4805      	ldr	r0, [pc, #20]	@ (80018b0 <Task_1+0x34>)
 800189a:	f000 fc3d 	bl	8002118 <myPrintf>
		         }
		         else
		         {
		        	 myPrintf(&huart1,"DHT22 read error\r\n");
		         }
}
 800189e:	e003      	b.n	80018a8 <Task_1+0x2c>
		        	 myPrintf(&huart1,"DHT22 read error\r\n");
 80018a0:	4907      	ldr	r1, [pc, #28]	@ (80018c0 <Task_1+0x44>)
 80018a2:	4803      	ldr	r0, [pc, #12]	@ (80018b0 <Task_1+0x34>)
 80018a4:	f000 fc38 	bl	8002118 <myPrintf>
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	08009af4 	.word	0x08009af4
 80018b0:	200002a0 	.word	0x200002a0
 80018b4:	20000220 	.word	0x20000220
 80018b8:	20000214 	.word	0x20000214
 80018bc:	08009b08 	.word	0x08009b08
 80018c0:	08009b20 	.word	0x08009b20

080018c4 <Task_2>:

void Task_2(){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	myPrintf(&huart1,"thuc hien task 2\r\n");
 80018c8:	4905      	ldr	r1, [pc, #20]	@ (80018e0 <Task_2+0x1c>)
 80018ca:	4806      	ldr	r0, [pc, #24]	@ (80018e4 <Task_2+0x20>)
 80018cc:	f000 fc24 	bl	8002118 <myPrintf>
	soil = Soil_ReadRaw(&soil_cfg);
 80018d0:	4805      	ldr	r0, [pc, #20]	@ (80018e8 <Task_2+0x24>)
 80018d2:	f000 fd35 	bl	8002340 <Soil_ReadRaw>
 80018d6:	4603      	mov	r3, r0
 80018d8:	4a04      	ldr	r2, [pc, #16]	@ (80018ec <Task_2+0x28>)
 80018da:	6013      	str	r3, [r2, #0]
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	08009b34 	.word	0x08009b34
 80018e4:	200002a0 	.word	0x200002a0
 80018e8:	20000000 	.word	0x20000000
 80018ec:	20000394 	.word	0x20000394

080018f0 <Task_3>:

void Task_3(){
 80018f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018f4:	b08a      	sub	sp, #40	@ 0x28
 80018f6:	af08      	add	r7, sp, #32
	myPrintf(&huart1,"thuc hien task 3\r\n");
 80018f8:	493e      	ldr	r1, [pc, #248]	@ (80019f4 <Task_3+0x104>)
 80018fa:	483f      	ldr	r0, [pc, #252]	@ (80019f8 <Task_3+0x108>)
 80018fc:	f000 fc0c 	bl	8002118 <myPrintf>
	myPrintf(&huart1,"Temp: %.2f C, Soil: %.2f %%\r\n",
			                    dht_data.Temperature,
 8001900:	4b3e      	ldr	r3, [pc, #248]	@ (80019fc <Task_3+0x10c>)
 8001902:	681b      	ldr	r3, [r3, #0]
	myPrintf(&huart1,"Temp: %.2f C, Soil: %.2f %%\r\n",
 8001904:	4618      	mov	r0, r3
 8001906:	f7fe fd8f 	bl	8000428 <__aeabi_f2d>
 800190a:	4604      	mov	r4, r0
 800190c:	460d      	mov	r5, r1
 800190e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a00 <Task_3+0x110>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fd88 	bl	8000428 <__aeabi_f2d>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	e9cd 2300 	strd	r2, r3, [sp]
 8001920:	4622      	mov	r2, r4
 8001922:	462b      	mov	r3, r5
 8001924:	4937      	ldr	r1, [pc, #220]	@ (8001a04 <Task_3+0x114>)
 8001926:	4834      	ldr	r0, [pc, #208]	@ (80019f8 <Task_3+0x108>)
 8001928:	f000 fbf6 	bl	8002118 <myPrintf>
			                    soil);
	 // donnhiemso1
	// myPrintf(&huart1,"P=%.2f (s)",( g_period_ms/1000.0f));
	 //donnhiemso2
	 myPrintf(&huart1,"T1=%.2f T2=%.2f T3=%.2f T4=%.2f T5=%.2f\r\n", (t1/1000.0f),(t2/1000.0f), (t3/1000.0f), (t4/1000.0f), (t5/1000.0f));
 800192c:	4b36      	ldr	r3, [pc, #216]	@ (8001a08 <Task_3+0x118>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff f963 	bl	8000bfc <__aeabi_i2f>
 8001936:	4603      	mov	r3, r0
 8001938:	4934      	ldr	r1, [pc, #208]	@ (8001a0c <Task_3+0x11c>)
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fa66 	bl	8000e0c <__aeabi_fdiv>
 8001940:	4603      	mov	r3, r0
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fd70 	bl	8000428 <__aeabi_f2d>
 8001948:	e9c7 0100 	strd	r0, r1, [r7]
 800194c:	4b30      	ldr	r3, [pc, #192]	@ (8001a10 <Task_3+0x120>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff f953 	bl	8000bfc <__aeabi_i2f>
 8001956:	4603      	mov	r3, r0
 8001958:	492c      	ldr	r1, [pc, #176]	@ (8001a0c <Task_3+0x11c>)
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff fa56 	bl	8000e0c <__aeabi_fdiv>
 8001960:	4603      	mov	r3, r0
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fd60 	bl	8000428 <__aeabi_f2d>
 8001968:	4604      	mov	r4, r0
 800196a:	460d      	mov	r5, r1
 800196c:	4b29      	ldr	r3, [pc, #164]	@ (8001a14 <Task_3+0x124>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff f943 	bl	8000bfc <__aeabi_i2f>
 8001976:	4603      	mov	r3, r0
 8001978:	4924      	ldr	r1, [pc, #144]	@ (8001a0c <Task_3+0x11c>)
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fa46 	bl	8000e0c <__aeabi_fdiv>
 8001980:	4603      	mov	r3, r0
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fd50 	bl	8000428 <__aeabi_f2d>
 8001988:	4680      	mov	r8, r0
 800198a:	4689      	mov	r9, r1
 800198c:	4b22      	ldr	r3, [pc, #136]	@ (8001a18 <Task_3+0x128>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff f933 	bl	8000bfc <__aeabi_i2f>
 8001996:	4603      	mov	r3, r0
 8001998:	491c      	ldr	r1, [pc, #112]	@ (8001a0c <Task_3+0x11c>)
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fa36 	bl	8000e0c <__aeabi_fdiv>
 80019a0:	4603      	mov	r3, r0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7fe fd40 	bl	8000428 <__aeabi_f2d>
 80019a8:	4682      	mov	sl, r0
 80019aa:	468b      	mov	fp, r1
 80019ac:	4b1b      	ldr	r3, [pc, #108]	@ (8001a1c <Task_3+0x12c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff f923 	bl	8000bfc <__aeabi_i2f>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4914      	ldr	r1, [pc, #80]	@ (8001a0c <Task_3+0x11c>)
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fa26 	bl	8000e0c <__aeabi_fdiv>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fd30 	bl	8000428 <__aeabi_f2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80019d0:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80019d4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80019d8:	e9cd 4500 	strd	r4, r5, [sp]
 80019dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019e0:	490f      	ldr	r1, [pc, #60]	@ (8001a20 <Task_3+0x130>)
 80019e2:	4805      	ldr	r0, [pc, #20]	@ (80019f8 <Task_3+0x108>)
 80019e4:	f000 fb98 	bl	8002118 <myPrintf>
}
 80019e8:	bf00      	nop
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019f2:	bf00      	nop
 80019f4:	08009b48 	.word	0x08009b48
 80019f8:	200002a0 	.word	0x200002a0
 80019fc:	20000220 	.word	0x20000220
 8001a00:	20000394 	.word	0x20000394
 8001a04:	08009b5c 	.word	0x08009b5c
 8001a08:	20000010 	.word	0x20000010
 8001a0c:	447a0000 	.word	0x447a0000
 8001a10:	20000014 	.word	0x20000014
 8001a14:	20000018 	.word	0x20000018
 8001a18:	2000001c 	.word	0x2000001c
 8001a1c:	20000020 	.word	0x20000020
 8001a20:	08009b7c 	.word	0x08009b7c

08001a24 <Task_4>:

void Task_4(){
 8001a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a28:	b094      	sub	sp, #80	@ 0x50
 8001a2a:	af08      	add	r7, sp, #32
	myPrintf(&huart1,"thuc hien task 4\r\n");
 8001a2c:	494f      	ldr	r1, [pc, #316]	@ (8001b6c <Task_4+0x148>)
 8001a2e:	4850      	ldr	r0, [pc, #320]	@ (8001b70 <Task_4+0x14c>)
 8001a30:	f000 fb72 	bl	8002118 <myPrintf>
	char temp_soil[20];
	char period[20];
	sprintf(temp_soil, "T:%.2fC|S:%.1f%%", dht_data.Temperature, soil);
 8001a34:	4b4f      	ldr	r3, [pc, #316]	@ (8001b74 <Task_4+0x150>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7fe fcf5 	bl	8000428 <__aeabi_f2d>
 8001a3e:	4604      	mov	r4, r0
 8001a40:	460d      	mov	r5, r1
 8001a42:	4b4d      	ldr	r3, [pc, #308]	@ (8001b78 <Task_4+0x154>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fcee 	bl	8000428 <__aeabi_f2d>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	f107 001c 	add.w	r0, r7, #28
 8001a54:	e9cd 2300 	strd	r2, r3, [sp]
 8001a58:	4622      	mov	r2, r4
 8001a5a:	462b      	mov	r3, r5
 8001a5c:	4947      	ldr	r1, [pc, #284]	@ (8001b7c <Task_4+0x158>)
 8001a5e:	f005 fa07 	bl	8006e70 <siprintf>
	//donnhiemso1
	//sprintf(period, "P=%.2f (s)",( g_period_ms/1000.0f));
	//donnhiemso2
	sprintf(period, "%.1f%.1f%.1f%.1f%.1f", (t1/1000.0f),(t2/1000.0f), (t3/1000.0f), (t4/1000.0f), (t5/1000.0f));
 8001a62:	4b47      	ldr	r3, [pc, #284]	@ (8001b80 <Task_4+0x15c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff f8c8 	bl	8000bfc <__aeabi_i2f>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	4945      	ldr	r1, [pc, #276]	@ (8001b84 <Task_4+0x160>)
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff f9cb 	bl	8000e0c <__aeabi_fdiv>
 8001a76:	4603      	mov	r3, r0
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe fcd5 	bl	8000428 <__aeabi_f2d>
 8001a7e:	e9c7 0100 	strd	r0, r1, [r7]
 8001a82:	4b41      	ldr	r3, [pc, #260]	@ (8001b88 <Task_4+0x164>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff f8b8 	bl	8000bfc <__aeabi_i2f>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	493d      	ldr	r1, [pc, #244]	@ (8001b84 <Task_4+0x160>)
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff f9bb 	bl	8000e0c <__aeabi_fdiv>
 8001a96:	4603      	mov	r3, r0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7fe fcc5 	bl	8000428 <__aeabi_f2d>
 8001a9e:	4604      	mov	r4, r0
 8001aa0:	460d      	mov	r5, r1
 8001aa2:	4b3a      	ldr	r3, [pc, #232]	@ (8001b8c <Task_4+0x168>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff f8a8 	bl	8000bfc <__aeabi_i2f>
 8001aac:	4603      	mov	r3, r0
 8001aae:	4935      	ldr	r1, [pc, #212]	@ (8001b84 <Task_4+0x160>)
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff f9ab 	bl	8000e0c <__aeabi_fdiv>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7fe fcb5 	bl	8000428 <__aeabi_f2d>
 8001abe:	4680      	mov	r8, r0
 8001ac0:	4689      	mov	r9, r1
 8001ac2:	4b33      	ldr	r3, [pc, #204]	@ (8001b90 <Task_4+0x16c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff f898 	bl	8000bfc <__aeabi_i2f>
 8001acc:	4603      	mov	r3, r0
 8001ace:	492d      	ldr	r1, [pc, #180]	@ (8001b84 <Task_4+0x160>)
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff f99b 	bl	8000e0c <__aeabi_fdiv>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7fe fca5 	bl	8000428 <__aeabi_f2d>
 8001ade:	4682      	mov	sl, r0
 8001ae0:	468b      	mov	fp, r1
 8001ae2:	4b2c      	ldr	r3, [pc, #176]	@ (8001b94 <Task_4+0x170>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff f888 	bl	8000bfc <__aeabi_i2f>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4925      	ldr	r1, [pc, #148]	@ (8001b84 <Task_4+0x160>)
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff f98b 	bl	8000e0c <__aeabi_fdiv>
 8001af6:	4603      	mov	r3, r0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fc95 	bl	8000428 <__aeabi_f2d>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	f107 0008 	add.w	r0, r7, #8
 8001b06:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001b0a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001b0e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001b12:	e9cd 4500 	strd	r4, r5, [sp]
 8001b16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b1a:	491f      	ldr	r1, [pc, #124]	@ (8001b98 <Task_4+0x174>)
 8001b1c:	f005 f9a8 	bl	8006e70 <siprintf>

	lcd_put_cur(0,0);
 8001b20:	2100      	movs	r1, #0
 8001b22:	2000      	movs	r0, #0
 8001b24:	f7ff fc65 	bl	80013f2 <lcd_put_cur>
	lcd_send_string("                "); // 16 spaces
 8001b28:	481c      	ldr	r0, [pc, #112]	@ (8001b9c <Task_4+0x178>)
 8001b2a:	f7ff fcbe 	bl	80014aa <lcd_send_string>
	lcd_put_cur(0,0);
 8001b2e:	2100      	movs	r1, #0
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7ff fc5e 	bl	80013f2 <lcd_put_cur>
	lcd_send_string(temp_soil);
 8001b36:	f107 031c 	add.w	r3, r7, #28
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fcb5 	bl	80014aa <lcd_send_string>

	lcd_put_cur(1,0);
 8001b40:	2100      	movs	r1, #0
 8001b42:	2001      	movs	r0, #1
 8001b44:	f7ff fc55 	bl	80013f2 <lcd_put_cur>
	lcd_send_string("                ");
 8001b48:	4814      	ldr	r0, [pc, #80]	@ (8001b9c <Task_4+0x178>)
 8001b4a:	f7ff fcae 	bl	80014aa <lcd_send_string>
	lcd_put_cur(1,0);
 8001b4e:	2100      	movs	r1, #0
 8001b50:	2001      	movs	r0, #1
 8001b52:	f7ff fc4e 	bl	80013f2 <lcd_put_cur>
	lcd_send_string(period);
 8001b56:	f107 0308 	add.w	r3, r7, #8
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fca5 	bl	80014aa <lcd_send_string>
}
 8001b60:	bf00      	nop
 8001b62:	3730      	adds	r7, #48	@ 0x30
 8001b64:	46bd      	mov	sp, r7
 8001b66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b6a:	bf00      	nop
 8001b6c:	08009ba8 	.word	0x08009ba8
 8001b70:	200002a0 	.word	0x200002a0
 8001b74:	20000220 	.word	0x20000220
 8001b78:	20000394 	.word	0x20000394
 8001b7c:	08009bbc 	.word	0x08009bbc
 8001b80:	20000010 	.word	0x20000010
 8001b84:	447a0000 	.word	0x447a0000
 8001b88:	20000014 	.word	0x20000014
 8001b8c:	20000018 	.word	0x20000018
 8001b90:	2000001c 	.word	0x2000001c
 8001b94:	20000020 	.word	0x20000020
 8001b98:	08009bd0 	.word	0x08009bd0
 8001b9c:	08009be8 	.word	0x08009be8

08001ba0 <Task_5>:

void Task_5(){
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	myPrintf(&huart1,"thuc hien task 5\r\n");
 8001ba4:	490b      	ldr	r1, [pc, #44]	@ (8001bd4 <Task_5+0x34>)
 8001ba6:	480c      	ldr	r0, [pc, #48]	@ (8001bd8 <Task_5+0x38>)
 8001ba8:	f000 fab6 	bl	8002118 <myPrintf>
	if (uart_line_ready)
 8001bac:	4b0b      	ldr	r3, [pc, #44]	@ (8001bdc <Task_5+0x3c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00c      	beq.n	8001bd0 <Task_5+0x30>
	  {
		myPrintf(&huart1,"vao task DA NHAN DC CHUOI\r\n");
 8001bb6:	490a      	ldr	r1, [pc, #40]	@ (8001be0 <Task_5+0x40>)
 8001bb8:	4807      	ldr	r0, [pc, #28]	@ (8001bd8 <Task_5+0x38>)
 8001bba:	f000 faad 	bl	8002118 <myPrintf>
	    uart_line_ready = 0;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	@ (8001bdc <Task_5+0x3c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]
	    ProcessCmd(uart_line);  // x l lnh
 8001bc4:	4807      	ldr	r0, [pc, #28]	@ (8001be4 <Task_5+0x44>)
 8001bc6:	f7ff fd81 	bl	80016cc <ProcessCmd>
	    uart_line_len = 0;      // reset  nhn dng mi
 8001bca:	4b07      	ldr	r3, [pc, #28]	@ (8001be8 <Task_5+0x48>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	801a      	strh	r2, [r3, #0]
	  }
}
 8001bd0:	bf00      	nop
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	08009bfc 	.word	0x08009bfc
 8001bd8:	200002a0 	.word	0x200002a0
 8001bdc:	2000041e 	.word	0x2000041e
 8001be0:	08009c10 	.word	0x08009c10
 8001be4:	2000039c 	.word	0x2000039c
 8001be8:	2000041c 	.word	0x2000041c

08001bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bec:	b5b0      	push	{r4, r5, r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bf2:	f000 fe61 	bl	80028b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bf6:	f000 f885 	bl	8001d04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bfa:	f000 fa0f 	bl	800201c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001bfe:	f000 f9e3 	bl	8001fc8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001c02:	f000 f947 	bl	8001e94 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001c06:	f000 f917 	bl	8001e38 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001c0a:	f000 f8d7 	bl	8001dbc <MX_ADC1_Init>
  MX_TIM3_Init();
 8001c0e:	f000 f98d 	bl	8001f2c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001c12:	4830      	ldr	r0, [pc, #192]	@ (8001cd4 <main+0xe8>)
 8001c14:	f003 f9b8 	bl	8004f88 <HAL_TIM_Base_Start>
  // donnhiemso2
  Q_Init(&q);
 8001c18:	482f      	ldr	r0, [pc, #188]	@ (8001cd8 <main+0xec>)
 8001c1a:	f7ff fcbf 	bl	800159c <Q_Init>
  HAL_TIM_Base_Start_IT(&htim3);
 8001c1e:	482f      	ldr	r0, [pc, #188]	@ (8001cdc <main+0xf0>)
 8001c20:	f003 f9fc 	bl	800501c <HAL_TIM_Base_Start_IT>



  //hetdonnhiemso2
  // Gn cu hnh cho DHT22
  dht22.GPIOx = GPIOA;
 8001c24:	4b2e      	ldr	r3, [pc, #184]	@ (8001ce0 <main+0xf4>)
 8001c26:	4a2f      	ldr	r2, [pc, #188]	@ (8001ce4 <main+0xf8>)
 8001c28:	601a      	str	r2, [r3, #0]
  dht22.GPIO_Pin = GPIO_PIN_1;
 8001c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce0 <main+0xf4>)
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	809a      	strh	r2, [r3, #4]
  dht22.htim = &htim2;
 8001c30:	4b2b      	ldr	r3, [pc, #172]	@ (8001ce0 <main+0xf4>)
 8001c32:	4a28      	ldr	r2, [pc, #160]	@ (8001cd4 <main+0xe8>)
 8001c34:	609a      	str	r2, [r3, #8]

  DHT22_Init(&dht22);
 8001c36:	482a      	ldr	r0, [pc, #168]	@ (8001ce0 <main+0xf4>)
 8001c38:	f7ff fa4f 	bl	80010da <DHT22_Init>
      // cu hnh ban u cho lcd-i2c
  lcd_init();
 8001c3c:	f7ff fbf8 	bl	8001430 <lcd_init>
  lcd_clear();
 8001c40:	f7ff fbc0 	bl	80013c4 <lcd_clear>
  lcd_put_cur(0, 0);
 8001c44:	2100      	movs	r1, #0
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff fbd3 	bl	80013f2 <lcd_put_cur>
  lcd_send_string("Set up");
 8001c4c:	4826      	ldr	r0, [pc, #152]	@ (8001ce8 <main+0xfc>)
 8001c4e:	f7ff fc2c 	bl	80014aa <lcd_send_string>
  // cu hnh con tr hm cac task
   void (*sptt_task_point_array[5])(void) = {Task_1, Task_2, Task_3,Task_4,Task_5};
 8001c52:	4b26      	ldr	r3, [pc, #152]	@ (8001cec <main+0x100>)
 8001c54:	1d3c      	adds	r4, r7, #4
 8001c56:	461d      	mov	r5, r3
 8001c58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c5c:	682b      	ldr	r3, [r5, #0]
 8001c5e:	6023      	str	r3, [r4, #0]
   // cau hinh ban dau cho uart
   uart_line_len = 0;
 8001c60:	4b23      	ldr	r3, [pc, #140]	@ (8001cf0 <main+0x104>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	801a      	strh	r2, [r3, #0]
   uart_line_ready = 0;
 8001c66:	4b23      	ldr	r3, [pc, #140]	@ (8001cf4 <main+0x108>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
   HAL_UART_Receive_IT(&huart1, &uart_rx_ch, 1);  // i huart1 thnh huart bn dng
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	4922      	ldr	r1, [pc, #136]	@ (8001cf8 <main+0x10c>)
 8001c70:	4822      	ldr	r0, [pc, #136]	@ (8001cfc <main+0x110>)
 8001c72:	f003 fe50 	bl	8005916 <HAL_UART_Receive_IT>
   // cau hinh adc soil
    Soil_Begin(&soil_cfg);
 8001c76:	4822      	ldr	r0, [pc, #136]	@ (8001d00 <main+0x114>)
 8001c78:	f000 fb4e 	bl	8002318 <Soil_Begin>


	  // donnhiemso2
	  TaskID task;

	         if (Q_Pop(&q, &task))
 8001c7c:	1cfb      	adds	r3, r7, #3
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4815      	ldr	r0, [pc, #84]	@ (8001cd8 <main+0xec>)
 8001c82:	f7ff fc27 	bl	80014d4 <Q_Pop>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0f7      	beq.n	8001c7c <main+0x90>
	         {
	             switch(task)
 8001c8c:	78fb      	ldrb	r3, [r7, #3]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	2b04      	cmp	r3, #4
 8001c92:	d81c      	bhi.n	8001cce <main+0xe2>
 8001c94:	a201      	add	r2, pc, #4	@ (adr r2, 8001c9c <main+0xb0>)
 8001c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9a:	bf00      	nop
 8001c9c:	08001cb1 	.word	0x08001cb1
 8001ca0:	08001cb7 	.word	0x08001cb7
 8001ca4:	08001cbd 	.word	0x08001cbd
 8001ca8:	08001cc3 	.word	0x08001cc3
 8001cac:	08001cc9 	.word	0x08001cc9
	             {
	                 case TASK1: Task_1(); break;
 8001cb0:	f7ff fde4 	bl	800187c <Task_1>
 8001cb4:	e00c      	b.n	8001cd0 <main+0xe4>
	                 case TASK2: Task_2(); break;
 8001cb6:	f7ff fe05 	bl	80018c4 <Task_2>
 8001cba:	e009      	b.n	8001cd0 <main+0xe4>
	                 case TASK3: Task_3(); break;
 8001cbc:	f7ff fe18 	bl	80018f0 <Task_3>
 8001cc0:	e006      	b.n	8001cd0 <main+0xe4>
	                 case TASK4: Task_4(); break;
 8001cc2:	f7ff feaf 	bl	8001a24 <Task_4>
 8001cc6:	e003      	b.n	8001cd0 <main+0xe4>
	                 case TASK5: Task_5(); break;
 8001cc8:	f7ff ff6a 	bl	8001ba0 <Task_5>
 8001ccc:	e000      	b.n	8001cd0 <main+0xe4>
	                 default: break;
 8001cce:	bf00      	nop
  {
 8001cd0:	e7d4      	b.n	8001c7c <main+0x90>
 8001cd2:	bf00      	nop
 8001cd4:	20000228 	.word	0x20000228
 8001cd8:	200002e8 	.word	0x200002e8
 8001cdc:	2000034c 	.word	0x2000034c
 8001ce0:	20000214 	.word	0x20000214
 8001ce4:	40010800 	.word	0x40010800
 8001ce8:	08009c2c 	.word	0x08009c2c
 8001cec:	08009c34 	.word	0x08009c34
 8001cf0:	2000041c 	.word	0x2000041c
 8001cf4:	2000041e 	.word	0x2000041e
 8001cf8:	20000398 	.word	0x20000398
 8001cfc:	200002a0 	.word	0x200002a0
 8001d00:	20000000 	.word	0x20000000

08001d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b094      	sub	sp, #80	@ 0x50
 8001d08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d0e:	2228      	movs	r2, #40	@ 0x28
 8001d10:	2100      	movs	r1, #0
 8001d12:	4618      	mov	r0, r3
 8001d14:	f005 f974 	bl	8007000 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d18:	f107 0314 	add.w	r3, r7, #20
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d34:	2301      	movs	r3, #1
 8001d36:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d42:	2301      	movs	r3, #1
 8001d44:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d46:	2302      	movs	r3, #2
 8001d48:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d4a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d50:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001d54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f002 fb48 	bl	80043f0 <HAL_RCC_OscConfig>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001d66:	f000 f9d1 	bl	800210c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d6a:	230f      	movs	r3, #15
 8001d6c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d7a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d80:	f107 0314 	add.w	r3, r7, #20
 8001d84:	2102      	movs	r1, #2
 8001d86:	4618      	mov	r0, r3
 8001d88:	f002 fdb4 	bl	80048f4 <HAL_RCC_ClockConfig>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001d92:	f000 f9bb 	bl	800210c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d96:	2302      	movs	r3, #2
 8001d98:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001d9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d9e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001da0:	1d3b      	adds	r3, r7, #4
 8001da2:	4618      	mov	r0, r3
 8001da4:	f002 ff34 	bl	8004c10 <HAL_RCCEx_PeriphCLKConfig>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001dae:	f000 f9ad 	bl	800210c <Error_Handler>
  }
}
 8001db2:	bf00      	nop
 8001db4:	3750      	adds	r7, #80	@ 0x50
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001dc2:	1d3b      	adds	r3, r7, #4
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001dcc:	4b18      	ldr	r3, [pc, #96]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001dce:	4a19      	ldr	r2, [pc, #100]	@ (8001e34 <MX_ADC1_Init+0x78>)
 8001dd0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001dd2:	4b17      	ldr	r3, [pc, #92]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001dd8:	4b15      	ldr	r3, [pc, #84]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dde:	4b14      	ldr	r3, [pc, #80]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001de6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001dea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dec:	4b10      	ldr	r3, [pc, #64]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001df2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001df8:	480d      	ldr	r0, [pc, #52]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001dfa:	f000 fde3 	bl	80029c4 <HAL_ADC_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001e04:	f000 f982 	bl	800210c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001e10:	2304      	movs	r3, #4
 8001e12:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e14:	1d3b      	adds	r3, r7, #4
 8001e16:	4619      	mov	r1, r3
 8001e18:	4805      	ldr	r0, [pc, #20]	@ (8001e30 <MX_ADC1_Init+0x74>)
 8001e1a:	f001 f897 	bl	8002f4c <HAL_ADC_ConfigChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001e24:	f000 f972 	bl	800210c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e28:	bf00      	nop
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	20000270 	.word	0x20000270
 8001e34:	40012400 	.word	0x40012400

08001e38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e3c:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e3e:	4a13      	ldr	r2, [pc, #76]	@ (8001e8c <MX_I2C1_Init+0x54>)
 8001e40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e42:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e44:	4a12      	ldr	r2, [pc, #72]	@ (8001e90 <MX_I2C1_Init+0x58>)
 8001e46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e48:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e62:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e68:	4b07      	ldr	r3, [pc, #28]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e74:	4804      	ldr	r0, [pc, #16]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e76:	f001 fe1f 	bl	8003ab8 <HAL_I2C_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e80:	f000 f944 	bl	800210c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e84:	bf00      	nop
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	200002f8 	.word	0x200002f8
 8001e8c:	40005400 	.word	0x40005400
 8001e90:	000186a0 	.word	0x000186a0

08001e94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9a:	f107 0308 	add.w	r3, r7, #8
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea8:	463b      	mov	r3, r7
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001eb2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001eb6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001eba:	2247      	movs	r2, #71	@ 0x47
 8001ebc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001ec4:	4b18      	ldr	r3, [pc, #96]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001ec6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001eca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ecc:	4b16      	ldr	r3, [pc, #88]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed2:	4b15      	ldr	r3, [pc, #84]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ed8:	4813      	ldr	r0, [pc, #76]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001eda:	f003 f805 	bl	8004ee8 <HAL_TIM_Base_Init>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ee4:	f000 f912 	bl	800210c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ee8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001eee:	f107 0308 	add.w	r3, r7, #8
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	480c      	ldr	r0, [pc, #48]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001ef6:	f003 f9d3 	bl	80052a0 <HAL_TIM_ConfigClockSource>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001f00:	f000 f904 	bl	800210c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f04:	2300      	movs	r3, #0
 8001f06:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f0c:	463b      	mov	r3, r7
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4805      	ldr	r0, [pc, #20]	@ (8001f28 <MX_TIM2_Init+0x94>)
 8001f12:	f003 fbb5 	bl	8005680 <HAL_TIMEx_MasterConfigSynchronization>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001f1c:	f000 f8f6 	bl	800210c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f20:	bf00      	nop
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000228 	.word	0x20000228

08001f2c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f32:	f107 0308 	add.w	r3, r7, #8
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f40:	463b      	mov	r3, r7
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f48:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001f4a:	4a1e      	ldr	r2, [pc, #120]	@ (8001fc4 <MX_TIM3_Init+0x98>)
 8001f4c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001f50:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001f54:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f56:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001f5c:	4b18      	ldr	r3, [pc, #96]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001f5e:	2209      	movs	r2, #9
 8001f60:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f62:	4b17      	ldr	r3, [pc, #92]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f68:	4b15      	ldr	r3, [pc, #84]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f6e:	4814      	ldr	r0, [pc, #80]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001f70:	f002 ffba 	bl	8004ee8 <HAL_TIM_Base_Init>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001f7a:	f000 f8c7 	bl	800210c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f82:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f84:	f107 0308 	add.w	r3, r7, #8
 8001f88:	4619      	mov	r1, r3
 8001f8a:	480d      	ldr	r0, [pc, #52]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001f8c:	f003 f988 	bl	80052a0 <HAL_TIM_ConfigClockSource>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001f96:	f000 f8b9 	bl	800210c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fa2:	463b      	mov	r3, r7
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4806      	ldr	r0, [pc, #24]	@ (8001fc0 <MX_TIM3_Init+0x94>)
 8001fa8:	f003 fb6a 	bl	8005680 <HAL_TIMEx_MasterConfigSynchronization>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001fb2:	f000 f8ab 	bl	800210c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	2000034c 	.word	0x2000034c
 8001fc4:	40000400 	.word	0x40000400

08001fc8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fcc:	4b11      	ldr	r3, [pc, #68]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8001fce:	4a12      	ldr	r2, [pc, #72]	@ (8002018 <MX_USART1_UART_Init+0x50>)
 8001fd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fd2:	4b10      	ldr	r3, [pc, #64]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8001fd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fda:	4b0e      	ldr	r3, [pc, #56]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fec:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8001fee:	220c      	movs	r2, #12
 8001ff0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff2:	4b08      	ldr	r3, [pc, #32]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff8:	4b06      	ldr	r3, [pc, #24]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ffe:	4805      	ldr	r0, [pc, #20]	@ (8002014 <MX_USART1_UART_Init+0x4c>)
 8002000:	f003 fbae 	bl	8005760 <HAL_UART_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800200a:	f000 f87f 	bl	800210c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	200002a0 	.word	0x200002a0
 8002018:	40013800 	.word	0x40013800

0800201c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b088      	sub	sp, #32
 8002020:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002022:	f107 0310 	add.w	r3, r7, #16
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002030:	4b33      	ldr	r3, [pc, #204]	@ (8002100 <MX_GPIO_Init+0xe4>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	4a32      	ldr	r2, [pc, #200]	@ (8002100 <MX_GPIO_Init+0xe4>)
 8002036:	f043 0310 	orr.w	r3, r3, #16
 800203a:	6193      	str	r3, [r2, #24]
 800203c:	4b30      	ldr	r3, [pc, #192]	@ (8002100 <MX_GPIO_Init+0xe4>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f003 0310 	and.w	r3, r3, #16
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002048:	4b2d      	ldr	r3, [pc, #180]	@ (8002100 <MX_GPIO_Init+0xe4>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	4a2c      	ldr	r2, [pc, #176]	@ (8002100 <MX_GPIO_Init+0xe4>)
 800204e:	f043 0320 	orr.w	r3, r3, #32
 8002052:	6193      	str	r3, [r2, #24]
 8002054:	4b2a      	ldr	r3, [pc, #168]	@ (8002100 <MX_GPIO_Init+0xe4>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0320 	and.w	r3, r3, #32
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002060:	4b27      	ldr	r3, [pc, #156]	@ (8002100 <MX_GPIO_Init+0xe4>)
 8002062:	699b      	ldr	r3, [r3, #24]
 8002064:	4a26      	ldr	r2, [pc, #152]	@ (8002100 <MX_GPIO_Init+0xe4>)
 8002066:	f043 0304 	orr.w	r3, r3, #4
 800206a:	6193      	str	r3, [r2, #24]
 800206c:	4b24      	ldr	r3, [pc, #144]	@ (8002100 <MX_GPIO_Init+0xe4>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	f003 0304 	and.w	r3, r3, #4
 8002074:	607b      	str	r3, [r7, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002078:	4b21      	ldr	r3, [pc, #132]	@ (8002100 <MX_GPIO_Init+0xe4>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	4a20      	ldr	r2, [pc, #128]	@ (8002100 <MX_GPIO_Init+0xe4>)
 800207e:	f043 0308 	orr.w	r3, r3, #8
 8002082:	6193      	str	r3, [r2, #24]
 8002084:	4b1e      	ldr	r3, [pc, #120]	@ (8002100 <MX_GPIO_Init+0xe4>)
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	f003 0308 	and.w	r3, r3, #8
 800208c:	603b      	str	r3, [r7, #0]
 800208e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002090:	2200      	movs	r2, #0
 8002092:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002096:	481b      	ldr	r0, [pc, #108]	@ (8002104 <MX_GPIO_Init+0xe8>)
 8002098:	f001 fcf5 	bl	8003a86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800209c:	2201      	movs	r2, #1
 800209e:	2102      	movs	r1, #2
 80020a0:	4819      	ldr	r0, [pc, #100]	@ (8002108 <MX_GPIO_Init+0xec>)
 80020a2:	f001 fcf0 	bl	8003a86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ac:	2301      	movs	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2302      	movs	r3, #2
 80020b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b8:	f107 0310 	add.w	r3, r7, #16
 80020bc:	4619      	mov	r1, r3
 80020be:	4811      	ldr	r0, [pc, #68]	@ (8002104 <MX_GPIO_Init+0xe8>)
 80020c0:	f001 fb46 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80020c4:	2302      	movs	r3, #2
 80020c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c8:	2301      	movs	r3, #1
 80020ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d0:	2302      	movs	r3, #2
 80020d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d4:	f107 0310 	add.w	r3, r7, #16
 80020d8:	4619      	mov	r1, r3
 80020da:	480b      	ldr	r0, [pc, #44]	@ (8002108 <MX_GPIO_Init+0xec>)
 80020dc:	f001 fb38 	bl	8003750 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020e0:	2304      	movs	r3, #4
 80020e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020e4:	2303      	movs	r3, #3
 80020e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ec:	f107 0310 	add.w	r3, r7, #16
 80020f0:	4619      	mov	r1, r3
 80020f2:	4805      	ldr	r0, [pc, #20]	@ (8002108 <MX_GPIO_Init+0xec>)
 80020f4:	f001 fb2c 	bl	8003750 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80020f8:	bf00      	nop
 80020fa:	3720      	adds	r7, #32
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40021000 	.word	0x40021000
 8002104:	40011000 	.word	0x40011000
 8002108:	40010800 	.word	0x40010800

0800210c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002110:	b672      	cpsid	i
}
 8002112:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002114:	bf00      	nop
 8002116:	e7fd      	b.n	8002114 <Error_Handler+0x8>

08002118 <myPrintf>:


#include "printf.h"

void myPrintf(UART_HandleTypeDef *huart, const char *format, ...)
{
 8002118:	b40e      	push	{r1, r2, r3}
 800211a:	b580      	push	{r7, lr}
 800211c:	b09f      	sub	sp, #124	@ 0x7c
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
    char buff[100];
    va_list args;
    va_start(args, format);
 8002122:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8002126:	60fb      	str	r3, [r7, #12]
    int len = vsnprintf(buff, sizeof(buff), format, args);
 8002128:	f107 0010 	add.w	r0, r7, #16
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8002132:	2164      	movs	r1, #100	@ 0x64
 8002134:	f004 ff56 	bl	8006fe4 <vsniprintf>
 8002138:	6778      	str	r0, [r7, #116]	@ 0x74
    va_end(args);
    if (len > 0)
 800213a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800213c:	2b00      	cmp	r3, #0
 800213e:	dd0c      	ble.n	800215a <myPrintf+0x42>
    {
        if (len > sizeof(buff))
 8002140:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002142:	2b64      	cmp	r3, #100	@ 0x64
 8002144:	d901      	bls.n	800214a <myPrintf+0x32>
            len = sizeof(buff);
 8002146:	2364      	movs	r3, #100	@ 0x64
 8002148:	677b      	str	r3, [r7, #116]	@ 0x74
        HAL_UART_Transmit(huart, (uint8_t *)buff, len, 10);
 800214a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800214c:	b29a      	uxth	r2, r3
 800214e:	f107 0110 	add.w	r1, r7, #16
 8002152:	230a      	movs	r3, #10
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f003 fb53 	bl	8005800 <HAL_UART_Transmit>
    }
}
 800215a:	bf00      	nop
 800215c:	377c      	adds	r7, #124	@ 0x7c
 800215e:	46bd      	mov	sp, r7
 8002160:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002164:	b003      	add	sp, #12
 8002166:	4770      	bx	lr

08002168 <Soil_GPIO_AnalogInit>:
#define ADC_WET 1800.0f  // Gi tr khi t t (thay i theo cm bin ca bn)

static ADC_HandleTypeDef hadc_local;

static void Soil_GPIO_AnalogInit(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08a      	sub	sp, #40	@ 0x28
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	807b      	strh	r3, [r7, #2]
    if (GPIOx == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE();
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4a2c      	ldr	r2, [pc, #176]	@ (8002228 <Soil_GPIO_AnalogInit+0xc0>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d10c      	bne.n	8002196 <Soil_GPIO_AnalogInit+0x2e>
 800217c:	4b2b      	ldr	r3, [pc, #172]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	4a2a      	ldr	r2, [pc, #168]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 8002182:	f043 0304 	orr.w	r3, r3, #4
 8002186:	6193      	str	r3, [r2, #24]
 8002188:	4b28      	ldr	r3, [pc, #160]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	617b      	str	r3, [r7, #20]
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	e031      	b.n	80021fa <Soil_GPIO_AnalogInit+0x92>
    else if (GPIOx == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE();
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a25      	ldr	r2, [pc, #148]	@ (8002230 <Soil_GPIO_AnalogInit+0xc8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d10c      	bne.n	80021b8 <Soil_GPIO_AnalogInit+0x50>
 800219e:	4b23      	ldr	r3, [pc, #140]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	4a22      	ldr	r2, [pc, #136]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021a4:	f043 0308 	orr.w	r3, r3, #8
 80021a8:	6193      	str	r3, [r2, #24]
 80021aa:	4b20      	ldr	r3, [pc, #128]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	613b      	str	r3, [r7, #16]
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	e020      	b.n	80021fa <Soil_GPIO_AnalogInit+0x92>
    else if (GPIOx == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002234 <Soil_GPIO_AnalogInit+0xcc>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d10c      	bne.n	80021da <Soil_GPIO_AnalogInit+0x72>
 80021c0:	4b1a      	ldr	r3, [pc, #104]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	4a19      	ldr	r2, [pc, #100]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021c6:	f043 0310 	orr.w	r3, r3, #16
 80021ca:	6193      	str	r3, [r2, #24]
 80021cc:	4b17      	ldr	r3, [pc, #92]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	f003 0310 	and.w	r3, r3, #16
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	e00f      	b.n	80021fa <Soil_GPIO_AnalogInit+0x92>
    else if (GPIOx == GPIOD) __HAL_RCC_GPIOD_CLK_ENABLE();
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a16      	ldr	r2, [pc, #88]	@ (8002238 <Soil_GPIO_AnalogInit+0xd0>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d10b      	bne.n	80021fa <Soil_GPIO_AnalogInit+0x92>
 80021e2:	4b12      	ldr	r3, [pc, #72]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	4a11      	ldr	r2, [pc, #68]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021e8:	f043 0320 	orr.w	r3, r3, #32
 80021ec:	6193      	str	r3, [r2, #24]
 80021ee:	4b0f      	ldr	r3, [pc, #60]	@ (800222c <Soil_GPIO_AnalogInit+0xc4>)
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	f003 0320 	and.w	r3, r3, #32
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef gi = {0};
 80021fa:	f107 0318 	add.w	r3, r7, #24
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	605a      	str	r2, [r3, #4]
 8002204:	609a      	str	r2, [r3, #8]
 8002206:	60da      	str	r2, [r3, #12]
    gi.Pin  = GPIO_Pin;
 8002208:	887b      	ldrh	r3, [r7, #2]
 800220a:	61bb      	str	r3, [r7, #24]
    gi.Mode = GPIO_MODE_ANALOG;
 800220c:	2303      	movs	r3, #3
 800220e:	61fb      	str	r3, [r7, #28]
    gi.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOx, &gi);
 8002214:	f107 0318 	add.w	r3, r7, #24
 8002218:	4619      	mov	r1, r3
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f001 fa98 	bl	8003750 <HAL_GPIO_Init>
}
 8002220:	bf00      	nop
 8002222:	3728      	adds	r7, #40	@ 0x28
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40010800 	.word	0x40010800
 800222c:	40021000 	.word	0x40021000
 8002230:	40010c00 	.word	0x40010c00
 8002234:	40011000 	.word	0x40011000
 8002238:	40011400 	.word	0x40011400

0800223c <Soil_ADC_Init>:

static void Soil_ADC_Init(SoilADC_t *s)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b088      	sub	sp, #32
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
    if (s->ADCx == ADC1) __HAL_RCC_ADC1_CLK_ENABLE();
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a2f      	ldr	r2, [pc, #188]	@ (8002308 <Soil_ADC_Init+0xcc>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d10c      	bne.n	8002268 <Soil_ADC_Init+0x2c>
 800224e:	4b2f      	ldr	r3, [pc, #188]	@ (800230c <Soil_ADC_Init+0xd0>)
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	4a2e      	ldr	r2, [pc, #184]	@ (800230c <Soil_ADC_Init+0xd0>)
 8002254:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002258:	6193      	str	r3, [r2, #24]
 800225a:	4b2c      	ldr	r3, [pc, #176]	@ (800230c <Soil_ADC_Init+0xd0>)
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002262:	613b      	str	r3, [r7, #16]
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	e010      	b.n	800228a <Soil_ADC_Init+0x4e>
#ifdef ADC2
    else if (s->ADCx == ADC2) __HAL_RCC_ADC2_CLK_ENABLE();
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a28      	ldr	r2, [pc, #160]	@ (8002310 <Soil_ADC_Init+0xd4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d10b      	bne.n	800228a <Soil_ADC_Init+0x4e>
 8002272:	4b26      	ldr	r3, [pc, #152]	@ (800230c <Soil_ADC_Init+0xd0>)
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	4a25      	ldr	r2, [pc, #148]	@ (800230c <Soil_ADC_Init+0xd0>)
 8002278:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800227c:	6193      	str	r3, [r2, #24]
 800227e:	4b23      	ldr	r3, [pc, #140]	@ (800230c <Soil_ADC_Init+0xd0>)
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
#endif

    hadc_local.Instance = s->ADCx;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a21      	ldr	r2, [pc, #132]	@ (8002314 <Soil_ADC_Init+0xd8>)
 8002290:	6013      	str	r3, [r2, #0]
    hadc_local.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002292:	4b20      	ldr	r3, [pc, #128]	@ (8002314 <Soil_ADC_Init+0xd8>)
 8002294:	2200      	movs	r2, #0
 8002296:	609a      	str	r2, [r3, #8]
    hadc_local.Init.ContinuousConvMode = DISABLE;
 8002298:	4b1e      	ldr	r3, [pc, #120]	@ (8002314 <Soil_ADC_Init+0xd8>)
 800229a:	2200      	movs	r2, #0
 800229c:	731a      	strb	r2, [r3, #12]
    hadc_local.Init.DiscontinuousConvMode = DISABLE;
 800229e:	4b1d      	ldr	r3, [pc, #116]	@ (8002314 <Soil_ADC_Init+0xd8>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	751a      	strb	r2, [r3, #20]
    hadc_local.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <Soil_ADC_Init+0xd8>)
 80022a6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80022aa:	61da      	str	r2, [r3, #28]
    hadc_local.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022ac:	4b19      	ldr	r3, [pc, #100]	@ (8002314 <Soil_ADC_Init+0xd8>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	605a      	str	r2, [r3, #4]
    hadc_local.Init.NbrOfConversion = 1;
 80022b2:	4b18      	ldr	r3, [pc, #96]	@ (8002314 <Soil_ADC_Init+0xd8>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	611a      	str	r2, [r3, #16]

    if (HAL_ADC_Init(&hadc_local) != HAL_OK) { while (1) {} }
 80022b8:	4816      	ldr	r0, [pc, #88]	@ (8002314 <Soil_ADC_Init+0xd8>)
 80022ba:	f000 fb83 	bl	80029c4 <HAL_ADC_Init>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <Soil_ADC_Init+0x8c>
 80022c4:	bf00      	nop
 80022c6:	e7fd      	b.n	80022c4 <Soil_ADC_Init+0x88>

    ADC_ChannelConfTypeDef conf = {0};
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
    conf.Channel = s->channel;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	617b      	str	r3, [r7, #20]
    conf.Rank = ADC_REGULAR_RANK_1;
 80022da:	2301      	movs	r3, #1
 80022dc:	61bb      	str	r3, [r7, #24]
    conf.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80022de:	2306      	movs	r3, #6
 80022e0:	61fb      	str	r3, [r7, #28]

    if (HAL_ADC_ConfigChannel(&hadc_local, &conf) != HAL_OK) { while (1) {} }
 80022e2:	f107 0314 	add.w	r3, r7, #20
 80022e6:	4619      	mov	r1, r3
 80022e8:	480a      	ldr	r0, [pc, #40]	@ (8002314 <Soil_ADC_Init+0xd8>)
 80022ea:	f000 fe2f 	bl	8002f4c <HAL_ADC_ConfigChannel>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <Soil_ADC_Init+0xbc>
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <Soil_ADC_Init+0xb8>

#if defined(ADC_CR2_CAL)
    HAL_ADCEx_Calibration_Start(&hadc_local);
 80022f8:	4806      	ldr	r0, [pc, #24]	@ (8002314 <Soil_ADC_Init+0xd8>)
 80022fa:	f000 ffbb 	bl	8003274 <HAL_ADCEx_Calibration_Start>
#endif
}
 80022fe:	bf00      	nop
 8002300:	3720      	adds	r7, #32
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40012400 	.word	0x40012400
 800230c:	40021000 	.word	0x40021000
 8002310:	40012800 	.word	0x40012800
 8002314:	20000438 	.word	0x20000438

08002318 <Soil_Begin>:

void Soil_Begin(SoilADC_t *s)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
    Soil_GPIO_AnalogInit(s->GPIOx, s->GPIO_Pin);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	899b      	ldrh	r3, [r3, #12]
 8002328:	4619      	mov	r1, r3
 800232a:	4610      	mov	r0, r2
 800232c:	f7ff ff1c 	bl	8002168 <Soil_GPIO_AnalogInit>
    Soil_ADC_Init(s);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7ff ff83 	bl	800223c <Soil_ADC_Init>
}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
	...

08002340 <Soil_ReadRaw>:

float Soil_ReadRaw(SoilADC_t *s)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
    (void)s;
    HAL_ADC_Start(&hadc_local);
 8002348:	4823      	ldr	r0, [pc, #140]	@ (80023d8 <Soil_ReadRaw+0x98>)
 800234a:	f000 fc13 	bl	8002b74 <HAL_ADC_Start>

    if (HAL_ADC_PollForConversion(&hadc_local, 10) != HAL_OK) {
 800234e:	210a      	movs	r1, #10
 8002350:	4821      	ldr	r0, [pc, #132]	@ (80023d8 <Soil_ReadRaw+0x98>)
 8002352:	f000 fce9 	bl	8002d28 <HAL_ADC_PollForConversion>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d004      	beq.n	8002366 <Soil_ReadRaw+0x26>
        HAL_ADC_Stop(&hadc_local);
 800235c:	481e      	ldr	r0, [pc, #120]	@ (80023d8 <Soil_ReadRaw+0x98>)
 800235e:	f000 fcb7 	bl	8002cd0 <HAL_ADC_Stop>
        return -1.0f; // hoc gi gi tr c
 8002362:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <Soil_ReadRaw+0x9c>)
 8002364:	e034      	b.n	80023d0 <Soil_ReadRaw+0x90>
    }

    uint16_t v = (uint16_t)HAL_ADC_GetValue(&hadc_local);
 8002366:	481c      	ldr	r0, [pc, #112]	@ (80023d8 <Soil_ReadRaw+0x98>)
 8002368:	f000 fde4 	bl	8002f34 <HAL_ADC_GetValue>
 800236c:	4603      	mov	r3, r0
 800236e:	827b      	strh	r3, [r7, #18]
    HAL_ADC_Stop(&hadc_local);
 8002370:	4819      	ldr	r0, [pc, #100]	@ (80023d8 <Soil_ReadRaw+0x98>)
 8002372:	f000 fcad 	bl	8002cd0 <HAL_ADC_Stop>
    /* Quy i ADC sang  m t */
      float tu_so  = (float)v - (float)ADC_DRY;
 8002376:	8a7b      	ldrh	r3, [r7, #18]
 8002378:	4618      	mov	r0, r3
 800237a:	f7fe fc3b 	bl	8000bf4 <__aeabi_ui2f>
 800237e:	4603      	mov	r3, r0
 8002380:	4917      	ldr	r1, [pc, #92]	@ (80023e0 <Soil_ReadRaw+0xa0>)
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe fb84 	bl	8000a90 <__aeabi_fsub>
 8002388:	4603      	mov	r3, r0
 800238a:	60fb      	str	r3, [r7, #12]
     float  mau_so = (float)ADC_WET - (float)ADC_DRY;
 800238c:	4b15      	ldr	r3, [pc, #84]	@ (80023e4 <Soil_ReadRaw+0xa4>)
 800238e:	60bb      	str	r3, [r7, #8]
      float hum = (tu_so / mau_so) * 100.0f;
 8002390:	68b9      	ldr	r1, [r7, #8]
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f7fe fd3a 	bl	8000e0c <__aeabi_fdiv>
 8002398:	4603      	mov	r3, r0
 800239a:	4913      	ldr	r1, [pc, #76]	@ (80023e8 <Soil_ReadRaw+0xa8>)
 800239c:	4618      	mov	r0, r3
 800239e:	f7fe fc81 	bl	8000ca4 <__aeabi_fmul>
 80023a2:	4603      	mov	r3, r0
 80023a4:	617b      	str	r3, [r7, #20]

       /* Gii hn gi tr */
       if (hum > 100.0f) hum = 100.0f;
 80023a6:	4910      	ldr	r1, [pc, #64]	@ (80023e8 <Soil_ReadRaw+0xa8>)
 80023a8:	6978      	ldr	r0, [r7, #20]
 80023aa:	f7fe fe37 	bl	800101c <__aeabi_fcmpgt>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <Soil_ReadRaw+0x78>
 80023b4:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <Soil_ReadRaw+0xa8>)
 80023b6:	617b      	str	r3, [r7, #20]
       if (hum < 0.0f)   hum = 0.0f;
 80023b8:	f04f 0100 	mov.w	r1, #0
 80023bc:	6978      	ldr	r0, [r7, #20]
 80023be:	f7fe fe0f 	bl	8000fe0 <__aeabi_fcmplt>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d002      	beq.n	80023ce <Soil_ReadRaw+0x8e>
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
    return hum;
 80023ce:	697b      	ldr	r3, [r7, #20]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	20000438 	.word	0x20000438
 80023dc:	bf800000 	.word	0xbf800000
 80023e0:	454e4000 	.word	0x454e4000
 80023e4:	c4bb8000 	.word	0xc4bb8000
 80023e8:	42c80000 	.word	0x42c80000

080023ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_MspInit+0x5c>)
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <HAL_MspInit+0x5c>)
 80023f8:	f043 0301 	orr.w	r3, r3, #1
 80023fc:	6193      	str	r3, [r2, #24]
 80023fe:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_MspInit+0x5c>)
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	60bb      	str	r3, [r7, #8]
 8002408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800240a:	4b0f      	ldr	r3, [pc, #60]	@ (8002448 <HAL_MspInit+0x5c>)
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	4a0e      	ldr	r2, [pc, #56]	@ (8002448 <HAL_MspInit+0x5c>)
 8002410:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002414:	61d3      	str	r3, [r2, #28]
 8002416:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <HAL_MspInit+0x5c>)
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800241e:	607b      	str	r3, [r7, #4]
 8002420:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002422:	4b0a      	ldr	r3, [pc, #40]	@ (800244c <HAL_MspInit+0x60>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	4a04      	ldr	r2, [pc, #16]	@ (800244c <HAL_MspInit+0x60>)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800243e:	bf00      	nop
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr
 8002448:	40021000 	.word	0x40021000
 800244c:	40010000 	.word	0x40010000

08002450 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002458:	f107 0310 	add.w	r3, r7, #16
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a14      	ldr	r2, [pc, #80]	@ (80024bc <HAL_ADC_MspInit+0x6c>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d121      	bne.n	80024b4 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002470:	4b13      	ldr	r3, [pc, #76]	@ (80024c0 <HAL_ADC_MspInit+0x70>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4a12      	ldr	r2, [pc, #72]	@ (80024c0 <HAL_ADC_MspInit+0x70>)
 8002476:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800247a:	6193      	str	r3, [r2, #24]
 800247c:	4b10      	ldr	r3, [pc, #64]	@ (80024c0 <HAL_ADC_MspInit+0x70>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002488:	4b0d      	ldr	r3, [pc, #52]	@ (80024c0 <HAL_ADC_MspInit+0x70>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	4a0c      	ldr	r2, [pc, #48]	@ (80024c0 <HAL_ADC_MspInit+0x70>)
 800248e:	f043 0304 	orr.w	r3, r3, #4
 8002492:	6193      	str	r3, [r2, #24]
 8002494:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <HAL_ADC_MspInit+0x70>)
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	f003 0304 	and.w	r3, r3, #4
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024a0:	2301      	movs	r3, #1
 80024a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024a4:	2303      	movs	r3, #3
 80024a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a8:	f107 0310 	add.w	r3, r7, #16
 80024ac:	4619      	mov	r1, r3
 80024ae:	4805      	ldr	r0, [pc, #20]	@ (80024c4 <HAL_ADC_MspInit+0x74>)
 80024b0:	f001 f94e 	bl	8003750 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80024b4:	bf00      	nop
 80024b6:	3720      	adds	r7, #32
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40012400 	.word	0x40012400
 80024c0:	40021000 	.word	0x40021000
 80024c4:	40010800 	.word	0x40010800

080024c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b088      	sub	sp, #32
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d0:	f107 0310 	add.w	r3, r7, #16
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	605a      	str	r2, [r3, #4]
 80024da:	609a      	str	r2, [r3, #8]
 80024dc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a15      	ldr	r2, [pc, #84]	@ (8002538 <HAL_I2C_MspInit+0x70>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d123      	bne.n	8002530 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e8:	4b14      	ldr	r3, [pc, #80]	@ (800253c <HAL_I2C_MspInit+0x74>)
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	4a13      	ldr	r2, [pc, #76]	@ (800253c <HAL_I2C_MspInit+0x74>)
 80024ee:	f043 0308 	orr.w	r3, r3, #8
 80024f2:	6193      	str	r3, [r2, #24]
 80024f4:	4b11      	ldr	r3, [pc, #68]	@ (800253c <HAL_I2C_MspInit+0x74>)
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	f003 0308 	and.w	r3, r3, #8
 80024fc:	60fb      	str	r3, [r7, #12]
 80024fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002500:	23c0      	movs	r3, #192	@ 0xc0
 8002502:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002504:	2312      	movs	r3, #18
 8002506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002508:	2303      	movs	r3, #3
 800250a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800250c:	f107 0310 	add.w	r3, r7, #16
 8002510:	4619      	mov	r1, r3
 8002512:	480b      	ldr	r0, [pc, #44]	@ (8002540 <HAL_I2C_MspInit+0x78>)
 8002514:	f001 f91c 	bl	8003750 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002518:	4b08      	ldr	r3, [pc, #32]	@ (800253c <HAL_I2C_MspInit+0x74>)
 800251a:	69db      	ldr	r3, [r3, #28]
 800251c:	4a07      	ldr	r2, [pc, #28]	@ (800253c <HAL_I2C_MspInit+0x74>)
 800251e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002522:	61d3      	str	r3, [r2, #28]
 8002524:	4b05      	ldr	r3, [pc, #20]	@ (800253c <HAL_I2C_MspInit+0x74>)
 8002526:	69db      	ldr	r3, [r3, #28]
 8002528:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002530:	bf00      	nop
 8002532:	3720      	adds	r7, #32
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40005400 	.word	0x40005400
 800253c:	40021000 	.word	0x40021000
 8002540:	40010c00 	.word	0x40010c00

08002544 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002554:	d10c      	bne.n	8002570 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002556:	4b15      	ldr	r3, [pc, #84]	@ (80025ac <HAL_TIM_Base_MspInit+0x68>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	4a14      	ldr	r2, [pc, #80]	@ (80025ac <HAL_TIM_Base_MspInit+0x68>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	61d3      	str	r3, [r2, #28]
 8002562:	4b12      	ldr	r3, [pc, #72]	@ (80025ac <HAL_TIM_Base_MspInit+0x68>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800256e:	e018      	b.n	80025a2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a0e      	ldr	r2, [pc, #56]	@ (80025b0 <HAL_TIM_Base_MspInit+0x6c>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d113      	bne.n	80025a2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800257a:	4b0c      	ldr	r3, [pc, #48]	@ (80025ac <HAL_TIM_Base_MspInit+0x68>)
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	4a0b      	ldr	r2, [pc, #44]	@ (80025ac <HAL_TIM_Base_MspInit+0x68>)
 8002580:	f043 0302 	orr.w	r3, r3, #2
 8002584:	61d3      	str	r3, [r2, #28]
 8002586:	4b09      	ldr	r3, [pc, #36]	@ (80025ac <HAL_TIM_Base_MspInit+0x68>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8002592:	2200      	movs	r2, #0
 8002594:	2103      	movs	r1, #3
 8002596:	201d      	movs	r0, #29
 8002598:	f000 fff1 	bl	800357e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800259c:	201d      	movs	r0, #29
 800259e:	f001 f80a 	bl	80035b6 <HAL_NVIC_EnableIRQ>
}
 80025a2:	bf00      	nop
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40021000 	.word	0x40021000
 80025b0:	40000400 	.word	0x40000400

080025b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b088      	sub	sp, #32
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	f107 0310 	add.w	r3, r7, #16
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a20      	ldr	r2, [pc, #128]	@ (8002650 <HAL_UART_MspInit+0x9c>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d139      	bne.n	8002648 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002654 <HAL_UART_MspInit+0xa0>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002654 <HAL_UART_MspInit+0xa0>)
 80025da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025de:	6193      	str	r3, [r2, #24]
 80025e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002654 <HAL_UART_MspInit+0xa0>)
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025e8:	60fb      	str	r3, [r7, #12]
 80025ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ec:	4b19      	ldr	r3, [pc, #100]	@ (8002654 <HAL_UART_MspInit+0xa0>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	4a18      	ldr	r2, [pc, #96]	@ (8002654 <HAL_UART_MspInit+0xa0>)
 80025f2:	f043 0304 	orr.w	r3, r3, #4
 80025f6:	6193      	str	r3, [r2, #24]
 80025f8:	4b16      	ldr	r3, [pc, #88]	@ (8002654 <HAL_UART_MspInit+0xa0>)
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002604:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002608:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260a:	2302      	movs	r3, #2
 800260c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800260e:	2303      	movs	r3, #3
 8002610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002612:	f107 0310 	add.w	r3, r7, #16
 8002616:	4619      	mov	r1, r3
 8002618:	480f      	ldr	r0, [pc, #60]	@ (8002658 <HAL_UART_MspInit+0xa4>)
 800261a:	f001 f899 	bl	8003750 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800261e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002622:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002628:	2300      	movs	r3, #0
 800262a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262c:	f107 0310 	add.w	r3, r7, #16
 8002630:	4619      	mov	r1, r3
 8002632:	4809      	ldr	r0, [pc, #36]	@ (8002658 <HAL_UART_MspInit+0xa4>)
 8002634:	f001 f88c 	bl	8003750 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002638:	2200      	movs	r2, #0
 800263a:	2100      	movs	r1, #0
 800263c:	2025      	movs	r0, #37	@ 0x25
 800263e:	f000 ff9e 	bl	800357e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002642:	2025      	movs	r0, #37	@ 0x25
 8002644:	f000 ffb7 	bl	80035b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002648:	bf00      	nop
 800264a:	3720      	adds	r7, #32
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40013800 	.word	0x40013800
 8002654:	40021000 	.word	0x40021000
 8002658:	40010800 	.word	0x40010800

0800265c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <NMI_Handler+0x4>

08002664 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002668:	bf00      	nop
 800266a:	e7fd      	b.n	8002668 <HardFault_Handler+0x4>

0800266c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002670:	bf00      	nop
 8002672:	e7fd      	b.n	8002670 <MemManage_Handler+0x4>

08002674 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002678:	bf00      	nop
 800267a:	e7fd      	b.n	8002678 <BusFault_Handler+0x4>

0800267c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002680:	bf00      	nop
 8002682:	e7fd      	b.n	8002680 <UsageFault_Handler+0x4>

08002684 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002688:	bf00      	nop
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr

0800269c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr

080026a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026ac:	f000 f94a 	bl	8002944 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026b0:	bf00      	nop
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80026b8:	4802      	ldr	r0, [pc, #8]	@ (80026c4 <TIM3_IRQHandler+0x10>)
 80026ba:	f002 fd01 	bl	80050c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	2000034c 	.word	0x2000034c

080026c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80026cc:	4802      	ldr	r0, [pc, #8]	@ (80026d8 <USART1_IRQHandler+0x10>)
 80026ce:	f003 f947 	bl	8005960 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	200002a0 	.word	0x200002a0

080026dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  return 1;
 80026e0:	2301      	movs	r3, #1
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <_kill>:

int _kill(int pid, int sig)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026f4:	f004 fcd6 	bl	80070a4 <__errno>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2216      	movs	r2, #22
 80026fc:	601a      	str	r2, [r3, #0]
  return -1;
 80026fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <_exit>:

void _exit (int status)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b082      	sub	sp, #8
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002712:	f04f 31ff 	mov.w	r1, #4294967295
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff ffe7 	bl	80026ea <_kill>
  while (1) {}    /* Make sure we hang here */
 800271c:	bf00      	nop
 800271e:	e7fd      	b.n	800271c <_exit+0x12>

08002720 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]
 8002730:	e00a      	b.n	8002748 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002732:	f3af 8000 	nop.w
 8002736:	4601      	mov	r1, r0
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	60ba      	str	r2, [r7, #8]
 800273e:	b2ca      	uxtb	r2, r1
 8002740:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	3301      	adds	r3, #1
 8002746:	617b      	str	r3, [r7, #20]
 8002748:	697a      	ldr	r2, [r7, #20]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	429a      	cmp	r2, r3
 800274e:	dbf0      	blt.n	8002732 <_read+0x12>
  }

  return len;
 8002750:	687b      	ldr	r3, [r7, #4]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b086      	sub	sp, #24
 800275e:	af00      	add	r7, sp, #0
 8002760:	60f8      	str	r0, [r7, #12]
 8002762:	60b9      	str	r1, [r7, #8]
 8002764:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002766:	2300      	movs	r3, #0
 8002768:	617b      	str	r3, [r7, #20]
 800276a:	e009      	b.n	8002780 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	1c5a      	adds	r2, r3, #1
 8002770:	60ba      	str	r2, [r7, #8]
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	3301      	adds	r3, #1
 800277e:	617b      	str	r3, [r7, #20]
 8002780:	697a      	ldr	r2, [r7, #20]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	429a      	cmp	r2, r3
 8002786:	dbf1      	blt.n	800276c <_write+0x12>
  }
  return len;
 8002788:	687b      	ldr	r3, [r7, #4]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <_close>:

int _close(int file)
{
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800279a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800279e:	4618      	mov	r0, r3
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027b8:	605a      	str	r2, [r3, #4]
  return 0;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr

080027c6 <_isatty>:

int _isatty(int file)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027ce:	2301      	movs	r3, #1
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr

080027da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027da:	b480      	push	{r7}
 80027dc:	b085      	sub	sp, #20
 80027de:	af00      	add	r7, sp, #0
 80027e0:	60f8      	str	r0, [r7, #12]
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bc80      	pop	{r7}
 80027f0:	4770      	bx	lr
	...

080027f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027fc:	4a14      	ldr	r2, [pc, #80]	@ (8002850 <_sbrk+0x5c>)
 80027fe:	4b15      	ldr	r3, [pc, #84]	@ (8002854 <_sbrk+0x60>)
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002808:	4b13      	ldr	r3, [pc, #76]	@ (8002858 <_sbrk+0x64>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d102      	bne.n	8002816 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002810:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <_sbrk+0x64>)
 8002812:	4a12      	ldr	r2, [pc, #72]	@ (800285c <_sbrk+0x68>)
 8002814:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <_sbrk+0x64>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4413      	add	r3, r2
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	429a      	cmp	r2, r3
 8002822:	d207      	bcs.n	8002834 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002824:	f004 fc3e 	bl	80070a4 <__errno>
 8002828:	4603      	mov	r3, r0
 800282a:	220c      	movs	r2, #12
 800282c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800282e:	f04f 33ff 	mov.w	r3, #4294967295
 8002832:	e009      	b.n	8002848 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002834:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <_sbrk+0x64>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800283a:	4b07      	ldr	r3, [pc, #28]	@ (8002858 <_sbrk+0x64>)
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4413      	add	r3, r2
 8002842:	4a05      	ldr	r2, [pc, #20]	@ (8002858 <_sbrk+0x64>)
 8002844:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002846:	68fb      	ldr	r3, [r7, #12]
}
 8002848:	4618      	mov	r0, r3
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20005000 	.word	0x20005000
 8002854:	00000400 	.word	0x00000400
 8002858:	20000468 	.word	0x20000468
 800285c:	200005c0 	.word	0x200005c0

08002860 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800286c:	f7ff fff8 	bl	8002860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002870:	480b      	ldr	r0, [pc, #44]	@ (80028a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002872:	490c      	ldr	r1, [pc, #48]	@ (80028a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002874:	4a0c      	ldr	r2, [pc, #48]	@ (80028a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002878:	e002      	b.n	8002880 <LoopCopyDataInit>

0800287a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800287a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800287c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800287e:	3304      	adds	r3, #4

08002880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002884:	d3f9      	bcc.n	800287a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002886:	4a09      	ldr	r2, [pc, #36]	@ (80028ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002888:	4c09      	ldr	r4, [pc, #36]	@ (80028b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800288a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800288c:	e001      	b.n	8002892 <LoopFillZerobss>

0800288e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800288e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002890:	3204      	adds	r2, #4

08002892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002894:	d3fb      	bcc.n	800288e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002896:	f004 fc0b 	bl	80070b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800289a:	f7ff f9a7 	bl	8001bec <main>
  bx lr
 800289e:	4770      	bx	lr
  ldr r0, =_sdata
 80028a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028a4:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80028a8:	0800a02c 	.word	0x0800a02c
  ldr r2, =_sbss
 80028ac:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80028b0:	200005bc 	.word	0x200005bc

080028b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028b4:	e7fe      	b.n	80028b4 <ADC1_2_IRQHandler>
	...

080028b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028bc:	4b08      	ldr	r3, [pc, #32]	@ (80028e0 <HAL_Init+0x28>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a07      	ldr	r2, [pc, #28]	@ (80028e0 <HAL_Init+0x28>)
 80028c2:	f043 0310 	orr.w	r3, r3, #16
 80028c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028c8:	2003      	movs	r0, #3
 80028ca:	f000 fe4d 	bl	8003568 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ce:	200f      	movs	r0, #15
 80028d0:	f000 f808 	bl	80028e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028d4:	f7ff fd8a 	bl	80023ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40022000 	.word	0x40022000

080028e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028ec:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <HAL_InitTick+0x54>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b12      	ldr	r3, [pc, #72]	@ (800293c <HAL_InitTick+0x58>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	4619      	mov	r1, r3
 80028f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80028fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002902:	4618      	mov	r0, r3
 8002904:	f000 fe65 	bl	80035d2 <HAL_SYSTICK_Config>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e00e      	b.n	8002930 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b0f      	cmp	r3, #15
 8002916:	d80a      	bhi.n	800292e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002918:	2200      	movs	r2, #0
 800291a:	6879      	ldr	r1, [r7, #4]
 800291c:	f04f 30ff 	mov.w	r0, #4294967295
 8002920:	f000 fe2d 	bl	800357e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002924:	4a06      	ldr	r2, [pc, #24]	@ (8002940 <HAL_InitTick+0x5c>)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e000      	b.n	8002930 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
}
 8002930:	4618      	mov	r0, r3
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	20000024 	.word	0x20000024
 800293c:	2000002c 	.word	0x2000002c
 8002940:	20000028 	.word	0x20000028

08002944 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002948:	4b05      	ldr	r3, [pc, #20]	@ (8002960 <HAL_IncTick+0x1c>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <HAL_IncTick+0x20>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4413      	add	r3, r2
 8002954:	4a03      	ldr	r2, [pc, #12]	@ (8002964 <HAL_IncTick+0x20>)
 8002956:	6013      	str	r3, [r2, #0]
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr
 8002960:	2000002c 	.word	0x2000002c
 8002964:	2000046c 	.word	0x2000046c

08002968 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  return uwTick;
 800296c:	4b02      	ldr	r3, [pc, #8]	@ (8002978 <HAL_GetTick+0x10>)
 800296e:	681b      	ldr	r3, [r3, #0]
}
 8002970:	4618      	mov	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr
 8002978:	2000046c 	.word	0x2000046c

0800297c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002984:	f7ff fff0 	bl	8002968 <HAL_GetTick>
 8002988:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002994:	d005      	beq.n	80029a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002996:	4b0a      	ldr	r3, [pc, #40]	@ (80029c0 <HAL_Delay+0x44>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	461a      	mov	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4413      	add	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029a2:	bf00      	nop
 80029a4:	f7ff ffe0 	bl	8002968 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d8f7      	bhi.n	80029a4 <HAL_Delay+0x28>
  {
  }
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	2000002c 	.word	0x2000002c

080029c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80029d4:	2300      	movs	r3, #0
 80029d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80029d8:	2300      	movs	r3, #0
 80029da:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e0be      	b.n	8002b64 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d109      	bne.n	8002a08 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7ff fd24 	bl	8002450 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f000 fbf1 	bl	80031f0 <ADC_ConversionStop_Disable>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a16:	f003 0310 	and.w	r3, r3, #16
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f040 8099 	bne.w	8002b52 <HAL_ADC_Init+0x18e>
 8002a20:	7dfb      	ldrb	r3, [r7, #23]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f040 8095 	bne.w	8002b52 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a30:	f023 0302 	bic.w	r3, r3, #2
 8002a34:	f043 0202 	orr.w	r2, r3, #2
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a44:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	7b1b      	ldrb	r3, [r3, #12]
 8002a4a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a4c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a5c:	d003      	beq.n	8002a66 <HAL_ADC_Init+0xa2>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d102      	bne.n	8002a6c <HAL_ADC_Init+0xa8>
 8002a66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a6a:	e000      	b.n	8002a6e <HAL_ADC_Init+0xaa>
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	7d1b      	ldrb	r3, [r3, #20]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d119      	bne.n	8002ab0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	7b1b      	ldrb	r3, [r3, #12]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d109      	bne.n	8002a98 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	035a      	lsls	r2, r3, #13
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a94:	613b      	str	r3, [r7, #16]
 8002a96:	e00b      	b.n	8002ab0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9c:	f043 0220 	orr.w	r2, r3, #32
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa8:	f043 0201 	orr.w	r2, r3, #1
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	4b28      	ldr	r3, [pc, #160]	@ (8002b6c <HAL_ADC_Init+0x1a8>)
 8002acc:	4013      	ands	r3, r2
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	6812      	ldr	r2, [r2, #0]
 8002ad2:	68b9      	ldr	r1, [r7, #8]
 8002ad4:	430b      	orrs	r3, r1
 8002ad6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ae0:	d003      	beq.n	8002aea <HAL_ADC_Init+0x126>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d104      	bne.n	8002af4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	691b      	ldr	r3, [r3, #16]
 8002aee:	3b01      	subs	r3, #1
 8002af0:	051b      	lsls	r3, r3, #20
 8002af2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afa:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	4b18      	ldr	r3, [pc, #96]	@ (8002b70 <HAL_ADC_Init+0x1ac>)
 8002b10:	4013      	ands	r3, r2
 8002b12:	68ba      	ldr	r2, [r7, #8]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d10b      	bne.n	8002b30 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b22:	f023 0303 	bic.w	r3, r3, #3
 8002b26:	f043 0201 	orr.w	r2, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b2e:	e018      	b.n	8002b62 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b34:	f023 0312 	bic.w	r3, r3, #18
 8002b38:	f043 0210 	orr.w	r2, r3, #16
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b44:	f043 0201 	orr.w	r2, r3, #1
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b50:	e007      	b.n	8002b62 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b56:	f043 0210 	orr.w	r2, r3, #16
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3718      	adds	r7, #24
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	ffe1f7fd 	.word	0xffe1f7fd
 8002b70:	ff1f0efe 	.word	0xff1f0efe

08002b74 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_ADC_Start+0x1a>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e098      	b.n	8002cc0 <HAL_ADC_Start+0x14c>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f000 fad0 	bl	800313c <ADC_Enable>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002ba0:	7bfb      	ldrb	r3, [r7, #15]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f040 8087 	bne.w	8002cb6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bb0:	f023 0301 	bic.w	r3, r3, #1
 8002bb4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a41      	ldr	r2, [pc, #260]	@ (8002cc8 <HAL_ADC_Start+0x154>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d105      	bne.n	8002bd2 <HAL_ADC_Start+0x5e>
 8002bc6:	4b41      	ldr	r3, [pc, #260]	@ (8002ccc <HAL_ADC_Start+0x158>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d115      	bne.n	8002bfe <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d026      	beq.n	8002c3a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002bf4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bfc:	e01d      	b.n	8002c3a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c02:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a2f      	ldr	r2, [pc, #188]	@ (8002ccc <HAL_ADC_Start+0x158>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d004      	beq.n	8002c1e <HAL_ADC_Start+0xaa>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a2b      	ldr	r2, [pc, #172]	@ (8002cc8 <HAL_ADC_Start+0x154>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d10d      	bne.n	8002c3a <HAL_ADC_Start+0xc6>
 8002c1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002ccc <HAL_ADC_Start+0x158>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d007      	beq.n	8002c3a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c32:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d006      	beq.n	8002c54 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4a:	f023 0206 	bic.w	r2, r3, #6
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c52:	e002      	b.n	8002c5a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f06f 0202 	mvn.w	r2, #2
 8002c6a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002c76:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002c7a:	d113      	bne.n	8002ca4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c80:	4a11      	ldr	r2, [pc, #68]	@ (8002cc8 <HAL_ADC_Start+0x154>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d105      	bne.n	8002c92 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002c86:	4b11      	ldr	r3, [pc, #68]	@ (8002ccc <HAL_ADC_Start+0x158>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d108      	bne.n	8002ca4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002ca0:	609a      	str	r2, [r3, #8]
 8002ca2:	e00c      	b.n	8002cbe <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689a      	ldr	r2, [r3, #8]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	e003      	b.n	8002cbe <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3710      	adds	r7, #16
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	40012800 	.word	0x40012800
 8002ccc:	40012400 	.word	0x40012400

08002cd0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d101      	bne.n	8002cea <HAL_ADC_Stop+0x1a>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e01a      	b.n	8002d20 <HAL_ADC_Stop+0x50>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 fa7c 	bl	80031f0 <ADC_ConversionStop_Disable>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002cfc:	7bfb      	ldrb	r3, [r7, #15]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d109      	bne.n	8002d16 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d06:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d0a:	f023 0301 	bic.w	r3, r3, #1
 8002d0e:	f043 0201 	orr.w	r2, r3, #1
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	b087      	sub	sp, #28
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002d36:	2300      	movs	r3, #0
 8002d38:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002d3e:	f7ff fe13 	bl	8002968 <HAL_GetTick>
 8002d42:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00b      	beq.n	8002d6a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d56:	f043 0220 	orr.w	r2, r3, #32
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e0d3      	b.n	8002f12 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d131      	bne.n	8002ddc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d12a      	bne.n	8002ddc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002d86:	e021      	b.n	8002dcc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d8e:	d01d      	beq.n	8002dcc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d007      	beq.n	8002da6 <HAL_ADC_PollForConversion+0x7e>
 8002d96:	f7ff fde7 	bl	8002968 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d212      	bcs.n	8002dcc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10b      	bne.n	8002dcc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db8:	f043 0204 	orr.w	r2, r3, #4
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e0a2      	b.n	8002f12 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0d6      	beq.n	8002d88 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002dda:	e070      	b.n	8002ebe <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002ddc:	4b4f      	ldr	r3, [pc, #316]	@ (8002f1c <HAL_ADC_PollForConversion+0x1f4>)
 8002dde:	681c      	ldr	r4, [r3, #0]
 8002de0:	2002      	movs	r0, #2
 8002de2:	f001 ffcb 	bl	8004d7c <HAL_RCCEx_GetPeriphCLKFreq>
 8002de6:	4603      	mov	r3, r0
 8002de8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6919      	ldr	r1, [r3, #16]
 8002df2:	4b4b      	ldr	r3, [pc, #300]	@ (8002f20 <HAL_ADC_PollForConversion+0x1f8>)
 8002df4:	400b      	ands	r3, r1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d118      	bne.n	8002e2c <HAL_ADC_PollForConversion+0x104>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68d9      	ldr	r1, [r3, #12]
 8002e00:	4b48      	ldr	r3, [pc, #288]	@ (8002f24 <HAL_ADC_PollForConversion+0x1fc>)
 8002e02:	400b      	ands	r3, r1
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d111      	bne.n	8002e2c <HAL_ADC_PollForConversion+0x104>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6919      	ldr	r1, [r3, #16]
 8002e0e:	4b46      	ldr	r3, [pc, #280]	@ (8002f28 <HAL_ADC_PollForConversion+0x200>)
 8002e10:	400b      	ands	r3, r1
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d108      	bne.n	8002e28 <HAL_ADC_PollForConversion+0x100>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68d9      	ldr	r1, [r3, #12]
 8002e1c:	4b43      	ldr	r3, [pc, #268]	@ (8002f2c <HAL_ADC_PollForConversion+0x204>)
 8002e1e:	400b      	ands	r3, r1
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_PollForConversion+0x100>
 8002e24:	2314      	movs	r3, #20
 8002e26:	e020      	b.n	8002e6a <HAL_ADC_PollForConversion+0x142>
 8002e28:	2329      	movs	r3, #41	@ 0x29
 8002e2a:	e01e      	b.n	8002e6a <HAL_ADC_PollForConversion+0x142>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6919      	ldr	r1, [r3, #16]
 8002e32:	4b3d      	ldr	r3, [pc, #244]	@ (8002f28 <HAL_ADC_PollForConversion+0x200>)
 8002e34:	400b      	ands	r3, r1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d106      	bne.n	8002e48 <HAL_ADC_PollForConversion+0x120>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68d9      	ldr	r1, [r3, #12]
 8002e40:	4b3a      	ldr	r3, [pc, #232]	@ (8002f2c <HAL_ADC_PollForConversion+0x204>)
 8002e42:	400b      	ands	r3, r1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00d      	beq.n	8002e64 <HAL_ADC_PollForConversion+0x13c>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6919      	ldr	r1, [r3, #16]
 8002e4e:	4b38      	ldr	r3, [pc, #224]	@ (8002f30 <HAL_ADC_PollForConversion+0x208>)
 8002e50:	400b      	ands	r3, r1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d108      	bne.n	8002e68 <HAL_ADC_PollForConversion+0x140>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68d9      	ldr	r1, [r3, #12]
 8002e5c:	4b34      	ldr	r3, [pc, #208]	@ (8002f30 <HAL_ADC_PollForConversion+0x208>)
 8002e5e:	400b      	ands	r3, r1
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_ADC_PollForConversion+0x140>
 8002e64:	2354      	movs	r3, #84	@ 0x54
 8002e66:	e000      	b.n	8002e6a <HAL_ADC_PollForConversion+0x142>
 8002e68:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002e6a:	fb02 f303 	mul.w	r3, r2, r3
 8002e6e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002e70:	e021      	b.n	8002eb6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e78:	d01a      	beq.n	8002eb0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d007      	beq.n	8002e90 <HAL_ADC_PollForConversion+0x168>
 8002e80:	f7ff fd72 	bl	8002968 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d20f      	bcs.n	8002eb0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d90b      	bls.n	8002eb0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9c:	f043 0204 	orr.w	r2, r3, #4
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e030      	b.n	8002f12 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d8d9      	bhi.n	8002e72 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f06f 0212 	mvn.w	r2, #18
 8002ec6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002ede:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002ee2:	d115      	bne.n	8002f10 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d111      	bne.n	8002f10 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d105      	bne.n	8002f10 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f08:	f043 0201 	orr.w	r2, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	371c      	adds	r7, #28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd90      	pop	{r4, r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20000024 	.word	0x20000024
 8002f20:	24924924 	.word	0x24924924
 8002f24:	00924924 	.word	0x00924924
 8002f28:	12492492 	.word	0x12492492
 8002f2c:	00492492 	.word	0x00492492
 8002f30:	00249249 	.word	0x00249249

08002f34 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr

08002f4c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f56:	2300      	movs	r3, #0
 8002f58:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d101      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x20>
 8002f68:	2302      	movs	r3, #2
 8002f6a:	e0dc      	b.n	8003126 <HAL_ADC_ConfigChannel+0x1da>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b06      	cmp	r3, #6
 8002f7a:	d81c      	bhi.n	8002fb6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	4613      	mov	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	3b05      	subs	r3, #5
 8002f8e:	221f      	movs	r2, #31
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	4019      	ands	r1, r3
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	6818      	ldr	r0, [r3, #0]
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4413      	add	r3, r2
 8002fa6:	3b05      	subs	r3, #5
 8002fa8:	fa00 f203 	lsl.w	r2, r0, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fb4:	e03c      	b.n	8003030 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b0c      	cmp	r3, #12
 8002fbc:	d81c      	bhi.n	8002ff8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4413      	add	r3, r2
 8002fce:	3b23      	subs	r3, #35	@ 0x23
 8002fd0:	221f      	movs	r2, #31
 8002fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	4019      	ands	r1, r3
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	6818      	ldr	r0, [r3, #0]
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	4413      	add	r3, r2
 8002fe8:	3b23      	subs	r3, #35	@ 0x23
 8002fea:	fa00 f203 	lsl.w	r2, r0, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ff6:	e01b      	b.n	8003030 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	4613      	mov	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	4413      	add	r3, r2
 8003008:	3b41      	subs	r3, #65	@ 0x41
 800300a:	221f      	movs	r2, #31
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	43db      	mvns	r3, r3
 8003012:	4019      	ands	r1, r3
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	6818      	ldr	r0, [r3, #0]
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	4413      	add	r3, r2
 8003022:	3b41      	subs	r3, #65	@ 0x41
 8003024:	fa00 f203 	lsl.w	r2, r0, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b09      	cmp	r3, #9
 8003036:	d91c      	bls.n	8003072 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68d9      	ldr	r1, [r3, #12]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	4613      	mov	r3, r2
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	4413      	add	r3, r2
 8003048:	3b1e      	subs	r3, #30
 800304a:	2207      	movs	r2, #7
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43db      	mvns	r3, r3
 8003052:	4019      	ands	r1, r3
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	6898      	ldr	r0, [r3, #8]
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	4613      	mov	r3, r2
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	4413      	add	r3, r2
 8003062:	3b1e      	subs	r3, #30
 8003064:	fa00 f203 	lsl.w	r2, r0, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	60da      	str	r2, [r3, #12]
 8003070:	e019      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6919      	ldr	r1, [r3, #16]
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4613      	mov	r3, r2
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	4413      	add	r3, r2
 8003082:	2207      	movs	r2, #7
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	4019      	ands	r1, r3
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	6898      	ldr	r0, [r3, #8]
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	4613      	mov	r3, r2
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	4413      	add	r3, r2
 800309a:	fa00 f203 	lsl.w	r2, r0, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2b10      	cmp	r3, #16
 80030ac:	d003      	beq.n	80030b6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80030b2:	2b11      	cmp	r3, #17
 80030b4:	d132      	bne.n	800311c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a1d      	ldr	r2, [pc, #116]	@ (8003130 <HAL_ADC_ConfigChannel+0x1e4>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d125      	bne.n	800310c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d126      	bne.n	800311c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80030dc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b10      	cmp	r3, #16
 80030e4:	d11a      	bne.n	800311c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030e6:	4b13      	ldr	r3, [pc, #76]	@ (8003134 <HAL_ADC_ConfigChannel+0x1e8>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a13      	ldr	r2, [pc, #76]	@ (8003138 <HAL_ADC_ConfigChannel+0x1ec>)
 80030ec:	fba2 2303 	umull	r2, r3, r2, r3
 80030f0:	0c9a      	lsrs	r2, r3, #18
 80030f2:	4613      	mov	r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	4413      	add	r3, r2
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80030fc:	e002      	b.n	8003104 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	3b01      	subs	r3, #1
 8003102:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1f9      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x1b2>
 800310a:	e007      	b.n	800311c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003110:	f043 0220 	orr.w	r2, r3, #32
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003124:	7bfb      	ldrb	r3, [r7, #15]
}
 8003126:	4618      	mov	r0, r3
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr
 8003130:	40012400 	.word	0x40012400
 8003134:	20000024 	.word	0x20000024
 8003138:	431bde83 	.word	0x431bde83

0800313c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003144:	2300      	movs	r3, #0
 8003146:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003148:	2300      	movs	r3, #0
 800314a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b01      	cmp	r3, #1
 8003158:	d040      	beq.n	80031dc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f042 0201 	orr.w	r2, r2, #1
 8003168:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800316a:	4b1f      	ldr	r3, [pc, #124]	@ (80031e8 <ADC_Enable+0xac>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a1f      	ldr	r2, [pc, #124]	@ (80031ec <ADC_Enable+0xb0>)
 8003170:	fba2 2303 	umull	r2, r3, r2, r3
 8003174:	0c9b      	lsrs	r3, r3, #18
 8003176:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003178:	e002      	b.n	8003180 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	3b01      	subs	r3, #1
 800317e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1f9      	bne.n	800317a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003186:	f7ff fbef 	bl	8002968 <HAL_GetTick>
 800318a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800318c:	e01f      	b.n	80031ce <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800318e:	f7ff fbeb 	bl	8002968 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d918      	bls.n	80031ce <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d011      	beq.n	80031ce <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ae:	f043 0210 	orr.w	r2, r3, #16
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ba:	f043 0201 	orr.w	r2, r3, #1
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e007      	b.n	80031de <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d1d8      	bne.n	800318e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20000024 	.word	0x20000024
 80031ec:	431bde83 	.word	0x431bde83

080031f0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b01      	cmp	r3, #1
 8003208:	d12e      	bne.n	8003268 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0201 	bic.w	r2, r2, #1
 8003218:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800321a:	f7ff fba5 	bl	8002968 <HAL_GetTick>
 800321e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003220:	e01b      	b.n	800325a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003222:	f7ff fba1 	bl	8002968 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d914      	bls.n	800325a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b01      	cmp	r3, #1
 800323c:	d10d      	bne.n	800325a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003242:	f043 0210 	orr.w	r2, r3, #16
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324e:	f043 0201 	orr.w	r2, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e007      	b.n	800326a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d0dc      	beq.n	8003222 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003274:	b590      	push	{r4, r7, lr}
 8003276:	b087      	sub	sp, #28
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800328a:	2b01      	cmp	r3, #1
 800328c:	d101      	bne.n	8003292 <HAL_ADCEx_Calibration_Start+0x1e>
 800328e:	2302      	movs	r3, #2
 8003290:	e097      	b.n	80033c2 <HAL_ADCEx_Calibration_Start+0x14e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7ff ffa8 	bl	80031f0 <ADC_ConversionStop_Disable>
 80032a0:	4603      	mov	r3, r0
 80032a2:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7ff ff49 	bl	800313c <ADC_Enable>
 80032aa:	4603      	mov	r3, r0
 80032ac:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80032ae:	7dfb      	ldrb	r3, [r7, #23]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f040 8081 	bne.w	80033b8 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80032be:	f023 0302 	bic.w	r3, r3, #2
 80032c2:	f043 0202 	orr.w	r2, r3, #2
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80032ca:	4b40      	ldr	r3, [pc, #256]	@ (80033cc <HAL_ADCEx_Calibration_Start+0x158>)
 80032cc:	681c      	ldr	r4, [r3, #0]
 80032ce:	2002      	movs	r0, #2
 80032d0:	f001 fd54 	bl	8004d7c <HAL_RCCEx_GetPeriphCLKFreq>
 80032d4:	4603      	mov	r3, r0
 80032d6:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80032da:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80032dc:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80032de:	e002      	b.n	80032e6 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1f9      	bne.n	80032e0 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0208 	orr.w	r2, r2, #8
 80032fa:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80032fc:	f7ff fb34 	bl	8002968 <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003302:	e01b      	b.n	800333c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003304:	f7ff fb30 	bl	8002968 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b0a      	cmp	r3, #10
 8003310:	d914      	bls.n	800333c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 0308 	and.w	r3, r3, #8
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00d      	beq.n	800333c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003324:	f023 0312 	bic.w	r3, r3, #18
 8003328:	f043 0210 	orr.w	r2, r3, #16
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e042      	b.n	80033c2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1dc      	bne.n	8003304 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f042 0204 	orr.w	r2, r2, #4
 8003358:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800335a:	f7ff fb05 	bl	8002968 <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003360:	e01b      	b.n	800339a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003362:	f7ff fb01 	bl	8002968 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b0a      	cmp	r3, #10
 800336e:	d914      	bls.n	800339a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00d      	beq.n	800339a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003382:	f023 0312 	bic.w	r3, r3, #18
 8003386:	f043 0210 	orr.w	r2, r3, #16
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e013      	b.n	80033c2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1dc      	bne.n	8003362 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ac:	f023 0303 	bic.w	r3, r3, #3
 80033b0:	f043 0201 	orr.w	r2, r3, #1
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80033c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	371c      	adds	r7, #28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd90      	pop	{r4, r7, pc}
 80033ca:	bf00      	nop
 80033cc:	20000024 	.word	0x20000024

080033d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003414 <__NVIC_SetPriorityGrouping+0x44>)
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033ec:	4013      	ands	r3, r2
 80033ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003402:	4a04      	ldr	r2, [pc, #16]	@ (8003414 <__NVIC_SetPriorityGrouping+0x44>)
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	60d3      	str	r3, [r2, #12]
}
 8003408:	bf00      	nop
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800341c:	4b04      	ldr	r3, [pc, #16]	@ (8003430 <__NVIC_GetPriorityGrouping+0x18>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	f003 0307 	and.w	r3, r3, #7
}
 8003426:	4618      	mov	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	bc80      	pop	{r7}
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	e000ed00 	.word	0xe000ed00

08003434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	4603      	mov	r3, r0
 800343c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	2b00      	cmp	r3, #0
 8003444:	db0b      	blt.n	800345e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	f003 021f 	and.w	r2, r3, #31
 800344c:	4906      	ldr	r1, [pc, #24]	@ (8003468 <__NVIC_EnableIRQ+0x34>)
 800344e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003452:	095b      	lsrs	r3, r3, #5
 8003454:	2001      	movs	r0, #1
 8003456:	fa00 f202 	lsl.w	r2, r0, r2
 800345a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	bc80      	pop	{r7}
 8003466:	4770      	bx	lr
 8003468:	e000e100 	.word	0xe000e100

0800346c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	6039      	str	r1, [r7, #0]
 8003476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347c:	2b00      	cmp	r3, #0
 800347e:	db0a      	blt.n	8003496 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	b2da      	uxtb	r2, r3
 8003484:	490c      	ldr	r1, [pc, #48]	@ (80034b8 <__NVIC_SetPriority+0x4c>)
 8003486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348a:	0112      	lsls	r2, r2, #4
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	440b      	add	r3, r1
 8003490:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003494:	e00a      	b.n	80034ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	b2da      	uxtb	r2, r3
 800349a:	4908      	ldr	r1, [pc, #32]	@ (80034bc <__NVIC_SetPriority+0x50>)
 800349c:	79fb      	ldrb	r3, [r7, #7]
 800349e:	f003 030f 	and.w	r3, r3, #15
 80034a2:	3b04      	subs	r3, #4
 80034a4:	0112      	lsls	r2, r2, #4
 80034a6:	b2d2      	uxtb	r2, r2
 80034a8:	440b      	add	r3, r1
 80034aa:	761a      	strb	r2, [r3, #24]
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	e000e100 	.word	0xe000e100
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b089      	sub	sp, #36	@ 0x24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	f1c3 0307 	rsb	r3, r3, #7
 80034da:	2b04      	cmp	r3, #4
 80034dc:	bf28      	it	cs
 80034de:	2304      	movcs	r3, #4
 80034e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	3304      	adds	r3, #4
 80034e6:	2b06      	cmp	r3, #6
 80034e8:	d902      	bls.n	80034f0 <NVIC_EncodePriority+0x30>
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	3b03      	subs	r3, #3
 80034ee:	e000      	b.n	80034f2 <NVIC_EncodePriority+0x32>
 80034f0:	2300      	movs	r3, #0
 80034f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f4:	f04f 32ff 	mov.w	r2, #4294967295
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	43da      	mvns	r2, r3
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	401a      	ands	r2, r3
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003508:	f04f 31ff 	mov.w	r1, #4294967295
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	fa01 f303 	lsl.w	r3, r1, r3
 8003512:	43d9      	mvns	r1, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003518:	4313      	orrs	r3, r2
         );
}
 800351a:	4618      	mov	r0, r3
 800351c:	3724      	adds	r7, #36	@ 0x24
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr

08003524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3b01      	subs	r3, #1
 8003530:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003534:	d301      	bcc.n	800353a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003536:	2301      	movs	r3, #1
 8003538:	e00f      	b.n	800355a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800353a:	4a0a      	ldr	r2, [pc, #40]	@ (8003564 <SysTick_Config+0x40>)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3b01      	subs	r3, #1
 8003540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003542:	210f      	movs	r1, #15
 8003544:	f04f 30ff 	mov.w	r0, #4294967295
 8003548:	f7ff ff90 	bl	800346c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800354c:	4b05      	ldr	r3, [pc, #20]	@ (8003564 <SysTick_Config+0x40>)
 800354e:	2200      	movs	r2, #0
 8003550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003552:	4b04      	ldr	r3, [pc, #16]	@ (8003564 <SysTick_Config+0x40>)
 8003554:	2207      	movs	r2, #7
 8003556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	e000e010 	.word	0xe000e010

08003568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f7ff ff2d 	bl	80033d0 <__NVIC_SetPriorityGrouping>
}
 8003576:	bf00      	nop
 8003578:	3708      	adds	r7, #8
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800357e:	b580      	push	{r7, lr}
 8003580:	b086      	sub	sp, #24
 8003582:	af00      	add	r7, sp, #0
 8003584:	4603      	mov	r3, r0
 8003586:	60b9      	str	r1, [r7, #8]
 8003588:	607a      	str	r2, [r7, #4]
 800358a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003590:	f7ff ff42 	bl	8003418 <__NVIC_GetPriorityGrouping>
 8003594:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	68b9      	ldr	r1, [r7, #8]
 800359a:	6978      	ldr	r0, [r7, #20]
 800359c:	f7ff ff90 	bl	80034c0 <NVIC_EncodePriority>
 80035a0:	4602      	mov	r2, r0
 80035a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035a6:	4611      	mov	r1, r2
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7ff ff5f 	bl	800346c <__NVIC_SetPriority>
}
 80035ae:	bf00      	nop
 80035b0:	3718      	adds	r7, #24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b082      	sub	sp, #8
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	4603      	mov	r3, r0
 80035be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff ff35 	bl	8003434 <__NVIC_EnableIRQ>
}
 80035ca:	bf00      	nop
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b082      	sub	sp, #8
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f7ff ffa2 	bl	8003524 <SysTick_Config>
 80035e0:	4603      	mov	r3, r0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b085      	sub	sp, #20
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d008      	beq.n	8003614 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2204      	movs	r2, #4
 8003606:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e020      	b.n	8003656 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 020e 	bic.w	r2, r2, #14
 8003622:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 0201 	bic.w	r2, r2, #1
 8003632:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363c:	2101      	movs	r1, #1
 800363e:	fa01 f202 	lsl.w	r2, r1, r2
 8003642:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003654:	7bfb      	ldrb	r3, [r7, #15]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003668:	2300      	movs	r3, #0
 800366a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003672:	b2db      	uxtb	r3, r3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d005      	beq.n	8003684 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2204      	movs	r2, #4
 800367c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	73fb      	strb	r3, [r7, #15]
 8003682:	e051      	b.n	8003728 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 020e 	bic.w	r2, r2, #14
 8003692:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0201 	bic.w	r2, r2, #1
 80036a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a22      	ldr	r2, [pc, #136]	@ (8003734 <HAL_DMA_Abort_IT+0xd4>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d029      	beq.n	8003702 <HAL_DMA_Abort_IT+0xa2>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a21      	ldr	r2, [pc, #132]	@ (8003738 <HAL_DMA_Abort_IT+0xd8>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d022      	beq.n	80036fe <HAL_DMA_Abort_IT+0x9e>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a1f      	ldr	r2, [pc, #124]	@ (800373c <HAL_DMA_Abort_IT+0xdc>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d01a      	beq.n	80036f8 <HAL_DMA_Abort_IT+0x98>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003740 <HAL_DMA_Abort_IT+0xe0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d012      	beq.n	80036f2 <HAL_DMA_Abort_IT+0x92>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003744 <HAL_DMA_Abort_IT+0xe4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00a      	beq.n	80036ec <HAL_DMA_Abort_IT+0x8c>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a1b      	ldr	r2, [pc, #108]	@ (8003748 <HAL_DMA_Abort_IT+0xe8>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d102      	bne.n	80036e6 <HAL_DMA_Abort_IT+0x86>
 80036e0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80036e4:	e00e      	b.n	8003704 <HAL_DMA_Abort_IT+0xa4>
 80036e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036ea:	e00b      	b.n	8003704 <HAL_DMA_Abort_IT+0xa4>
 80036ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80036f0:	e008      	b.n	8003704 <HAL_DMA_Abort_IT+0xa4>
 80036f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036f6:	e005      	b.n	8003704 <HAL_DMA_Abort_IT+0xa4>
 80036f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036fc:	e002      	b.n	8003704 <HAL_DMA_Abort_IT+0xa4>
 80036fe:	2310      	movs	r3, #16
 8003700:	e000      	b.n	8003704 <HAL_DMA_Abort_IT+0xa4>
 8003702:	2301      	movs	r3, #1
 8003704:	4a11      	ldr	r2, [pc, #68]	@ (800374c <HAL_DMA_Abort_IT+0xec>)
 8003706:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	4798      	blx	r3
    } 
  }
  return status;
 8003728:	7bfb      	ldrb	r3, [r7, #15]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40020008 	.word	0x40020008
 8003738:	4002001c 	.word	0x4002001c
 800373c:	40020030 	.word	0x40020030
 8003740:	40020044 	.word	0x40020044
 8003744:	40020058 	.word	0x40020058
 8003748:	4002006c 	.word	0x4002006c
 800374c:	40020000 	.word	0x40020000

08003750 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003750:	b480      	push	{r7}
 8003752:	b08b      	sub	sp, #44	@ 0x2c
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800375a:	2300      	movs	r3, #0
 800375c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800375e:	2300      	movs	r3, #0
 8003760:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003762:	e169      	b.n	8003a38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003764:	2201      	movs	r2, #1
 8003766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	429a      	cmp	r2, r3
 800377e:	f040 8158 	bne.w	8003a32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	4a9a      	ldr	r2, [pc, #616]	@ (80039f0 <HAL_GPIO_Init+0x2a0>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d05e      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 800378c:	4a98      	ldr	r2, [pc, #608]	@ (80039f0 <HAL_GPIO_Init+0x2a0>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d875      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 8003792:	4a98      	ldr	r2, [pc, #608]	@ (80039f4 <HAL_GPIO_Init+0x2a4>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d058      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 8003798:	4a96      	ldr	r2, [pc, #600]	@ (80039f4 <HAL_GPIO_Init+0x2a4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d86f      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 800379e:	4a96      	ldr	r2, [pc, #600]	@ (80039f8 <HAL_GPIO_Init+0x2a8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d052      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 80037a4:	4a94      	ldr	r2, [pc, #592]	@ (80039f8 <HAL_GPIO_Init+0x2a8>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d869      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 80037aa:	4a94      	ldr	r2, [pc, #592]	@ (80039fc <HAL_GPIO_Init+0x2ac>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d04c      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 80037b0:	4a92      	ldr	r2, [pc, #584]	@ (80039fc <HAL_GPIO_Init+0x2ac>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d863      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 80037b6:	4a92      	ldr	r2, [pc, #584]	@ (8003a00 <HAL_GPIO_Init+0x2b0>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d046      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 80037bc:	4a90      	ldr	r2, [pc, #576]	@ (8003a00 <HAL_GPIO_Init+0x2b0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d85d      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 80037c2:	2b12      	cmp	r3, #18
 80037c4:	d82a      	bhi.n	800381c <HAL_GPIO_Init+0xcc>
 80037c6:	2b12      	cmp	r3, #18
 80037c8:	d859      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 80037ca:	a201      	add	r2, pc, #4	@ (adr r2, 80037d0 <HAL_GPIO_Init+0x80>)
 80037cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d0:	0800384b 	.word	0x0800384b
 80037d4:	08003825 	.word	0x08003825
 80037d8:	08003837 	.word	0x08003837
 80037dc:	08003879 	.word	0x08003879
 80037e0:	0800387f 	.word	0x0800387f
 80037e4:	0800387f 	.word	0x0800387f
 80037e8:	0800387f 	.word	0x0800387f
 80037ec:	0800387f 	.word	0x0800387f
 80037f0:	0800387f 	.word	0x0800387f
 80037f4:	0800387f 	.word	0x0800387f
 80037f8:	0800387f 	.word	0x0800387f
 80037fc:	0800387f 	.word	0x0800387f
 8003800:	0800387f 	.word	0x0800387f
 8003804:	0800387f 	.word	0x0800387f
 8003808:	0800387f 	.word	0x0800387f
 800380c:	0800387f 	.word	0x0800387f
 8003810:	0800387f 	.word	0x0800387f
 8003814:	0800382d 	.word	0x0800382d
 8003818:	08003841 	.word	0x08003841
 800381c:	4a79      	ldr	r2, [pc, #484]	@ (8003a04 <HAL_GPIO_Init+0x2b4>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d013      	beq.n	800384a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003822:	e02c      	b.n	800387e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	623b      	str	r3, [r7, #32]
          break;
 800382a:	e029      	b.n	8003880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	3304      	adds	r3, #4
 8003832:	623b      	str	r3, [r7, #32]
          break;
 8003834:	e024      	b.n	8003880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	3308      	adds	r3, #8
 800383c:	623b      	str	r3, [r7, #32]
          break;
 800383e:	e01f      	b.n	8003880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	330c      	adds	r3, #12
 8003846:	623b      	str	r3, [r7, #32]
          break;
 8003848:	e01a      	b.n	8003880 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d102      	bne.n	8003858 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003852:	2304      	movs	r3, #4
 8003854:	623b      	str	r3, [r7, #32]
          break;
 8003856:	e013      	b.n	8003880 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d105      	bne.n	800386c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003860:	2308      	movs	r3, #8
 8003862:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	69fa      	ldr	r2, [r7, #28]
 8003868:	611a      	str	r2, [r3, #16]
          break;
 800386a:	e009      	b.n	8003880 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800386c:	2308      	movs	r3, #8
 800386e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	69fa      	ldr	r2, [r7, #28]
 8003874:	615a      	str	r2, [r3, #20]
          break;
 8003876:	e003      	b.n	8003880 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003878:	2300      	movs	r3, #0
 800387a:	623b      	str	r3, [r7, #32]
          break;
 800387c:	e000      	b.n	8003880 <HAL_GPIO_Init+0x130>
          break;
 800387e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	2bff      	cmp	r3, #255	@ 0xff
 8003884:	d801      	bhi.n	800388a <HAL_GPIO_Init+0x13a>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	e001      	b.n	800388e <HAL_GPIO_Init+0x13e>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	2bff      	cmp	r3, #255	@ 0xff
 8003894:	d802      	bhi.n	800389c <HAL_GPIO_Init+0x14c>
 8003896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	e002      	b.n	80038a2 <HAL_GPIO_Init+0x152>
 800389c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389e:	3b08      	subs	r3, #8
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	210f      	movs	r1, #15
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	fa01 f303 	lsl.w	r3, r1, r3
 80038b0:	43db      	mvns	r3, r3
 80038b2:	401a      	ands	r2, r3
 80038b4:	6a39      	ldr	r1, [r7, #32]
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	fa01 f303 	lsl.w	r3, r1, r3
 80038bc:	431a      	orrs	r2, r3
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 80b1 	beq.w	8003a32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80038d0:	4b4d      	ldr	r3, [pc, #308]	@ (8003a08 <HAL_GPIO_Init+0x2b8>)
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	4a4c      	ldr	r2, [pc, #304]	@ (8003a08 <HAL_GPIO_Init+0x2b8>)
 80038d6:	f043 0301 	orr.w	r3, r3, #1
 80038da:	6193      	str	r3, [r2, #24]
 80038dc:	4b4a      	ldr	r3, [pc, #296]	@ (8003a08 <HAL_GPIO_Init+0x2b8>)
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	60bb      	str	r3, [r7, #8]
 80038e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80038e8:	4a48      	ldr	r2, [pc, #288]	@ (8003a0c <HAL_GPIO_Init+0x2bc>)
 80038ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ec:	089b      	lsrs	r3, r3, #2
 80038ee:	3302      	adds	r3, #2
 80038f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80038f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f8:	f003 0303 	and.w	r3, r3, #3
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	220f      	movs	r2, #15
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	4013      	ands	r3, r2
 800390a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a40      	ldr	r2, [pc, #256]	@ (8003a10 <HAL_GPIO_Init+0x2c0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d013      	beq.n	800393c <HAL_GPIO_Init+0x1ec>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a3f      	ldr	r2, [pc, #252]	@ (8003a14 <HAL_GPIO_Init+0x2c4>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d00d      	beq.n	8003938 <HAL_GPIO_Init+0x1e8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a3e      	ldr	r2, [pc, #248]	@ (8003a18 <HAL_GPIO_Init+0x2c8>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d007      	beq.n	8003934 <HAL_GPIO_Init+0x1e4>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a3d      	ldr	r2, [pc, #244]	@ (8003a1c <HAL_GPIO_Init+0x2cc>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d101      	bne.n	8003930 <HAL_GPIO_Init+0x1e0>
 800392c:	2303      	movs	r3, #3
 800392e:	e006      	b.n	800393e <HAL_GPIO_Init+0x1ee>
 8003930:	2304      	movs	r3, #4
 8003932:	e004      	b.n	800393e <HAL_GPIO_Init+0x1ee>
 8003934:	2302      	movs	r3, #2
 8003936:	e002      	b.n	800393e <HAL_GPIO_Init+0x1ee>
 8003938:	2301      	movs	r3, #1
 800393a:	e000      	b.n	800393e <HAL_GPIO_Init+0x1ee>
 800393c:	2300      	movs	r3, #0
 800393e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003940:	f002 0203 	and.w	r2, r2, #3
 8003944:	0092      	lsls	r2, r2, #2
 8003946:	4093      	lsls	r3, r2
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	4313      	orrs	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800394e:	492f      	ldr	r1, [pc, #188]	@ (8003a0c <HAL_GPIO_Init+0x2bc>)
 8003950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003952:	089b      	lsrs	r3, r3, #2
 8003954:	3302      	adds	r3, #2
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d006      	beq.n	8003976 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003968:	4b2d      	ldr	r3, [pc, #180]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	492c      	ldr	r1, [pc, #176]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	4313      	orrs	r3, r2
 8003972:	608b      	str	r3, [r1, #8]
 8003974:	e006      	b.n	8003984 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003976:	4b2a      	ldr	r3, [pc, #168]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	43db      	mvns	r3, r3
 800397e:	4928      	ldr	r1, [pc, #160]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 8003980:	4013      	ands	r3, r2
 8003982:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d006      	beq.n	800399e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003990:	4b23      	ldr	r3, [pc, #140]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	4922      	ldr	r1, [pc, #136]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	4313      	orrs	r3, r2
 800399a:	60cb      	str	r3, [r1, #12]
 800399c:	e006      	b.n	80039ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800399e:	4b20      	ldr	r3, [pc, #128]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	43db      	mvns	r3, r3
 80039a6:	491e      	ldr	r1, [pc, #120]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039a8:	4013      	ands	r3, r2
 80039aa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d006      	beq.n	80039c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80039b8:	4b19      	ldr	r3, [pc, #100]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039ba:	685a      	ldr	r2, [r3, #4]
 80039bc:	4918      	ldr	r1, [pc, #96]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	604b      	str	r3, [r1, #4]
 80039c4:	e006      	b.n	80039d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80039c6:	4b16      	ldr	r3, [pc, #88]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	4914      	ldr	r1, [pc, #80]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d021      	beq.n	8003a24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80039e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	490e      	ldr	r1, [pc, #56]	@ (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	600b      	str	r3, [r1, #0]
 80039ec:	e021      	b.n	8003a32 <HAL_GPIO_Init+0x2e2>
 80039ee:	bf00      	nop
 80039f0:	10320000 	.word	0x10320000
 80039f4:	10310000 	.word	0x10310000
 80039f8:	10220000 	.word	0x10220000
 80039fc:	10210000 	.word	0x10210000
 8003a00:	10120000 	.word	0x10120000
 8003a04:	10110000 	.word	0x10110000
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	40010000 	.word	0x40010000
 8003a10:	40010800 	.word	0x40010800
 8003a14:	40010c00 	.word	0x40010c00
 8003a18:	40011000 	.word	0x40011000
 8003a1c:	40011400 	.word	0x40011400
 8003a20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a24:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <HAL_GPIO_Init+0x304>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	4909      	ldr	r1, [pc, #36]	@ (8003a54 <HAL_GPIO_Init+0x304>)
 8003a2e:	4013      	ands	r3, r2
 8003a30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a34:	3301      	adds	r3, #1
 8003a36:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f47f ae8e 	bne.w	8003764 <HAL_GPIO_Init+0x14>
  }
}
 8003a48:	bf00      	nop
 8003a4a:	bf00      	nop
 8003a4c:	372c      	adds	r7, #44	@ 0x2c
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bc80      	pop	{r7}
 8003a52:	4770      	bx	lr
 8003a54:	40010400 	.word	0x40010400

08003a58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689a      	ldr	r2, [r3, #8]
 8003a68:	887b      	ldrh	r3, [r7, #2]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a70:	2301      	movs	r3, #1
 8003a72:	73fb      	strb	r3, [r7, #15]
 8003a74:	e001      	b.n	8003a7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a76:	2300      	movs	r3, #0
 8003a78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3714      	adds	r7, #20
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bc80      	pop	{r7}
 8003a84:	4770      	bx	lr

08003a86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
 8003a8e:	460b      	mov	r3, r1
 8003a90:	807b      	strh	r3, [r7, #2]
 8003a92:	4613      	mov	r3, r2
 8003a94:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a96:	787b      	ldrb	r3, [r7, #1]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a9c:	887a      	ldrh	r2, [r7, #2]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003aa2:	e003      	b.n	8003aac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003aa4:	887b      	ldrh	r3, [r7, #2]
 8003aa6:	041a      	lsls	r2, r3, #16
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	611a      	str	r2, [r3, #16]
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr
	...

08003ab8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e12b      	b.n	8003d22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7fe fcf2 	bl	80024c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2224      	movs	r2, #36	@ 0x24
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0201 	bic.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b1c:	f001 f832 	bl	8004b84 <HAL_RCC_GetPCLK1Freq>
 8003b20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	4a81      	ldr	r2, [pc, #516]	@ (8003d2c <HAL_I2C_Init+0x274>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d807      	bhi.n	8003b3c <HAL_I2C_Init+0x84>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4a80      	ldr	r2, [pc, #512]	@ (8003d30 <HAL_I2C_Init+0x278>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	bf94      	ite	ls
 8003b34:	2301      	movls	r3, #1
 8003b36:	2300      	movhi	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	e006      	b.n	8003b4a <HAL_I2C_Init+0x92>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4a7d      	ldr	r2, [pc, #500]	@ (8003d34 <HAL_I2C_Init+0x27c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	bf94      	ite	ls
 8003b44:	2301      	movls	r3, #1
 8003b46:	2300      	movhi	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e0e7      	b.n	8003d22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4a78      	ldr	r2, [pc, #480]	@ (8003d38 <HAL_I2C_Init+0x280>)
 8003b56:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5a:	0c9b      	lsrs	r3, r3, #18
 8003b5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	4a6a      	ldr	r2, [pc, #424]	@ (8003d2c <HAL_I2C_Init+0x274>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d802      	bhi.n	8003b8c <HAL_I2C_Init+0xd4>
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	e009      	b.n	8003ba0 <HAL_I2C_Init+0xe8>
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003b92:	fb02 f303 	mul.w	r3, r2, r3
 8003b96:	4a69      	ldr	r2, [pc, #420]	@ (8003d3c <HAL_I2C_Init+0x284>)
 8003b98:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9c:	099b      	lsrs	r3, r3, #6
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6812      	ldr	r2, [r2, #0]
 8003ba4:	430b      	orrs	r3, r1
 8003ba6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003bb2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	495c      	ldr	r1, [pc, #368]	@ (8003d2c <HAL_I2C_Init+0x274>)
 8003bbc:	428b      	cmp	r3, r1
 8003bbe:	d819      	bhi.n	8003bf4 <HAL_I2C_Init+0x13c>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	1e59      	subs	r1, r3, #1
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bce:	1c59      	adds	r1, r3, #1
 8003bd0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003bd4:	400b      	ands	r3, r1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00a      	beq.n	8003bf0 <HAL_I2C_Init+0x138>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	1e59      	subs	r1, r3, #1
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003be8:	3301      	adds	r3, #1
 8003bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bee:	e051      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003bf0:	2304      	movs	r3, #4
 8003bf2:	e04f      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d111      	bne.n	8003c20 <HAL_I2C_Init+0x168>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	1e58      	subs	r0, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	440b      	add	r3, r1
 8003c0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c0e:	3301      	adds	r3, #1
 8003c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	bf0c      	ite	eq
 8003c18:	2301      	moveq	r3, #1
 8003c1a:	2300      	movne	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	e012      	b.n	8003c46 <HAL_I2C_Init+0x18e>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	1e58      	subs	r0, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6859      	ldr	r1, [r3, #4]
 8003c28:	460b      	mov	r3, r1
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	0099      	lsls	r1, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c36:	3301      	adds	r3, #1
 8003c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf0c      	ite	eq
 8003c40:	2301      	moveq	r3, #1
 8003c42:	2300      	movne	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_I2C_Init+0x196>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e022      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10e      	bne.n	8003c74 <HAL_I2C_Init+0x1bc>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	1e58      	subs	r0, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6859      	ldr	r1, [r3, #4]
 8003c5e:	460b      	mov	r3, r1
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	440b      	add	r3, r1
 8003c64:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c68:	3301      	adds	r3, #1
 8003c6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c72:	e00f      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1e58      	subs	r0, r3, #1
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6859      	ldr	r1, [r3, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	440b      	add	r3, r1
 8003c82:	0099      	lsls	r1, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	6809      	ldr	r1, [r1, #0]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69da      	ldr	r2, [r3, #28]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003cc2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	6911      	ldr	r1, [r2, #16]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	68d2      	ldr	r2, [r2, #12]
 8003cce:	4311      	orrs	r1, r2
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	6812      	ldr	r2, [r2, #0]
 8003cd4:	430b      	orrs	r3, r1
 8003cd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	695a      	ldr	r2, [r3, #20]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0201 	orr.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	000186a0 	.word	0x000186a0
 8003d30:	001e847f 	.word	0x001e847f
 8003d34:	003d08ff 	.word	0x003d08ff
 8003d38:	431bde83 	.word	0x431bde83
 8003d3c:	10624dd3 	.word	0x10624dd3

08003d40 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b088      	sub	sp, #32
 8003d44:	af02      	add	r7, sp, #8
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	607a      	str	r2, [r7, #4]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	817b      	strh	r3, [r7, #10]
 8003d50:	4613      	mov	r3, r2
 8003d52:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d54:	f7fe fe08 	bl	8002968 <HAL_GetTick>
 8003d58:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b20      	cmp	r3, #32
 8003d64:	f040 80e0 	bne.w	8003f28 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	9300      	str	r3, [sp, #0]
 8003d6c:	2319      	movs	r3, #25
 8003d6e:	2201      	movs	r2, #1
 8003d70:	4970      	ldr	r1, [pc, #448]	@ (8003f34 <HAL_I2C_Master_Transmit+0x1f4>)
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 f964 	bl	8004040 <I2C_WaitOnFlagUntilTimeout>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e0d3      	b.n	8003f2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d101      	bne.n	8003d90 <HAL_I2C_Master_Transmit+0x50>
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	e0cc      	b.n	8003f2a <HAL_I2C_Master_Transmit+0x1ea>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d007      	beq.n	8003db6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f042 0201 	orr.w	r2, r2, #1
 8003db4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dc4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2221      	movs	r2, #33	@ 0x21
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2210      	movs	r2, #16
 8003dd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	893a      	ldrh	r2, [r7, #8]
 8003de6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	4a50      	ldr	r2, [pc, #320]	@ (8003f38 <HAL_I2C_Master_Transmit+0x1f8>)
 8003df6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003df8:	8979      	ldrh	r1, [r7, #10]
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	6a3a      	ldr	r2, [r7, #32]
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 f89c 	bl	8003f3c <I2C_MasterRequestWrite>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e08d      	b.n	8003f2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e0e:	2300      	movs	r3, #0
 8003e10:	613b      	str	r3, [r7, #16]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	613b      	str	r3, [r7, #16]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	613b      	str	r3, [r7, #16]
 8003e22:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e24:	e066      	b.n	8003ef4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	6a39      	ldr	r1, [r7, #32]
 8003e2a:	68f8      	ldr	r0, [r7, #12]
 8003e2c:	f000 fa22 	bl	8004274 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00d      	beq.n	8003e52 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3a:	2b04      	cmp	r3, #4
 8003e3c:	d107      	bne.n	8003e4e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e06b      	b.n	8003f2a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e56:	781a      	ldrb	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e62:	1c5a      	adds	r2, r3, #1
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b04      	cmp	r3, #4
 8003e8e:	d11b      	bne.n	8003ec8 <HAL_I2C_Master_Transmit+0x188>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d017      	beq.n	8003ec8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	781a      	ldrb	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	6a39      	ldr	r1, [r7, #32]
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f000 fa19 	bl	8004304 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003edc:	2b04      	cmp	r3, #4
 8003ede:	d107      	bne.n	8003ef0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e01a      	b.n	8003f2a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d194      	bne.n	8003e26 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2220      	movs	r2, #32
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f24:	2300      	movs	r3, #0
 8003f26:	e000      	b.n	8003f2a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f28:	2302      	movs	r3, #2
  }
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3718      	adds	r7, #24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	00100002 	.word	0x00100002
 8003f38:	ffff0000 	.word	0xffff0000

08003f3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b088      	sub	sp, #32
 8003f40:	af02      	add	r7, sp, #8
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	607a      	str	r2, [r7, #4]
 8003f46:	603b      	str	r3, [r7, #0]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d006      	beq.n	8003f66 <I2C_MasterRequestWrite+0x2a>
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d003      	beq.n	8003f66 <I2C_MasterRequestWrite+0x2a>
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f64:	d108      	bne.n	8003f78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f74:	601a      	str	r2, [r3, #0]
 8003f76:	e00b      	b.n	8003f90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7c:	2b12      	cmp	r3, #18
 8003f7e:	d107      	bne.n	8003f90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f000 f84f 	bl	8004040 <I2C_WaitOnFlagUntilTimeout>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00d      	beq.n	8003fc4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fb6:	d103      	bne.n	8003fc0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fbe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e035      	b.n	8004030 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fcc:	d108      	bne.n	8003fe0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fce:	897b      	ldrh	r3, [r7, #10]
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fdc:	611a      	str	r2, [r3, #16]
 8003fde:	e01b      	b.n	8004018 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003fe0:	897b      	ldrh	r3, [r7, #10]
 8003fe2:	11db      	asrs	r3, r3, #7
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	f003 0306 	and.w	r3, r3, #6
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	f063 030f 	orn	r3, r3, #15
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	490e      	ldr	r1, [pc, #56]	@ (8004038 <I2C_MasterRequestWrite+0xfc>)
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 f898 	bl	8004134 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d001      	beq.n	800400e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e010      	b.n	8004030 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800400e:	897b      	ldrh	r3, [r7, #10]
 8004010:	b2da      	uxtb	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	4907      	ldr	r1, [pc, #28]	@ (800403c <I2C_MasterRequestWrite+0x100>)
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f888 	bl	8004134 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3718      	adds	r7, #24
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	00010008 	.word	0x00010008
 800403c:	00010002 	.word	0x00010002

08004040 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	603b      	str	r3, [r7, #0]
 800404c:	4613      	mov	r3, r2
 800404e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004050:	e048      	b.n	80040e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004058:	d044      	beq.n	80040e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405a:	f7fe fc85 	bl	8002968 <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	429a      	cmp	r2, r3
 8004068:	d302      	bcc.n	8004070 <I2C_WaitOnFlagUntilTimeout+0x30>
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d139      	bne.n	80040e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	0c1b      	lsrs	r3, r3, #16
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b01      	cmp	r3, #1
 8004078:	d10d      	bne.n	8004096 <I2C_WaitOnFlagUntilTimeout+0x56>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	695b      	ldr	r3, [r3, #20]
 8004080:	43da      	mvns	r2, r3
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	4013      	ands	r3, r2
 8004086:	b29b      	uxth	r3, r3
 8004088:	2b00      	cmp	r3, #0
 800408a:	bf0c      	ite	eq
 800408c:	2301      	moveq	r3, #1
 800408e:	2300      	movne	r3, #0
 8004090:	b2db      	uxtb	r3, r3
 8004092:	461a      	mov	r2, r3
 8004094:	e00c      	b.n	80040b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	43da      	mvns	r2, r3
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	4013      	ands	r3, r2
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	bf0c      	ite	eq
 80040a8:	2301      	moveq	r3, #1
 80040aa:	2300      	movne	r3, #0
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	461a      	mov	r2, r3
 80040b0:	79fb      	ldrb	r3, [r7, #7]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d116      	bne.n	80040e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2220      	movs	r2, #32
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d0:	f043 0220 	orr.w	r2, r3, #32
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e023      	b.n	800412c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	0c1b      	lsrs	r3, r3, #16
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d10d      	bne.n	800410a <I2C_WaitOnFlagUntilTimeout+0xca>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	43da      	mvns	r2, r3
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	4013      	ands	r3, r2
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	bf0c      	ite	eq
 8004100:	2301      	moveq	r3, #1
 8004102:	2300      	movne	r3, #0
 8004104:	b2db      	uxtb	r3, r3
 8004106:	461a      	mov	r2, r3
 8004108:	e00c      	b.n	8004124 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	43da      	mvns	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	4013      	ands	r3, r2
 8004116:	b29b      	uxth	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	bf0c      	ite	eq
 800411c:	2301      	moveq	r3, #1
 800411e:	2300      	movne	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	429a      	cmp	r2, r3
 8004128:	d093      	beq.n	8004052 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
 8004140:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004142:	e071      	b.n	8004228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800414e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004152:	d123      	bne.n	800419c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004162:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800416c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004188:	f043 0204 	orr.w	r2, r3, #4
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e067      	b.n	800426c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a2:	d041      	beq.n	8004228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a4:	f7fe fbe0 	bl	8002968 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d302      	bcc.n	80041ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d136      	bne.n	8004228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	0c1b      	lsrs	r3, r3, #16
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d10c      	bne.n	80041de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	43da      	mvns	r2, r3
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	4013      	ands	r3, r2
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	bf14      	ite	ne
 80041d6:	2301      	movne	r3, #1
 80041d8:	2300      	moveq	r3, #0
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	e00b      	b.n	80041f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	43da      	mvns	r2, r3
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	4013      	ands	r3, r2
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	bf14      	ite	ne
 80041f0:	2301      	movne	r3, #1
 80041f2:	2300      	moveq	r3, #0
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d016      	beq.n	8004228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2220      	movs	r2, #32
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004214:	f043 0220 	orr.w	r2, r3, #32
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e021      	b.n	800426c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	0c1b      	lsrs	r3, r3, #16
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b01      	cmp	r3, #1
 8004230:	d10c      	bne.n	800424c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	43da      	mvns	r2, r3
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	4013      	ands	r3, r2
 800423e:	b29b      	uxth	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	bf14      	ite	ne
 8004244:	2301      	movne	r3, #1
 8004246:	2300      	moveq	r3, #0
 8004248:	b2db      	uxtb	r3, r3
 800424a:	e00b      	b.n	8004264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	43da      	mvns	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4013      	ands	r3, r2
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	bf14      	ite	ne
 800425e:	2301      	movne	r3, #1
 8004260:	2300      	moveq	r3, #0
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	f47f af6d 	bne.w	8004144 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	3710      	adds	r7, #16
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}

08004274 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004280:	e034      	b.n	80042ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 f886 	bl	8004394 <I2C_IsAcknowledgeFailed>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e034      	b.n	80042fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004298:	d028      	beq.n	80042ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800429a:	f7fe fb65 	bl	8002968 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d302      	bcc.n	80042b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d11d      	bne.n	80042ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042ba:	2b80      	cmp	r3, #128	@ 0x80
 80042bc:	d016      	beq.n	80042ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d8:	f043 0220 	orr.w	r2, r3, #32
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e007      	b.n	80042fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f6:	2b80      	cmp	r3, #128	@ 0x80
 80042f8:	d1c3      	bne.n	8004282 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3710      	adds	r7, #16
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004310:	e034      	b.n	800437c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f000 f83e 	bl	8004394 <I2C_IsAcknowledgeFailed>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e034      	b.n	800438c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004328:	d028      	beq.n	800437c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800432a:	f7fe fb1d 	bl	8002968 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	68ba      	ldr	r2, [r7, #8]
 8004336:	429a      	cmp	r2, r3
 8004338:	d302      	bcc.n	8004340 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d11d      	bne.n	800437c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	f003 0304 	and.w	r3, r3, #4
 800434a:	2b04      	cmp	r3, #4
 800434c:	d016      	beq.n	800437c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004368:	f043 0220 	orr.w	r2, r3, #32
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e007      	b.n	800438c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	f003 0304 	and.w	r3, r3, #4
 8004386:	2b04      	cmp	r3, #4
 8004388:	d1c3      	bne.n	8004312 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	3710      	adds	r7, #16
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043aa:	d11b      	bne.n	80043e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2220      	movs	r2, #32
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d0:	f043 0204 	orr.w	r2, r3, #4
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e000      	b.n	80043e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bc80      	pop	{r7}
 80043ee:	4770      	bx	lr

080043f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b086      	sub	sp, #24
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e272      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 8087 	beq.w	800451e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004410:	4b92      	ldr	r3, [pc, #584]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f003 030c 	and.w	r3, r3, #12
 8004418:	2b04      	cmp	r3, #4
 800441a:	d00c      	beq.n	8004436 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800441c:	4b8f      	ldr	r3, [pc, #572]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f003 030c 	and.w	r3, r3, #12
 8004424:	2b08      	cmp	r3, #8
 8004426:	d112      	bne.n	800444e <HAL_RCC_OscConfig+0x5e>
 8004428:	4b8c      	ldr	r3, [pc, #560]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004434:	d10b      	bne.n	800444e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004436:	4b89      	ldr	r3, [pc, #548]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d06c      	beq.n	800451c <HAL_RCC_OscConfig+0x12c>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d168      	bne.n	800451c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e24c      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004456:	d106      	bne.n	8004466 <HAL_RCC_OscConfig+0x76>
 8004458:	4b80      	ldr	r3, [pc, #512]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a7f      	ldr	r2, [pc, #508]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 800445e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	e02e      	b.n	80044c4 <HAL_RCC_OscConfig+0xd4>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10c      	bne.n	8004488 <HAL_RCC_OscConfig+0x98>
 800446e:	4b7b      	ldr	r3, [pc, #492]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a7a      	ldr	r2, [pc, #488]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	4b78      	ldr	r3, [pc, #480]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a77      	ldr	r2, [pc, #476]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004480:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	e01d      	b.n	80044c4 <HAL_RCC_OscConfig+0xd4>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004490:	d10c      	bne.n	80044ac <HAL_RCC_OscConfig+0xbc>
 8004492:	4b72      	ldr	r3, [pc, #456]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a71      	ldr	r2, [pc, #452]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	4b6f      	ldr	r3, [pc, #444]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a6e      	ldr	r2, [pc, #440]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80044a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a8:	6013      	str	r3, [r2, #0]
 80044aa:	e00b      	b.n	80044c4 <HAL_RCC_OscConfig+0xd4>
 80044ac:	4b6b      	ldr	r3, [pc, #428]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a6a      	ldr	r2, [pc, #424]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80044b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	4b68      	ldr	r3, [pc, #416]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a67      	ldr	r2, [pc, #412]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80044be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d013      	beq.n	80044f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044cc:	f7fe fa4c 	bl	8002968 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044d4:	f7fe fa48 	bl	8002968 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b64      	cmp	r3, #100	@ 0x64
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e200      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e6:	4b5d      	ldr	r3, [pc, #372]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f0      	beq.n	80044d4 <HAL_RCC_OscConfig+0xe4>
 80044f2:	e014      	b.n	800451e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f4:	f7fe fa38 	bl	8002968 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044fc:	f7fe fa34 	bl	8002968 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b64      	cmp	r3, #100	@ 0x64
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e1ec      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800450e:	4b53      	ldr	r3, [pc, #332]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <HAL_RCC_OscConfig+0x10c>
 800451a:	e000      	b.n	800451e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800451c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d063      	beq.n	80045f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800452a:	4b4c      	ldr	r3, [pc, #304]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00b      	beq.n	800454e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004536:	4b49      	ldr	r3, [pc, #292]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f003 030c 	and.w	r3, r3, #12
 800453e:	2b08      	cmp	r3, #8
 8004540:	d11c      	bne.n	800457c <HAL_RCC_OscConfig+0x18c>
 8004542:	4b46      	ldr	r3, [pc, #280]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d116      	bne.n	800457c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800454e:	4b43      	ldr	r3, [pc, #268]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d005      	beq.n	8004566 <HAL_RCC_OscConfig+0x176>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d001      	beq.n	8004566 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e1c0      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004566:	4b3d      	ldr	r3, [pc, #244]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	4939      	ldr	r1, [pc, #228]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004576:	4313      	orrs	r3, r2
 8004578:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800457a:	e03a      	b.n	80045f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d020      	beq.n	80045c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004584:	4b36      	ldr	r3, [pc, #216]	@ (8004660 <HAL_RCC_OscConfig+0x270>)
 8004586:	2201      	movs	r2, #1
 8004588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800458a:	f7fe f9ed 	bl	8002968 <HAL_GetTick>
 800458e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004590:	e008      	b.n	80045a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004592:	f7fe f9e9 	bl	8002968 <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d901      	bls.n	80045a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e1a1      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045a4:	4b2d      	ldr	r3, [pc, #180]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0f0      	beq.n	8004592 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045b0:	4b2a      	ldr	r3, [pc, #168]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	00db      	lsls	r3, r3, #3
 80045be:	4927      	ldr	r1, [pc, #156]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	600b      	str	r3, [r1, #0]
 80045c4:	e015      	b.n	80045f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045c6:	4b26      	ldr	r3, [pc, #152]	@ (8004660 <HAL_RCC_OscConfig+0x270>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045cc:	f7fe f9cc 	bl	8002968 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045d2:	e008      	b.n	80045e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045d4:	f7fe f9c8 	bl	8002968 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d901      	bls.n	80045e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e180      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045e6:	4b1d      	ldr	r3, [pc, #116]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1f0      	bne.n	80045d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0308 	and.w	r3, r3, #8
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d03a      	beq.n	8004674 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d019      	beq.n	800463a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004606:	4b17      	ldr	r3, [pc, #92]	@ (8004664 <HAL_RCC_OscConfig+0x274>)
 8004608:	2201      	movs	r2, #1
 800460a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800460c:	f7fe f9ac 	bl	8002968 <HAL_GetTick>
 8004610:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004614:	f7fe f9a8 	bl	8002968 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b02      	cmp	r3, #2
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e160      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004626:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <HAL_RCC_OscConfig+0x26c>)
 8004628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d0f0      	beq.n	8004614 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004632:	2001      	movs	r0, #1
 8004634:	f000 face 	bl	8004bd4 <RCC_Delay>
 8004638:	e01c      	b.n	8004674 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800463a:	4b0a      	ldr	r3, [pc, #40]	@ (8004664 <HAL_RCC_OscConfig+0x274>)
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004640:	f7fe f992 	bl	8002968 <HAL_GetTick>
 8004644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004646:	e00f      	b.n	8004668 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004648:	f7fe f98e 	bl	8002968 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b02      	cmp	r3, #2
 8004654:	d908      	bls.n	8004668 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e146      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
 800465a:	bf00      	nop
 800465c:	40021000 	.word	0x40021000
 8004660:	42420000 	.word	0x42420000
 8004664:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004668:	4b92      	ldr	r3, [pc, #584]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800466a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1e9      	bne.n	8004648 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0304 	and.w	r3, r3, #4
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 80a6 	beq.w	80047ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004682:	2300      	movs	r3, #0
 8004684:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004686:	4b8b      	ldr	r3, [pc, #556]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004688:	69db      	ldr	r3, [r3, #28]
 800468a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10d      	bne.n	80046ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004692:	4b88      	ldr	r3, [pc, #544]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004694:	69db      	ldr	r3, [r3, #28]
 8004696:	4a87      	ldr	r2, [pc, #540]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004698:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800469c:	61d3      	str	r3, [r2, #28]
 800469e:	4b85      	ldr	r3, [pc, #532]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 80046a0:	69db      	ldr	r3, [r3, #28]
 80046a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046a6:	60bb      	str	r3, [r7, #8]
 80046a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046aa:	2301      	movs	r3, #1
 80046ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ae:	4b82      	ldr	r3, [pc, #520]	@ (80048b8 <HAL_RCC_OscConfig+0x4c8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d118      	bne.n	80046ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ba:	4b7f      	ldr	r3, [pc, #508]	@ (80048b8 <HAL_RCC_OscConfig+0x4c8>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a7e      	ldr	r2, [pc, #504]	@ (80048b8 <HAL_RCC_OscConfig+0x4c8>)
 80046c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046c6:	f7fe f94f 	bl	8002968 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046cc:	e008      	b.n	80046e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ce:	f7fe f94b 	bl	8002968 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b64      	cmp	r3, #100	@ 0x64
 80046da:	d901      	bls.n	80046e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e103      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e0:	4b75      	ldr	r3, [pc, #468]	@ (80048b8 <HAL_RCC_OscConfig+0x4c8>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0f0      	beq.n	80046ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d106      	bne.n	8004702 <HAL_RCC_OscConfig+0x312>
 80046f4:	4b6f      	ldr	r3, [pc, #444]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	4a6e      	ldr	r2, [pc, #440]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	6213      	str	r3, [r2, #32]
 8004700:	e02d      	b.n	800475e <HAL_RCC_OscConfig+0x36e>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10c      	bne.n	8004724 <HAL_RCC_OscConfig+0x334>
 800470a:	4b6a      	ldr	r3, [pc, #424]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	4a69      	ldr	r2, [pc, #420]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004710:	f023 0301 	bic.w	r3, r3, #1
 8004714:	6213      	str	r3, [r2, #32]
 8004716:	4b67      	ldr	r3, [pc, #412]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	4a66      	ldr	r2, [pc, #408]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800471c:	f023 0304 	bic.w	r3, r3, #4
 8004720:	6213      	str	r3, [r2, #32]
 8004722:	e01c      	b.n	800475e <HAL_RCC_OscConfig+0x36e>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	2b05      	cmp	r3, #5
 800472a:	d10c      	bne.n	8004746 <HAL_RCC_OscConfig+0x356>
 800472c:	4b61      	ldr	r3, [pc, #388]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800472e:	6a1b      	ldr	r3, [r3, #32]
 8004730:	4a60      	ldr	r2, [pc, #384]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004732:	f043 0304 	orr.w	r3, r3, #4
 8004736:	6213      	str	r3, [r2, #32]
 8004738:	4b5e      	ldr	r3, [pc, #376]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800473a:	6a1b      	ldr	r3, [r3, #32]
 800473c:	4a5d      	ldr	r2, [pc, #372]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800473e:	f043 0301 	orr.w	r3, r3, #1
 8004742:	6213      	str	r3, [r2, #32]
 8004744:	e00b      	b.n	800475e <HAL_RCC_OscConfig+0x36e>
 8004746:	4b5b      	ldr	r3, [pc, #364]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	4a5a      	ldr	r2, [pc, #360]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800474c:	f023 0301 	bic.w	r3, r3, #1
 8004750:	6213      	str	r3, [r2, #32]
 8004752:	4b58      	ldr	r3, [pc, #352]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	4a57      	ldr	r2, [pc, #348]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004758:	f023 0304 	bic.w	r3, r3, #4
 800475c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d015      	beq.n	8004792 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004766:	f7fe f8ff 	bl	8002968 <HAL_GetTick>
 800476a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476c:	e00a      	b.n	8004784 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800476e:	f7fe f8fb 	bl	8002968 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	f241 3288 	movw	r2, #5000	@ 0x1388
 800477c:	4293      	cmp	r3, r2
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e0b1      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004784:	4b4b      	ldr	r3, [pc, #300]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0ee      	beq.n	800476e <HAL_RCC_OscConfig+0x37e>
 8004790:	e014      	b.n	80047bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004792:	f7fe f8e9 	bl	8002968 <HAL_GetTick>
 8004796:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004798:	e00a      	b.n	80047b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800479a:	f7fe f8e5 	bl	8002968 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e09b      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047b0:	4b40      	ldr	r3, [pc, #256]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 80047b2:	6a1b      	ldr	r3, [r3, #32]
 80047b4:	f003 0302 	and.w	r3, r3, #2
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1ee      	bne.n	800479a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047bc:	7dfb      	ldrb	r3, [r7, #23]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d105      	bne.n	80047ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047c2:	4b3c      	ldr	r3, [pc, #240]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 80047c4:	69db      	ldr	r3, [r3, #28]
 80047c6:	4a3b      	ldr	r2, [pc, #236]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 80047c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	f000 8087 	beq.w	80048e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047d8:	4b36      	ldr	r3, [pc, #216]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f003 030c 	and.w	r3, r3, #12
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	d061      	beq.n	80048a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	69db      	ldr	r3, [r3, #28]
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d146      	bne.n	800487a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ec:	4b33      	ldr	r3, [pc, #204]	@ (80048bc <HAL_RCC_OscConfig+0x4cc>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f2:	f7fe f8b9 	bl	8002968 <HAL_GetTick>
 80047f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047f8:	e008      	b.n	800480c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047fa:	f7fe f8b5 	bl	8002968 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	2b02      	cmp	r3, #2
 8004806:	d901      	bls.n	800480c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e06d      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800480c:	4b29      	ldr	r3, [pc, #164]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1f0      	bne.n	80047fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004820:	d108      	bne.n	8004834 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004822:	4b24      	ldr	r3, [pc, #144]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	4921      	ldr	r1, [pc, #132]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004830:	4313      	orrs	r3, r2
 8004832:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004834:	4b1f      	ldr	r3, [pc, #124]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a19      	ldr	r1, [r3, #32]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004844:	430b      	orrs	r3, r1
 8004846:	491b      	ldr	r1, [pc, #108]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 8004848:	4313      	orrs	r3, r2
 800484a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800484c:	4b1b      	ldr	r3, [pc, #108]	@ (80048bc <HAL_RCC_OscConfig+0x4cc>)
 800484e:	2201      	movs	r2, #1
 8004850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004852:	f7fe f889 	bl	8002968 <HAL_GetTick>
 8004856:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004858:	e008      	b.n	800486c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800485a:	f7fe f885 	bl	8002968 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d901      	bls.n	800486c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e03d      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800486c:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d0f0      	beq.n	800485a <HAL_RCC_OscConfig+0x46a>
 8004878:	e035      	b.n	80048e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800487a:	4b10      	ldr	r3, [pc, #64]	@ (80048bc <HAL_RCC_OscConfig+0x4cc>)
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004880:	f7fe f872 	bl	8002968 <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004886:	e008      	b.n	800489a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004888:	f7fe f86e 	bl	8002968 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e026      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800489a:	4b06      	ldr	r3, [pc, #24]	@ (80048b4 <HAL_RCC_OscConfig+0x4c4>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1f0      	bne.n	8004888 <HAL_RCC_OscConfig+0x498>
 80048a6:	e01e      	b.n	80048e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	69db      	ldr	r3, [r3, #28]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d107      	bne.n	80048c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e019      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
 80048b4:	40021000 	.word	0x40021000
 80048b8:	40007000 	.word	0x40007000
 80048bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80048c0:	4b0b      	ldr	r3, [pc, #44]	@ (80048f0 <HAL_RCC_OscConfig+0x500>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d106      	bne.n	80048e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048de:	429a      	cmp	r2, r3
 80048e0:	d001      	beq.n	80048e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3718      	adds	r7, #24
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	40021000 	.word	0x40021000

080048f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d101      	bne.n	8004908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e0d0      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004908:	4b6a      	ldr	r3, [pc, #424]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1c0>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	429a      	cmp	r2, r3
 8004914:	d910      	bls.n	8004938 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004916:	4b67      	ldr	r3, [pc, #412]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f023 0207 	bic.w	r2, r3, #7
 800491e:	4965      	ldr	r1, [pc, #404]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	4313      	orrs	r3, r2
 8004924:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004926:	4b63      	ldr	r3, [pc, #396]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0307 	and.w	r3, r3, #7
 800492e:	683a      	ldr	r2, [r7, #0]
 8004930:	429a      	cmp	r2, r3
 8004932:	d001      	beq.n	8004938 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e0b8      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d020      	beq.n	8004986 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	2b00      	cmp	r3, #0
 800494e:	d005      	beq.n	800495c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004950:	4b59      	ldr	r3, [pc, #356]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	4a58      	ldr	r2, [pc, #352]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004956:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800495a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0308 	and.w	r3, r3, #8
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004968:	4b53      	ldr	r3, [pc, #332]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	4a52      	ldr	r2, [pc, #328]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 800496e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004972:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004974:	4b50      	ldr	r3, [pc, #320]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	494d      	ldr	r1, [pc, #308]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004982:	4313      	orrs	r3, r2
 8004984:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d040      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d107      	bne.n	80049aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800499a:	4b47      	ldr	r3, [pc, #284]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d115      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e07f      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d107      	bne.n	80049c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049b2:	4b41      	ldr	r3, [pc, #260]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d109      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e073      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c2:	4b3d      	ldr	r3, [pc, #244]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e06b      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049d2:	4b39      	ldr	r3, [pc, #228]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f023 0203 	bic.w	r2, r3, #3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	4936      	ldr	r1, [pc, #216]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049e4:	f7fd ffc0 	bl	8002968 <HAL_GetTick>
 80049e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ea:	e00a      	b.n	8004a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ec:	f7fd ffbc 	bl	8002968 <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e053      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a02:	4b2d      	ldr	r3, [pc, #180]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f003 020c 	and.w	r2, r3, #12
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d1eb      	bne.n	80049ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a14:	4b27      	ldr	r3, [pc, #156]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0307 	and.w	r3, r3, #7
 8004a1c:	683a      	ldr	r2, [r7, #0]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d210      	bcs.n	8004a44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a22:	4b24      	ldr	r3, [pc, #144]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f023 0207 	bic.w	r2, r3, #7
 8004a2a:	4922      	ldr	r1, [pc, #136]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a32:	4b20      	ldr	r3, [pc, #128]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0307 	and.w	r3, r3, #7
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d001      	beq.n	8004a44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e032      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d008      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a50:	4b19      	ldr	r3, [pc, #100]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	4916      	ldr	r1, [pc, #88]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0308 	and.w	r3, r3, #8
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d009      	beq.n	8004a82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a6e:	4b12      	ldr	r3, [pc, #72]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	00db      	lsls	r3, r3, #3
 8004a7c:	490e      	ldr	r1, [pc, #56]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a82:	f000 f821 	bl	8004ac8 <HAL_RCC_GetSysClockFreq>
 8004a86:	4602      	mov	r2, r0
 8004a88:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	091b      	lsrs	r3, r3, #4
 8004a8e:	f003 030f 	and.w	r3, r3, #15
 8004a92:	490a      	ldr	r1, [pc, #40]	@ (8004abc <HAL_RCC_ClockConfig+0x1c8>)
 8004a94:	5ccb      	ldrb	r3, [r1, r3]
 8004a96:	fa22 f303 	lsr.w	r3, r2, r3
 8004a9a:	4a09      	ldr	r2, [pc, #36]	@ (8004ac0 <HAL_RCC_ClockConfig+0x1cc>)
 8004a9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a9e:	4b09      	ldr	r3, [pc, #36]	@ (8004ac4 <HAL_RCC_ClockConfig+0x1d0>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fd ff1e 	bl	80028e4 <HAL_InitTick>

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	40022000 	.word	0x40022000
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	08009c54 	.word	0x08009c54
 8004ac0:	20000024 	.word	0x20000024
 8004ac4:	20000028 	.word	0x20000028

08004ac8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b087      	sub	sp, #28
 8004acc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	60bb      	str	r3, [r7, #8]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]
 8004ada:	2300      	movs	r3, #0
 8004adc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x94>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	d002      	beq.n	8004af8 <HAL_RCC_GetSysClockFreq+0x30>
 8004af2:	2b08      	cmp	r3, #8
 8004af4:	d003      	beq.n	8004afe <HAL_RCC_GetSysClockFreq+0x36>
 8004af6:	e027      	b.n	8004b48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004af8:	4b19      	ldr	r3, [pc, #100]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8004afa:	613b      	str	r3, [r7, #16]
      break;
 8004afc:	e027      	b.n	8004b4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	0c9b      	lsrs	r3, r3, #18
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	4a17      	ldr	r2, [pc, #92]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004b08:	5cd3      	ldrb	r3, [r2, r3]
 8004b0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d010      	beq.n	8004b38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b16:	4b11      	ldr	r3, [pc, #68]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x94>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	0c5b      	lsrs	r3, r3, #17
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	4a11      	ldr	r2, [pc, #68]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004b22:	5cd3      	ldrb	r3, [r2, r3]
 8004b24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a0d      	ldr	r2, [pc, #52]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b2a:	fb03 f202 	mul.w	r2, r3, r2
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b34:	617b      	str	r3, [r7, #20]
 8004b36:	e004      	b.n	8004b42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a0c      	ldr	r2, [pc, #48]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004b3c:	fb02 f303 	mul.w	r3, r2, r3
 8004b40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	613b      	str	r3, [r7, #16]
      break;
 8004b46:	e002      	b.n	8004b4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b48:	4b05      	ldr	r3, [pc, #20]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b4a:	613b      	str	r3, [r7, #16]
      break;
 8004b4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b4e:	693b      	ldr	r3, [r7, #16]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	371c      	adds	r7, #28
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bc80      	pop	{r7}
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	007a1200 	.word	0x007a1200
 8004b64:	08009c6c 	.word	0x08009c6c
 8004b68:	08009c7c 	.word	0x08009c7c
 8004b6c:	003d0900 	.word	0x003d0900

08004b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b70:	b480      	push	{r7}
 8004b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b74:	4b02      	ldr	r3, [pc, #8]	@ (8004b80 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b76:	681b      	ldr	r3, [r3, #0]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bc80      	pop	{r7}
 8004b7e:	4770      	bx	lr
 8004b80:	20000024 	.word	0x20000024

08004b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b88:	f7ff fff2 	bl	8004b70 <HAL_RCC_GetHCLKFreq>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	4b05      	ldr	r3, [pc, #20]	@ (8004ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	0a1b      	lsrs	r3, r3, #8
 8004b94:	f003 0307 	and.w	r3, r3, #7
 8004b98:	4903      	ldr	r1, [pc, #12]	@ (8004ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b9a:	5ccb      	ldrb	r3, [r1, r3]
 8004b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	08009c64 	.word	0x08009c64

08004bac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004bb0:	f7ff ffde 	bl	8004b70 <HAL_RCC_GetHCLKFreq>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	4b05      	ldr	r3, [pc, #20]	@ (8004bcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	0adb      	lsrs	r3, r3, #11
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	4903      	ldr	r1, [pc, #12]	@ (8004bd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bc2:	5ccb      	ldrb	r3, [r1, r3]
 8004bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	08009c64 	.word	0x08009c64

08004bd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8004c08 <RCC_Delay+0x34>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a0a      	ldr	r2, [pc, #40]	@ (8004c0c <RCC_Delay+0x38>)
 8004be2:	fba2 2303 	umull	r2, r3, r2, r3
 8004be6:	0a5b      	lsrs	r3, r3, #9
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	fb02 f303 	mul.w	r3, r2, r3
 8004bee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004bf0:	bf00      	nop
  }
  while (Delay --);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	1e5a      	subs	r2, r3, #1
 8004bf6:	60fa      	str	r2, [r7, #12]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1f9      	bne.n	8004bf0 <RCC_Delay+0x1c>
}
 8004bfc:	bf00      	nop
 8004bfe:	bf00      	nop
 8004c00:	3714      	adds	r7, #20
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr
 8004c08:	20000024 	.word	0x20000024
 8004c0c:	10624dd3 	.word	0x10624dd3

08004c10 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	613b      	str	r3, [r7, #16]
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d07d      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c30:	4b4f      	ldr	r3, [pc, #316]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10d      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c3c:	4b4c      	ldr	r3, [pc, #304]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c3e:	69db      	ldr	r3, [r3, #28]
 8004c40:	4a4b      	ldr	r2, [pc, #300]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c46:	61d3      	str	r3, [r2, #28]
 8004c48:	4b49      	ldr	r3, [pc, #292]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c4a:	69db      	ldr	r3, [r3, #28]
 8004c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c50:	60bb      	str	r3, [r7, #8]
 8004c52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c54:	2301      	movs	r3, #1
 8004c56:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c58:	4b46      	ldr	r3, [pc, #280]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d118      	bne.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c64:	4b43      	ldr	r3, [pc, #268]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a42      	ldr	r2, [pc, #264]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c70:	f7fd fe7a 	bl	8002968 <HAL_GetTick>
 8004c74:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c76:	e008      	b.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c78:	f7fd fe76 	bl	8002968 <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	2b64      	cmp	r3, #100	@ 0x64
 8004c84:	d901      	bls.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e06d      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8a:	4b3a      	ldr	r3, [pc, #232]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d0f0      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c96:	4b36      	ldr	r3, [pc, #216]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c9e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d02e      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d027      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cb4:	4b2e      	ldr	r3, [pc, #184]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cb6:	6a1b      	ldr	r3, [r3, #32]
 8004cb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cbc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cbe:	4b2e      	ldr	r3, [pc, #184]	@ (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004cca:	4a29      	ldr	r2, [pc, #164]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d014      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cda:	f7fd fe45 	bl	8002968 <HAL_GetTick>
 8004cde:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce0:	e00a      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce2:	f7fd fe41 	bl	8002968 <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e036      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0ee      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d04:	4b1a      	ldr	r3, [pc, #104]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d06:	6a1b      	ldr	r3, [r3, #32]
 8004d08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	4917      	ldr	r1, [pc, #92]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d16:	7dfb      	ldrb	r3, [r7, #23]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d105      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d1c:	4b14      	ldr	r3, [pc, #80]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d1e:	69db      	ldr	r3, [r3, #28]
 8004d20:	4a13      	ldr	r2, [pc, #76]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d26:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d008      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d34:	4b0e      	ldr	r3, [pc, #56]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	490b      	ldr	r1, [pc, #44]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d008      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d52:	4b07      	ldr	r3, [pc, #28]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	4904      	ldr	r1, [pc, #16]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3718      	adds	r7, #24
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	40021000 	.word	0x40021000
 8004d74:	40007000 	.word	0x40007000
 8004d78:	42420440 	.word	0x42420440

08004d7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b088      	sub	sp, #32
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61fb      	str	r3, [r7, #28]
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004d90:	2300      	movs	r3, #0
 8004d92:	60fb      	str	r3, [r7, #12]
 8004d94:	2300      	movs	r3, #0
 8004d96:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2b10      	cmp	r3, #16
 8004d9c:	d00a      	beq.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2b10      	cmp	r3, #16
 8004da2:	f200 808a 	bhi.w	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d045      	beq.n	8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d075      	beq.n	8004e9e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004db2:	e082      	b.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004db4:	4b46      	ldr	r3, [pc, #280]	@ (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004dba:	4b45      	ldr	r3, [pc, #276]	@ (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d07b      	beq.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	0c9b      	lsrs	r3, r3, #18
 8004dca:	f003 030f 	and.w	r3, r3, #15
 8004dce:	4a41      	ldr	r2, [pc, #260]	@ (8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004dd0:	5cd3      	ldrb	r3, [r2, r3]
 8004dd2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d015      	beq.n	8004e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004dde:	4b3c      	ldr	r3, [pc, #240]	@ (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	0c5b      	lsrs	r3, r3, #17
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	4a3b      	ldr	r2, [pc, #236]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004dea:	5cd3      	ldrb	r3, [r2, r3]
 8004dec:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00d      	beq.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004df8:	4a38      	ldr	r2, [pc, #224]	@ (8004edc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	fb02 f303 	mul.w	r3, r2, r3
 8004e06:	61fb      	str	r3, [r7, #28]
 8004e08:	e004      	b.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	4a34      	ldr	r2, [pc, #208]	@ (8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004e0e:	fb02 f303 	mul.w	r3, r2, r3
 8004e12:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004e14:	4b2e      	ldr	r3, [pc, #184]	@ (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e20:	d102      	bne.n	8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	61bb      	str	r3, [r7, #24]
      break;
 8004e26:	e04a      	b.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	005b      	lsls	r3, r3, #1
 8004e2c:	4a2d      	ldr	r2, [pc, #180]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e32:	085b      	lsrs	r3, r3, #1
 8004e34:	61bb      	str	r3, [r7, #24]
      break;
 8004e36:	e042      	b.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004e38:	4b25      	ldr	r3, [pc, #148]	@ (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e3a:	6a1b      	ldr	r3, [r3, #32]
 8004e3c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e48:	d108      	bne.n	8004e5c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004e54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e58:	61bb      	str	r3, [r7, #24]
 8004e5a:	e01f      	b.n	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e66:	d109      	bne.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004e68:	4b19      	ldr	r3, [pc, #100]	@ (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d003      	beq.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004e74:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004e78:	61bb      	str	r3, [r7, #24]
 8004e7a:	e00f      	b.n	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e86:	d11c      	bne.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004e88:	4b11      	ldr	r3, [pc, #68]	@ (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d016      	beq.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004e94:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004e98:	61bb      	str	r3, [r7, #24]
      break;
 8004e9a:	e012      	b.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004e9c:	e011      	b.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004e9e:	f7ff fe85 	bl	8004bac <HAL_RCC_GetPCLK2Freq>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	0b9b      	lsrs	r3, r3, #14
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	3301      	adds	r3, #1
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb6:	61bb      	str	r3, [r7, #24]
      break;
 8004eb8:	e004      	b.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004eba:	bf00      	nop
 8004ebc:	e002      	b.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004ebe:	bf00      	nop
 8004ec0:	e000      	b.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004ec2:	bf00      	nop
    }
  }
  return (frequency);
 8004ec4:	69bb      	ldr	r3, [r7, #24]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3720      	adds	r7, #32
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	08009c80 	.word	0x08009c80
 8004ed8:	08009c90 	.word	0x08009c90
 8004edc:	007a1200 	.word	0x007a1200
 8004ee0:	003d0900 	.word	0x003d0900
 8004ee4:	aaaaaaab 	.word	0xaaaaaaab

08004ee8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e041      	b.n	8004f7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d106      	bne.n	8004f14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f7fd fb18 	bl	8002544 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2202      	movs	r2, #2
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	3304      	adds	r3, #4
 8004f24:	4619      	mov	r1, r3
 8004f26:	4610      	mov	r0, r2
 8004f28:	f000 faa6 	bl	8005478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
	...

08004f88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d001      	beq.n	8004fa0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e032      	b.n	8005006 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2202      	movs	r2, #2
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a18      	ldr	r2, [pc, #96]	@ (8005010 <HAL_TIM_Base_Start+0x88>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d00e      	beq.n	8004fd0 <HAL_TIM_Base_Start+0x48>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fba:	d009      	beq.n	8004fd0 <HAL_TIM_Base_Start+0x48>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a14      	ldr	r2, [pc, #80]	@ (8005014 <HAL_TIM_Base_Start+0x8c>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d004      	beq.n	8004fd0 <HAL_TIM_Base_Start+0x48>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a13      	ldr	r2, [pc, #76]	@ (8005018 <HAL_TIM_Base_Start+0x90>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d111      	bne.n	8004ff4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f003 0307 	and.w	r3, r3, #7
 8004fda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2b06      	cmp	r3, #6
 8004fe0:	d010      	beq.n	8005004 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f042 0201 	orr.w	r2, r2, #1
 8004ff0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff2:	e007      	b.n	8005004 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	bc80      	pop	{r7}
 800500e:	4770      	bx	lr
 8005010:	40012c00 	.word	0x40012c00
 8005014:	40000400 	.word	0x40000400
 8005018:	40000800 	.word	0x40000800

0800501c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800502a:	b2db      	uxtb	r3, r3
 800502c:	2b01      	cmp	r3, #1
 800502e:	d001      	beq.n	8005034 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e03a      	b.n	80050aa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68da      	ldr	r2, [r3, #12]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f042 0201 	orr.w	r2, r2, #1
 800504a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a18      	ldr	r2, [pc, #96]	@ (80050b4 <HAL_TIM_Base_Start_IT+0x98>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d00e      	beq.n	8005074 <HAL_TIM_Base_Start_IT+0x58>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505e:	d009      	beq.n	8005074 <HAL_TIM_Base_Start_IT+0x58>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a14      	ldr	r2, [pc, #80]	@ (80050b8 <HAL_TIM_Base_Start_IT+0x9c>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d004      	beq.n	8005074 <HAL_TIM_Base_Start_IT+0x58>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a13      	ldr	r2, [pc, #76]	@ (80050bc <HAL_TIM_Base_Start_IT+0xa0>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d111      	bne.n	8005098 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f003 0307 	and.w	r3, r3, #7
 800507e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2b06      	cmp	r3, #6
 8005084:	d010      	beq.n	80050a8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f042 0201 	orr.w	r2, r2, #1
 8005094:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005096:	e007      	b.n	80050a8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f042 0201 	orr.w	r2, r2, #1
 80050a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bc80      	pop	{r7}
 80050b2:	4770      	bx	lr
 80050b4:	40012c00 	.word	0x40012c00
 80050b8:	40000400 	.word	0x40000400
 80050bc:	40000800 	.word	0x40000800

080050c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d020      	beq.n	8005124 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d01b      	beq.n	8005124 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f06f 0202 	mvn.w	r2, #2
 80050f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	f003 0303 	and.w	r3, r3, #3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f998 	bl	8005440 <HAL_TIM_IC_CaptureCallback>
 8005110:	e005      	b.n	800511e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 f98b 	bl	800542e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 f99a 	bl	8005452 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f003 0304 	and.w	r3, r3, #4
 800512a:	2b00      	cmp	r3, #0
 800512c:	d020      	beq.n	8005170 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f003 0304 	and.w	r3, r3, #4
 8005134:	2b00      	cmp	r3, #0
 8005136:	d01b      	beq.n	8005170 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f06f 0204 	mvn.w	r2, #4
 8005140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2202      	movs	r2, #2
 8005146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f972 	bl	8005440 <HAL_TIM_IC_CaptureCallback>
 800515c:	e005      	b.n	800516a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f965 	bl	800542e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 f974 	bl	8005452 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f003 0308 	and.w	r3, r3, #8
 8005176:	2b00      	cmp	r3, #0
 8005178:	d020      	beq.n	80051bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f003 0308 	and.w	r3, r3, #8
 8005180:	2b00      	cmp	r3, #0
 8005182:	d01b      	beq.n	80051bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f06f 0208 	mvn.w	r2, #8
 800518c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2204      	movs	r2, #4
 8005192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	f003 0303 	and.w	r3, r3, #3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f94c 	bl	8005440 <HAL_TIM_IC_CaptureCallback>
 80051a8:	e005      	b.n	80051b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f93f 	bl	800542e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f94e 	bl	8005452 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	f003 0310 	and.w	r3, r3, #16
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d020      	beq.n	8005208 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d01b      	beq.n	8005208 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f06f 0210 	mvn.w	r2, #16
 80051d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2208      	movs	r2, #8
 80051de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f926 	bl	8005440 <HAL_TIM_IC_CaptureCallback>
 80051f4:	e005      	b.n	8005202 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f919 	bl	800542e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f000 f928 	bl	8005452 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00c      	beq.n	800522c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	d007      	beq.n	800522c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f06f 0201 	mvn.w	r2, #1
 8005224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7fc f9ca 	bl	80015c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00c      	beq.n	8005250 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800523c:	2b00      	cmp	r3, #0
 800523e:	d007      	beq.n	8005250 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 fa7f 	bl	800574e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00c      	beq.n	8005274 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005260:	2b00      	cmp	r3, #0
 8005262:	d007      	beq.n	8005274 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800526c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f8f8 	bl	8005464 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 0320 	and.w	r3, r3, #32
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00c      	beq.n	8005298 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f003 0320 	and.w	r3, r3, #32
 8005284:	2b00      	cmp	r3, #0
 8005286:	d007      	beq.n	8005298 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f06f 0220 	mvn.w	r2, #32
 8005290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 fa52 	bl	800573c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005298:	bf00      	nop
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052aa:	2300      	movs	r3, #0
 80052ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d101      	bne.n	80052bc <HAL_TIM_ConfigClockSource+0x1c>
 80052b8:	2302      	movs	r3, #2
 80052ba:	e0b4      	b.n	8005426 <HAL_TIM_ConfigClockSource+0x186>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2202      	movs	r2, #2
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80052da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052f4:	d03e      	beq.n	8005374 <HAL_TIM_ConfigClockSource+0xd4>
 80052f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052fa:	f200 8087 	bhi.w	800540c <HAL_TIM_ConfigClockSource+0x16c>
 80052fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005302:	f000 8086 	beq.w	8005412 <HAL_TIM_ConfigClockSource+0x172>
 8005306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800530a:	d87f      	bhi.n	800540c <HAL_TIM_ConfigClockSource+0x16c>
 800530c:	2b70      	cmp	r3, #112	@ 0x70
 800530e:	d01a      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0xa6>
 8005310:	2b70      	cmp	r3, #112	@ 0x70
 8005312:	d87b      	bhi.n	800540c <HAL_TIM_ConfigClockSource+0x16c>
 8005314:	2b60      	cmp	r3, #96	@ 0x60
 8005316:	d050      	beq.n	80053ba <HAL_TIM_ConfigClockSource+0x11a>
 8005318:	2b60      	cmp	r3, #96	@ 0x60
 800531a:	d877      	bhi.n	800540c <HAL_TIM_ConfigClockSource+0x16c>
 800531c:	2b50      	cmp	r3, #80	@ 0x50
 800531e:	d03c      	beq.n	800539a <HAL_TIM_ConfigClockSource+0xfa>
 8005320:	2b50      	cmp	r3, #80	@ 0x50
 8005322:	d873      	bhi.n	800540c <HAL_TIM_ConfigClockSource+0x16c>
 8005324:	2b40      	cmp	r3, #64	@ 0x40
 8005326:	d058      	beq.n	80053da <HAL_TIM_ConfigClockSource+0x13a>
 8005328:	2b40      	cmp	r3, #64	@ 0x40
 800532a:	d86f      	bhi.n	800540c <HAL_TIM_ConfigClockSource+0x16c>
 800532c:	2b30      	cmp	r3, #48	@ 0x30
 800532e:	d064      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0x15a>
 8005330:	2b30      	cmp	r3, #48	@ 0x30
 8005332:	d86b      	bhi.n	800540c <HAL_TIM_ConfigClockSource+0x16c>
 8005334:	2b20      	cmp	r3, #32
 8005336:	d060      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0x15a>
 8005338:	2b20      	cmp	r3, #32
 800533a:	d867      	bhi.n	800540c <HAL_TIM_ConfigClockSource+0x16c>
 800533c:	2b00      	cmp	r3, #0
 800533e:	d05c      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0x15a>
 8005340:	2b10      	cmp	r3, #16
 8005342:	d05a      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0x15a>
 8005344:	e062      	b.n	800540c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005356:	f000 f974 	bl	8005642 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005368:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	609a      	str	r2, [r3, #8]
      break;
 8005372:	e04f      	b.n	8005414 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005384:	f000 f95d 	bl	8005642 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689a      	ldr	r2, [r3, #8]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005396:	609a      	str	r2, [r3, #8]
      break;
 8005398:	e03c      	b.n	8005414 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053a6:	461a      	mov	r2, r3
 80053a8:	f000 f8d4 	bl	8005554 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2150      	movs	r1, #80	@ 0x50
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 f92b 	bl	800560e <TIM_ITRx_SetConfig>
      break;
 80053b8:	e02c      	b.n	8005414 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80053c6:	461a      	mov	r2, r3
 80053c8:	f000 f8f2 	bl	80055b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2160      	movs	r1, #96	@ 0x60
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 f91b 	bl	800560e <TIM_ITRx_SetConfig>
      break;
 80053d8:	e01c      	b.n	8005414 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053e6:	461a      	mov	r2, r3
 80053e8:	f000 f8b4 	bl	8005554 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2140      	movs	r1, #64	@ 0x40
 80053f2:	4618      	mov	r0, r3
 80053f4:	f000 f90b 	bl	800560e <TIM_ITRx_SetConfig>
      break;
 80053f8:	e00c      	b.n	8005414 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4619      	mov	r1, r3
 8005404:	4610      	mov	r0, r2
 8005406:	f000 f902 	bl	800560e <TIM_ITRx_SetConfig>
      break;
 800540a:	e003      	b.n	8005414 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	73fb      	strb	r3, [r7, #15]
      break;
 8005410:	e000      	b.n	8005414 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005412:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005424:	7bfb      	ldrb	r3, [r7, #15]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800542e:	b480      	push	{r7}
 8005430:	b083      	sub	sp, #12
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	bc80      	pop	{r7}
 800543e:	4770      	bx	lr

08005440 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005448:	bf00      	nop
 800544a:	370c      	adds	r7, #12
 800544c:	46bd      	mov	sp, r7
 800544e:	bc80      	pop	{r7}
 8005450:	4770      	bx	lr

08005452 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005452:	b480      	push	{r7}
 8005454:	b083      	sub	sp, #12
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800545a:	bf00      	nop
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	bc80      	pop	{r7}
 8005462:	4770      	bx	lr

08005464 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005464:	b480      	push	{r7}
 8005466:	b083      	sub	sp, #12
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800546c:	bf00      	nop
 800546e:	370c      	adds	r7, #12
 8005470:	46bd      	mov	sp, r7
 8005472:	bc80      	pop	{r7}
 8005474:	4770      	bx	lr
	...

08005478 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005478:	b480      	push	{r7}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4a2f      	ldr	r2, [pc, #188]	@ (8005548 <TIM_Base_SetConfig+0xd0>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d00b      	beq.n	80054a8 <TIM_Base_SetConfig+0x30>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005496:	d007      	beq.n	80054a8 <TIM_Base_SetConfig+0x30>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	4a2c      	ldr	r2, [pc, #176]	@ (800554c <TIM_Base_SetConfig+0xd4>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d003      	beq.n	80054a8 <TIM_Base_SetConfig+0x30>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a2b      	ldr	r2, [pc, #172]	@ (8005550 <TIM_Base_SetConfig+0xd8>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d108      	bne.n	80054ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a22      	ldr	r2, [pc, #136]	@ (8005548 <TIM_Base_SetConfig+0xd0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00b      	beq.n	80054da <TIM_Base_SetConfig+0x62>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054c8:	d007      	beq.n	80054da <TIM_Base_SetConfig+0x62>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a1f      	ldr	r2, [pc, #124]	@ (800554c <TIM_Base_SetConfig+0xd4>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d003      	beq.n	80054da <TIM_Base_SetConfig+0x62>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a1e      	ldr	r2, [pc, #120]	@ (8005550 <TIM_Base_SetConfig+0xd8>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d108      	bne.n	80054ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	689a      	ldr	r2, [r3, #8]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a0d      	ldr	r2, [pc, #52]	@ (8005548 <TIM_Base_SetConfig+0xd0>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d103      	bne.n	8005520 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	691a      	ldr	r2, [r3, #16]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d005      	beq.n	800553e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	f023 0201 	bic.w	r2, r3, #1
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	611a      	str	r2, [r3, #16]
  }
}
 800553e:	bf00      	nop
 8005540:	3714      	adds	r7, #20
 8005542:	46bd      	mov	sp, r7
 8005544:	bc80      	pop	{r7}
 8005546:	4770      	bx	lr
 8005548:	40012c00 	.word	0x40012c00
 800554c:	40000400 	.word	0x40000400
 8005550:	40000800 	.word	0x40000800

08005554 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005554:	b480      	push	{r7}
 8005556:	b087      	sub	sp, #28
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	f023 0201 	bic.w	r2, r3, #1
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800557e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	011b      	lsls	r3, r3, #4
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	4313      	orrs	r3, r2
 8005588:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f023 030a 	bic.w	r3, r3, #10
 8005590:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	621a      	str	r2, [r3, #32]
}
 80055a6:	bf00      	nop
 80055a8:	371c      	adds	r7, #28
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bc80      	pop	{r7}
 80055ae:	4770      	bx	lr

080055b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6a1b      	ldr	r3, [r3, #32]
 80055c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	f023 0210 	bic.w	r2, r3, #16
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	031b      	lsls	r3, r3, #12
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	011b      	lsls	r3, r3, #4
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	621a      	str	r2, [r3, #32]
}
 8005604:	bf00      	nop
 8005606:	371c      	adds	r7, #28
 8005608:	46bd      	mov	sp, r7
 800560a:	bc80      	pop	{r7}
 800560c:	4770      	bx	lr

0800560e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800560e:	b480      	push	{r7}
 8005610:	b085      	sub	sp, #20
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
 8005616:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005624:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	4313      	orrs	r3, r2
 800562c:	f043 0307 	orr.w	r3, r3, #7
 8005630:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	609a      	str	r2, [r3, #8]
}
 8005638:	bf00      	nop
 800563a:	3714      	adds	r7, #20
 800563c:	46bd      	mov	sp, r7
 800563e:	bc80      	pop	{r7}
 8005640:	4770      	bx	lr

08005642 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005642:	b480      	push	{r7}
 8005644:	b087      	sub	sp, #28
 8005646:	af00      	add	r7, sp, #0
 8005648:	60f8      	str	r0, [r7, #12]
 800564a:	60b9      	str	r1, [r7, #8]
 800564c:	607a      	str	r2, [r7, #4]
 800564e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800565c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	021a      	lsls	r2, r3, #8
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	431a      	orrs	r2, r3
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	4313      	orrs	r3, r2
 800566a:	697a      	ldr	r2, [r7, #20]
 800566c:	4313      	orrs	r3, r2
 800566e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	609a      	str	r2, [r3, #8]
}
 8005676:	bf00      	nop
 8005678:	371c      	adds	r7, #28
 800567a:	46bd      	mov	sp, r7
 800567c:	bc80      	pop	{r7}
 800567e:	4770      	bx	lr

08005680 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005690:	2b01      	cmp	r3, #1
 8005692:	d101      	bne.n	8005698 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005694:	2302      	movs	r3, #2
 8005696:	e046      	b.n	8005726 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2202      	movs	r2, #2
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a16      	ldr	r2, [pc, #88]	@ (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d00e      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e4:	d009      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a12      	ldr	r2, [pc, #72]	@ (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d004      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a10      	ldr	r2, [pc, #64]	@ (8005738 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d10c      	bne.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005700:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	4313      	orrs	r3, r2
 800570a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68ba      	ldr	r2, [r7, #8]
 8005712:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3714      	adds	r7, #20
 800572a:	46bd      	mov	sp, r7
 800572c:	bc80      	pop	{r7}
 800572e:	4770      	bx	lr
 8005730:	40012c00 	.word	0x40012c00
 8005734:	40000400 	.word	0x40000400
 8005738:	40000800 	.word	0x40000800

0800573c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	bc80      	pop	{r7}
 800574c:	4770      	bx	lr

0800574e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800574e:	b480      	push	{r7}
 8005750:	b083      	sub	sp, #12
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005756:	bf00      	nop
 8005758:	370c      	adds	r7, #12
 800575a:	46bd      	mov	sp, r7
 800575c:	bc80      	pop	{r7}
 800575e:	4770      	bx	lr

08005760 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d101      	bne.n	8005772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e042      	b.n	80057f8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d106      	bne.n	800578c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f7fc ff14 	bl	80025b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2224      	movs	r2, #36	@ 0x24
 8005790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 fdb7 	bl	8006318 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	691a      	ldr	r2, [r3, #16]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695a      	ldr	r2, [r3, #20]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68da      	ldr	r2, [r3, #12]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2220      	movs	r2, #32
 80057e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08a      	sub	sp, #40	@ 0x28
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	603b      	str	r3, [r7, #0]
 800580c:	4613      	mov	r3, r2
 800580e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005810:	2300      	movs	r3, #0
 8005812:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b20      	cmp	r3, #32
 800581e:	d175      	bne.n	800590c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d002      	beq.n	800582c <HAL_UART_Transmit+0x2c>
 8005826:	88fb      	ldrh	r3, [r7, #6]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e06e      	b.n	800590e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2221      	movs	r2, #33	@ 0x21
 800583a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800583e:	f7fd f893 	bl	8002968 <HAL_GetTick>
 8005842:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	88fa      	ldrh	r2, [r7, #6]
 8005848:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	88fa      	ldrh	r2, [r7, #6]
 800584e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005858:	d108      	bne.n	800586c <HAL_UART_Transmit+0x6c>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d104      	bne.n	800586c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005862:	2300      	movs	r3, #0
 8005864:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	61bb      	str	r3, [r7, #24]
 800586a:	e003      	b.n	8005874 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005870:	2300      	movs	r3, #0
 8005872:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005874:	e02e      	b.n	80058d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	2200      	movs	r2, #0
 800587e:	2180      	movs	r1, #128	@ 0x80
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 fb1c 	bl	8005ebe <UART_WaitOnFlagUntilTimeout>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d005      	beq.n	8005898 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e03a      	b.n	800590e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10b      	bne.n	80058b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	881b      	ldrh	r3, [r3, #0]
 80058a2:	461a      	mov	r2, r3
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	3302      	adds	r3, #2
 80058b2:	61bb      	str	r3, [r7, #24]
 80058b4:	e007      	b.n	80058c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	781a      	ldrb	r2, [r3, #0]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	3301      	adds	r3, #1
 80058c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3b01      	subs	r3, #1
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058d8:	b29b      	uxth	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1cb      	bne.n	8005876 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2200      	movs	r2, #0
 80058e6:	2140      	movs	r1, #64	@ 0x40
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 fae8 	bl	8005ebe <UART_WaitOnFlagUntilTimeout>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e006      	b.n	800590e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2220      	movs	r2, #32
 8005904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005908:	2300      	movs	r3, #0
 800590a:	e000      	b.n	800590e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800590c:	2302      	movs	r3, #2
  }
}
 800590e:	4618      	mov	r0, r3
 8005910:	3720      	adds	r7, #32
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b084      	sub	sp, #16
 800591a:	af00      	add	r7, sp, #0
 800591c:	60f8      	str	r0, [r7, #12]
 800591e:	60b9      	str	r1, [r7, #8]
 8005920:	4613      	mov	r3, r2
 8005922:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b20      	cmp	r3, #32
 800592e:	d112      	bne.n	8005956 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <HAL_UART_Receive_IT+0x26>
 8005936:	88fb      	ldrh	r3, [r7, #6]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d101      	bne.n	8005940 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e00b      	b.n	8005958 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005946:	88fb      	ldrh	r3, [r7, #6]
 8005948:	461a      	mov	r2, r3
 800594a:	68b9      	ldr	r1, [r7, #8]
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 fb0f 	bl	8005f70 <UART_Start_Receive_IT>
 8005952:	4603      	mov	r3, r0
 8005954:	e000      	b.n	8005958 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005956:	2302      	movs	r3, #2
  }
}
 8005958:	4618      	mov	r0, r3
 800595a:	3710      	adds	r7, #16
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b0ba      	sub	sp, #232	@ 0xe8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005986:	2300      	movs	r3, #0
 8005988:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800598c:	2300      	movs	r3, #0
 800598e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800599e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10f      	bne.n	80059c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059aa:	f003 0320 	and.w	r3, r3, #32
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d009      	beq.n	80059c6 <HAL_UART_IRQHandler+0x66>
 80059b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b6:	f003 0320 	and.w	r3, r3, #32
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d003      	beq.n	80059c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fbec 	bl	800619c <UART_Receive_IT>
      return;
 80059c4:	e25b      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80059c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 80de 	beq.w	8005b8c <HAL_UART_IRQHandler+0x22c>
 80059d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d106      	bne.n	80059ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 80d1 	beq.w	8005b8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00b      	beq.n	8005a0e <HAL_UART_IRQHandler+0xae>
 80059f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d005      	beq.n	8005a0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a06:	f043 0201 	orr.w	r2, r3, #1
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a12:	f003 0304 	and.w	r3, r3, #4
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00b      	beq.n	8005a32 <HAL_UART_IRQHandler+0xd2>
 8005a1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d005      	beq.n	8005a32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a2a:	f043 0202 	orr.w	r2, r3, #2
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00b      	beq.n	8005a56 <HAL_UART_IRQHandler+0xf6>
 8005a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d005      	beq.n	8005a56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4e:	f043 0204 	orr.w	r2, r3, #4
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a5a:	f003 0308 	and.w	r3, r3, #8
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d011      	beq.n	8005a86 <HAL_UART_IRQHandler+0x126>
 8005a62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a66:	f003 0320 	and.w	r3, r3, #32
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d105      	bne.n	8005a7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a72:	f003 0301 	and.w	r3, r3, #1
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d005      	beq.n	8005a86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a7e:	f043 0208 	orr.w	r2, r3, #8
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f000 81f2 	beq.w	8005e74 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a94:	f003 0320 	and.w	r3, r3, #32
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d008      	beq.n	8005aae <HAL_UART_IRQHandler+0x14e>
 8005a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa0:	f003 0320 	and.w	r3, r3, #32
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d002      	beq.n	8005aae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 fb77 	bl	800619c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	bf14      	ite	ne
 8005abc:	2301      	movne	r3, #1
 8005abe:	2300      	moveq	r3, #0
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aca:	f003 0308 	and.w	r3, r3, #8
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d103      	bne.n	8005ada <HAL_UART_IRQHandler+0x17a>
 8005ad2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d04f      	beq.n	8005b7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 fa81 	bl	8005fe2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d041      	beq.n	8005b72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	3314      	adds	r3, #20
 8005af4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005afc:	e853 3f00 	ldrex	r3, [r3]
 8005b00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3314      	adds	r3, #20
 8005b16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005b1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005b1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005b26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005b2a:	e841 2300 	strex	r3, r2, [r1]
 8005b2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005b32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1d9      	bne.n	8005aee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d013      	beq.n	8005b6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b46:	4a7e      	ldr	r2, [pc, #504]	@ (8005d40 <HAL_UART_IRQHandler+0x3e0>)
 8005b48:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7fd fd86 	bl	8003660 <HAL_DMA_Abort_IT>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d016      	beq.n	8005b88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005b64:	4610      	mov	r0, r2
 8005b66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b68:	e00e      	b.n	8005b88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 f993 	bl	8005e96 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b70:	e00a      	b.n	8005b88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f98f 	bl	8005e96 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b78:	e006      	b.n	8005b88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f98b 	bl	8005e96 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005b86:	e175      	b.n	8005e74 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b88:	bf00      	nop
    return;
 8005b8a:	e173      	b.n	8005e74 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	f040 814f 	bne.w	8005e34 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b9a:	f003 0310 	and.w	r3, r3, #16
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f000 8148 	beq.w	8005e34 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ba8:	f003 0310 	and.w	r3, r3, #16
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f000 8141 	beq.w	8005e34 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	60bb      	str	r3, [r7, #8]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	60bb      	str	r3, [r7, #8]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	60bb      	str	r3, [r7, #8]
 8005bc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	f000 80b6 	beq.w	8005d44 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005be4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f000 8145 	beq.w	8005e78 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005bf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	f080 813e 	bcs.w	8005e78 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	f000 8088 	beq.w	8005d20 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	330c      	adds	r3, #12
 8005c16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c1e:	e853 3f00 	ldrex	r3, [r3]
 8005c22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c2e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	330c      	adds	r3, #12
 8005c38:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005c3c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c44:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c48:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c4c:	e841 2300 	strex	r3, r2, [r1]
 8005c50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1d9      	bne.n	8005c10 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	3314      	adds	r3, #20
 8005c62:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c66:	e853 3f00 	ldrex	r3, [r3]
 8005c6a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c6e:	f023 0301 	bic.w	r3, r3, #1
 8005c72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	3314      	adds	r3, #20
 8005c7c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c80:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005c84:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c86:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c88:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c8c:	e841 2300 	strex	r3, r2, [r1]
 8005c90:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1e1      	bne.n	8005c5c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	3314      	adds	r3, #20
 8005c9e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ca2:	e853 3f00 	ldrex	r3, [r3]
 8005ca6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ca8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005caa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3314      	adds	r3, #20
 8005cb8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005cbc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005cbe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005cc2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005cc4:	e841 2300 	strex	r3, r2, [r1]
 8005cc8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005cca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e3      	bne.n	8005c98 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	330c      	adds	r3, #12
 8005ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ce8:	e853 3f00 	ldrex	r3, [r3]
 8005cec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005cee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cf0:	f023 0310 	bic.w	r3, r3, #16
 8005cf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	330c      	adds	r3, #12
 8005cfe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d02:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005d04:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1e3      	bne.n	8005cde <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7fd fc65 	bl	80035ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2202      	movs	r2, #2
 8005d24:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	4619      	mov	r1, r3
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f8b6 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d3c:	e09c      	b.n	8005e78 <HAL_UART_IRQHandler+0x518>
 8005d3e:	bf00      	nop
 8005d40:	080060a7 	.word	0x080060a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 808e 	beq.w	8005e7c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005d60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8089 	beq.w	8005e7c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	330c      	adds	r3, #12
 8005d70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d74:	e853 3f00 	ldrex	r3, [r3]
 8005d78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	330c      	adds	r3, #12
 8005d8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005d8e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d96:	e841 2300 	strex	r3, r2, [r1]
 8005d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1e3      	bne.n	8005d6a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3314      	adds	r3, #20
 8005da8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dac:	e853 3f00 	ldrex	r3, [r3]
 8005db0:	623b      	str	r3, [r7, #32]
   return(result);
 8005db2:	6a3b      	ldr	r3, [r7, #32]
 8005db4:	f023 0301 	bic.w	r3, r3, #1
 8005db8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	3314      	adds	r3, #20
 8005dc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005dc6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dce:	e841 2300 	strex	r3, r2, [r1]
 8005dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1e3      	bne.n	8005da2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	330c      	adds	r3, #12
 8005dee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	e853 3f00 	ldrex	r3, [r3]
 8005df6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f023 0310 	bic.w	r3, r3, #16
 8005dfe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	330c      	adds	r3, #12
 8005e08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005e0c:	61fa      	str	r2, [r7, #28]
 8005e0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e10:	69b9      	ldr	r1, [r7, #24]
 8005e12:	69fa      	ldr	r2, [r7, #28]
 8005e14:	e841 2300 	strex	r3, r2, [r1]
 8005e18:	617b      	str	r3, [r7, #20]
   return(result);
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1e3      	bne.n	8005de8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2202      	movs	r2, #2
 8005e24:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e26:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 f83b 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e32:	e023      	b.n	8005e7c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d009      	beq.n	8005e54 <HAL_UART_IRQHandler+0x4f4>
 8005e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d003      	beq.n	8005e54 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 f93e 	bl	80060ce <UART_Transmit_IT>
    return;
 8005e52:	e014      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00e      	beq.n	8005e7e <HAL_UART_IRQHandler+0x51e>
 8005e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d008      	beq.n	8005e7e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 f97d 	bl	800616c <UART_EndTransmit_IT>
    return;
 8005e72:	e004      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
    return;
 8005e74:	bf00      	nop
 8005e76:	e002      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
      return;
 8005e78:	bf00      	nop
 8005e7a:	e000      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
      return;
 8005e7c:	bf00      	nop
  }
}
 8005e7e:	37e8      	adds	r7, #232	@ 0xe8
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bc80      	pop	{r7}
 8005e94:	4770      	bx	lr

08005e96 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e96:	b480      	push	{r7}
 8005e98:	b083      	sub	sp, #12
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e9e:	bf00      	nop
 8005ea0:	370c      	adds	r7, #12
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bc80      	pop	{r7}
 8005ea6:	4770      	bx	lr

08005ea8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bc80      	pop	{r7}
 8005ebc:	4770      	bx	lr

08005ebe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b086      	sub	sp, #24
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	603b      	str	r3, [r7, #0]
 8005eca:	4613      	mov	r3, r2
 8005ecc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ece:	e03b      	b.n	8005f48 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ed0:	6a3b      	ldr	r3, [r7, #32]
 8005ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed6:	d037      	beq.n	8005f48 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ed8:	f7fc fd46 	bl	8002968 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	6a3a      	ldr	r2, [r7, #32]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d302      	bcc.n	8005eee <UART_WaitOnFlagUntilTimeout+0x30>
 8005ee8:	6a3b      	ldr	r3, [r7, #32]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d101      	bne.n	8005ef2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e03a      	b.n	8005f68 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	f003 0304 	and.w	r3, r3, #4
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d023      	beq.n	8005f48 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	2b80      	cmp	r3, #128	@ 0x80
 8005f04:	d020      	beq.n	8005f48 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	2b40      	cmp	r3, #64	@ 0x40
 8005f0a:	d01d      	beq.n	8005f48 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0308 	and.w	r3, r3, #8
 8005f16:	2b08      	cmp	r3, #8
 8005f18:	d116      	bne.n	8005f48 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	617b      	str	r3, [r7, #20]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	617b      	str	r3, [r7, #20]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f000 f856 	bl	8005fe2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2208      	movs	r2, #8
 8005f3a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e00f      	b.n	8005f68 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	4013      	ands	r3, r2
 8005f52:	68ba      	ldr	r2, [r7, #8]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	bf0c      	ite	eq
 8005f58:	2301      	moveq	r3, #1
 8005f5a:	2300      	movne	r3, #0
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	461a      	mov	r2, r3
 8005f60:	79fb      	ldrb	r3, [r7, #7]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d0b4      	beq.n	8005ed0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3718      	adds	r7, #24
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	68ba      	ldr	r2, [r7, #8]
 8005f82:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	88fa      	ldrh	r2, [r7, #6]
 8005f88:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	88fa      	ldrh	r2, [r7, #6]
 8005f8e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2222      	movs	r2, #34	@ 0x22
 8005f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d007      	beq.n	8005fb6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68da      	ldr	r2, [r3, #12]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fb4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	695a      	ldr	r2, [r3, #20]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f042 0201 	orr.w	r2, r2, #1
 8005fc4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68da      	ldr	r2, [r3, #12]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f042 0220 	orr.w	r2, r2, #32
 8005fd4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bc80      	pop	{r7}
 8005fe0:	4770      	bx	lr

08005fe2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fe2:	b480      	push	{r7}
 8005fe4:	b095      	sub	sp, #84	@ 0x54
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	330c      	adds	r3, #12
 8005ff0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ff4:	e853 3f00 	ldrex	r3, [r3]
 8005ff8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006000:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	330c      	adds	r3, #12
 8006008:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800600a:	643a      	str	r2, [r7, #64]	@ 0x40
 800600c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006010:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006012:	e841 2300 	strex	r3, r2, [r1]
 8006016:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800601a:	2b00      	cmp	r3, #0
 800601c:	d1e5      	bne.n	8005fea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	3314      	adds	r3, #20
 8006024:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	e853 3f00 	ldrex	r3, [r3]
 800602c:	61fb      	str	r3, [r7, #28]
   return(result);
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	f023 0301 	bic.w	r3, r3, #1
 8006034:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	3314      	adds	r3, #20
 800603c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800603e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006040:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006042:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006044:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006046:	e841 2300 	strex	r3, r2, [r1]
 800604a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800604c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604e:	2b00      	cmp	r3, #0
 8006050:	d1e5      	bne.n	800601e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006056:	2b01      	cmp	r3, #1
 8006058:	d119      	bne.n	800608e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	330c      	adds	r3, #12
 8006060:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	e853 3f00 	ldrex	r3, [r3]
 8006068:	60bb      	str	r3, [r7, #8]
   return(result);
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	f023 0310 	bic.w	r3, r3, #16
 8006070:	647b      	str	r3, [r7, #68]	@ 0x44
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	330c      	adds	r3, #12
 8006078:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800607a:	61ba      	str	r2, [r7, #24]
 800607c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607e:	6979      	ldr	r1, [r7, #20]
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	e841 2300 	strex	r3, r2, [r1]
 8006086:	613b      	str	r3, [r7, #16]
   return(result);
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1e5      	bne.n	800605a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2220      	movs	r2, #32
 8006092:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800609c:	bf00      	nop
 800609e:	3754      	adds	r7, #84	@ 0x54
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bc80      	pop	{r7}
 80060a4:	4770      	bx	lr

080060a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b084      	sub	sp, #16
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060c0:	68f8      	ldr	r0, [r7, #12]
 80060c2:	f7ff fee8 	bl	8005e96 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060c6:	bf00      	nop
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b085      	sub	sp, #20
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	2b21      	cmp	r3, #33	@ 0x21
 80060e0:	d13e      	bne.n	8006160 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060ea:	d114      	bne.n	8006116 <UART_Transmit_IT+0x48>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d110      	bne.n	8006116 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6a1b      	ldr	r3, [r3, #32]
 80060f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	881b      	ldrh	r3, [r3, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006108:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	1c9a      	adds	r2, r3, #2
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	621a      	str	r2, [r3, #32]
 8006114:	e008      	b.n	8006128 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	1c59      	adds	r1, r3, #1
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	6211      	str	r1, [r2, #32]
 8006120:	781a      	ldrb	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800612c:	b29b      	uxth	r3, r3
 800612e:	3b01      	subs	r3, #1
 8006130:	b29b      	uxth	r3, r3
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	4619      	mov	r1, r3
 8006136:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10f      	bne.n	800615c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68da      	ldr	r2, [r3, #12]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800614a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68da      	ldr	r2, [r3, #12]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800615a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800615c:	2300      	movs	r3, #0
 800615e:	e000      	b.n	8006162 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006160:	2302      	movs	r3, #2
  }
}
 8006162:	4618      	mov	r0, r3
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	bc80      	pop	{r7}
 800616a:	4770      	bx	lr

0800616c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68da      	ldr	r2, [r3, #12]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006182:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2220      	movs	r2, #32
 8006188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f7ff fe79 	bl	8005e84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	3708      	adds	r7, #8
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b08c      	sub	sp, #48	@ 0x30
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	2b22      	cmp	r3, #34	@ 0x22
 80061ae:	f040 80ae 	bne.w	800630e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ba:	d117      	bne.n	80061ec <UART_Receive_IT+0x50>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d113      	bne.n	80061ec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80061c4:	2300      	movs	r3, #0
 80061c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061cc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061da:	b29a      	uxth	r2, r3
 80061dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e4:	1c9a      	adds	r2, r3, #2
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80061ea:	e026      	b.n	800623a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80061f2:	2300      	movs	r3, #0
 80061f4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061fe:	d007      	beq.n	8006210 <UART_Receive_IT+0x74>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d10a      	bne.n	800621e <UART_Receive_IT+0x82>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d106      	bne.n	800621e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	b2da      	uxtb	r2, r3
 8006218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800621a:	701a      	strb	r2, [r3, #0]
 800621c:	e008      	b.n	8006230 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	b2db      	uxtb	r3, r3
 8006226:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800622a:	b2da      	uxtb	r2, r3
 800622c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006234:	1c5a      	adds	r2, r3, #1
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800623e:	b29b      	uxth	r3, r3
 8006240:	3b01      	subs	r3, #1
 8006242:	b29b      	uxth	r3, r3
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	4619      	mov	r1, r3
 8006248:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800624a:	2b00      	cmp	r3, #0
 800624c:	d15d      	bne.n	800630a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f022 0220 	bic.w	r2, r2, #32
 800625c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68da      	ldr	r2, [r3, #12]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800626c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	695a      	ldr	r2, [r3, #20]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0201 	bic.w	r2, r2, #1
 800627c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2220      	movs	r2, #32
 8006282:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006290:	2b01      	cmp	r3, #1
 8006292:	d135      	bne.n	8006300 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	330c      	adds	r3, #12
 80062a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	e853 3f00 	ldrex	r3, [r3]
 80062a8:	613b      	str	r3, [r7, #16]
   return(result);
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	f023 0310 	bic.w	r3, r3, #16
 80062b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	330c      	adds	r3, #12
 80062b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ba:	623a      	str	r2, [r7, #32]
 80062bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062be:	69f9      	ldr	r1, [r7, #28]
 80062c0:	6a3a      	ldr	r2, [r7, #32]
 80062c2:	e841 2300 	strex	r3, r2, [r1]
 80062c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1e5      	bne.n	800629a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0310 	and.w	r3, r3, #16
 80062d8:	2b10      	cmp	r3, #16
 80062da:	d10a      	bne.n	80062f2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062dc:	2300      	movs	r3, #0
 80062de:	60fb      	str	r3, [r7, #12]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	60fb      	str	r3, [r7, #12]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	60fb      	str	r3, [r7, #12]
 80062f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062f6:	4619      	mov	r1, r3
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f7ff fdd5 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
 80062fe:	e002      	b.n	8006306 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f7fb fa71 	bl	80017e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006306:	2300      	movs	r3, #0
 8006308:	e002      	b.n	8006310 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	e000      	b.n	8006310 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800630e:	2302      	movs	r3, #2
  }
}
 8006310:	4618      	mov	r0, r3
 8006312:	3730      	adds	r7, #48	@ 0x30
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68da      	ldr	r2, [r3, #12]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	689a      	ldr	r2, [r3, #8]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	431a      	orrs	r2, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	695b      	ldr	r3, [r3, #20]
 8006344:	4313      	orrs	r3, r2
 8006346:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006352:	f023 030c 	bic.w	r3, r3, #12
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	6812      	ldr	r2, [r2, #0]
 800635a:	68b9      	ldr	r1, [r7, #8]
 800635c:	430b      	orrs	r3, r1
 800635e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	699a      	ldr	r2, [r3, #24]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	430a      	orrs	r2, r1
 8006374:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a2c      	ldr	r2, [pc, #176]	@ (800642c <UART_SetConfig+0x114>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d103      	bne.n	8006388 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006380:	f7fe fc14 	bl	8004bac <HAL_RCC_GetPCLK2Freq>
 8006384:	60f8      	str	r0, [r7, #12]
 8006386:	e002      	b.n	800638e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006388:	f7fe fbfc 	bl	8004b84 <HAL_RCC_GetPCLK1Freq>
 800638c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	4613      	mov	r3, r2
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	4413      	add	r3, r2
 8006396:	009a      	lsls	r2, r3, #2
 8006398:	441a      	add	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063a4:	4a22      	ldr	r2, [pc, #136]	@ (8006430 <UART_SetConfig+0x118>)
 80063a6:	fba2 2303 	umull	r2, r3, r2, r3
 80063aa:	095b      	lsrs	r3, r3, #5
 80063ac:	0119      	lsls	r1, r3, #4
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	4613      	mov	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	009a      	lsls	r2, r3, #2
 80063b8:	441a      	add	r2, r3
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80063c4:	4b1a      	ldr	r3, [pc, #104]	@ (8006430 <UART_SetConfig+0x118>)
 80063c6:	fba3 0302 	umull	r0, r3, r3, r2
 80063ca:	095b      	lsrs	r3, r3, #5
 80063cc:	2064      	movs	r0, #100	@ 0x64
 80063ce:	fb00 f303 	mul.w	r3, r0, r3
 80063d2:	1ad3      	subs	r3, r2, r3
 80063d4:	011b      	lsls	r3, r3, #4
 80063d6:	3332      	adds	r3, #50	@ 0x32
 80063d8:	4a15      	ldr	r2, [pc, #84]	@ (8006430 <UART_SetConfig+0x118>)
 80063da:	fba2 2303 	umull	r2, r3, r2, r3
 80063de:	095b      	lsrs	r3, r3, #5
 80063e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063e4:	4419      	add	r1, r3
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	4613      	mov	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	009a      	lsls	r2, r3, #2
 80063f0:	441a      	add	r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80063fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006430 <UART_SetConfig+0x118>)
 80063fe:	fba3 0302 	umull	r0, r3, r3, r2
 8006402:	095b      	lsrs	r3, r3, #5
 8006404:	2064      	movs	r0, #100	@ 0x64
 8006406:	fb00 f303 	mul.w	r3, r0, r3
 800640a:	1ad3      	subs	r3, r2, r3
 800640c:	011b      	lsls	r3, r3, #4
 800640e:	3332      	adds	r3, #50	@ 0x32
 8006410:	4a07      	ldr	r2, [pc, #28]	@ (8006430 <UART_SetConfig+0x118>)
 8006412:	fba2 2303 	umull	r2, r3, r2, r3
 8006416:	095b      	lsrs	r3, r3, #5
 8006418:	f003 020f 	and.w	r2, r3, #15
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	440a      	add	r2, r1
 8006422:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006424:	bf00      	nop
 8006426:	3710      	adds	r7, #16
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}
 800642c:	40013800 	.word	0x40013800
 8006430:	51eb851f 	.word	0x51eb851f

08006434 <__cvt>:
 8006434:	2b00      	cmp	r3, #0
 8006436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800643a:	461d      	mov	r5, r3
 800643c:	bfbb      	ittet	lt
 800643e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006442:	461d      	movlt	r5, r3
 8006444:	2300      	movge	r3, #0
 8006446:	232d      	movlt	r3, #45	@ 0x2d
 8006448:	b088      	sub	sp, #32
 800644a:	4614      	mov	r4, r2
 800644c:	bfb8      	it	lt
 800644e:	4614      	movlt	r4, r2
 8006450:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006452:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006454:	7013      	strb	r3, [r2, #0]
 8006456:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006458:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800645c:	f023 0820 	bic.w	r8, r3, #32
 8006460:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006464:	d005      	beq.n	8006472 <__cvt+0x3e>
 8006466:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800646a:	d100      	bne.n	800646e <__cvt+0x3a>
 800646c:	3601      	adds	r6, #1
 800646e:	2302      	movs	r3, #2
 8006470:	e000      	b.n	8006474 <__cvt+0x40>
 8006472:	2303      	movs	r3, #3
 8006474:	aa07      	add	r2, sp, #28
 8006476:	9204      	str	r2, [sp, #16]
 8006478:	aa06      	add	r2, sp, #24
 800647a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800647e:	e9cd 3600 	strd	r3, r6, [sp]
 8006482:	4622      	mov	r2, r4
 8006484:	462b      	mov	r3, r5
 8006486:	f000 fed3 	bl	8007230 <_dtoa_r>
 800648a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800648e:	4607      	mov	r7, r0
 8006490:	d119      	bne.n	80064c6 <__cvt+0x92>
 8006492:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006494:	07db      	lsls	r3, r3, #31
 8006496:	d50e      	bpl.n	80064b6 <__cvt+0x82>
 8006498:	eb00 0906 	add.w	r9, r0, r6
 800649c:	2200      	movs	r2, #0
 800649e:	2300      	movs	r3, #0
 80064a0:	4620      	mov	r0, r4
 80064a2:	4629      	mov	r1, r5
 80064a4:	f7fa fa80 	bl	80009a8 <__aeabi_dcmpeq>
 80064a8:	b108      	cbz	r0, 80064ae <__cvt+0x7a>
 80064aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80064ae:	2230      	movs	r2, #48	@ 0x30
 80064b0:	9b07      	ldr	r3, [sp, #28]
 80064b2:	454b      	cmp	r3, r9
 80064b4:	d31e      	bcc.n	80064f4 <__cvt+0xc0>
 80064b6:	4638      	mov	r0, r7
 80064b8:	9b07      	ldr	r3, [sp, #28]
 80064ba:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80064bc:	1bdb      	subs	r3, r3, r7
 80064be:	6013      	str	r3, [r2, #0]
 80064c0:	b008      	add	sp, #32
 80064c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80064ca:	eb00 0906 	add.w	r9, r0, r6
 80064ce:	d1e5      	bne.n	800649c <__cvt+0x68>
 80064d0:	7803      	ldrb	r3, [r0, #0]
 80064d2:	2b30      	cmp	r3, #48	@ 0x30
 80064d4:	d10a      	bne.n	80064ec <__cvt+0xb8>
 80064d6:	2200      	movs	r2, #0
 80064d8:	2300      	movs	r3, #0
 80064da:	4620      	mov	r0, r4
 80064dc:	4629      	mov	r1, r5
 80064de:	f7fa fa63 	bl	80009a8 <__aeabi_dcmpeq>
 80064e2:	b918      	cbnz	r0, 80064ec <__cvt+0xb8>
 80064e4:	f1c6 0601 	rsb	r6, r6, #1
 80064e8:	f8ca 6000 	str.w	r6, [sl]
 80064ec:	f8da 3000 	ldr.w	r3, [sl]
 80064f0:	4499      	add	r9, r3
 80064f2:	e7d3      	b.n	800649c <__cvt+0x68>
 80064f4:	1c59      	adds	r1, r3, #1
 80064f6:	9107      	str	r1, [sp, #28]
 80064f8:	701a      	strb	r2, [r3, #0]
 80064fa:	e7d9      	b.n	80064b0 <__cvt+0x7c>

080064fc <__exponent>:
 80064fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064fe:	2900      	cmp	r1, #0
 8006500:	bfb6      	itet	lt
 8006502:	232d      	movlt	r3, #45	@ 0x2d
 8006504:	232b      	movge	r3, #43	@ 0x2b
 8006506:	4249      	neglt	r1, r1
 8006508:	2909      	cmp	r1, #9
 800650a:	7002      	strb	r2, [r0, #0]
 800650c:	7043      	strb	r3, [r0, #1]
 800650e:	dd29      	ble.n	8006564 <__exponent+0x68>
 8006510:	f10d 0307 	add.w	r3, sp, #7
 8006514:	461d      	mov	r5, r3
 8006516:	270a      	movs	r7, #10
 8006518:	fbb1 f6f7 	udiv	r6, r1, r7
 800651c:	461a      	mov	r2, r3
 800651e:	fb07 1416 	mls	r4, r7, r6, r1
 8006522:	3430      	adds	r4, #48	@ 0x30
 8006524:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006528:	460c      	mov	r4, r1
 800652a:	2c63      	cmp	r4, #99	@ 0x63
 800652c:	4631      	mov	r1, r6
 800652e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006532:	dcf1      	bgt.n	8006518 <__exponent+0x1c>
 8006534:	3130      	adds	r1, #48	@ 0x30
 8006536:	1e94      	subs	r4, r2, #2
 8006538:	f803 1c01 	strb.w	r1, [r3, #-1]
 800653c:	4623      	mov	r3, r4
 800653e:	1c41      	adds	r1, r0, #1
 8006540:	42ab      	cmp	r3, r5
 8006542:	d30a      	bcc.n	800655a <__exponent+0x5e>
 8006544:	f10d 0309 	add.w	r3, sp, #9
 8006548:	1a9b      	subs	r3, r3, r2
 800654a:	42ac      	cmp	r4, r5
 800654c:	bf88      	it	hi
 800654e:	2300      	movhi	r3, #0
 8006550:	3302      	adds	r3, #2
 8006552:	4403      	add	r3, r0
 8006554:	1a18      	subs	r0, r3, r0
 8006556:	b003      	add	sp, #12
 8006558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800655a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800655e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006562:	e7ed      	b.n	8006540 <__exponent+0x44>
 8006564:	2330      	movs	r3, #48	@ 0x30
 8006566:	3130      	adds	r1, #48	@ 0x30
 8006568:	7083      	strb	r3, [r0, #2]
 800656a:	70c1      	strb	r1, [r0, #3]
 800656c:	1d03      	adds	r3, r0, #4
 800656e:	e7f1      	b.n	8006554 <__exponent+0x58>

08006570 <_printf_float>:
 8006570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006574:	b091      	sub	sp, #68	@ 0x44
 8006576:	460c      	mov	r4, r1
 8006578:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800657c:	4616      	mov	r6, r2
 800657e:	461f      	mov	r7, r3
 8006580:	4605      	mov	r5, r0
 8006582:	f000 fd45 	bl	8007010 <_localeconv_r>
 8006586:	6803      	ldr	r3, [r0, #0]
 8006588:	4618      	mov	r0, r3
 800658a:	9308      	str	r3, [sp, #32]
 800658c:	f7f9 fde0 	bl	8000150 <strlen>
 8006590:	2300      	movs	r3, #0
 8006592:	930e      	str	r3, [sp, #56]	@ 0x38
 8006594:	f8d8 3000 	ldr.w	r3, [r8]
 8006598:	9009      	str	r0, [sp, #36]	@ 0x24
 800659a:	3307      	adds	r3, #7
 800659c:	f023 0307 	bic.w	r3, r3, #7
 80065a0:	f103 0208 	add.w	r2, r3, #8
 80065a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80065a8:	f8d4 b000 	ldr.w	fp, [r4]
 80065ac:	f8c8 2000 	str.w	r2, [r8]
 80065b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80065b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80065b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065ba:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80065be:	f04f 32ff 	mov.w	r2, #4294967295
 80065c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80065ca:	4b9c      	ldr	r3, [pc, #624]	@ (800683c <_printf_float+0x2cc>)
 80065cc:	f7fa fa1e 	bl	8000a0c <__aeabi_dcmpun>
 80065d0:	bb70      	cbnz	r0, 8006630 <_printf_float+0xc0>
 80065d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065d6:	f04f 32ff 	mov.w	r2, #4294967295
 80065da:	4b98      	ldr	r3, [pc, #608]	@ (800683c <_printf_float+0x2cc>)
 80065dc:	f7fa f9f8 	bl	80009d0 <__aeabi_dcmple>
 80065e0:	bb30      	cbnz	r0, 8006630 <_printf_float+0xc0>
 80065e2:	2200      	movs	r2, #0
 80065e4:	2300      	movs	r3, #0
 80065e6:	4640      	mov	r0, r8
 80065e8:	4649      	mov	r1, r9
 80065ea:	f7fa f9e7 	bl	80009bc <__aeabi_dcmplt>
 80065ee:	b110      	cbz	r0, 80065f6 <_printf_float+0x86>
 80065f0:	232d      	movs	r3, #45	@ 0x2d
 80065f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065f6:	4a92      	ldr	r2, [pc, #584]	@ (8006840 <_printf_float+0x2d0>)
 80065f8:	4b92      	ldr	r3, [pc, #584]	@ (8006844 <_printf_float+0x2d4>)
 80065fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80065fe:	bf94      	ite	ls
 8006600:	4690      	movls	r8, r2
 8006602:	4698      	movhi	r8, r3
 8006604:	2303      	movs	r3, #3
 8006606:	f04f 0900 	mov.w	r9, #0
 800660a:	6123      	str	r3, [r4, #16]
 800660c:	f02b 0304 	bic.w	r3, fp, #4
 8006610:	6023      	str	r3, [r4, #0]
 8006612:	4633      	mov	r3, r6
 8006614:	4621      	mov	r1, r4
 8006616:	4628      	mov	r0, r5
 8006618:	9700      	str	r7, [sp, #0]
 800661a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800661c:	f000 f9d4 	bl	80069c8 <_printf_common>
 8006620:	3001      	adds	r0, #1
 8006622:	f040 8090 	bne.w	8006746 <_printf_float+0x1d6>
 8006626:	f04f 30ff 	mov.w	r0, #4294967295
 800662a:	b011      	add	sp, #68	@ 0x44
 800662c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006630:	4642      	mov	r2, r8
 8006632:	464b      	mov	r3, r9
 8006634:	4640      	mov	r0, r8
 8006636:	4649      	mov	r1, r9
 8006638:	f7fa f9e8 	bl	8000a0c <__aeabi_dcmpun>
 800663c:	b148      	cbz	r0, 8006652 <_printf_float+0xe2>
 800663e:	464b      	mov	r3, r9
 8006640:	2b00      	cmp	r3, #0
 8006642:	bfb8      	it	lt
 8006644:	232d      	movlt	r3, #45	@ 0x2d
 8006646:	4a80      	ldr	r2, [pc, #512]	@ (8006848 <_printf_float+0x2d8>)
 8006648:	bfb8      	it	lt
 800664a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800664e:	4b7f      	ldr	r3, [pc, #508]	@ (800684c <_printf_float+0x2dc>)
 8006650:	e7d3      	b.n	80065fa <_printf_float+0x8a>
 8006652:	6863      	ldr	r3, [r4, #4]
 8006654:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006658:	1c5a      	adds	r2, r3, #1
 800665a:	d13f      	bne.n	80066dc <_printf_float+0x16c>
 800665c:	2306      	movs	r3, #6
 800665e:	6063      	str	r3, [r4, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006666:	6023      	str	r3, [r4, #0]
 8006668:	9206      	str	r2, [sp, #24]
 800666a:	aa0e      	add	r2, sp, #56	@ 0x38
 800666c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006670:	aa0d      	add	r2, sp, #52	@ 0x34
 8006672:	9203      	str	r2, [sp, #12]
 8006674:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006678:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800667c:	6863      	ldr	r3, [r4, #4]
 800667e:	4642      	mov	r2, r8
 8006680:	9300      	str	r3, [sp, #0]
 8006682:	4628      	mov	r0, r5
 8006684:	464b      	mov	r3, r9
 8006686:	910a      	str	r1, [sp, #40]	@ 0x28
 8006688:	f7ff fed4 	bl	8006434 <__cvt>
 800668c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800668e:	4680      	mov	r8, r0
 8006690:	2947      	cmp	r1, #71	@ 0x47
 8006692:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006694:	d128      	bne.n	80066e8 <_printf_float+0x178>
 8006696:	1cc8      	adds	r0, r1, #3
 8006698:	db02      	blt.n	80066a0 <_printf_float+0x130>
 800669a:	6863      	ldr	r3, [r4, #4]
 800669c:	4299      	cmp	r1, r3
 800669e:	dd40      	ble.n	8006722 <_printf_float+0x1b2>
 80066a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80066a4:	fa5f fa8a 	uxtb.w	sl, sl
 80066a8:	4652      	mov	r2, sl
 80066aa:	3901      	subs	r1, #1
 80066ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80066b0:	910d      	str	r1, [sp, #52]	@ 0x34
 80066b2:	f7ff ff23 	bl	80064fc <__exponent>
 80066b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066b8:	4681      	mov	r9, r0
 80066ba:	1813      	adds	r3, r2, r0
 80066bc:	2a01      	cmp	r2, #1
 80066be:	6123      	str	r3, [r4, #16]
 80066c0:	dc02      	bgt.n	80066c8 <_printf_float+0x158>
 80066c2:	6822      	ldr	r2, [r4, #0]
 80066c4:	07d2      	lsls	r2, r2, #31
 80066c6:	d501      	bpl.n	80066cc <_printf_float+0x15c>
 80066c8:	3301      	adds	r3, #1
 80066ca:	6123      	str	r3, [r4, #16]
 80066cc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d09e      	beq.n	8006612 <_printf_float+0xa2>
 80066d4:	232d      	movs	r3, #45	@ 0x2d
 80066d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066da:	e79a      	b.n	8006612 <_printf_float+0xa2>
 80066dc:	2947      	cmp	r1, #71	@ 0x47
 80066de:	d1bf      	bne.n	8006660 <_printf_float+0xf0>
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1bd      	bne.n	8006660 <_printf_float+0xf0>
 80066e4:	2301      	movs	r3, #1
 80066e6:	e7ba      	b.n	800665e <_printf_float+0xee>
 80066e8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80066ec:	d9dc      	bls.n	80066a8 <_printf_float+0x138>
 80066ee:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80066f2:	d118      	bne.n	8006726 <_printf_float+0x1b6>
 80066f4:	2900      	cmp	r1, #0
 80066f6:	6863      	ldr	r3, [r4, #4]
 80066f8:	dd0b      	ble.n	8006712 <_printf_float+0x1a2>
 80066fa:	6121      	str	r1, [r4, #16]
 80066fc:	b913      	cbnz	r3, 8006704 <_printf_float+0x194>
 80066fe:	6822      	ldr	r2, [r4, #0]
 8006700:	07d0      	lsls	r0, r2, #31
 8006702:	d502      	bpl.n	800670a <_printf_float+0x19a>
 8006704:	3301      	adds	r3, #1
 8006706:	440b      	add	r3, r1
 8006708:	6123      	str	r3, [r4, #16]
 800670a:	f04f 0900 	mov.w	r9, #0
 800670e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006710:	e7dc      	b.n	80066cc <_printf_float+0x15c>
 8006712:	b913      	cbnz	r3, 800671a <_printf_float+0x1aa>
 8006714:	6822      	ldr	r2, [r4, #0]
 8006716:	07d2      	lsls	r2, r2, #31
 8006718:	d501      	bpl.n	800671e <_printf_float+0x1ae>
 800671a:	3302      	adds	r3, #2
 800671c:	e7f4      	b.n	8006708 <_printf_float+0x198>
 800671e:	2301      	movs	r3, #1
 8006720:	e7f2      	b.n	8006708 <_printf_float+0x198>
 8006722:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006726:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006728:	4299      	cmp	r1, r3
 800672a:	db05      	blt.n	8006738 <_printf_float+0x1c8>
 800672c:	6823      	ldr	r3, [r4, #0]
 800672e:	6121      	str	r1, [r4, #16]
 8006730:	07d8      	lsls	r0, r3, #31
 8006732:	d5ea      	bpl.n	800670a <_printf_float+0x19a>
 8006734:	1c4b      	adds	r3, r1, #1
 8006736:	e7e7      	b.n	8006708 <_printf_float+0x198>
 8006738:	2900      	cmp	r1, #0
 800673a:	bfcc      	ite	gt
 800673c:	2201      	movgt	r2, #1
 800673e:	f1c1 0202 	rsble	r2, r1, #2
 8006742:	4413      	add	r3, r2
 8006744:	e7e0      	b.n	8006708 <_printf_float+0x198>
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	055a      	lsls	r2, r3, #21
 800674a:	d407      	bmi.n	800675c <_printf_float+0x1ec>
 800674c:	6923      	ldr	r3, [r4, #16]
 800674e:	4642      	mov	r2, r8
 8006750:	4631      	mov	r1, r6
 8006752:	4628      	mov	r0, r5
 8006754:	47b8      	blx	r7
 8006756:	3001      	adds	r0, #1
 8006758:	d12b      	bne.n	80067b2 <_printf_float+0x242>
 800675a:	e764      	b.n	8006626 <_printf_float+0xb6>
 800675c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006760:	f240 80dc 	bls.w	800691c <_printf_float+0x3ac>
 8006764:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006768:	2200      	movs	r2, #0
 800676a:	2300      	movs	r3, #0
 800676c:	f7fa f91c 	bl	80009a8 <__aeabi_dcmpeq>
 8006770:	2800      	cmp	r0, #0
 8006772:	d033      	beq.n	80067dc <_printf_float+0x26c>
 8006774:	2301      	movs	r3, #1
 8006776:	4631      	mov	r1, r6
 8006778:	4628      	mov	r0, r5
 800677a:	4a35      	ldr	r2, [pc, #212]	@ (8006850 <_printf_float+0x2e0>)
 800677c:	47b8      	blx	r7
 800677e:	3001      	adds	r0, #1
 8006780:	f43f af51 	beq.w	8006626 <_printf_float+0xb6>
 8006784:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006788:	4543      	cmp	r3, r8
 800678a:	db02      	blt.n	8006792 <_printf_float+0x222>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	07d8      	lsls	r0, r3, #31
 8006790:	d50f      	bpl.n	80067b2 <_printf_float+0x242>
 8006792:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	f43f af42 	beq.w	8006626 <_printf_float+0xb6>
 80067a2:	f04f 0900 	mov.w	r9, #0
 80067a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80067aa:	f104 0a1a 	add.w	sl, r4, #26
 80067ae:	45c8      	cmp	r8, r9
 80067b0:	dc09      	bgt.n	80067c6 <_printf_float+0x256>
 80067b2:	6823      	ldr	r3, [r4, #0]
 80067b4:	079b      	lsls	r3, r3, #30
 80067b6:	f100 8102 	bmi.w	80069be <_printf_float+0x44e>
 80067ba:	68e0      	ldr	r0, [r4, #12]
 80067bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067be:	4298      	cmp	r0, r3
 80067c0:	bfb8      	it	lt
 80067c2:	4618      	movlt	r0, r3
 80067c4:	e731      	b.n	800662a <_printf_float+0xba>
 80067c6:	2301      	movs	r3, #1
 80067c8:	4652      	mov	r2, sl
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	47b8      	blx	r7
 80067d0:	3001      	adds	r0, #1
 80067d2:	f43f af28 	beq.w	8006626 <_printf_float+0xb6>
 80067d6:	f109 0901 	add.w	r9, r9, #1
 80067da:	e7e8      	b.n	80067ae <_printf_float+0x23e>
 80067dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067de:	2b00      	cmp	r3, #0
 80067e0:	dc38      	bgt.n	8006854 <_printf_float+0x2e4>
 80067e2:	2301      	movs	r3, #1
 80067e4:	4631      	mov	r1, r6
 80067e6:	4628      	mov	r0, r5
 80067e8:	4a19      	ldr	r2, [pc, #100]	@ (8006850 <_printf_float+0x2e0>)
 80067ea:	47b8      	blx	r7
 80067ec:	3001      	adds	r0, #1
 80067ee:	f43f af1a 	beq.w	8006626 <_printf_float+0xb6>
 80067f2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80067f6:	ea59 0303 	orrs.w	r3, r9, r3
 80067fa:	d102      	bne.n	8006802 <_printf_float+0x292>
 80067fc:	6823      	ldr	r3, [r4, #0]
 80067fe:	07d9      	lsls	r1, r3, #31
 8006800:	d5d7      	bpl.n	80067b2 <_printf_float+0x242>
 8006802:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006806:	4631      	mov	r1, r6
 8006808:	4628      	mov	r0, r5
 800680a:	47b8      	blx	r7
 800680c:	3001      	adds	r0, #1
 800680e:	f43f af0a 	beq.w	8006626 <_printf_float+0xb6>
 8006812:	f04f 0a00 	mov.w	sl, #0
 8006816:	f104 0b1a 	add.w	fp, r4, #26
 800681a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800681c:	425b      	negs	r3, r3
 800681e:	4553      	cmp	r3, sl
 8006820:	dc01      	bgt.n	8006826 <_printf_float+0x2b6>
 8006822:	464b      	mov	r3, r9
 8006824:	e793      	b.n	800674e <_printf_float+0x1de>
 8006826:	2301      	movs	r3, #1
 8006828:	465a      	mov	r2, fp
 800682a:	4631      	mov	r1, r6
 800682c:	4628      	mov	r0, r5
 800682e:	47b8      	blx	r7
 8006830:	3001      	adds	r0, #1
 8006832:	f43f aef8 	beq.w	8006626 <_printf_float+0xb6>
 8006836:	f10a 0a01 	add.w	sl, sl, #1
 800683a:	e7ee      	b.n	800681a <_printf_float+0x2aa>
 800683c:	7fefffff 	.word	0x7fefffff
 8006840:	08009c92 	.word	0x08009c92
 8006844:	08009c96 	.word	0x08009c96
 8006848:	08009c9a 	.word	0x08009c9a
 800684c:	08009c9e 	.word	0x08009c9e
 8006850:	08009ecf 	.word	0x08009ecf
 8006854:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006856:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800685a:	4553      	cmp	r3, sl
 800685c:	bfa8      	it	ge
 800685e:	4653      	movge	r3, sl
 8006860:	2b00      	cmp	r3, #0
 8006862:	4699      	mov	r9, r3
 8006864:	dc36      	bgt.n	80068d4 <_printf_float+0x364>
 8006866:	f04f 0b00 	mov.w	fp, #0
 800686a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800686e:	f104 021a 	add.w	r2, r4, #26
 8006872:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006874:	930a      	str	r3, [sp, #40]	@ 0x28
 8006876:	eba3 0309 	sub.w	r3, r3, r9
 800687a:	455b      	cmp	r3, fp
 800687c:	dc31      	bgt.n	80068e2 <_printf_float+0x372>
 800687e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006880:	459a      	cmp	sl, r3
 8006882:	dc3a      	bgt.n	80068fa <_printf_float+0x38a>
 8006884:	6823      	ldr	r3, [r4, #0]
 8006886:	07da      	lsls	r2, r3, #31
 8006888:	d437      	bmi.n	80068fa <_printf_float+0x38a>
 800688a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800688c:	ebaa 0903 	sub.w	r9, sl, r3
 8006890:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006892:	ebaa 0303 	sub.w	r3, sl, r3
 8006896:	4599      	cmp	r9, r3
 8006898:	bfa8      	it	ge
 800689a:	4699      	movge	r9, r3
 800689c:	f1b9 0f00 	cmp.w	r9, #0
 80068a0:	dc33      	bgt.n	800690a <_printf_float+0x39a>
 80068a2:	f04f 0800 	mov.w	r8, #0
 80068a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068aa:	f104 0b1a 	add.w	fp, r4, #26
 80068ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068b0:	ebaa 0303 	sub.w	r3, sl, r3
 80068b4:	eba3 0309 	sub.w	r3, r3, r9
 80068b8:	4543      	cmp	r3, r8
 80068ba:	f77f af7a 	ble.w	80067b2 <_printf_float+0x242>
 80068be:	2301      	movs	r3, #1
 80068c0:	465a      	mov	r2, fp
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	47b8      	blx	r7
 80068c8:	3001      	adds	r0, #1
 80068ca:	f43f aeac 	beq.w	8006626 <_printf_float+0xb6>
 80068ce:	f108 0801 	add.w	r8, r8, #1
 80068d2:	e7ec      	b.n	80068ae <_printf_float+0x33e>
 80068d4:	4642      	mov	r2, r8
 80068d6:	4631      	mov	r1, r6
 80068d8:	4628      	mov	r0, r5
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	d1c2      	bne.n	8006866 <_printf_float+0x2f6>
 80068e0:	e6a1      	b.n	8006626 <_printf_float+0xb6>
 80068e2:	2301      	movs	r3, #1
 80068e4:	4631      	mov	r1, r6
 80068e6:	4628      	mov	r0, r5
 80068e8:	920a      	str	r2, [sp, #40]	@ 0x28
 80068ea:	47b8      	blx	r7
 80068ec:	3001      	adds	r0, #1
 80068ee:	f43f ae9a 	beq.w	8006626 <_printf_float+0xb6>
 80068f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068f4:	f10b 0b01 	add.w	fp, fp, #1
 80068f8:	e7bb      	b.n	8006872 <_printf_float+0x302>
 80068fa:	4631      	mov	r1, r6
 80068fc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006900:	4628      	mov	r0, r5
 8006902:	47b8      	blx	r7
 8006904:	3001      	adds	r0, #1
 8006906:	d1c0      	bne.n	800688a <_printf_float+0x31a>
 8006908:	e68d      	b.n	8006626 <_printf_float+0xb6>
 800690a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800690c:	464b      	mov	r3, r9
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	4442      	add	r2, r8
 8006914:	47b8      	blx	r7
 8006916:	3001      	adds	r0, #1
 8006918:	d1c3      	bne.n	80068a2 <_printf_float+0x332>
 800691a:	e684      	b.n	8006626 <_printf_float+0xb6>
 800691c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006920:	f1ba 0f01 	cmp.w	sl, #1
 8006924:	dc01      	bgt.n	800692a <_printf_float+0x3ba>
 8006926:	07db      	lsls	r3, r3, #31
 8006928:	d536      	bpl.n	8006998 <_printf_float+0x428>
 800692a:	2301      	movs	r3, #1
 800692c:	4642      	mov	r2, r8
 800692e:	4631      	mov	r1, r6
 8006930:	4628      	mov	r0, r5
 8006932:	47b8      	blx	r7
 8006934:	3001      	adds	r0, #1
 8006936:	f43f ae76 	beq.w	8006626 <_printf_float+0xb6>
 800693a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800693e:	4631      	mov	r1, r6
 8006940:	4628      	mov	r0, r5
 8006942:	47b8      	blx	r7
 8006944:	3001      	adds	r0, #1
 8006946:	f43f ae6e 	beq.w	8006626 <_printf_float+0xb6>
 800694a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800694e:	2200      	movs	r2, #0
 8006950:	2300      	movs	r3, #0
 8006952:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006956:	f7fa f827 	bl	80009a8 <__aeabi_dcmpeq>
 800695a:	b9c0      	cbnz	r0, 800698e <_printf_float+0x41e>
 800695c:	4653      	mov	r3, sl
 800695e:	f108 0201 	add.w	r2, r8, #1
 8006962:	4631      	mov	r1, r6
 8006964:	4628      	mov	r0, r5
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	d10c      	bne.n	8006986 <_printf_float+0x416>
 800696c:	e65b      	b.n	8006626 <_printf_float+0xb6>
 800696e:	2301      	movs	r3, #1
 8006970:	465a      	mov	r2, fp
 8006972:	4631      	mov	r1, r6
 8006974:	4628      	mov	r0, r5
 8006976:	47b8      	blx	r7
 8006978:	3001      	adds	r0, #1
 800697a:	f43f ae54 	beq.w	8006626 <_printf_float+0xb6>
 800697e:	f108 0801 	add.w	r8, r8, #1
 8006982:	45d0      	cmp	r8, sl
 8006984:	dbf3      	blt.n	800696e <_printf_float+0x3fe>
 8006986:	464b      	mov	r3, r9
 8006988:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800698c:	e6e0      	b.n	8006750 <_printf_float+0x1e0>
 800698e:	f04f 0800 	mov.w	r8, #0
 8006992:	f104 0b1a 	add.w	fp, r4, #26
 8006996:	e7f4      	b.n	8006982 <_printf_float+0x412>
 8006998:	2301      	movs	r3, #1
 800699a:	4642      	mov	r2, r8
 800699c:	e7e1      	b.n	8006962 <_printf_float+0x3f2>
 800699e:	2301      	movs	r3, #1
 80069a0:	464a      	mov	r2, r9
 80069a2:	4631      	mov	r1, r6
 80069a4:	4628      	mov	r0, r5
 80069a6:	47b8      	blx	r7
 80069a8:	3001      	adds	r0, #1
 80069aa:	f43f ae3c 	beq.w	8006626 <_printf_float+0xb6>
 80069ae:	f108 0801 	add.w	r8, r8, #1
 80069b2:	68e3      	ldr	r3, [r4, #12]
 80069b4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80069b6:	1a5b      	subs	r3, r3, r1
 80069b8:	4543      	cmp	r3, r8
 80069ba:	dcf0      	bgt.n	800699e <_printf_float+0x42e>
 80069bc:	e6fd      	b.n	80067ba <_printf_float+0x24a>
 80069be:	f04f 0800 	mov.w	r8, #0
 80069c2:	f104 0919 	add.w	r9, r4, #25
 80069c6:	e7f4      	b.n	80069b2 <_printf_float+0x442>

080069c8 <_printf_common>:
 80069c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069cc:	4616      	mov	r6, r2
 80069ce:	4698      	mov	r8, r3
 80069d0:	688a      	ldr	r2, [r1, #8]
 80069d2:	690b      	ldr	r3, [r1, #16]
 80069d4:	4607      	mov	r7, r0
 80069d6:	4293      	cmp	r3, r2
 80069d8:	bfb8      	it	lt
 80069da:	4613      	movlt	r3, r2
 80069dc:	6033      	str	r3, [r6, #0]
 80069de:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80069e2:	460c      	mov	r4, r1
 80069e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069e8:	b10a      	cbz	r2, 80069ee <_printf_common+0x26>
 80069ea:	3301      	adds	r3, #1
 80069ec:	6033      	str	r3, [r6, #0]
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	0699      	lsls	r1, r3, #26
 80069f2:	bf42      	ittt	mi
 80069f4:	6833      	ldrmi	r3, [r6, #0]
 80069f6:	3302      	addmi	r3, #2
 80069f8:	6033      	strmi	r3, [r6, #0]
 80069fa:	6825      	ldr	r5, [r4, #0]
 80069fc:	f015 0506 	ands.w	r5, r5, #6
 8006a00:	d106      	bne.n	8006a10 <_printf_common+0x48>
 8006a02:	f104 0a19 	add.w	sl, r4, #25
 8006a06:	68e3      	ldr	r3, [r4, #12]
 8006a08:	6832      	ldr	r2, [r6, #0]
 8006a0a:	1a9b      	subs	r3, r3, r2
 8006a0c:	42ab      	cmp	r3, r5
 8006a0e:	dc2b      	bgt.n	8006a68 <_printf_common+0xa0>
 8006a10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a14:	6822      	ldr	r2, [r4, #0]
 8006a16:	3b00      	subs	r3, #0
 8006a18:	bf18      	it	ne
 8006a1a:	2301      	movne	r3, #1
 8006a1c:	0692      	lsls	r2, r2, #26
 8006a1e:	d430      	bmi.n	8006a82 <_printf_common+0xba>
 8006a20:	4641      	mov	r1, r8
 8006a22:	4638      	mov	r0, r7
 8006a24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a28:	47c8      	blx	r9
 8006a2a:	3001      	adds	r0, #1
 8006a2c:	d023      	beq.n	8006a76 <_printf_common+0xae>
 8006a2e:	6823      	ldr	r3, [r4, #0]
 8006a30:	6922      	ldr	r2, [r4, #16]
 8006a32:	f003 0306 	and.w	r3, r3, #6
 8006a36:	2b04      	cmp	r3, #4
 8006a38:	bf14      	ite	ne
 8006a3a:	2500      	movne	r5, #0
 8006a3c:	6833      	ldreq	r3, [r6, #0]
 8006a3e:	f04f 0600 	mov.w	r6, #0
 8006a42:	bf08      	it	eq
 8006a44:	68e5      	ldreq	r5, [r4, #12]
 8006a46:	f104 041a 	add.w	r4, r4, #26
 8006a4a:	bf08      	it	eq
 8006a4c:	1aed      	subeq	r5, r5, r3
 8006a4e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006a52:	bf08      	it	eq
 8006a54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	bfc4      	itt	gt
 8006a5c:	1a9b      	subgt	r3, r3, r2
 8006a5e:	18ed      	addgt	r5, r5, r3
 8006a60:	42b5      	cmp	r5, r6
 8006a62:	d11a      	bne.n	8006a9a <_printf_common+0xd2>
 8006a64:	2000      	movs	r0, #0
 8006a66:	e008      	b.n	8006a7a <_printf_common+0xb2>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	4652      	mov	r2, sl
 8006a6c:	4641      	mov	r1, r8
 8006a6e:	4638      	mov	r0, r7
 8006a70:	47c8      	blx	r9
 8006a72:	3001      	adds	r0, #1
 8006a74:	d103      	bne.n	8006a7e <_printf_common+0xb6>
 8006a76:	f04f 30ff 	mov.w	r0, #4294967295
 8006a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a7e:	3501      	adds	r5, #1
 8006a80:	e7c1      	b.n	8006a06 <_printf_common+0x3e>
 8006a82:	2030      	movs	r0, #48	@ 0x30
 8006a84:	18e1      	adds	r1, r4, r3
 8006a86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a90:	4422      	add	r2, r4
 8006a92:	3302      	adds	r3, #2
 8006a94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a98:	e7c2      	b.n	8006a20 <_printf_common+0x58>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	4622      	mov	r2, r4
 8006a9e:	4641      	mov	r1, r8
 8006aa0:	4638      	mov	r0, r7
 8006aa2:	47c8      	blx	r9
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	d0e6      	beq.n	8006a76 <_printf_common+0xae>
 8006aa8:	3601      	adds	r6, #1
 8006aaa:	e7d9      	b.n	8006a60 <_printf_common+0x98>

08006aac <_printf_i>:
 8006aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab0:	7e0f      	ldrb	r7, [r1, #24]
 8006ab2:	4691      	mov	r9, r2
 8006ab4:	2f78      	cmp	r7, #120	@ 0x78
 8006ab6:	4680      	mov	r8, r0
 8006ab8:	460c      	mov	r4, r1
 8006aba:	469a      	mov	sl, r3
 8006abc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006abe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ac2:	d807      	bhi.n	8006ad4 <_printf_i+0x28>
 8006ac4:	2f62      	cmp	r7, #98	@ 0x62
 8006ac6:	d80a      	bhi.n	8006ade <_printf_i+0x32>
 8006ac8:	2f00      	cmp	r7, #0
 8006aca:	f000 80d3 	beq.w	8006c74 <_printf_i+0x1c8>
 8006ace:	2f58      	cmp	r7, #88	@ 0x58
 8006ad0:	f000 80ba 	beq.w	8006c48 <_printf_i+0x19c>
 8006ad4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ad8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006adc:	e03a      	b.n	8006b54 <_printf_i+0xa8>
 8006ade:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ae2:	2b15      	cmp	r3, #21
 8006ae4:	d8f6      	bhi.n	8006ad4 <_printf_i+0x28>
 8006ae6:	a101      	add	r1, pc, #4	@ (adr r1, 8006aec <_printf_i+0x40>)
 8006ae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006aec:	08006b45 	.word	0x08006b45
 8006af0:	08006b59 	.word	0x08006b59
 8006af4:	08006ad5 	.word	0x08006ad5
 8006af8:	08006ad5 	.word	0x08006ad5
 8006afc:	08006ad5 	.word	0x08006ad5
 8006b00:	08006ad5 	.word	0x08006ad5
 8006b04:	08006b59 	.word	0x08006b59
 8006b08:	08006ad5 	.word	0x08006ad5
 8006b0c:	08006ad5 	.word	0x08006ad5
 8006b10:	08006ad5 	.word	0x08006ad5
 8006b14:	08006ad5 	.word	0x08006ad5
 8006b18:	08006c5b 	.word	0x08006c5b
 8006b1c:	08006b83 	.word	0x08006b83
 8006b20:	08006c15 	.word	0x08006c15
 8006b24:	08006ad5 	.word	0x08006ad5
 8006b28:	08006ad5 	.word	0x08006ad5
 8006b2c:	08006c7d 	.word	0x08006c7d
 8006b30:	08006ad5 	.word	0x08006ad5
 8006b34:	08006b83 	.word	0x08006b83
 8006b38:	08006ad5 	.word	0x08006ad5
 8006b3c:	08006ad5 	.word	0x08006ad5
 8006b40:	08006c1d 	.word	0x08006c1d
 8006b44:	6833      	ldr	r3, [r6, #0]
 8006b46:	1d1a      	adds	r2, r3, #4
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	6032      	str	r2, [r6, #0]
 8006b4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b54:	2301      	movs	r3, #1
 8006b56:	e09e      	b.n	8006c96 <_printf_i+0x1ea>
 8006b58:	6833      	ldr	r3, [r6, #0]
 8006b5a:	6820      	ldr	r0, [r4, #0]
 8006b5c:	1d19      	adds	r1, r3, #4
 8006b5e:	6031      	str	r1, [r6, #0]
 8006b60:	0606      	lsls	r6, r0, #24
 8006b62:	d501      	bpl.n	8006b68 <_printf_i+0xbc>
 8006b64:	681d      	ldr	r5, [r3, #0]
 8006b66:	e003      	b.n	8006b70 <_printf_i+0xc4>
 8006b68:	0645      	lsls	r5, r0, #25
 8006b6a:	d5fb      	bpl.n	8006b64 <_printf_i+0xb8>
 8006b6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b70:	2d00      	cmp	r5, #0
 8006b72:	da03      	bge.n	8006b7c <_printf_i+0xd0>
 8006b74:	232d      	movs	r3, #45	@ 0x2d
 8006b76:	426d      	negs	r5, r5
 8006b78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b7c:	230a      	movs	r3, #10
 8006b7e:	4859      	ldr	r0, [pc, #356]	@ (8006ce4 <_printf_i+0x238>)
 8006b80:	e011      	b.n	8006ba6 <_printf_i+0xfa>
 8006b82:	6821      	ldr	r1, [r4, #0]
 8006b84:	6833      	ldr	r3, [r6, #0]
 8006b86:	0608      	lsls	r0, r1, #24
 8006b88:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b8c:	d402      	bmi.n	8006b94 <_printf_i+0xe8>
 8006b8e:	0649      	lsls	r1, r1, #25
 8006b90:	bf48      	it	mi
 8006b92:	b2ad      	uxthmi	r5, r5
 8006b94:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b96:	6033      	str	r3, [r6, #0]
 8006b98:	bf14      	ite	ne
 8006b9a:	230a      	movne	r3, #10
 8006b9c:	2308      	moveq	r3, #8
 8006b9e:	4851      	ldr	r0, [pc, #324]	@ (8006ce4 <_printf_i+0x238>)
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ba6:	6866      	ldr	r6, [r4, #4]
 8006ba8:	2e00      	cmp	r6, #0
 8006baa:	bfa8      	it	ge
 8006bac:	6821      	ldrge	r1, [r4, #0]
 8006bae:	60a6      	str	r6, [r4, #8]
 8006bb0:	bfa4      	itt	ge
 8006bb2:	f021 0104 	bicge.w	r1, r1, #4
 8006bb6:	6021      	strge	r1, [r4, #0]
 8006bb8:	b90d      	cbnz	r5, 8006bbe <_printf_i+0x112>
 8006bba:	2e00      	cmp	r6, #0
 8006bbc:	d04b      	beq.n	8006c56 <_printf_i+0x1aa>
 8006bbe:	4616      	mov	r6, r2
 8006bc0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bc4:	fb03 5711 	mls	r7, r3, r1, r5
 8006bc8:	5dc7      	ldrb	r7, [r0, r7]
 8006bca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bce:	462f      	mov	r7, r5
 8006bd0:	42bb      	cmp	r3, r7
 8006bd2:	460d      	mov	r5, r1
 8006bd4:	d9f4      	bls.n	8006bc0 <_printf_i+0x114>
 8006bd6:	2b08      	cmp	r3, #8
 8006bd8:	d10b      	bne.n	8006bf2 <_printf_i+0x146>
 8006bda:	6823      	ldr	r3, [r4, #0]
 8006bdc:	07df      	lsls	r7, r3, #31
 8006bde:	d508      	bpl.n	8006bf2 <_printf_i+0x146>
 8006be0:	6923      	ldr	r3, [r4, #16]
 8006be2:	6861      	ldr	r1, [r4, #4]
 8006be4:	4299      	cmp	r1, r3
 8006be6:	bfde      	ittt	le
 8006be8:	2330      	movle	r3, #48	@ 0x30
 8006bea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bf2:	1b92      	subs	r2, r2, r6
 8006bf4:	6122      	str	r2, [r4, #16]
 8006bf6:	464b      	mov	r3, r9
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	4640      	mov	r0, r8
 8006bfc:	f8cd a000 	str.w	sl, [sp]
 8006c00:	aa03      	add	r2, sp, #12
 8006c02:	f7ff fee1 	bl	80069c8 <_printf_common>
 8006c06:	3001      	adds	r0, #1
 8006c08:	d14a      	bne.n	8006ca0 <_printf_i+0x1f4>
 8006c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c0e:	b004      	add	sp, #16
 8006c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	f043 0320 	orr.w	r3, r3, #32
 8006c1a:	6023      	str	r3, [r4, #0]
 8006c1c:	2778      	movs	r7, #120	@ 0x78
 8006c1e:	4832      	ldr	r0, [pc, #200]	@ (8006ce8 <_printf_i+0x23c>)
 8006c20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c24:	6823      	ldr	r3, [r4, #0]
 8006c26:	6831      	ldr	r1, [r6, #0]
 8006c28:	061f      	lsls	r7, r3, #24
 8006c2a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c2e:	d402      	bmi.n	8006c36 <_printf_i+0x18a>
 8006c30:	065f      	lsls	r7, r3, #25
 8006c32:	bf48      	it	mi
 8006c34:	b2ad      	uxthmi	r5, r5
 8006c36:	6031      	str	r1, [r6, #0]
 8006c38:	07d9      	lsls	r1, r3, #31
 8006c3a:	bf44      	itt	mi
 8006c3c:	f043 0320 	orrmi.w	r3, r3, #32
 8006c40:	6023      	strmi	r3, [r4, #0]
 8006c42:	b11d      	cbz	r5, 8006c4c <_printf_i+0x1a0>
 8006c44:	2310      	movs	r3, #16
 8006c46:	e7ab      	b.n	8006ba0 <_printf_i+0xf4>
 8006c48:	4826      	ldr	r0, [pc, #152]	@ (8006ce4 <_printf_i+0x238>)
 8006c4a:	e7e9      	b.n	8006c20 <_printf_i+0x174>
 8006c4c:	6823      	ldr	r3, [r4, #0]
 8006c4e:	f023 0320 	bic.w	r3, r3, #32
 8006c52:	6023      	str	r3, [r4, #0]
 8006c54:	e7f6      	b.n	8006c44 <_printf_i+0x198>
 8006c56:	4616      	mov	r6, r2
 8006c58:	e7bd      	b.n	8006bd6 <_printf_i+0x12a>
 8006c5a:	6833      	ldr	r3, [r6, #0]
 8006c5c:	6825      	ldr	r5, [r4, #0]
 8006c5e:	1d18      	adds	r0, r3, #4
 8006c60:	6961      	ldr	r1, [r4, #20]
 8006c62:	6030      	str	r0, [r6, #0]
 8006c64:	062e      	lsls	r6, r5, #24
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	d501      	bpl.n	8006c6e <_printf_i+0x1c2>
 8006c6a:	6019      	str	r1, [r3, #0]
 8006c6c:	e002      	b.n	8006c74 <_printf_i+0x1c8>
 8006c6e:	0668      	lsls	r0, r5, #25
 8006c70:	d5fb      	bpl.n	8006c6a <_printf_i+0x1be>
 8006c72:	8019      	strh	r1, [r3, #0]
 8006c74:	2300      	movs	r3, #0
 8006c76:	4616      	mov	r6, r2
 8006c78:	6123      	str	r3, [r4, #16]
 8006c7a:	e7bc      	b.n	8006bf6 <_printf_i+0x14a>
 8006c7c:	6833      	ldr	r3, [r6, #0]
 8006c7e:	2100      	movs	r1, #0
 8006c80:	1d1a      	adds	r2, r3, #4
 8006c82:	6032      	str	r2, [r6, #0]
 8006c84:	681e      	ldr	r6, [r3, #0]
 8006c86:	6862      	ldr	r2, [r4, #4]
 8006c88:	4630      	mov	r0, r6
 8006c8a:	f000 fa38 	bl	80070fe <memchr>
 8006c8e:	b108      	cbz	r0, 8006c94 <_printf_i+0x1e8>
 8006c90:	1b80      	subs	r0, r0, r6
 8006c92:	6060      	str	r0, [r4, #4]
 8006c94:	6863      	ldr	r3, [r4, #4]
 8006c96:	6123      	str	r3, [r4, #16]
 8006c98:	2300      	movs	r3, #0
 8006c9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c9e:	e7aa      	b.n	8006bf6 <_printf_i+0x14a>
 8006ca0:	4632      	mov	r2, r6
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	6923      	ldr	r3, [r4, #16]
 8006ca8:	47d0      	blx	sl
 8006caa:	3001      	adds	r0, #1
 8006cac:	d0ad      	beq.n	8006c0a <_printf_i+0x15e>
 8006cae:	6823      	ldr	r3, [r4, #0]
 8006cb0:	079b      	lsls	r3, r3, #30
 8006cb2:	d413      	bmi.n	8006cdc <_printf_i+0x230>
 8006cb4:	68e0      	ldr	r0, [r4, #12]
 8006cb6:	9b03      	ldr	r3, [sp, #12]
 8006cb8:	4298      	cmp	r0, r3
 8006cba:	bfb8      	it	lt
 8006cbc:	4618      	movlt	r0, r3
 8006cbe:	e7a6      	b.n	8006c0e <_printf_i+0x162>
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	4632      	mov	r2, r6
 8006cc4:	4649      	mov	r1, r9
 8006cc6:	4640      	mov	r0, r8
 8006cc8:	47d0      	blx	sl
 8006cca:	3001      	adds	r0, #1
 8006ccc:	d09d      	beq.n	8006c0a <_printf_i+0x15e>
 8006cce:	3501      	adds	r5, #1
 8006cd0:	68e3      	ldr	r3, [r4, #12]
 8006cd2:	9903      	ldr	r1, [sp, #12]
 8006cd4:	1a5b      	subs	r3, r3, r1
 8006cd6:	42ab      	cmp	r3, r5
 8006cd8:	dcf2      	bgt.n	8006cc0 <_printf_i+0x214>
 8006cda:	e7eb      	b.n	8006cb4 <_printf_i+0x208>
 8006cdc:	2500      	movs	r5, #0
 8006cde:	f104 0619 	add.w	r6, r4, #25
 8006ce2:	e7f5      	b.n	8006cd0 <_printf_i+0x224>
 8006ce4:	08009ca2 	.word	0x08009ca2
 8006ce8:	08009cb3 	.word	0x08009cb3

08006cec <std>:
 8006cec:	2300      	movs	r3, #0
 8006cee:	b510      	push	{r4, lr}
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	e9c0 3300 	strd	r3, r3, [r0]
 8006cf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006cfa:	6083      	str	r3, [r0, #8]
 8006cfc:	8181      	strh	r1, [r0, #12]
 8006cfe:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d00:	81c2      	strh	r2, [r0, #14]
 8006d02:	6183      	str	r3, [r0, #24]
 8006d04:	4619      	mov	r1, r3
 8006d06:	2208      	movs	r2, #8
 8006d08:	305c      	adds	r0, #92	@ 0x5c
 8006d0a:	f000 f979 	bl	8007000 <memset>
 8006d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d44 <std+0x58>)
 8006d10:	6224      	str	r4, [r4, #32]
 8006d12:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d14:	4b0c      	ldr	r3, [pc, #48]	@ (8006d48 <std+0x5c>)
 8006d16:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d18:	4b0c      	ldr	r3, [pc, #48]	@ (8006d4c <std+0x60>)
 8006d1a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8006d50 <std+0x64>)
 8006d1e:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d20:	4b0c      	ldr	r3, [pc, #48]	@ (8006d54 <std+0x68>)
 8006d22:	429c      	cmp	r4, r3
 8006d24:	d006      	beq.n	8006d34 <std+0x48>
 8006d26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d2a:	4294      	cmp	r4, r2
 8006d2c:	d002      	beq.n	8006d34 <std+0x48>
 8006d2e:	33d0      	adds	r3, #208	@ 0xd0
 8006d30:	429c      	cmp	r4, r3
 8006d32:	d105      	bne.n	8006d40 <std+0x54>
 8006d34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d3c:	f000 b9dc 	b.w	80070f8 <__retarget_lock_init_recursive>
 8006d40:	bd10      	pop	{r4, pc}
 8006d42:	bf00      	nop
 8006d44:	08006f05 	.word	0x08006f05
 8006d48:	08006f2b 	.word	0x08006f2b
 8006d4c:	08006f63 	.word	0x08006f63
 8006d50:	08006f87 	.word	0x08006f87
 8006d54:	20000470 	.word	0x20000470

08006d58 <stdio_exit_handler>:
 8006d58:	4a02      	ldr	r2, [pc, #8]	@ (8006d64 <stdio_exit_handler+0xc>)
 8006d5a:	4903      	ldr	r1, [pc, #12]	@ (8006d68 <stdio_exit_handler+0x10>)
 8006d5c:	4803      	ldr	r0, [pc, #12]	@ (8006d6c <stdio_exit_handler+0x14>)
 8006d5e:	f000 b869 	b.w	8006e34 <_fwalk_sglue>
 8006d62:	bf00      	nop
 8006d64:	20000030 	.word	0x20000030
 8006d68:	08009099 	.word	0x08009099
 8006d6c:	20000040 	.word	0x20000040

08006d70 <cleanup_stdio>:
 8006d70:	6841      	ldr	r1, [r0, #4]
 8006d72:	4b0c      	ldr	r3, [pc, #48]	@ (8006da4 <cleanup_stdio+0x34>)
 8006d74:	b510      	push	{r4, lr}
 8006d76:	4299      	cmp	r1, r3
 8006d78:	4604      	mov	r4, r0
 8006d7a:	d001      	beq.n	8006d80 <cleanup_stdio+0x10>
 8006d7c:	f002 f98c 	bl	8009098 <_fflush_r>
 8006d80:	68a1      	ldr	r1, [r4, #8]
 8006d82:	4b09      	ldr	r3, [pc, #36]	@ (8006da8 <cleanup_stdio+0x38>)
 8006d84:	4299      	cmp	r1, r3
 8006d86:	d002      	beq.n	8006d8e <cleanup_stdio+0x1e>
 8006d88:	4620      	mov	r0, r4
 8006d8a:	f002 f985 	bl	8009098 <_fflush_r>
 8006d8e:	68e1      	ldr	r1, [r4, #12]
 8006d90:	4b06      	ldr	r3, [pc, #24]	@ (8006dac <cleanup_stdio+0x3c>)
 8006d92:	4299      	cmp	r1, r3
 8006d94:	d004      	beq.n	8006da0 <cleanup_stdio+0x30>
 8006d96:	4620      	mov	r0, r4
 8006d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d9c:	f002 b97c 	b.w	8009098 <_fflush_r>
 8006da0:	bd10      	pop	{r4, pc}
 8006da2:	bf00      	nop
 8006da4:	20000470 	.word	0x20000470
 8006da8:	200004d8 	.word	0x200004d8
 8006dac:	20000540 	.word	0x20000540

08006db0 <global_stdio_init.part.0>:
 8006db0:	b510      	push	{r4, lr}
 8006db2:	4b0b      	ldr	r3, [pc, #44]	@ (8006de0 <global_stdio_init.part.0+0x30>)
 8006db4:	4c0b      	ldr	r4, [pc, #44]	@ (8006de4 <global_stdio_init.part.0+0x34>)
 8006db6:	4a0c      	ldr	r2, [pc, #48]	@ (8006de8 <global_stdio_init.part.0+0x38>)
 8006db8:	4620      	mov	r0, r4
 8006dba:	601a      	str	r2, [r3, #0]
 8006dbc:	2104      	movs	r1, #4
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f7ff ff94 	bl	8006cec <std>
 8006dc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006dc8:	2201      	movs	r2, #1
 8006dca:	2109      	movs	r1, #9
 8006dcc:	f7ff ff8e 	bl	8006cec <std>
 8006dd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006dd4:	2202      	movs	r2, #2
 8006dd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dda:	2112      	movs	r1, #18
 8006ddc:	f7ff bf86 	b.w	8006cec <std>
 8006de0:	200005a8 	.word	0x200005a8
 8006de4:	20000470 	.word	0x20000470
 8006de8:	08006d59 	.word	0x08006d59

08006dec <__sfp_lock_acquire>:
 8006dec:	4801      	ldr	r0, [pc, #4]	@ (8006df4 <__sfp_lock_acquire+0x8>)
 8006dee:	f000 b984 	b.w	80070fa <__retarget_lock_acquire_recursive>
 8006df2:	bf00      	nop
 8006df4:	200005b1 	.word	0x200005b1

08006df8 <__sfp_lock_release>:
 8006df8:	4801      	ldr	r0, [pc, #4]	@ (8006e00 <__sfp_lock_release+0x8>)
 8006dfa:	f000 b97f 	b.w	80070fc <__retarget_lock_release_recursive>
 8006dfe:	bf00      	nop
 8006e00:	200005b1 	.word	0x200005b1

08006e04 <__sinit>:
 8006e04:	b510      	push	{r4, lr}
 8006e06:	4604      	mov	r4, r0
 8006e08:	f7ff fff0 	bl	8006dec <__sfp_lock_acquire>
 8006e0c:	6a23      	ldr	r3, [r4, #32]
 8006e0e:	b11b      	cbz	r3, 8006e18 <__sinit+0x14>
 8006e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e14:	f7ff bff0 	b.w	8006df8 <__sfp_lock_release>
 8006e18:	4b04      	ldr	r3, [pc, #16]	@ (8006e2c <__sinit+0x28>)
 8006e1a:	6223      	str	r3, [r4, #32]
 8006e1c:	4b04      	ldr	r3, [pc, #16]	@ (8006e30 <__sinit+0x2c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d1f5      	bne.n	8006e10 <__sinit+0xc>
 8006e24:	f7ff ffc4 	bl	8006db0 <global_stdio_init.part.0>
 8006e28:	e7f2      	b.n	8006e10 <__sinit+0xc>
 8006e2a:	bf00      	nop
 8006e2c:	08006d71 	.word	0x08006d71
 8006e30:	200005a8 	.word	0x200005a8

08006e34 <_fwalk_sglue>:
 8006e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e38:	4607      	mov	r7, r0
 8006e3a:	4688      	mov	r8, r1
 8006e3c:	4614      	mov	r4, r2
 8006e3e:	2600      	movs	r6, #0
 8006e40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e44:	f1b9 0901 	subs.w	r9, r9, #1
 8006e48:	d505      	bpl.n	8006e56 <_fwalk_sglue+0x22>
 8006e4a:	6824      	ldr	r4, [r4, #0]
 8006e4c:	2c00      	cmp	r4, #0
 8006e4e:	d1f7      	bne.n	8006e40 <_fwalk_sglue+0xc>
 8006e50:	4630      	mov	r0, r6
 8006e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e56:	89ab      	ldrh	r3, [r5, #12]
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d907      	bls.n	8006e6c <_fwalk_sglue+0x38>
 8006e5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e60:	3301      	adds	r3, #1
 8006e62:	d003      	beq.n	8006e6c <_fwalk_sglue+0x38>
 8006e64:	4629      	mov	r1, r5
 8006e66:	4638      	mov	r0, r7
 8006e68:	47c0      	blx	r8
 8006e6a:	4306      	orrs	r6, r0
 8006e6c:	3568      	adds	r5, #104	@ 0x68
 8006e6e:	e7e9      	b.n	8006e44 <_fwalk_sglue+0x10>

08006e70 <siprintf>:
 8006e70:	b40e      	push	{r1, r2, r3}
 8006e72:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006e76:	b500      	push	{lr}
 8006e78:	b09c      	sub	sp, #112	@ 0x70
 8006e7a:	ab1d      	add	r3, sp, #116	@ 0x74
 8006e7c:	9002      	str	r0, [sp, #8]
 8006e7e:	9006      	str	r0, [sp, #24]
 8006e80:	9107      	str	r1, [sp, #28]
 8006e82:	9104      	str	r1, [sp, #16]
 8006e84:	4808      	ldr	r0, [pc, #32]	@ (8006ea8 <siprintf+0x38>)
 8006e86:	4909      	ldr	r1, [pc, #36]	@ (8006eac <siprintf+0x3c>)
 8006e88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e8c:	9105      	str	r1, [sp, #20]
 8006e8e:	6800      	ldr	r0, [r0, #0]
 8006e90:	a902      	add	r1, sp, #8
 8006e92:	9301      	str	r3, [sp, #4]
 8006e94:	f001 fc6e 	bl	8008774 <_svfiprintf_r>
 8006e98:	2200      	movs	r2, #0
 8006e9a:	9b02      	ldr	r3, [sp, #8]
 8006e9c:	701a      	strb	r2, [r3, #0]
 8006e9e:	b01c      	add	sp, #112	@ 0x70
 8006ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ea4:	b003      	add	sp, #12
 8006ea6:	4770      	bx	lr
 8006ea8:	2000003c 	.word	0x2000003c
 8006eac:	ffff0208 	.word	0xffff0208

08006eb0 <siscanf>:
 8006eb0:	b40e      	push	{r1, r2, r3}
 8006eb2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006eb6:	b530      	push	{r4, r5, lr}
 8006eb8:	b09c      	sub	sp, #112	@ 0x70
 8006eba:	ac1f      	add	r4, sp, #124	@ 0x7c
 8006ebc:	f854 5b04 	ldr.w	r5, [r4], #4
 8006ec0:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006ec4:	9002      	str	r0, [sp, #8]
 8006ec6:	9006      	str	r0, [sp, #24]
 8006ec8:	f7f9 f942 	bl	8000150 <strlen>
 8006ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8006efc <siscanf+0x4c>)
 8006ece:	9003      	str	r0, [sp, #12]
 8006ed0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006ed6:	9314      	str	r3, [sp, #80]	@ 0x50
 8006ed8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006edc:	9007      	str	r0, [sp, #28]
 8006ede:	4808      	ldr	r0, [pc, #32]	@ (8006f00 <siscanf+0x50>)
 8006ee0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006ee4:	462a      	mov	r2, r5
 8006ee6:	4623      	mov	r3, r4
 8006ee8:	a902      	add	r1, sp, #8
 8006eea:	6800      	ldr	r0, [r0, #0]
 8006eec:	9401      	str	r4, [sp, #4]
 8006eee:	f001 fd95 	bl	8008a1c <__ssvfiscanf_r>
 8006ef2:	b01c      	add	sp, #112	@ 0x70
 8006ef4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ef8:	b003      	add	sp, #12
 8006efa:	4770      	bx	lr
 8006efc:	08006f27 	.word	0x08006f27
 8006f00:	2000003c 	.word	0x2000003c

08006f04 <__sread>:
 8006f04:	b510      	push	{r4, lr}
 8006f06:	460c      	mov	r4, r1
 8006f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f0c:	f000 f8a6 	bl	800705c <_read_r>
 8006f10:	2800      	cmp	r0, #0
 8006f12:	bfab      	itete	ge
 8006f14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f16:	89a3      	ldrhlt	r3, [r4, #12]
 8006f18:	181b      	addge	r3, r3, r0
 8006f1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006f1e:	bfac      	ite	ge
 8006f20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f22:	81a3      	strhlt	r3, [r4, #12]
 8006f24:	bd10      	pop	{r4, pc}

08006f26 <__seofread>:
 8006f26:	2000      	movs	r0, #0
 8006f28:	4770      	bx	lr

08006f2a <__swrite>:
 8006f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f2e:	461f      	mov	r7, r3
 8006f30:	898b      	ldrh	r3, [r1, #12]
 8006f32:	4605      	mov	r5, r0
 8006f34:	05db      	lsls	r3, r3, #23
 8006f36:	460c      	mov	r4, r1
 8006f38:	4616      	mov	r6, r2
 8006f3a:	d505      	bpl.n	8006f48 <__swrite+0x1e>
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f44:	f000 f878 	bl	8007038 <_lseek_r>
 8006f48:	89a3      	ldrh	r3, [r4, #12]
 8006f4a:	4632      	mov	r2, r6
 8006f4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f50:	81a3      	strh	r3, [r4, #12]
 8006f52:	4628      	mov	r0, r5
 8006f54:	463b      	mov	r3, r7
 8006f56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f5e:	f000 b88f 	b.w	8007080 <_write_r>

08006f62 <__sseek>:
 8006f62:	b510      	push	{r4, lr}
 8006f64:	460c      	mov	r4, r1
 8006f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f6a:	f000 f865 	bl	8007038 <_lseek_r>
 8006f6e:	1c43      	adds	r3, r0, #1
 8006f70:	89a3      	ldrh	r3, [r4, #12]
 8006f72:	bf15      	itete	ne
 8006f74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f7e:	81a3      	strheq	r3, [r4, #12]
 8006f80:	bf18      	it	ne
 8006f82:	81a3      	strhne	r3, [r4, #12]
 8006f84:	bd10      	pop	{r4, pc}

08006f86 <__sclose>:
 8006f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f8a:	f000 b845 	b.w	8007018 <_close_r>

08006f8e <_vsniprintf_r>:
 8006f8e:	b530      	push	{r4, r5, lr}
 8006f90:	4614      	mov	r4, r2
 8006f92:	2c00      	cmp	r4, #0
 8006f94:	4605      	mov	r5, r0
 8006f96:	461a      	mov	r2, r3
 8006f98:	b09b      	sub	sp, #108	@ 0x6c
 8006f9a:	da05      	bge.n	8006fa8 <_vsniprintf_r+0x1a>
 8006f9c:	238b      	movs	r3, #139	@ 0x8b
 8006f9e:	6003      	str	r3, [r0, #0]
 8006fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa4:	b01b      	add	sp, #108	@ 0x6c
 8006fa6:	bd30      	pop	{r4, r5, pc}
 8006fa8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006fac:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006fb0:	bf0c      	ite	eq
 8006fb2:	4623      	moveq	r3, r4
 8006fb4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006fb8:	9302      	str	r3, [sp, #8]
 8006fba:	9305      	str	r3, [sp, #20]
 8006fbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006fc0:	9100      	str	r1, [sp, #0]
 8006fc2:	9104      	str	r1, [sp, #16]
 8006fc4:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006fc8:	4669      	mov	r1, sp
 8006fca:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006fcc:	f001 fbd2 	bl	8008774 <_svfiprintf_r>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	bfbc      	itt	lt
 8006fd4:	238b      	movlt	r3, #139	@ 0x8b
 8006fd6:	602b      	strlt	r3, [r5, #0]
 8006fd8:	2c00      	cmp	r4, #0
 8006fda:	d0e3      	beq.n	8006fa4 <_vsniprintf_r+0x16>
 8006fdc:	2200      	movs	r2, #0
 8006fde:	9b00      	ldr	r3, [sp, #0]
 8006fe0:	701a      	strb	r2, [r3, #0]
 8006fe2:	e7df      	b.n	8006fa4 <_vsniprintf_r+0x16>

08006fe4 <vsniprintf>:
 8006fe4:	b507      	push	{r0, r1, r2, lr}
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	4613      	mov	r3, r2
 8006fea:	460a      	mov	r2, r1
 8006fec:	4601      	mov	r1, r0
 8006fee:	4803      	ldr	r0, [pc, #12]	@ (8006ffc <vsniprintf+0x18>)
 8006ff0:	6800      	ldr	r0, [r0, #0]
 8006ff2:	f7ff ffcc 	bl	8006f8e <_vsniprintf_r>
 8006ff6:	b003      	add	sp, #12
 8006ff8:	f85d fb04 	ldr.w	pc, [sp], #4
 8006ffc:	2000003c 	.word	0x2000003c

08007000 <memset>:
 8007000:	4603      	mov	r3, r0
 8007002:	4402      	add	r2, r0
 8007004:	4293      	cmp	r3, r2
 8007006:	d100      	bne.n	800700a <memset+0xa>
 8007008:	4770      	bx	lr
 800700a:	f803 1b01 	strb.w	r1, [r3], #1
 800700e:	e7f9      	b.n	8007004 <memset+0x4>

08007010 <_localeconv_r>:
 8007010:	4800      	ldr	r0, [pc, #0]	@ (8007014 <_localeconv_r+0x4>)
 8007012:	4770      	bx	lr
 8007014:	2000017c 	.word	0x2000017c

08007018 <_close_r>:
 8007018:	b538      	push	{r3, r4, r5, lr}
 800701a:	2300      	movs	r3, #0
 800701c:	4d05      	ldr	r5, [pc, #20]	@ (8007034 <_close_r+0x1c>)
 800701e:	4604      	mov	r4, r0
 8007020:	4608      	mov	r0, r1
 8007022:	602b      	str	r3, [r5, #0]
 8007024:	f7fb fbb5 	bl	8002792 <_close>
 8007028:	1c43      	adds	r3, r0, #1
 800702a:	d102      	bne.n	8007032 <_close_r+0x1a>
 800702c:	682b      	ldr	r3, [r5, #0]
 800702e:	b103      	cbz	r3, 8007032 <_close_r+0x1a>
 8007030:	6023      	str	r3, [r4, #0]
 8007032:	bd38      	pop	{r3, r4, r5, pc}
 8007034:	200005ac 	.word	0x200005ac

08007038 <_lseek_r>:
 8007038:	b538      	push	{r3, r4, r5, lr}
 800703a:	4604      	mov	r4, r0
 800703c:	4608      	mov	r0, r1
 800703e:	4611      	mov	r1, r2
 8007040:	2200      	movs	r2, #0
 8007042:	4d05      	ldr	r5, [pc, #20]	@ (8007058 <_lseek_r+0x20>)
 8007044:	602a      	str	r2, [r5, #0]
 8007046:	461a      	mov	r2, r3
 8007048:	f7fb fbc7 	bl	80027da <_lseek>
 800704c:	1c43      	adds	r3, r0, #1
 800704e:	d102      	bne.n	8007056 <_lseek_r+0x1e>
 8007050:	682b      	ldr	r3, [r5, #0]
 8007052:	b103      	cbz	r3, 8007056 <_lseek_r+0x1e>
 8007054:	6023      	str	r3, [r4, #0]
 8007056:	bd38      	pop	{r3, r4, r5, pc}
 8007058:	200005ac 	.word	0x200005ac

0800705c <_read_r>:
 800705c:	b538      	push	{r3, r4, r5, lr}
 800705e:	4604      	mov	r4, r0
 8007060:	4608      	mov	r0, r1
 8007062:	4611      	mov	r1, r2
 8007064:	2200      	movs	r2, #0
 8007066:	4d05      	ldr	r5, [pc, #20]	@ (800707c <_read_r+0x20>)
 8007068:	602a      	str	r2, [r5, #0]
 800706a:	461a      	mov	r2, r3
 800706c:	f7fb fb58 	bl	8002720 <_read>
 8007070:	1c43      	adds	r3, r0, #1
 8007072:	d102      	bne.n	800707a <_read_r+0x1e>
 8007074:	682b      	ldr	r3, [r5, #0]
 8007076:	b103      	cbz	r3, 800707a <_read_r+0x1e>
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	bd38      	pop	{r3, r4, r5, pc}
 800707c:	200005ac 	.word	0x200005ac

08007080 <_write_r>:
 8007080:	b538      	push	{r3, r4, r5, lr}
 8007082:	4604      	mov	r4, r0
 8007084:	4608      	mov	r0, r1
 8007086:	4611      	mov	r1, r2
 8007088:	2200      	movs	r2, #0
 800708a:	4d05      	ldr	r5, [pc, #20]	@ (80070a0 <_write_r+0x20>)
 800708c:	602a      	str	r2, [r5, #0]
 800708e:	461a      	mov	r2, r3
 8007090:	f7fb fb63 	bl	800275a <_write>
 8007094:	1c43      	adds	r3, r0, #1
 8007096:	d102      	bne.n	800709e <_write_r+0x1e>
 8007098:	682b      	ldr	r3, [r5, #0]
 800709a:	b103      	cbz	r3, 800709e <_write_r+0x1e>
 800709c:	6023      	str	r3, [r4, #0]
 800709e:	bd38      	pop	{r3, r4, r5, pc}
 80070a0:	200005ac 	.word	0x200005ac

080070a4 <__errno>:
 80070a4:	4b01      	ldr	r3, [pc, #4]	@ (80070ac <__errno+0x8>)
 80070a6:	6818      	ldr	r0, [r3, #0]
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	2000003c 	.word	0x2000003c

080070b0 <__libc_init_array>:
 80070b0:	b570      	push	{r4, r5, r6, lr}
 80070b2:	2600      	movs	r6, #0
 80070b4:	4d0c      	ldr	r5, [pc, #48]	@ (80070e8 <__libc_init_array+0x38>)
 80070b6:	4c0d      	ldr	r4, [pc, #52]	@ (80070ec <__libc_init_array+0x3c>)
 80070b8:	1b64      	subs	r4, r4, r5
 80070ba:	10a4      	asrs	r4, r4, #2
 80070bc:	42a6      	cmp	r6, r4
 80070be:	d109      	bne.n	80070d4 <__libc_init_array+0x24>
 80070c0:	f002 fce4 	bl	8009a8c <_init>
 80070c4:	2600      	movs	r6, #0
 80070c6:	4d0a      	ldr	r5, [pc, #40]	@ (80070f0 <__libc_init_array+0x40>)
 80070c8:	4c0a      	ldr	r4, [pc, #40]	@ (80070f4 <__libc_init_array+0x44>)
 80070ca:	1b64      	subs	r4, r4, r5
 80070cc:	10a4      	asrs	r4, r4, #2
 80070ce:	42a6      	cmp	r6, r4
 80070d0:	d105      	bne.n	80070de <__libc_init_array+0x2e>
 80070d2:	bd70      	pop	{r4, r5, r6, pc}
 80070d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80070d8:	4798      	blx	r3
 80070da:	3601      	adds	r6, #1
 80070dc:	e7ee      	b.n	80070bc <__libc_init_array+0xc>
 80070de:	f855 3b04 	ldr.w	r3, [r5], #4
 80070e2:	4798      	blx	r3
 80070e4:	3601      	adds	r6, #1
 80070e6:	e7f2      	b.n	80070ce <__libc_init_array+0x1e>
 80070e8:	0800a024 	.word	0x0800a024
 80070ec:	0800a024 	.word	0x0800a024
 80070f0:	0800a024 	.word	0x0800a024
 80070f4:	0800a028 	.word	0x0800a028

080070f8 <__retarget_lock_init_recursive>:
 80070f8:	4770      	bx	lr

080070fa <__retarget_lock_acquire_recursive>:
 80070fa:	4770      	bx	lr

080070fc <__retarget_lock_release_recursive>:
 80070fc:	4770      	bx	lr

080070fe <memchr>:
 80070fe:	4603      	mov	r3, r0
 8007100:	b510      	push	{r4, lr}
 8007102:	b2c9      	uxtb	r1, r1
 8007104:	4402      	add	r2, r0
 8007106:	4293      	cmp	r3, r2
 8007108:	4618      	mov	r0, r3
 800710a:	d101      	bne.n	8007110 <memchr+0x12>
 800710c:	2000      	movs	r0, #0
 800710e:	e003      	b.n	8007118 <memchr+0x1a>
 8007110:	7804      	ldrb	r4, [r0, #0]
 8007112:	3301      	adds	r3, #1
 8007114:	428c      	cmp	r4, r1
 8007116:	d1f6      	bne.n	8007106 <memchr+0x8>
 8007118:	bd10      	pop	{r4, pc}

0800711a <quorem>:
 800711a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800711e:	6903      	ldr	r3, [r0, #16]
 8007120:	690c      	ldr	r4, [r1, #16]
 8007122:	4607      	mov	r7, r0
 8007124:	42a3      	cmp	r3, r4
 8007126:	db7e      	blt.n	8007226 <quorem+0x10c>
 8007128:	3c01      	subs	r4, #1
 800712a:	00a3      	lsls	r3, r4, #2
 800712c:	f100 0514 	add.w	r5, r0, #20
 8007130:	f101 0814 	add.w	r8, r1, #20
 8007134:	9300      	str	r3, [sp, #0]
 8007136:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800713a:	9301      	str	r3, [sp, #4]
 800713c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007140:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007144:	3301      	adds	r3, #1
 8007146:	429a      	cmp	r2, r3
 8007148:	fbb2 f6f3 	udiv	r6, r2, r3
 800714c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007150:	d32e      	bcc.n	80071b0 <quorem+0x96>
 8007152:	f04f 0a00 	mov.w	sl, #0
 8007156:	46c4      	mov	ip, r8
 8007158:	46ae      	mov	lr, r5
 800715a:	46d3      	mov	fp, sl
 800715c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007160:	b298      	uxth	r0, r3
 8007162:	fb06 a000 	mla	r0, r6, r0, sl
 8007166:	0c1b      	lsrs	r3, r3, #16
 8007168:	0c02      	lsrs	r2, r0, #16
 800716a:	fb06 2303 	mla	r3, r6, r3, r2
 800716e:	f8de 2000 	ldr.w	r2, [lr]
 8007172:	b280      	uxth	r0, r0
 8007174:	b292      	uxth	r2, r2
 8007176:	1a12      	subs	r2, r2, r0
 8007178:	445a      	add	r2, fp
 800717a:	f8de 0000 	ldr.w	r0, [lr]
 800717e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007182:	b29b      	uxth	r3, r3
 8007184:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007188:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800718c:	b292      	uxth	r2, r2
 800718e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007192:	45e1      	cmp	r9, ip
 8007194:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007198:	f84e 2b04 	str.w	r2, [lr], #4
 800719c:	d2de      	bcs.n	800715c <quorem+0x42>
 800719e:	9b00      	ldr	r3, [sp, #0]
 80071a0:	58eb      	ldr	r3, [r5, r3]
 80071a2:	b92b      	cbnz	r3, 80071b0 <quorem+0x96>
 80071a4:	9b01      	ldr	r3, [sp, #4]
 80071a6:	3b04      	subs	r3, #4
 80071a8:	429d      	cmp	r5, r3
 80071aa:	461a      	mov	r2, r3
 80071ac:	d32f      	bcc.n	800720e <quorem+0xf4>
 80071ae:	613c      	str	r4, [r7, #16]
 80071b0:	4638      	mov	r0, r7
 80071b2:	f001 f97b 	bl	80084ac <__mcmp>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	db25      	blt.n	8007206 <quorem+0xec>
 80071ba:	4629      	mov	r1, r5
 80071bc:	2000      	movs	r0, #0
 80071be:	f858 2b04 	ldr.w	r2, [r8], #4
 80071c2:	f8d1 c000 	ldr.w	ip, [r1]
 80071c6:	fa1f fe82 	uxth.w	lr, r2
 80071ca:	fa1f f38c 	uxth.w	r3, ip
 80071ce:	eba3 030e 	sub.w	r3, r3, lr
 80071d2:	4403      	add	r3, r0
 80071d4:	0c12      	lsrs	r2, r2, #16
 80071d6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80071da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80071de:	b29b      	uxth	r3, r3
 80071e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071e4:	45c1      	cmp	r9, r8
 80071e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80071ea:	f841 3b04 	str.w	r3, [r1], #4
 80071ee:	d2e6      	bcs.n	80071be <quorem+0xa4>
 80071f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071f8:	b922      	cbnz	r2, 8007204 <quorem+0xea>
 80071fa:	3b04      	subs	r3, #4
 80071fc:	429d      	cmp	r5, r3
 80071fe:	461a      	mov	r2, r3
 8007200:	d30b      	bcc.n	800721a <quorem+0x100>
 8007202:	613c      	str	r4, [r7, #16]
 8007204:	3601      	adds	r6, #1
 8007206:	4630      	mov	r0, r6
 8007208:	b003      	add	sp, #12
 800720a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800720e:	6812      	ldr	r2, [r2, #0]
 8007210:	3b04      	subs	r3, #4
 8007212:	2a00      	cmp	r2, #0
 8007214:	d1cb      	bne.n	80071ae <quorem+0x94>
 8007216:	3c01      	subs	r4, #1
 8007218:	e7c6      	b.n	80071a8 <quorem+0x8e>
 800721a:	6812      	ldr	r2, [r2, #0]
 800721c:	3b04      	subs	r3, #4
 800721e:	2a00      	cmp	r2, #0
 8007220:	d1ef      	bne.n	8007202 <quorem+0xe8>
 8007222:	3c01      	subs	r4, #1
 8007224:	e7ea      	b.n	80071fc <quorem+0xe2>
 8007226:	2000      	movs	r0, #0
 8007228:	e7ee      	b.n	8007208 <quorem+0xee>
 800722a:	0000      	movs	r0, r0
 800722c:	0000      	movs	r0, r0
	...

08007230 <_dtoa_r>:
 8007230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007234:	4614      	mov	r4, r2
 8007236:	461d      	mov	r5, r3
 8007238:	69c7      	ldr	r7, [r0, #28]
 800723a:	b097      	sub	sp, #92	@ 0x5c
 800723c:	4683      	mov	fp, r0
 800723e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007242:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007244:	b97f      	cbnz	r7, 8007266 <_dtoa_r+0x36>
 8007246:	2010      	movs	r0, #16
 8007248:	f000 fe02 	bl	8007e50 <malloc>
 800724c:	4602      	mov	r2, r0
 800724e:	f8cb 001c 	str.w	r0, [fp, #28]
 8007252:	b920      	cbnz	r0, 800725e <_dtoa_r+0x2e>
 8007254:	21ef      	movs	r1, #239	@ 0xef
 8007256:	4ba8      	ldr	r3, [pc, #672]	@ (80074f8 <_dtoa_r+0x2c8>)
 8007258:	48a8      	ldr	r0, [pc, #672]	@ (80074fc <_dtoa_r+0x2cc>)
 800725a:	f001 ffef 	bl	800923c <__assert_func>
 800725e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007262:	6007      	str	r7, [r0, #0]
 8007264:	60c7      	str	r7, [r0, #12]
 8007266:	f8db 301c 	ldr.w	r3, [fp, #28]
 800726a:	6819      	ldr	r1, [r3, #0]
 800726c:	b159      	cbz	r1, 8007286 <_dtoa_r+0x56>
 800726e:	685a      	ldr	r2, [r3, #4]
 8007270:	2301      	movs	r3, #1
 8007272:	4093      	lsls	r3, r2
 8007274:	604a      	str	r2, [r1, #4]
 8007276:	608b      	str	r3, [r1, #8]
 8007278:	4658      	mov	r0, fp
 800727a:	f000 fedf 	bl	800803c <_Bfree>
 800727e:	2200      	movs	r2, #0
 8007280:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007284:	601a      	str	r2, [r3, #0]
 8007286:	1e2b      	subs	r3, r5, #0
 8007288:	bfaf      	iteee	ge
 800728a:	2300      	movge	r3, #0
 800728c:	2201      	movlt	r2, #1
 800728e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007292:	9303      	strlt	r3, [sp, #12]
 8007294:	bfa8      	it	ge
 8007296:	6033      	strge	r3, [r6, #0]
 8007298:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800729c:	4b98      	ldr	r3, [pc, #608]	@ (8007500 <_dtoa_r+0x2d0>)
 800729e:	bfb8      	it	lt
 80072a0:	6032      	strlt	r2, [r6, #0]
 80072a2:	ea33 0308 	bics.w	r3, r3, r8
 80072a6:	d112      	bne.n	80072ce <_dtoa_r+0x9e>
 80072a8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80072ac:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80072ae:	6013      	str	r3, [r2, #0]
 80072b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80072b4:	4323      	orrs	r3, r4
 80072b6:	f000 8550 	beq.w	8007d5a <_dtoa_r+0xb2a>
 80072ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80072bc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007504 <_dtoa_r+0x2d4>
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f000 8552 	beq.w	8007d6a <_dtoa_r+0xb3a>
 80072c6:	f10a 0303 	add.w	r3, sl, #3
 80072ca:	f000 bd4c 	b.w	8007d66 <_dtoa_r+0xb36>
 80072ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072d2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80072d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072da:	2200      	movs	r2, #0
 80072dc:	2300      	movs	r3, #0
 80072de:	f7f9 fb63 	bl	80009a8 <__aeabi_dcmpeq>
 80072e2:	4607      	mov	r7, r0
 80072e4:	b158      	cbz	r0, 80072fe <_dtoa_r+0xce>
 80072e6:	2301      	movs	r3, #1
 80072e8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80072ee:	b113      	cbz	r3, 80072f6 <_dtoa_r+0xc6>
 80072f0:	4b85      	ldr	r3, [pc, #532]	@ (8007508 <_dtoa_r+0x2d8>)
 80072f2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800750c <_dtoa_r+0x2dc>
 80072fa:	f000 bd36 	b.w	8007d6a <_dtoa_r+0xb3a>
 80072fe:	ab14      	add	r3, sp, #80	@ 0x50
 8007300:	9301      	str	r3, [sp, #4]
 8007302:	ab15      	add	r3, sp, #84	@ 0x54
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	4658      	mov	r0, fp
 8007308:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800730c:	f001 f97e 	bl	800860c <__d2b>
 8007310:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007314:	4681      	mov	r9, r0
 8007316:	2e00      	cmp	r6, #0
 8007318:	d077      	beq.n	800740a <_dtoa_r+0x1da>
 800731a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800731e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007320:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007324:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007328:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800732c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007330:	9712      	str	r7, [sp, #72]	@ 0x48
 8007332:	4619      	mov	r1, r3
 8007334:	2200      	movs	r2, #0
 8007336:	4b76      	ldr	r3, [pc, #472]	@ (8007510 <_dtoa_r+0x2e0>)
 8007338:	f7f8 ff16 	bl	8000168 <__aeabi_dsub>
 800733c:	a368      	add	r3, pc, #416	@ (adr r3, 80074e0 <_dtoa_r+0x2b0>)
 800733e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007342:	f7f9 f8c9 	bl	80004d8 <__aeabi_dmul>
 8007346:	a368      	add	r3, pc, #416	@ (adr r3, 80074e8 <_dtoa_r+0x2b8>)
 8007348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734c:	f7f8 ff0e 	bl	800016c <__adddf3>
 8007350:	4604      	mov	r4, r0
 8007352:	4630      	mov	r0, r6
 8007354:	460d      	mov	r5, r1
 8007356:	f7f9 f855 	bl	8000404 <__aeabi_i2d>
 800735a:	a365      	add	r3, pc, #404	@ (adr r3, 80074f0 <_dtoa_r+0x2c0>)
 800735c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007360:	f7f9 f8ba 	bl	80004d8 <__aeabi_dmul>
 8007364:	4602      	mov	r2, r0
 8007366:	460b      	mov	r3, r1
 8007368:	4620      	mov	r0, r4
 800736a:	4629      	mov	r1, r5
 800736c:	f7f8 fefe 	bl	800016c <__adddf3>
 8007370:	4604      	mov	r4, r0
 8007372:	460d      	mov	r5, r1
 8007374:	f7f9 fb60 	bl	8000a38 <__aeabi_d2iz>
 8007378:	2200      	movs	r2, #0
 800737a:	4607      	mov	r7, r0
 800737c:	2300      	movs	r3, #0
 800737e:	4620      	mov	r0, r4
 8007380:	4629      	mov	r1, r5
 8007382:	f7f9 fb1b 	bl	80009bc <__aeabi_dcmplt>
 8007386:	b140      	cbz	r0, 800739a <_dtoa_r+0x16a>
 8007388:	4638      	mov	r0, r7
 800738a:	f7f9 f83b 	bl	8000404 <__aeabi_i2d>
 800738e:	4622      	mov	r2, r4
 8007390:	462b      	mov	r3, r5
 8007392:	f7f9 fb09 	bl	80009a8 <__aeabi_dcmpeq>
 8007396:	b900      	cbnz	r0, 800739a <_dtoa_r+0x16a>
 8007398:	3f01      	subs	r7, #1
 800739a:	2f16      	cmp	r7, #22
 800739c:	d853      	bhi.n	8007446 <_dtoa_r+0x216>
 800739e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073a2:	4b5c      	ldr	r3, [pc, #368]	@ (8007514 <_dtoa_r+0x2e4>)
 80073a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80073a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ac:	f7f9 fb06 	bl	80009bc <__aeabi_dcmplt>
 80073b0:	2800      	cmp	r0, #0
 80073b2:	d04a      	beq.n	800744a <_dtoa_r+0x21a>
 80073b4:	2300      	movs	r3, #0
 80073b6:	3f01      	subs	r7, #1
 80073b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80073ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80073bc:	1b9b      	subs	r3, r3, r6
 80073be:	1e5a      	subs	r2, r3, #1
 80073c0:	bf46      	itte	mi
 80073c2:	f1c3 0801 	rsbmi	r8, r3, #1
 80073c6:	2300      	movmi	r3, #0
 80073c8:	f04f 0800 	movpl.w	r8, #0
 80073cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80073ce:	bf48      	it	mi
 80073d0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80073d2:	2f00      	cmp	r7, #0
 80073d4:	db3b      	blt.n	800744e <_dtoa_r+0x21e>
 80073d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d8:	970e      	str	r7, [sp, #56]	@ 0x38
 80073da:	443b      	add	r3, r7
 80073dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80073de:	2300      	movs	r3, #0
 80073e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80073e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80073e4:	2b09      	cmp	r3, #9
 80073e6:	d866      	bhi.n	80074b6 <_dtoa_r+0x286>
 80073e8:	2b05      	cmp	r3, #5
 80073ea:	bfc4      	itt	gt
 80073ec:	3b04      	subgt	r3, #4
 80073ee:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80073f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80073f2:	bfc8      	it	gt
 80073f4:	2400      	movgt	r4, #0
 80073f6:	f1a3 0302 	sub.w	r3, r3, #2
 80073fa:	bfd8      	it	le
 80073fc:	2401      	movle	r4, #1
 80073fe:	2b03      	cmp	r3, #3
 8007400:	d864      	bhi.n	80074cc <_dtoa_r+0x29c>
 8007402:	e8df f003 	tbb	[pc, r3]
 8007406:	382b      	.short	0x382b
 8007408:	5636      	.short	0x5636
 800740a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800740e:	441e      	add	r6, r3
 8007410:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007414:	2b20      	cmp	r3, #32
 8007416:	bfc1      	itttt	gt
 8007418:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800741c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007420:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007424:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007428:	bfd6      	itet	le
 800742a:	f1c3 0320 	rsble	r3, r3, #32
 800742e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007432:	fa04 f003 	lslle.w	r0, r4, r3
 8007436:	f7f8 ffd5 	bl	80003e4 <__aeabi_ui2d>
 800743a:	2201      	movs	r2, #1
 800743c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007440:	3e01      	subs	r6, #1
 8007442:	9212      	str	r2, [sp, #72]	@ 0x48
 8007444:	e775      	b.n	8007332 <_dtoa_r+0x102>
 8007446:	2301      	movs	r3, #1
 8007448:	e7b6      	b.n	80073b8 <_dtoa_r+0x188>
 800744a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800744c:	e7b5      	b.n	80073ba <_dtoa_r+0x18a>
 800744e:	427b      	negs	r3, r7
 8007450:	930a      	str	r3, [sp, #40]	@ 0x28
 8007452:	2300      	movs	r3, #0
 8007454:	eba8 0807 	sub.w	r8, r8, r7
 8007458:	930e      	str	r3, [sp, #56]	@ 0x38
 800745a:	e7c2      	b.n	80073e2 <_dtoa_r+0x1b2>
 800745c:	2300      	movs	r3, #0
 800745e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007460:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007462:	2b00      	cmp	r3, #0
 8007464:	dc35      	bgt.n	80074d2 <_dtoa_r+0x2a2>
 8007466:	2301      	movs	r3, #1
 8007468:	461a      	mov	r2, r3
 800746a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800746e:	9221      	str	r2, [sp, #132]	@ 0x84
 8007470:	e00b      	b.n	800748a <_dtoa_r+0x25a>
 8007472:	2301      	movs	r3, #1
 8007474:	e7f3      	b.n	800745e <_dtoa_r+0x22e>
 8007476:	2300      	movs	r3, #0
 8007478:	930b      	str	r3, [sp, #44]	@ 0x2c
 800747a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800747c:	18fb      	adds	r3, r7, r3
 800747e:	9308      	str	r3, [sp, #32]
 8007480:	3301      	adds	r3, #1
 8007482:	2b01      	cmp	r3, #1
 8007484:	9307      	str	r3, [sp, #28]
 8007486:	bfb8      	it	lt
 8007488:	2301      	movlt	r3, #1
 800748a:	2100      	movs	r1, #0
 800748c:	2204      	movs	r2, #4
 800748e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007492:	f102 0514 	add.w	r5, r2, #20
 8007496:	429d      	cmp	r5, r3
 8007498:	d91f      	bls.n	80074da <_dtoa_r+0x2aa>
 800749a:	6041      	str	r1, [r0, #4]
 800749c:	4658      	mov	r0, fp
 800749e:	f000 fd8d 	bl	8007fbc <_Balloc>
 80074a2:	4682      	mov	sl, r0
 80074a4:	2800      	cmp	r0, #0
 80074a6:	d139      	bne.n	800751c <_dtoa_r+0x2ec>
 80074a8:	4602      	mov	r2, r0
 80074aa:	f240 11af 	movw	r1, #431	@ 0x1af
 80074ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007518 <_dtoa_r+0x2e8>)
 80074b0:	e6d2      	b.n	8007258 <_dtoa_r+0x28>
 80074b2:	2301      	movs	r3, #1
 80074b4:	e7e0      	b.n	8007478 <_dtoa_r+0x248>
 80074b6:	2401      	movs	r4, #1
 80074b8:	2300      	movs	r3, #0
 80074ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 80074bc:	9320      	str	r3, [sp, #128]	@ 0x80
 80074be:	f04f 33ff 	mov.w	r3, #4294967295
 80074c2:	2200      	movs	r2, #0
 80074c4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80074c8:	2312      	movs	r3, #18
 80074ca:	e7d0      	b.n	800746e <_dtoa_r+0x23e>
 80074cc:	2301      	movs	r3, #1
 80074ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074d0:	e7f5      	b.n	80074be <_dtoa_r+0x28e>
 80074d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074d4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80074d8:	e7d7      	b.n	800748a <_dtoa_r+0x25a>
 80074da:	3101      	adds	r1, #1
 80074dc:	0052      	lsls	r2, r2, #1
 80074de:	e7d8      	b.n	8007492 <_dtoa_r+0x262>
 80074e0:	636f4361 	.word	0x636f4361
 80074e4:	3fd287a7 	.word	0x3fd287a7
 80074e8:	8b60c8b3 	.word	0x8b60c8b3
 80074ec:	3fc68a28 	.word	0x3fc68a28
 80074f0:	509f79fb 	.word	0x509f79fb
 80074f4:	3fd34413 	.word	0x3fd34413
 80074f8:	08009cd1 	.word	0x08009cd1
 80074fc:	08009ce8 	.word	0x08009ce8
 8007500:	7ff00000 	.word	0x7ff00000
 8007504:	08009ccd 	.word	0x08009ccd
 8007508:	08009ed0 	.word	0x08009ed0
 800750c:	08009ecf 	.word	0x08009ecf
 8007510:	3ff80000 	.word	0x3ff80000
 8007514:	08009de0 	.word	0x08009de0
 8007518:	08009d40 	.word	0x08009d40
 800751c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007520:	6018      	str	r0, [r3, #0]
 8007522:	9b07      	ldr	r3, [sp, #28]
 8007524:	2b0e      	cmp	r3, #14
 8007526:	f200 80a4 	bhi.w	8007672 <_dtoa_r+0x442>
 800752a:	2c00      	cmp	r4, #0
 800752c:	f000 80a1 	beq.w	8007672 <_dtoa_r+0x442>
 8007530:	2f00      	cmp	r7, #0
 8007532:	dd33      	ble.n	800759c <_dtoa_r+0x36c>
 8007534:	4b86      	ldr	r3, [pc, #536]	@ (8007750 <_dtoa_r+0x520>)
 8007536:	f007 020f 	and.w	r2, r7, #15
 800753a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800753e:	05f8      	lsls	r0, r7, #23
 8007540:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007544:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007548:	ea4f 1427 	mov.w	r4, r7, asr #4
 800754c:	d516      	bpl.n	800757c <_dtoa_r+0x34c>
 800754e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007552:	4b80      	ldr	r3, [pc, #512]	@ (8007754 <_dtoa_r+0x524>)
 8007554:	2603      	movs	r6, #3
 8007556:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800755a:	f7f9 f8e7 	bl	800072c <__aeabi_ddiv>
 800755e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007562:	f004 040f 	and.w	r4, r4, #15
 8007566:	4d7b      	ldr	r5, [pc, #492]	@ (8007754 <_dtoa_r+0x524>)
 8007568:	b954      	cbnz	r4, 8007580 <_dtoa_r+0x350>
 800756a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800756e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007572:	f7f9 f8db 	bl	800072c <__aeabi_ddiv>
 8007576:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800757a:	e028      	b.n	80075ce <_dtoa_r+0x39e>
 800757c:	2602      	movs	r6, #2
 800757e:	e7f2      	b.n	8007566 <_dtoa_r+0x336>
 8007580:	07e1      	lsls	r1, r4, #31
 8007582:	d508      	bpl.n	8007596 <_dtoa_r+0x366>
 8007584:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007588:	e9d5 2300 	ldrd	r2, r3, [r5]
 800758c:	f7f8 ffa4 	bl	80004d8 <__aeabi_dmul>
 8007590:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007594:	3601      	adds	r6, #1
 8007596:	1064      	asrs	r4, r4, #1
 8007598:	3508      	adds	r5, #8
 800759a:	e7e5      	b.n	8007568 <_dtoa_r+0x338>
 800759c:	f000 80d2 	beq.w	8007744 <_dtoa_r+0x514>
 80075a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80075a4:	427c      	negs	r4, r7
 80075a6:	4b6a      	ldr	r3, [pc, #424]	@ (8007750 <_dtoa_r+0x520>)
 80075a8:	f004 020f 	and.w	r2, r4, #15
 80075ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b4:	f7f8 ff90 	bl	80004d8 <__aeabi_dmul>
 80075b8:	2602      	movs	r6, #2
 80075ba:	2300      	movs	r3, #0
 80075bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075c0:	4d64      	ldr	r5, [pc, #400]	@ (8007754 <_dtoa_r+0x524>)
 80075c2:	1124      	asrs	r4, r4, #4
 80075c4:	2c00      	cmp	r4, #0
 80075c6:	f040 80b2 	bne.w	800772e <_dtoa_r+0x4fe>
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1d3      	bne.n	8007576 <_dtoa_r+0x346>
 80075ce:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80075d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f000 80b7 	beq.w	8007748 <_dtoa_r+0x518>
 80075da:	2200      	movs	r2, #0
 80075dc:	4620      	mov	r0, r4
 80075de:	4629      	mov	r1, r5
 80075e0:	4b5d      	ldr	r3, [pc, #372]	@ (8007758 <_dtoa_r+0x528>)
 80075e2:	f7f9 f9eb 	bl	80009bc <__aeabi_dcmplt>
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f000 80ae 	beq.w	8007748 <_dtoa_r+0x518>
 80075ec:	9b07      	ldr	r3, [sp, #28]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 80aa 	beq.w	8007748 <_dtoa_r+0x518>
 80075f4:	9b08      	ldr	r3, [sp, #32]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	dd37      	ble.n	800766a <_dtoa_r+0x43a>
 80075fa:	1e7b      	subs	r3, r7, #1
 80075fc:	4620      	mov	r0, r4
 80075fe:	9304      	str	r3, [sp, #16]
 8007600:	2200      	movs	r2, #0
 8007602:	4629      	mov	r1, r5
 8007604:	4b55      	ldr	r3, [pc, #340]	@ (800775c <_dtoa_r+0x52c>)
 8007606:	f7f8 ff67 	bl	80004d8 <__aeabi_dmul>
 800760a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800760e:	9c08      	ldr	r4, [sp, #32]
 8007610:	3601      	adds	r6, #1
 8007612:	4630      	mov	r0, r6
 8007614:	f7f8 fef6 	bl	8000404 <__aeabi_i2d>
 8007618:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800761c:	f7f8 ff5c 	bl	80004d8 <__aeabi_dmul>
 8007620:	2200      	movs	r2, #0
 8007622:	4b4f      	ldr	r3, [pc, #316]	@ (8007760 <_dtoa_r+0x530>)
 8007624:	f7f8 fda2 	bl	800016c <__adddf3>
 8007628:	4605      	mov	r5, r0
 800762a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800762e:	2c00      	cmp	r4, #0
 8007630:	f040 809a 	bne.w	8007768 <_dtoa_r+0x538>
 8007634:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007638:	2200      	movs	r2, #0
 800763a:	4b4a      	ldr	r3, [pc, #296]	@ (8007764 <_dtoa_r+0x534>)
 800763c:	f7f8 fd94 	bl	8000168 <__aeabi_dsub>
 8007640:	4602      	mov	r2, r0
 8007642:	460b      	mov	r3, r1
 8007644:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007648:	462a      	mov	r2, r5
 800764a:	4633      	mov	r3, r6
 800764c:	f7f9 f9d4 	bl	80009f8 <__aeabi_dcmpgt>
 8007650:	2800      	cmp	r0, #0
 8007652:	f040 828e 	bne.w	8007b72 <_dtoa_r+0x942>
 8007656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800765a:	462a      	mov	r2, r5
 800765c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007660:	f7f9 f9ac 	bl	80009bc <__aeabi_dcmplt>
 8007664:	2800      	cmp	r0, #0
 8007666:	f040 8127 	bne.w	80078b8 <_dtoa_r+0x688>
 800766a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800766e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007672:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007674:	2b00      	cmp	r3, #0
 8007676:	f2c0 8163 	blt.w	8007940 <_dtoa_r+0x710>
 800767a:	2f0e      	cmp	r7, #14
 800767c:	f300 8160 	bgt.w	8007940 <_dtoa_r+0x710>
 8007680:	4b33      	ldr	r3, [pc, #204]	@ (8007750 <_dtoa_r+0x520>)
 8007682:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007686:	e9d3 3400 	ldrd	r3, r4, [r3]
 800768a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800768e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007690:	2b00      	cmp	r3, #0
 8007692:	da03      	bge.n	800769c <_dtoa_r+0x46c>
 8007694:	9b07      	ldr	r3, [sp, #28]
 8007696:	2b00      	cmp	r3, #0
 8007698:	f340 8100 	ble.w	800789c <_dtoa_r+0x66c>
 800769c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80076a0:	4656      	mov	r6, sl
 80076a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076a6:	4620      	mov	r0, r4
 80076a8:	4629      	mov	r1, r5
 80076aa:	f7f9 f83f 	bl	800072c <__aeabi_ddiv>
 80076ae:	f7f9 f9c3 	bl	8000a38 <__aeabi_d2iz>
 80076b2:	4680      	mov	r8, r0
 80076b4:	f7f8 fea6 	bl	8000404 <__aeabi_i2d>
 80076b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076bc:	f7f8 ff0c 	bl	80004d8 <__aeabi_dmul>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	4620      	mov	r0, r4
 80076c6:	4629      	mov	r1, r5
 80076c8:	f7f8 fd4e 	bl	8000168 <__aeabi_dsub>
 80076cc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80076d0:	9d07      	ldr	r5, [sp, #28]
 80076d2:	f806 4b01 	strb.w	r4, [r6], #1
 80076d6:	eba6 040a 	sub.w	r4, r6, sl
 80076da:	42a5      	cmp	r5, r4
 80076dc:	4602      	mov	r2, r0
 80076de:	460b      	mov	r3, r1
 80076e0:	f040 8116 	bne.w	8007910 <_dtoa_r+0x6e0>
 80076e4:	f7f8 fd42 	bl	800016c <__adddf3>
 80076e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076ec:	4604      	mov	r4, r0
 80076ee:	460d      	mov	r5, r1
 80076f0:	f7f9 f982 	bl	80009f8 <__aeabi_dcmpgt>
 80076f4:	2800      	cmp	r0, #0
 80076f6:	f040 80f8 	bne.w	80078ea <_dtoa_r+0x6ba>
 80076fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076fe:	4620      	mov	r0, r4
 8007700:	4629      	mov	r1, r5
 8007702:	f7f9 f951 	bl	80009a8 <__aeabi_dcmpeq>
 8007706:	b118      	cbz	r0, 8007710 <_dtoa_r+0x4e0>
 8007708:	f018 0f01 	tst.w	r8, #1
 800770c:	f040 80ed 	bne.w	80078ea <_dtoa_r+0x6ba>
 8007710:	4649      	mov	r1, r9
 8007712:	4658      	mov	r0, fp
 8007714:	f000 fc92 	bl	800803c <_Bfree>
 8007718:	2300      	movs	r3, #0
 800771a:	7033      	strb	r3, [r6, #0]
 800771c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800771e:	3701      	adds	r7, #1
 8007720:	601f      	str	r7, [r3, #0]
 8007722:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007724:	2b00      	cmp	r3, #0
 8007726:	f000 8320 	beq.w	8007d6a <_dtoa_r+0xb3a>
 800772a:	601e      	str	r6, [r3, #0]
 800772c:	e31d      	b.n	8007d6a <_dtoa_r+0xb3a>
 800772e:	07e2      	lsls	r2, r4, #31
 8007730:	d505      	bpl.n	800773e <_dtoa_r+0x50e>
 8007732:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007736:	f7f8 fecf 	bl	80004d8 <__aeabi_dmul>
 800773a:	2301      	movs	r3, #1
 800773c:	3601      	adds	r6, #1
 800773e:	1064      	asrs	r4, r4, #1
 8007740:	3508      	adds	r5, #8
 8007742:	e73f      	b.n	80075c4 <_dtoa_r+0x394>
 8007744:	2602      	movs	r6, #2
 8007746:	e742      	b.n	80075ce <_dtoa_r+0x39e>
 8007748:	9c07      	ldr	r4, [sp, #28]
 800774a:	9704      	str	r7, [sp, #16]
 800774c:	e761      	b.n	8007612 <_dtoa_r+0x3e2>
 800774e:	bf00      	nop
 8007750:	08009de0 	.word	0x08009de0
 8007754:	08009db8 	.word	0x08009db8
 8007758:	3ff00000 	.word	0x3ff00000
 800775c:	40240000 	.word	0x40240000
 8007760:	401c0000 	.word	0x401c0000
 8007764:	40140000 	.word	0x40140000
 8007768:	4b70      	ldr	r3, [pc, #448]	@ (800792c <_dtoa_r+0x6fc>)
 800776a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800776c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007770:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007774:	4454      	add	r4, sl
 8007776:	2900      	cmp	r1, #0
 8007778:	d045      	beq.n	8007806 <_dtoa_r+0x5d6>
 800777a:	2000      	movs	r0, #0
 800777c:	496c      	ldr	r1, [pc, #432]	@ (8007930 <_dtoa_r+0x700>)
 800777e:	f7f8 ffd5 	bl	800072c <__aeabi_ddiv>
 8007782:	4633      	mov	r3, r6
 8007784:	462a      	mov	r2, r5
 8007786:	f7f8 fcef 	bl	8000168 <__aeabi_dsub>
 800778a:	4656      	mov	r6, sl
 800778c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007790:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007794:	f7f9 f950 	bl	8000a38 <__aeabi_d2iz>
 8007798:	4605      	mov	r5, r0
 800779a:	f7f8 fe33 	bl	8000404 <__aeabi_i2d>
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077a6:	f7f8 fcdf 	bl	8000168 <__aeabi_dsub>
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	3530      	adds	r5, #48	@ 0x30
 80077b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80077b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80077b8:	f806 5b01 	strb.w	r5, [r6], #1
 80077bc:	f7f9 f8fe 	bl	80009bc <__aeabi_dcmplt>
 80077c0:	2800      	cmp	r0, #0
 80077c2:	d163      	bne.n	800788c <_dtoa_r+0x65c>
 80077c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077c8:	2000      	movs	r0, #0
 80077ca:	495a      	ldr	r1, [pc, #360]	@ (8007934 <_dtoa_r+0x704>)
 80077cc:	f7f8 fccc 	bl	8000168 <__aeabi_dsub>
 80077d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80077d4:	f7f9 f8f2 	bl	80009bc <__aeabi_dcmplt>
 80077d8:	2800      	cmp	r0, #0
 80077da:	f040 8087 	bne.w	80078ec <_dtoa_r+0x6bc>
 80077de:	42a6      	cmp	r6, r4
 80077e0:	f43f af43 	beq.w	800766a <_dtoa_r+0x43a>
 80077e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80077e8:	2200      	movs	r2, #0
 80077ea:	4b53      	ldr	r3, [pc, #332]	@ (8007938 <_dtoa_r+0x708>)
 80077ec:	f7f8 fe74 	bl	80004d8 <__aeabi_dmul>
 80077f0:	2200      	movs	r2, #0
 80077f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80077f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077fa:	4b4f      	ldr	r3, [pc, #316]	@ (8007938 <_dtoa_r+0x708>)
 80077fc:	f7f8 fe6c 	bl	80004d8 <__aeabi_dmul>
 8007800:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007804:	e7c4      	b.n	8007790 <_dtoa_r+0x560>
 8007806:	4631      	mov	r1, r6
 8007808:	4628      	mov	r0, r5
 800780a:	f7f8 fe65 	bl	80004d8 <__aeabi_dmul>
 800780e:	4656      	mov	r6, sl
 8007810:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007814:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800781a:	f7f9 f90d 	bl	8000a38 <__aeabi_d2iz>
 800781e:	4605      	mov	r5, r0
 8007820:	f7f8 fdf0 	bl	8000404 <__aeabi_i2d>
 8007824:	4602      	mov	r2, r0
 8007826:	460b      	mov	r3, r1
 8007828:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800782c:	f7f8 fc9c 	bl	8000168 <__aeabi_dsub>
 8007830:	4602      	mov	r2, r0
 8007832:	460b      	mov	r3, r1
 8007834:	3530      	adds	r5, #48	@ 0x30
 8007836:	f806 5b01 	strb.w	r5, [r6], #1
 800783a:	42a6      	cmp	r6, r4
 800783c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007840:	f04f 0200 	mov.w	r2, #0
 8007844:	d124      	bne.n	8007890 <_dtoa_r+0x660>
 8007846:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800784a:	4b39      	ldr	r3, [pc, #228]	@ (8007930 <_dtoa_r+0x700>)
 800784c:	f7f8 fc8e 	bl	800016c <__adddf3>
 8007850:	4602      	mov	r2, r0
 8007852:	460b      	mov	r3, r1
 8007854:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007858:	f7f9 f8ce 	bl	80009f8 <__aeabi_dcmpgt>
 800785c:	2800      	cmp	r0, #0
 800785e:	d145      	bne.n	80078ec <_dtoa_r+0x6bc>
 8007860:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007864:	2000      	movs	r0, #0
 8007866:	4932      	ldr	r1, [pc, #200]	@ (8007930 <_dtoa_r+0x700>)
 8007868:	f7f8 fc7e 	bl	8000168 <__aeabi_dsub>
 800786c:	4602      	mov	r2, r0
 800786e:	460b      	mov	r3, r1
 8007870:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007874:	f7f9 f8a2 	bl	80009bc <__aeabi_dcmplt>
 8007878:	2800      	cmp	r0, #0
 800787a:	f43f aef6 	beq.w	800766a <_dtoa_r+0x43a>
 800787e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007880:	1e73      	subs	r3, r6, #1
 8007882:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007884:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007888:	2b30      	cmp	r3, #48	@ 0x30
 800788a:	d0f8      	beq.n	800787e <_dtoa_r+0x64e>
 800788c:	9f04      	ldr	r7, [sp, #16]
 800788e:	e73f      	b.n	8007710 <_dtoa_r+0x4e0>
 8007890:	4b29      	ldr	r3, [pc, #164]	@ (8007938 <_dtoa_r+0x708>)
 8007892:	f7f8 fe21 	bl	80004d8 <__aeabi_dmul>
 8007896:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800789a:	e7bc      	b.n	8007816 <_dtoa_r+0x5e6>
 800789c:	d10c      	bne.n	80078b8 <_dtoa_r+0x688>
 800789e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078a2:	2200      	movs	r2, #0
 80078a4:	4b25      	ldr	r3, [pc, #148]	@ (800793c <_dtoa_r+0x70c>)
 80078a6:	f7f8 fe17 	bl	80004d8 <__aeabi_dmul>
 80078aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078ae:	f7f9 f899 	bl	80009e4 <__aeabi_dcmpge>
 80078b2:	2800      	cmp	r0, #0
 80078b4:	f000 815b 	beq.w	8007b6e <_dtoa_r+0x93e>
 80078b8:	2400      	movs	r4, #0
 80078ba:	4625      	mov	r5, r4
 80078bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078be:	4656      	mov	r6, sl
 80078c0:	43db      	mvns	r3, r3
 80078c2:	9304      	str	r3, [sp, #16]
 80078c4:	2700      	movs	r7, #0
 80078c6:	4621      	mov	r1, r4
 80078c8:	4658      	mov	r0, fp
 80078ca:	f000 fbb7 	bl	800803c <_Bfree>
 80078ce:	2d00      	cmp	r5, #0
 80078d0:	d0dc      	beq.n	800788c <_dtoa_r+0x65c>
 80078d2:	b12f      	cbz	r7, 80078e0 <_dtoa_r+0x6b0>
 80078d4:	42af      	cmp	r7, r5
 80078d6:	d003      	beq.n	80078e0 <_dtoa_r+0x6b0>
 80078d8:	4639      	mov	r1, r7
 80078da:	4658      	mov	r0, fp
 80078dc:	f000 fbae 	bl	800803c <_Bfree>
 80078e0:	4629      	mov	r1, r5
 80078e2:	4658      	mov	r0, fp
 80078e4:	f000 fbaa 	bl	800803c <_Bfree>
 80078e8:	e7d0      	b.n	800788c <_dtoa_r+0x65c>
 80078ea:	9704      	str	r7, [sp, #16]
 80078ec:	4633      	mov	r3, r6
 80078ee:	461e      	mov	r6, r3
 80078f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078f4:	2a39      	cmp	r2, #57	@ 0x39
 80078f6:	d107      	bne.n	8007908 <_dtoa_r+0x6d8>
 80078f8:	459a      	cmp	sl, r3
 80078fa:	d1f8      	bne.n	80078ee <_dtoa_r+0x6be>
 80078fc:	9a04      	ldr	r2, [sp, #16]
 80078fe:	3201      	adds	r2, #1
 8007900:	9204      	str	r2, [sp, #16]
 8007902:	2230      	movs	r2, #48	@ 0x30
 8007904:	f88a 2000 	strb.w	r2, [sl]
 8007908:	781a      	ldrb	r2, [r3, #0]
 800790a:	3201      	adds	r2, #1
 800790c:	701a      	strb	r2, [r3, #0]
 800790e:	e7bd      	b.n	800788c <_dtoa_r+0x65c>
 8007910:	2200      	movs	r2, #0
 8007912:	4b09      	ldr	r3, [pc, #36]	@ (8007938 <_dtoa_r+0x708>)
 8007914:	f7f8 fde0 	bl	80004d8 <__aeabi_dmul>
 8007918:	2200      	movs	r2, #0
 800791a:	2300      	movs	r3, #0
 800791c:	4604      	mov	r4, r0
 800791e:	460d      	mov	r5, r1
 8007920:	f7f9 f842 	bl	80009a8 <__aeabi_dcmpeq>
 8007924:	2800      	cmp	r0, #0
 8007926:	f43f aebc 	beq.w	80076a2 <_dtoa_r+0x472>
 800792a:	e6f1      	b.n	8007710 <_dtoa_r+0x4e0>
 800792c:	08009de0 	.word	0x08009de0
 8007930:	3fe00000 	.word	0x3fe00000
 8007934:	3ff00000 	.word	0x3ff00000
 8007938:	40240000 	.word	0x40240000
 800793c:	40140000 	.word	0x40140000
 8007940:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007942:	2a00      	cmp	r2, #0
 8007944:	f000 80db 	beq.w	8007afe <_dtoa_r+0x8ce>
 8007948:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800794a:	2a01      	cmp	r2, #1
 800794c:	f300 80bf 	bgt.w	8007ace <_dtoa_r+0x89e>
 8007950:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007952:	2a00      	cmp	r2, #0
 8007954:	f000 80b7 	beq.w	8007ac6 <_dtoa_r+0x896>
 8007958:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800795c:	4646      	mov	r6, r8
 800795e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007960:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007962:	2101      	movs	r1, #1
 8007964:	441a      	add	r2, r3
 8007966:	4658      	mov	r0, fp
 8007968:	4498      	add	r8, r3
 800796a:	9209      	str	r2, [sp, #36]	@ 0x24
 800796c:	f000 fc1a 	bl	80081a4 <__i2b>
 8007970:	4605      	mov	r5, r0
 8007972:	b15e      	cbz	r6, 800798c <_dtoa_r+0x75c>
 8007974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007976:	2b00      	cmp	r3, #0
 8007978:	dd08      	ble.n	800798c <_dtoa_r+0x75c>
 800797a:	42b3      	cmp	r3, r6
 800797c:	bfa8      	it	ge
 800797e:	4633      	movge	r3, r6
 8007980:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007982:	eba8 0803 	sub.w	r8, r8, r3
 8007986:	1af6      	subs	r6, r6, r3
 8007988:	1ad3      	subs	r3, r2, r3
 800798a:	9309      	str	r3, [sp, #36]	@ 0x24
 800798c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800798e:	b1f3      	cbz	r3, 80079ce <_dtoa_r+0x79e>
 8007990:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007992:	2b00      	cmp	r3, #0
 8007994:	f000 80b7 	beq.w	8007b06 <_dtoa_r+0x8d6>
 8007998:	b18c      	cbz	r4, 80079be <_dtoa_r+0x78e>
 800799a:	4629      	mov	r1, r5
 800799c:	4622      	mov	r2, r4
 800799e:	4658      	mov	r0, fp
 80079a0:	f000 fcbe 	bl	8008320 <__pow5mult>
 80079a4:	464a      	mov	r2, r9
 80079a6:	4601      	mov	r1, r0
 80079a8:	4605      	mov	r5, r0
 80079aa:	4658      	mov	r0, fp
 80079ac:	f000 fc10 	bl	80081d0 <__multiply>
 80079b0:	4649      	mov	r1, r9
 80079b2:	9004      	str	r0, [sp, #16]
 80079b4:	4658      	mov	r0, fp
 80079b6:	f000 fb41 	bl	800803c <_Bfree>
 80079ba:	9b04      	ldr	r3, [sp, #16]
 80079bc:	4699      	mov	r9, r3
 80079be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079c0:	1b1a      	subs	r2, r3, r4
 80079c2:	d004      	beq.n	80079ce <_dtoa_r+0x79e>
 80079c4:	4649      	mov	r1, r9
 80079c6:	4658      	mov	r0, fp
 80079c8:	f000 fcaa 	bl	8008320 <__pow5mult>
 80079cc:	4681      	mov	r9, r0
 80079ce:	2101      	movs	r1, #1
 80079d0:	4658      	mov	r0, fp
 80079d2:	f000 fbe7 	bl	80081a4 <__i2b>
 80079d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079d8:	4604      	mov	r4, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	f000 81c9 	beq.w	8007d72 <_dtoa_r+0xb42>
 80079e0:	461a      	mov	r2, r3
 80079e2:	4601      	mov	r1, r0
 80079e4:	4658      	mov	r0, fp
 80079e6:	f000 fc9b 	bl	8008320 <__pow5mult>
 80079ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079ec:	4604      	mov	r4, r0
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	f300 808f 	bgt.w	8007b12 <_dtoa_r+0x8e2>
 80079f4:	9b02      	ldr	r3, [sp, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	f040 8087 	bne.w	8007b0a <_dtoa_r+0x8da>
 80079fc:	9b03      	ldr	r3, [sp, #12]
 80079fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f040 8083 	bne.w	8007b0e <_dtoa_r+0x8de>
 8007a08:	9b03      	ldr	r3, [sp, #12]
 8007a0a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a0e:	0d1b      	lsrs	r3, r3, #20
 8007a10:	051b      	lsls	r3, r3, #20
 8007a12:	b12b      	cbz	r3, 8007a20 <_dtoa_r+0x7f0>
 8007a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a16:	f108 0801 	add.w	r8, r8, #1
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a1e:	2301      	movs	r3, #1
 8007a20:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f000 81aa 	beq.w	8007d7e <_dtoa_r+0xb4e>
 8007a2a:	6923      	ldr	r3, [r4, #16]
 8007a2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007a30:	6918      	ldr	r0, [r3, #16]
 8007a32:	f000 fb6b 	bl	800810c <__hi0bits>
 8007a36:	f1c0 0020 	rsb	r0, r0, #32
 8007a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a3c:	4418      	add	r0, r3
 8007a3e:	f010 001f 	ands.w	r0, r0, #31
 8007a42:	d071      	beq.n	8007b28 <_dtoa_r+0x8f8>
 8007a44:	f1c0 0320 	rsb	r3, r0, #32
 8007a48:	2b04      	cmp	r3, #4
 8007a4a:	dd65      	ble.n	8007b18 <_dtoa_r+0x8e8>
 8007a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a4e:	f1c0 001c 	rsb	r0, r0, #28
 8007a52:	4403      	add	r3, r0
 8007a54:	4480      	add	r8, r0
 8007a56:	4406      	add	r6, r0
 8007a58:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a5a:	f1b8 0f00 	cmp.w	r8, #0
 8007a5e:	dd05      	ble.n	8007a6c <_dtoa_r+0x83c>
 8007a60:	4649      	mov	r1, r9
 8007a62:	4642      	mov	r2, r8
 8007a64:	4658      	mov	r0, fp
 8007a66:	f000 fcb5 	bl	80083d4 <__lshift>
 8007a6a:	4681      	mov	r9, r0
 8007a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	dd05      	ble.n	8007a7e <_dtoa_r+0x84e>
 8007a72:	4621      	mov	r1, r4
 8007a74:	461a      	mov	r2, r3
 8007a76:	4658      	mov	r0, fp
 8007a78:	f000 fcac 	bl	80083d4 <__lshift>
 8007a7c:	4604      	mov	r4, r0
 8007a7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d053      	beq.n	8007b2c <_dtoa_r+0x8fc>
 8007a84:	4621      	mov	r1, r4
 8007a86:	4648      	mov	r0, r9
 8007a88:	f000 fd10 	bl	80084ac <__mcmp>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	da4d      	bge.n	8007b2c <_dtoa_r+0x8fc>
 8007a90:	1e7b      	subs	r3, r7, #1
 8007a92:	4649      	mov	r1, r9
 8007a94:	9304      	str	r3, [sp, #16]
 8007a96:	220a      	movs	r2, #10
 8007a98:	2300      	movs	r3, #0
 8007a9a:	4658      	mov	r0, fp
 8007a9c:	f000 faf0 	bl	8008080 <__multadd>
 8007aa0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007aa2:	4681      	mov	r9, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f000 816c 	beq.w	8007d82 <_dtoa_r+0xb52>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	4629      	mov	r1, r5
 8007aae:	220a      	movs	r2, #10
 8007ab0:	4658      	mov	r0, fp
 8007ab2:	f000 fae5 	bl	8008080 <__multadd>
 8007ab6:	9b08      	ldr	r3, [sp, #32]
 8007ab8:	4605      	mov	r5, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	dc61      	bgt.n	8007b82 <_dtoa_r+0x952>
 8007abe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ac0:	2b02      	cmp	r3, #2
 8007ac2:	dc3b      	bgt.n	8007b3c <_dtoa_r+0x90c>
 8007ac4:	e05d      	b.n	8007b82 <_dtoa_r+0x952>
 8007ac6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007ac8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007acc:	e746      	b.n	800795c <_dtoa_r+0x72c>
 8007ace:	9b07      	ldr	r3, [sp, #28]
 8007ad0:	1e5c      	subs	r4, r3, #1
 8007ad2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ad4:	42a3      	cmp	r3, r4
 8007ad6:	bfbf      	itttt	lt
 8007ad8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007ada:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007adc:	1ae3      	sublt	r3, r4, r3
 8007ade:	18d2      	addlt	r2, r2, r3
 8007ae0:	bfa8      	it	ge
 8007ae2:	1b1c      	subge	r4, r3, r4
 8007ae4:	9b07      	ldr	r3, [sp, #28]
 8007ae6:	bfbe      	ittt	lt
 8007ae8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007aea:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007aec:	2400      	movlt	r4, #0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	bfb5      	itete	lt
 8007af2:	eba8 0603 	sublt.w	r6, r8, r3
 8007af6:	4646      	movge	r6, r8
 8007af8:	2300      	movlt	r3, #0
 8007afa:	9b07      	ldrge	r3, [sp, #28]
 8007afc:	e730      	b.n	8007960 <_dtoa_r+0x730>
 8007afe:	4646      	mov	r6, r8
 8007b00:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007b02:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007b04:	e735      	b.n	8007972 <_dtoa_r+0x742>
 8007b06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b08:	e75c      	b.n	80079c4 <_dtoa_r+0x794>
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e788      	b.n	8007a20 <_dtoa_r+0x7f0>
 8007b0e:	9b02      	ldr	r3, [sp, #8]
 8007b10:	e786      	b.n	8007a20 <_dtoa_r+0x7f0>
 8007b12:	2300      	movs	r3, #0
 8007b14:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b16:	e788      	b.n	8007a2a <_dtoa_r+0x7fa>
 8007b18:	d09f      	beq.n	8007a5a <_dtoa_r+0x82a>
 8007b1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b1c:	331c      	adds	r3, #28
 8007b1e:	441a      	add	r2, r3
 8007b20:	4498      	add	r8, r3
 8007b22:	441e      	add	r6, r3
 8007b24:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b26:	e798      	b.n	8007a5a <_dtoa_r+0x82a>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	e7f6      	b.n	8007b1a <_dtoa_r+0x8ea>
 8007b2c:	9b07      	ldr	r3, [sp, #28]
 8007b2e:	9704      	str	r7, [sp, #16]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	dc20      	bgt.n	8007b76 <_dtoa_r+0x946>
 8007b34:	9308      	str	r3, [sp, #32]
 8007b36:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007b38:	2b02      	cmp	r3, #2
 8007b3a:	dd1e      	ble.n	8007b7a <_dtoa_r+0x94a>
 8007b3c:	9b08      	ldr	r3, [sp, #32]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	f47f aebc 	bne.w	80078bc <_dtoa_r+0x68c>
 8007b44:	4621      	mov	r1, r4
 8007b46:	2205      	movs	r2, #5
 8007b48:	4658      	mov	r0, fp
 8007b4a:	f000 fa99 	bl	8008080 <__multadd>
 8007b4e:	4601      	mov	r1, r0
 8007b50:	4604      	mov	r4, r0
 8007b52:	4648      	mov	r0, r9
 8007b54:	f000 fcaa 	bl	80084ac <__mcmp>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	f77f aeaf 	ble.w	80078bc <_dtoa_r+0x68c>
 8007b5e:	2331      	movs	r3, #49	@ 0x31
 8007b60:	4656      	mov	r6, sl
 8007b62:	f806 3b01 	strb.w	r3, [r6], #1
 8007b66:	9b04      	ldr	r3, [sp, #16]
 8007b68:	3301      	adds	r3, #1
 8007b6a:	9304      	str	r3, [sp, #16]
 8007b6c:	e6aa      	b.n	80078c4 <_dtoa_r+0x694>
 8007b6e:	9c07      	ldr	r4, [sp, #28]
 8007b70:	9704      	str	r7, [sp, #16]
 8007b72:	4625      	mov	r5, r4
 8007b74:	e7f3      	b.n	8007b5e <_dtoa_r+0x92e>
 8007b76:	9b07      	ldr	r3, [sp, #28]
 8007b78:	9308      	str	r3, [sp, #32]
 8007b7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	f000 8104 	beq.w	8007d8a <_dtoa_r+0xb5a>
 8007b82:	2e00      	cmp	r6, #0
 8007b84:	dd05      	ble.n	8007b92 <_dtoa_r+0x962>
 8007b86:	4629      	mov	r1, r5
 8007b88:	4632      	mov	r2, r6
 8007b8a:	4658      	mov	r0, fp
 8007b8c:	f000 fc22 	bl	80083d4 <__lshift>
 8007b90:	4605      	mov	r5, r0
 8007b92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d05a      	beq.n	8007c4e <_dtoa_r+0xa1e>
 8007b98:	4658      	mov	r0, fp
 8007b9a:	6869      	ldr	r1, [r5, #4]
 8007b9c:	f000 fa0e 	bl	8007fbc <_Balloc>
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	b928      	cbnz	r0, 8007bb0 <_dtoa_r+0x980>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007baa:	4b83      	ldr	r3, [pc, #524]	@ (8007db8 <_dtoa_r+0xb88>)
 8007bac:	f7ff bb54 	b.w	8007258 <_dtoa_r+0x28>
 8007bb0:	692a      	ldr	r2, [r5, #16]
 8007bb2:	f105 010c 	add.w	r1, r5, #12
 8007bb6:	3202      	adds	r2, #2
 8007bb8:	0092      	lsls	r2, r2, #2
 8007bba:	300c      	adds	r0, #12
 8007bbc:	f001 fb30 	bl	8009220 <memcpy>
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	4658      	mov	r0, fp
 8007bc6:	f000 fc05 	bl	80083d4 <__lshift>
 8007bca:	462f      	mov	r7, r5
 8007bcc:	4605      	mov	r5, r0
 8007bce:	f10a 0301 	add.w	r3, sl, #1
 8007bd2:	9307      	str	r3, [sp, #28]
 8007bd4:	9b08      	ldr	r3, [sp, #32]
 8007bd6:	4453      	add	r3, sl
 8007bd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007bda:	9b02      	ldr	r3, [sp, #8]
 8007bdc:	f003 0301 	and.w	r3, r3, #1
 8007be0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007be2:	9b07      	ldr	r3, [sp, #28]
 8007be4:	4621      	mov	r1, r4
 8007be6:	3b01      	subs	r3, #1
 8007be8:	4648      	mov	r0, r9
 8007bea:	9302      	str	r3, [sp, #8]
 8007bec:	f7ff fa95 	bl	800711a <quorem>
 8007bf0:	4639      	mov	r1, r7
 8007bf2:	9008      	str	r0, [sp, #32]
 8007bf4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007bf8:	4648      	mov	r0, r9
 8007bfa:	f000 fc57 	bl	80084ac <__mcmp>
 8007bfe:	462a      	mov	r2, r5
 8007c00:	9009      	str	r0, [sp, #36]	@ 0x24
 8007c02:	4621      	mov	r1, r4
 8007c04:	4658      	mov	r0, fp
 8007c06:	f000 fc6d 	bl	80084e4 <__mdiff>
 8007c0a:	68c2      	ldr	r2, [r0, #12]
 8007c0c:	4606      	mov	r6, r0
 8007c0e:	bb02      	cbnz	r2, 8007c52 <_dtoa_r+0xa22>
 8007c10:	4601      	mov	r1, r0
 8007c12:	4648      	mov	r0, r9
 8007c14:	f000 fc4a 	bl	80084ac <__mcmp>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	4631      	mov	r1, r6
 8007c1c:	4658      	mov	r0, fp
 8007c1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c20:	f000 fa0c 	bl	800803c <_Bfree>
 8007c24:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c26:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007c28:	9e07      	ldr	r6, [sp, #28]
 8007c2a:	ea43 0102 	orr.w	r1, r3, r2
 8007c2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c30:	4319      	orrs	r1, r3
 8007c32:	d110      	bne.n	8007c56 <_dtoa_r+0xa26>
 8007c34:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007c38:	d029      	beq.n	8007c8e <_dtoa_r+0xa5e>
 8007c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	dd02      	ble.n	8007c46 <_dtoa_r+0xa16>
 8007c40:	9b08      	ldr	r3, [sp, #32]
 8007c42:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007c46:	9b02      	ldr	r3, [sp, #8]
 8007c48:	f883 8000 	strb.w	r8, [r3]
 8007c4c:	e63b      	b.n	80078c6 <_dtoa_r+0x696>
 8007c4e:	4628      	mov	r0, r5
 8007c50:	e7bb      	b.n	8007bca <_dtoa_r+0x99a>
 8007c52:	2201      	movs	r2, #1
 8007c54:	e7e1      	b.n	8007c1a <_dtoa_r+0x9ea>
 8007c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	db04      	blt.n	8007c66 <_dtoa_r+0xa36>
 8007c5c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007c5e:	430b      	orrs	r3, r1
 8007c60:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c62:	430b      	orrs	r3, r1
 8007c64:	d120      	bne.n	8007ca8 <_dtoa_r+0xa78>
 8007c66:	2a00      	cmp	r2, #0
 8007c68:	dded      	ble.n	8007c46 <_dtoa_r+0xa16>
 8007c6a:	4649      	mov	r1, r9
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	4658      	mov	r0, fp
 8007c70:	f000 fbb0 	bl	80083d4 <__lshift>
 8007c74:	4621      	mov	r1, r4
 8007c76:	4681      	mov	r9, r0
 8007c78:	f000 fc18 	bl	80084ac <__mcmp>
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	dc03      	bgt.n	8007c88 <_dtoa_r+0xa58>
 8007c80:	d1e1      	bne.n	8007c46 <_dtoa_r+0xa16>
 8007c82:	f018 0f01 	tst.w	r8, #1
 8007c86:	d0de      	beq.n	8007c46 <_dtoa_r+0xa16>
 8007c88:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007c8c:	d1d8      	bne.n	8007c40 <_dtoa_r+0xa10>
 8007c8e:	2339      	movs	r3, #57	@ 0x39
 8007c90:	9a02      	ldr	r2, [sp, #8]
 8007c92:	7013      	strb	r3, [r2, #0]
 8007c94:	4633      	mov	r3, r6
 8007c96:	461e      	mov	r6, r3
 8007c98:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	2a39      	cmp	r2, #57	@ 0x39
 8007ca0:	d052      	beq.n	8007d48 <_dtoa_r+0xb18>
 8007ca2:	3201      	adds	r2, #1
 8007ca4:	701a      	strb	r2, [r3, #0]
 8007ca6:	e60e      	b.n	80078c6 <_dtoa_r+0x696>
 8007ca8:	2a00      	cmp	r2, #0
 8007caa:	dd07      	ble.n	8007cbc <_dtoa_r+0xa8c>
 8007cac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007cb0:	d0ed      	beq.n	8007c8e <_dtoa_r+0xa5e>
 8007cb2:	9a02      	ldr	r2, [sp, #8]
 8007cb4:	f108 0301 	add.w	r3, r8, #1
 8007cb8:	7013      	strb	r3, [r2, #0]
 8007cba:	e604      	b.n	80078c6 <_dtoa_r+0x696>
 8007cbc:	9b07      	ldr	r3, [sp, #28]
 8007cbe:	9a07      	ldr	r2, [sp, #28]
 8007cc0:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007cc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d028      	beq.n	8007d1c <_dtoa_r+0xaec>
 8007cca:	4649      	mov	r1, r9
 8007ccc:	2300      	movs	r3, #0
 8007cce:	220a      	movs	r2, #10
 8007cd0:	4658      	mov	r0, fp
 8007cd2:	f000 f9d5 	bl	8008080 <__multadd>
 8007cd6:	42af      	cmp	r7, r5
 8007cd8:	4681      	mov	r9, r0
 8007cda:	f04f 0300 	mov.w	r3, #0
 8007cde:	f04f 020a 	mov.w	r2, #10
 8007ce2:	4639      	mov	r1, r7
 8007ce4:	4658      	mov	r0, fp
 8007ce6:	d107      	bne.n	8007cf8 <_dtoa_r+0xac8>
 8007ce8:	f000 f9ca 	bl	8008080 <__multadd>
 8007cec:	4607      	mov	r7, r0
 8007cee:	4605      	mov	r5, r0
 8007cf0:	9b07      	ldr	r3, [sp, #28]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	9307      	str	r3, [sp, #28]
 8007cf6:	e774      	b.n	8007be2 <_dtoa_r+0x9b2>
 8007cf8:	f000 f9c2 	bl	8008080 <__multadd>
 8007cfc:	4629      	mov	r1, r5
 8007cfe:	4607      	mov	r7, r0
 8007d00:	2300      	movs	r3, #0
 8007d02:	220a      	movs	r2, #10
 8007d04:	4658      	mov	r0, fp
 8007d06:	f000 f9bb 	bl	8008080 <__multadd>
 8007d0a:	4605      	mov	r5, r0
 8007d0c:	e7f0      	b.n	8007cf0 <_dtoa_r+0xac0>
 8007d0e:	9b08      	ldr	r3, [sp, #32]
 8007d10:	2700      	movs	r7, #0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	bfcc      	ite	gt
 8007d16:	461e      	movgt	r6, r3
 8007d18:	2601      	movle	r6, #1
 8007d1a:	4456      	add	r6, sl
 8007d1c:	4649      	mov	r1, r9
 8007d1e:	2201      	movs	r2, #1
 8007d20:	4658      	mov	r0, fp
 8007d22:	f000 fb57 	bl	80083d4 <__lshift>
 8007d26:	4621      	mov	r1, r4
 8007d28:	4681      	mov	r9, r0
 8007d2a:	f000 fbbf 	bl	80084ac <__mcmp>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	dcb0      	bgt.n	8007c94 <_dtoa_r+0xa64>
 8007d32:	d102      	bne.n	8007d3a <_dtoa_r+0xb0a>
 8007d34:	f018 0f01 	tst.w	r8, #1
 8007d38:	d1ac      	bne.n	8007c94 <_dtoa_r+0xa64>
 8007d3a:	4633      	mov	r3, r6
 8007d3c:	461e      	mov	r6, r3
 8007d3e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d42:	2a30      	cmp	r2, #48	@ 0x30
 8007d44:	d0fa      	beq.n	8007d3c <_dtoa_r+0xb0c>
 8007d46:	e5be      	b.n	80078c6 <_dtoa_r+0x696>
 8007d48:	459a      	cmp	sl, r3
 8007d4a:	d1a4      	bne.n	8007c96 <_dtoa_r+0xa66>
 8007d4c:	9b04      	ldr	r3, [sp, #16]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	9304      	str	r3, [sp, #16]
 8007d52:	2331      	movs	r3, #49	@ 0x31
 8007d54:	f88a 3000 	strb.w	r3, [sl]
 8007d58:	e5b5      	b.n	80078c6 <_dtoa_r+0x696>
 8007d5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d5c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007dbc <_dtoa_r+0xb8c>
 8007d60:	b11b      	cbz	r3, 8007d6a <_dtoa_r+0xb3a>
 8007d62:	f10a 0308 	add.w	r3, sl, #8
 8007d66:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007d68:	6013      	str	r3, [r2, #0]
 8007d6a:	4650      	mov	r0, sl
 8007d6c:	b017      	add	sp, #92	@ 0x5c
 8007d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d72:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	f77f ae3d 	ble.w	80079f4 <_dtoa_r+0x7c4>
 8007d7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d7c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d7e:	2001      	movs	r0, #1
 8007d80:	e65b      	b.n	8007a3a <_dtoa_r+0x80a>
 8007d82:	9b08      	ldr	r3, [sp, #32]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	f77f aed6 	ble.w	8007b36 <_dtoa_r+0x906>
 8007d8a:	4656      	mov	r6, sl
 8007d8c:	4621      	mov	r1, r4
 8007d8e:	4648      	mov	r0, r9
 8007d90:	f7ff f9c3 	bl	800711a <quorem>
 8007d94:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007d98:	9b08      	ldr	r3, [sp, #32]
 8007d9a:	f806 8b01 	strb.w	r8, [r6], #1
 8007d9e:	eba6 020a 	sub.w	r2, r6, sl
 8007da2:	4293      	cmp	r3, r2
 8007da4:	ddb3      	ble.n	8007d0e <_dtoa_r+0xade>
 8007da6:	4649      	mov	r1, r9
 8007da8:	2300      	movs	r3, #0
 8007daa:	220a      	movs	r2, #10
 8007dac:	4658      	mov	r0, fp
 8007dae:	f000 f967 	bl	8008080 <__multadd>
 8007db2:	4681      	mov	r9, r0
 8007db4:	e7ea      	b.n	8007d8c <_dtoa_r+0xb5c>
 8007db6:	bf00      	nop
 8007db8:	08009d40 	.word	0x08009d40
 8007dbc:	08009cc4 	.word	0x08009cc4

08007dc0 <_free_r>:
 8007dc0:	b538      	push	{r3, r4, r5, lr}
 8007dc2:	4605      	mov	r5, r0
 8007dc4:	2900      	cmp	r1, #0
 8007dc6:	d040      	beq.n	8007e4a <_free_r+0x8a>
 8007dc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dcc:	1f0c      	subs	r4, r1, #4
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	bfb8      	it	lt
 8007dd2:	18e4      	addlt	r4, r4, r3
 8007dd4:	f000 f8e6 	bl	8007fa4 <__malloc_lock>
 8007dd8:	4a1c      	ldr	r2, [pc, #112]	@ (8007e4c <_free_r+0x8c>)
 8007dda:	6813      	ldr	r3, [r2, #0]
 8007ddc:	b933      	cbnz	r3, 8007dec <_free_r+0x2c>
 8007dde:	6063      	str	r3, [r4, #4]
 8007de0:	6014      	str	r4, [r2, #0]
 8007de2:	4628      	mov	r0, r5
 8007de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007de8:	f000 b8e2 	b.w	8007fb0 <__malloc_unlock>
 8007dec:	42a3      	cmp	r3, r4
 8007dee:	d908      	bls.n	8007e02 <_free_r+0x42>
 8007df0:	6820      	ldr	r0, [r4, #0]
 8007df2:	1821      	adds	r1, r4, r0
 8007df4:	428b      	cmp	r3, r1
 8007df6:	bf01      	itttt	eq
 8007df8:	6819      	ldreq	r1, [r3, #0]
 8007dfa:	685b      	ldreq	r3, [r3, #4]
 8007dfc:	1809      	addeq	r1, r1, r0
 8007dfe:	6021      	streq	r1, [r4, #0]
 8007e00:	e7ed      	b.n	8007dde <_free_r+0x1e>
 8007e02:	461a      	mov	r2, r3
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	b10b      	cbz	r3, 8007e0c <_free_r+0x4c>
 8007e08:	42a3      	cmp	r3, r4
 8007e0a:	d9fa      	bls.n	8007e02 <_free_r+0x42>
 8007e0c:	6811      	ldr	r1, [r2, #0]
 8007e0e:	1850      	adds	r0, r2, r1
 8007e10:	42a0      	cmp	r0, r4
 8007e12:	d10b      	bne.n	8007e2c <_free_r+0x6c>
 8007e14:	6820      	ldr	r0, [r4, #0]
 8007e16:	4401      	add	r1, r0
 8007e18:	1850      	adds	r0, r2, r1
 8007e1a:	4283      	cmp	r3, r0
 8007e1c:	6011      	str	r1, [r2, #0]
 8007e1e:	d1e0      	bne.n	8007de2 <_free_r+0x22>
 8007e20:	6818      	ldr	r0, [r3, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	4408      	add	r0, r1
 8007e26:	6010      	str	r0, [r2, #0]
 8007e28:	6053      	str	r3, [r2, #4]
 8007e2a:	e7da      	b.n	8007de2 <_free_r+0x22>
 8007e2c:	d902      	bls.n	8007e34 <_free_r+0x74>
 8007e2e:	230c      	movs	r3, #12
 8007e30:	602b      	str	r3, [r5, #0]
 8007e32:	e7d6      	b.n	8007de2 <_free_r+0x22>
 8007e34:	6820      	ldr	r0, [r4, #0]
 8007e36:	1821      	adds	r1, r4, r0
 8007e38:	428b      	cmp	r3, r1
 8007e3a:	bf01      	itttt	eq
 8007e3c:	6819      	ldreq	r1, [r3, #0]
 8007e3e:	685b      	ldreq	r3, [r3, #4]
 8007e40:	1809      	addeq	r1, r1, r0
 8007e42:	6021      	streq	r1, [r4, #0]
 8007e44:	6063      	str	r3, [r4, #4]
 8007e46:	6054      	str	r4, [r2, #4]
 8007e48:	e7cb      	b.n	8007de2 <_free_r+0x22>
 8007e4a:	bd38      	pop	{r3, r4, r5, pc}
 8007e4c:	200005b8 	.word	0x200005b8

08007e50 <malloc>:
 8007e50:	4b02      	ldr	r3, [pc, #8]	@ (8007e5c <malloc+0xc>)
 8007e52:	4601      	mov	r1, r0
 8007e54:	6818      	ldr	r0, [r3, #0]
 8007e56:	f000 b825 	b.w	8007ea4 <_malloc_r>
 8007e5a:	bf00      	nop
 8007e5c:	2000003c 	.word	0x2000003c

08007e60 <sbrk_aligned>:
 8007e60:	b570      	push	{r4, r5, r6, lr}
 8007e62:	4e0f      	ldr	r6, [pc, #60]	@ (8007ea0 <sbrk_aligned+0x40>)
 8007e64:	460c      	mov	r4, r1
 8007e66:	6831      	ldr	r1, [r6, #0]
 8007e68:	4605      	mov	r5, r0
 8007e6a:	b911      	cbnz	r1, 8007e72 <sbrk_aligned+0x12>
 8007e6c:	f001 f9c8 	bl	8009200 <_sbrk_r>
 8007e70:	6030      	str	r0, [r6, #0]
 8007e72:	4621      	mov	r1, r4
 8007e74:	4628      	mov	r0, r5
 8007e76:	f001 f9c3 	bl	8009200 <_sbrk_r>
 8007e7a:	1c43      	adds	r3, r0, #1
 8007e7c:	d103      	bne.n	8007e86 <sbrk_aligned+0x26>
 8007e7e:	f04f 34ff 	mov.w	r4, #4294967295
 8007e82:	4620      	mov	r0, r4
 8007e84:	bd70      	pop	{r4, r5, r6, pc}
 8007e86:	1cc4      	adds	r4, r0, #3
 8007e88:	f024 0403 	bic.w	r4, r4, #3
 8007e8c:	42a0      	cmp	r0, r4
 8007e8e:	d0f8      	beq.n	8007e82 <sbrk_aligned+0x22>
 8007e90:	1a21      	subs	r1, r4, r0
 8007e92:	4628      	mov	r0, r5
 8007e94:	f001 f9b4 	bl	8009200 <_sbrk_r>
 8007e98:	3001      	adds	r0, #1
 8007e9a:	d1f2      	bne.n	8007e82 <sbrk_aligned+0x22>
 8007e9c:	e7ef      	b.n	8007e7e <sbrk_aligned+0x1e>
 8007e9e:	bf00      	nop
 8007ea0:	200005b4 	.word	0x200005b4

08007ea4 <_malloc_r>:
 8007ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ea8:	1ccd      	adds	r5, r1, #3
 8007eaa:	f025 0503 	bic.w	r5, r5, #3
 8007eae:	3508      	adds	r5, #8
 8007eb0:	2d0c      	cmp	r5, #12
 8007eb2:	bf38      	it	cc
 8007eb4:	250c      	movcc	r5, #12
 8007eb6:	2d00      	cmp	r5, #0
 8007eb8:	4606      	mov	r6, r0
 8007eba:	db01      	blt.n	8007ec0 <_malloc_r+0x1c>
 8007ebc:	42a9      	cmp	r1, r5
 8007ebe:	d904      	bls.n	8007eca <_malloc_r+0x26>
 8007ec0:	230c      	movs	r3, #12
 8007ec2:	6033      	str	r3, [r6, #0]
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007fa0 <_malloc_r+0xfc>
 8007ece:	f000 f869 	bl	8007fa4 <__malloc_lock>
 8007ed2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ed6:	461c      	mov	r4, r3
 8007ed8:	bb44      	cbnz	r4, 8007f2c <_malloc_r+0x88>
 8007eda:	4629      	mov	r1, r5
 8007edc:	4630      	mov	r0, r6
 8007ede:	f7ff ffbf 	bl	8007e60 <sbrk_aligned>
 8007ee2:	1c43      	adds	r3, r0, #1
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	d158      	bne.n	8007f9a <_malloc_r+0xf6>
 8007ee8:	f8d8 4000 	ldr.w	r4, [r8]
 8007eec:	4627      	mov	r7, r4
 8007eee:	2f00      	cmp	r7, #0
 8007ef0:	d143      	bne.n	8007f7a <_malloc_r+0xd6>
 8007ef2:	2c00      	cmp	r4, #0
 8007ef4:	d04b      	beq.n	8007f8e <_malloc_r+0xea>
 8007ef6:	6823      	ldr	r3, [r4, #0]
 8007ef8:	4639      	mov	r1, r7
 8007efa:	4630      	mov	r0, r6
 8007efc:	eb04 0903 	add.w	r9, r4, r3
 8007f00:	f001 f97e 	bl	8009200 <_sbrk_r>
 8007f04:	4581      	cmp	r9, r0
 8007f06:	d142      	bne.n	8007f8e <_malloc_r+0xea>
 8007f08:	6821      	ldr	r1, [r4, #0]
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	1a6d      	subs	r5, r5, r1
 8007f0e:	4629      	mov	r1, r5
 8007f10:	f7ff ffa6 	bl	8007e60 <sbrk_aligned>
 8007f14:	3001      	adds	r0, #1
 8007f16:	d03a      	beq.n	8007f8e <_malloc_r+0xea>
 8007f18:	6823      	ldr	r3, [r4, #0]
 8007f1a:	442b      	add	r3, r5
 8007f1c:	6023      	str	r3, [r4, #0]
 8007f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8007f22:	685a      	ldr	r2, [r3, #4]
 8007f24:	bb62      	cbnz	r2, 8007f80 <_malloc_r+0xdc>
 8007f26:	f8c8 7000 	str.w	r7, [r8]
 8007f2a:	e00f      	b.n	8007f4c <_malloc_r+0xa8>
 8007f2c:	6822      	ldr	r2, [r4, #0]
 8007f2e:	1b52      	subs	r2, r2, r5
 8007f30:	d420      	bmi.n	8007f74 <_malloc_r+0xd0>
 8007f32:	2a0b      	cmp	r2, #11
 8007f34:	d917      	bls.n	8007f66 <_malloc_r+0xc2>
 8007f36:	1961      	adds	r1, r4, r5
 8007f38:	42a3      	cmp	r3, r4
 8007f3a:	6025      	str	r5, [r4, #0]
 8007f3c:	bf18      	it	ne
 8007f3e:	6059      	strne	r1, [r3, #4]
 8007f40:	6863      	ldr	r3, [r4, #4]
 8007f42:	bf08      	it	eq
 8007f44:	f8c8 1000 	streq.w	r1, [r8]
 8007f48:	5162      	str	r2, [r4, r5]
 8007f4a:	604b      	str	r3, [r1, #4]
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	f000 f82f 	bl	8007fb0 <__malloc_unlock>
 8007f52:	f104 000b 	add.w	r0, r4, #11
 8007f56:	1d23      	adds	r3, r4, #4
 8007f58:	f020 0007 	bic.w	r0, r0, #7
 8007f5c:	1ac2      	subs	r2, r0, r3
 8007f5e:	bf1c      	itt	ne
 8007f60:	1a1b      	subne	r3, r3, r0
 8007f62:	50a3      	strne	r3, [r4, r2]
 8007f64:	e7af      	b.n	8007ec6 <_malloc_r+0x22>
 8007f66:	6862      	ldr	r2, [r4, #4]
 8007f68:	42a3      	cmp	r3, r4
 8007f6a:	bf0c      	ite	eq
 8007f6c:	f8c8 2000 	streq.w	r2, [r8]
 8007f70:	605a      	strne	r2, [r3, #4]
 8007f72:	e7eb      	b.n	8007f4c <_malloc_r+0xa8>
 8007f74:	4623      	mov	r3, r4
 8007f76:	6864      	ldr	r4, [r4, #4]
 8007f78:	e7ae      	b.n	8007ed8 <_malloc_r+0x34>
 8007f7a:	463c      	mov	r4, r7
 8007f7c:	687f      	ldr	r7, [r7, #4]
 8007f7e:	e7b6      	b.n	8007eee <_malloc_r+0x4a>
 8007f80:	461a      	mov	r2, r3
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	42a3      	cmp	r3, r4
 8007f86:	d1fb      	bne.n	8007f80 <_malloc_r+0xdc>
 8007f88:	2300      	movs	r3, #0
 8007f8a:	6053      	str	r3, [r2, #4]
 8007f8c:	e7de      	b.n	8007f4c <_malloc_r+0xa8>
 8007f8e:	230c      	movs	r3, #12
 8007f90:	4630      	mov	r0, r6
 8007f92:	6033      	str	r3, [r6, #0]
 8007f94:	f000 f80c 	bl	8007fb0 <__malloc_unlock>
 8007f98:	e794      	b.n	8007ec4 <_malloc_r+0x20>
 8007f9a:	6005      	str	r5, [r0, #0]
 8007f9c:	e7d6      	b.n	8007f4c <_malloc_r+0xa8>
 8007f9e:	bf00      	nop
 8007fa0:	200005b8 	.word	0x200005b8

08007fa4 <__malloc_lock>:
 8007fa4:	4801      	ldr	r0, [pc, #4]	@ (8007fac <__malloc_lock+0x8>)
 8007fa6:	f7ff b8a8 	b.w	80070fa <__retarget_lock_acquire_recursive>
 8007faa:	bf00      	nop
 8007fac:	200005b0 	.word	0x200005b0

08007fb0 <__malloc_unlock>:
 8007fb0:	4801      	ldr	r0, [pc, #4]	@ (8007fb8 <__malloc_unlock+0x8>)
 8007fb2:	f7ff b8a3 	b.w	80070fc <__retarget_lock_release_recursive>
 8007fb6:	bf00      	nop
 8007fb8:	200005b0 	.word	0x200005b0

08007fbc <_Balloc>:
 8007fbc:	b570      	push	{r4, r5, r6, lr}
 8007fbe:	69c6      	ldr	r6, [r0, #28]
 8007fc0:	4604      	mov	r4, r0
 8007fc2:	460d      	mov	r5, r1
 8007fc4:	b976      	cbnz	r6, 8007fe4 <_Balloc+0x28>
 8007fc6:	2010      	movs	r0, #16
 8007fc8:	f7ff ff42 	bl	8007e50 <malloc>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	61e0      	str	r0, [r4, #28]
 8007fd0:	b920      	cbnz	r0, 8007fdc <_Balloc+0x20>
 8007fd2:	216b      	movs	r1, #107	@ 0x6b
 8007fd4:	4b17      	ldr	r3, [pc, #92]	@ (8008034 <_Balloc+0x78>)
 8007fd6:	4818      	ldr	r0, [pc, #96]	@ (8008038 <_Balloc+0x7c>)
 8007fd8:	f001 f930 	bl	800923c <__assert_func>
 8007fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fe0:	6006      	str	r6, [r0, #0]
 8007fe2:	60c6      	str	r6, [r0, #12]
 8007fe4:	69e6      	ldr	r6, [r4, #28]
 8007fe6:	68f3      	ldr	r3, [r6, #12]
 8007fe8:	b183      	cbz	r3, 800800c <_Balloc+0x50>
 8007fea:	69e3      	ldr	r3, [r4, #28]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ff2:	b9b8      	cbnz	r0, 8008024 <_Balloc+0x68>
 8007ff4:	2101      	movs	r1, #1
 8007ff6:	fa01 f605 	lsl.w	r6, r1, r5
 8007ffa:	1d72      	adds	r2, r6, #5
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	0092      	lsls	r2, r2, #2
 8008000:	f001 f93a 	bl	8009278 <_calloc_r>
 8008004:	b160      	cbz	r0, 8008020 <_Balloc+0x64>
 8008006:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800800a:	e00e      	b.n	800802a <_Balloc+0x6e>
 800800c:	2221      	movs	r2, #33	@ 0x21
 800800e:	2104      	movs	r1, #4
 8008010:	4620      	mov	r0, r4
 8008012:	f001 f931 	bl	8009278 <_calloc_r>
 8008016:	69e3      	ldr	r3, [r4, #28]
 8008018:	60f0      	str	r0, [r6, #12]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d1e4      	bne.n	8007fea <_Balloc+0x2e>
 8008020:	2000      	movs	r0, #0
 8008022:	bd70      	pop	{r4, r5, r6, pc}
 8008024:	6802      	ldr	r2, [r0, #0]
 8008026:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800802a:	2300      	movs	r3, #0
 800802c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008030:	e7f7      	b.n	8008022 <_Balloc+0x66>
 8008032:	bf00      	nop
 8008034:	08009cd1 	.word	0x08009cd1
 8008038:	08009d51 	.word	0x08009d51

0800803c <_Bfree>:
 800803c:	b570      	push	{r4, r5, r6, lr}
 800803e:	69c6      	ldr	r6, [r0, #28]
 8008040:	4605      	mov	r5, r0
 8008042:	460c      	mov	r4, r1
 8008044:	b976      	cbnz	r6, 8008064 <_Bfree+0x28>
 8008046:	2010      	movs	r0, #16
 8008048:	f7ff ff02 	bl	8007e50 <malloc>
 800804c:	4602      	mov	r2, r0
 800804e:	61e8      	str	r0, [r5, #28]
 8008050:	b920      	cbnz	r0, 800805c <_Bfree+0x20>
 8008052:	218f      	movs	r1, #143	@ 0x8f
 8008054:	4b08      	ldr	r3, [pc, #32]	@ (8008078 <_Bfree+0x3c>)
 8008056:	4809      	ldr	r0, [pc, #36]	@ (800807c <_Bfree+0x40>)
 8008058:	f001 f8f0 	bl	800923c <__assert_func>
 800805c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008060:	6006      	str	r6, [r0, #0]
 8008062:	60c6      	str	r6, [r0, #12]
 8008064:	b13c      	cbz	r4, 8008076 <_Bfree+0x3a>
 8008066:	69eb      	ldr	r3, [r5, #28]
 8008068:	6862      	ldr	r2, [r4, #4]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008070:	6021      	str	r1, [r4, #0]
 8008072:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008076:	bd70      	pop	{r4, r5, r6, pc}
 8008078:	08009cd1 	.word	0x08009cd1
 800807c:	08009d51 	.word	0x08009d51

08008080 <__multadd>:
 8008080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008084:	4607      	mov	r7, r0
 8008086:	460c      	mov	r4, r1
 8008088:	461e      	mov	r6, r3
 800808a:	2000      	movs	r0, #0
 800808c:	690d      	ldr	r5, [r1, #16]
 800808e:	f101 0c14 	add.w	ip, r1, #20
 8008092:	f8dc 3000 	ldr.w	r3, [ip]
 8008096:	3001      	adds	r0, #1
 8008098:	b299      	uxth	r1, r3
 800809a:	fb02 6101 	mla	r1, r2, r1, r6
 800809e:	0c1e      	lsrs	r6, r3, #16
 80080a0:	0c0b      	lsrs	r3, r1, #16
 80080a2:	fb02 3306 	mla	r3, r2, r6, r3
 80080a6:	b289      	uxth	r1, r1
 80080a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80080ac:	4285      	cmp	r5, r0
 80080ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80080b2:	f84c 1b04 	str.w	r1, [ip], #4
 80080b6:	dcec      	bgt.n	8008092 <__multadd+0x12>
 80080b8:	b30e      	cbz	r6, 80080fe <__multadd+0x7e>
 80080ba:	68a3      	ldr	r3, [r4, #8]
 80080bc:	42ab      	cmp	r3, r5
 80080be:	dc19      	bgt.n	80080f4 <__multadd+0x74>
 80080c0:	6861      	ldr	r1, [r4, #4]
 80080c2:	4638      	mov	r0, r7
 80080c4:	3101      	adds	r1, #1
 80080c6:	f7ff ff79 	bl	8007fbc <_Balloc>
 80080ca:	4680      	mov	r8, r0
 80080cc:	b928      	cbnz	r0, 80080da <__multadd+0x5a>
 80080ce:	4602      	mov	r2, r0
 80080d0:	21ba      	movs	r1, #186	@ 0xba
 80080d2:	4b0c      	ldr	r3, [pc, #48]	@ (8008104 <__multadd+0x84>)
 80080d4:	480c      	ldr	r0, [pc, #48]	@ (8008108 <__multadd+0x88>)
 80080d6:	f001 f8b1 	bl	800923c <__assert_func>
 80080da:	6922      	ldr	r2, [r4, #16]
 80080dc:	f104 010c 	add.w	r1, r4, #12
 80080e0:	3202      	adds	r2, #2
 80080e2:	0092      	lsls	r2, r2, #2
 80080e4:	300c      	adds	r0, #12
 80080e6:	f001 f89b 	bl	8009220 <memcpy>
 80080ea:	4621      	mov	r1, r4
 80080ec:	4638      	mov	r0, r7
 80080ee:	f7ff ffa5 	bl	800803c <_Bfree>
 80080f2:	4644      	mov	r4, r8
 80080f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80080f8:	3501      	adds	r5, #1
 80080fa:	615e      	str	r6, [r3, #20]
 80080fc:	6125      	str	r5, [r4, #16]
 80080fe:	4620      	mov	r0, r4
 8008100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008104:	08009d40 	.word	0x08009d40
 8008108:	08009d51 	.word	0x08009d51

0800810c <__hi0bits>:
 800810c:	4603      	mov	r3, r0
 800810e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008112:	bf3a      	itte	cc
 8008114:	0403      	lslcc	r3, r0, #16
 8008116:	2010      	movcc	r0, #16
 8008118:	2000      	movcs	r0, #0
 800811a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800811e:	bf3c      	itt	cc
 8008120:	021b      	lslcc	r3, r3, #8
 8008122:	3008      	addcc	r0, #8
 8008124:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008128:	bf3c      	itt	cc
 800812a:	011b      	lslcc	r3, r3, #4
 800812c:	3004      	addcc	r0, #4
 800812e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008132:	bf3c      	itt	cc
 8008134:	009b      	lslcc	r3, r3, #2
 8008136:	3002      	addcc	r0, #2
 8008138:	2b00      	cmp	r3, #0
 800813a:	db05      	blt.n	8008148 <__hi0bits+0x3c>
 800813c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008140:	f100 0001 	add.w	r0, r0, #1
 8008144:	bf08      	it	eq
 8008146:	2020      	moveq	r0, #32
 8008148:	4770      	bx	lr

0800814a <__lo0bits>:
 800814a:	6803      	ldr	r3, [r0, #0]
 800814c:	4602      	mov	r2, r0
 800814e:	f013 0007 	ands.w	r0, r3, #7
 8008152:	d00b      	beq.n	800816c <__lo0bits+0x22>
 8008154:	07d9      	lsls	r1, r3, #31
 8008156:	d421      	bmi.n	800819c <__lo0bits+0x52>
 8008158:	0798      	lsls	r0, r3, #30
 800815a:	bf49      	itett	mi
 800815c:	085b      	lsrmi	r3, r3, #1
 800815e:	089b      	lsrpl	r3, r3, #2
 8008160:	2001      	movmi	r0, #1
 8008162:	6013      	strmi	r3, [r2, #0]
 8008164:	bf5c      	itt	pl
 8008166:	2002      	movpl	r0, #2
 8008168:	6013      	strpl	r3, [r2, #0]
 800816a:	4770      	bx	lr
 800816c:	b299      	uxth	r1, r3
 800816e:	b909      	cbnz	r1, 8008174 <__lo0bits+0x2a>
 8008170:	2010      	movs	r0, #16
 8008172:	0c1b      	lsrs	r3, r3, #16
 8008174:	b2d9      	uxtb	r1, r3
 8008176:	b909      	cbnz	r1, 800817c <__lo0bits+0x32>
 8008178:	3008      	adds	r0, #8
 800817a:	0a1b      	lsrs	r3, r3, #8
 800817c:	0719      	lsls	r1, r3, #28
 800817e:	bf04      	itt	eq
 8008180:	091b      	lsreq	r3, r3, #4
 8008182:	3004      	addeq	r0, #4
 8008184:	0799      	lsls	r1, r3, #30
 8008186:	bf04      	itt	eq
 8008188:	089b      	lsreq	r3, r3, #2
 800818a:	3002      	addeq	r0, #2
 800818c:	07d9      	lsls	r1, r3, #31
 800818e:	d403      	bmi.n	8008198 <__lo0bits+0x4e>
 8008190:	085b      	lsrs	r3, r3, #1
 8008192:	f100 0001 	add.w	r0, r0, #1
 8008196:	d003      	beq.n	80081a0 <__lo0bits+0x56>
 8008198:	6013      	str	r3, [r2, #0]
 800819a:	4770      	bx	lr
 800819c:	2000      	movs	r0, #0
 800819e:	4770      	bx	lr
 80081a0:	2020      	movs	r0, #32
 80081a2:	4770      	bx	lr

080081a4 <__i2b>:
 80081a4:	b510      	push	{r4, lr}
 80081a6:	460c      	mov	r4, r1
 80081a8:	2101      	movs	r1, #1
 80081aa:	f7ff ff07 	bl	8007fbc <_Balloc>
 80081ae:	4602      	mov	r2, r0
 80081b0:	b928      	cbnz	r0, 80081be <__i2b+0x1a>
 80081b2:	f240 1145 	movw	r1, #325	@ 0x145
 80081b6:	4b04      	ldr	r3, [pc, #16]	@ (80081c8 <__i2b+0x24>)
 80081b8:	4804      	ldr	r0, [pc, #16]	@ (80081cc <__i2b+0x28>)
 80081ba:	f001 f83f 	bl	800923c <__assert_func>
 80081be:	2301      	movs	r3, #1
 80081c0:	6144      	str	r4, [r0, #20]
 80081c2:	6103      	str	r3, [r0, #16]
 80081c4:	bd10      	pop	{r4, pc}
 80081c6:	bf00      	nop
 80081c8:	08009d40 	.word	0x08009d40
 80081cc:	08009d51 	.word	0x08009d51

080081d0 <__multiply>:
 80081d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d4:	4614      	mov	r4, r2
 80081d6:	690a      	ldr	r2, [r1, #16]
 80081d8:	6923      	ldr	r3, [r4, #16]
 80081da:	460f      	mov	r7, r1
 80081dc:	429a      	cmp	r2, r3
 80081de:	bfa2      	ittt	ge
 80081e0:	4623      	movge	r3, r4
 80081e2:	460c      	movge	r4, r1
 80081e4:	461f      	movge	r7, r3
 80081e6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80081ea:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80081ee:	68a3      	ldr	r3, [r4, #8]
 80081f0:	6861      	ldr	r1, [r4, #4]
 80081f2:	eb0a 0609 	add.w	r6, sl, r9
 80081f6:	42b3      	cmp	r3, r6
 80081f8:	b085      	sub	sp, #20
 80081fa:	bfb8      	it	lt
 80081fc:	3101      	addlt	r1, #1
 80081fe:	f7ff fedd 	bl	8007fbc <_Balloc>
 8008202:	b930      	cbnz	r0, 8008212 <__multiply+0x42>
 8008204:	4602      	mov	r2, r0
 8008206:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800820a:	4b43      	ldr	r3, [pc, #268]	@ (8008318 <__multiply+0x148>)
 800820c:	4843      	ldr	r0, [pc, #268]	@ (800831c <__multiply+0x14c>)
 800820e:	f001 f815 	bl	800923c <__assert_func>
 8008212:	f100 0514 	add.w	r5, r0, #20
 8008216:	462b      	mov	r3, r5
 8008218:	2200      	movs	r2, #0
 800821a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800821e:	4543      	cmp	r3, r8
 8008220:	d321      	bcc.n	8008266 <__multiply+0x96>
 8008222:	f107 0114 	add.w	r1, r7, #20
 8008226:	f104 0214 	add.w	r2, r4, #20
 800822a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800822e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008232:	9302      	str	r3, [sp, #8]
 8008234:	1b13      	subs	r3, r2, r4
 8008236:	3b15      	subs	r3, #21
 8008238:	f023 0303 	bic.w	r3, r3, #3
 800823c:	3304      	adds	r3, #4
 800823e:	f104 0715 	add.w	r7, r4, #21
 8008242:	42ba      	cmp	r2, r7
 8008244:	bf38      	it	cc
 8008246:	2304      	movcc	r3, #4
 8008248:	9301      	str	r3, [sp, #4]
 800824a:	9b02      	ldr	r3, [sp, #8]
 800824c:	9103      	str	r1, [sp, #12]
 800824e:	428b      	cmp	r3, r1
 8008250:	d80c      	bhi.n	800826c <__multiply+0x9c>
 8008252:	2e00      	cmp	r6, #0
 8008254:	dd03      	ble.n	800825e <__multiply+0x8e>
 8008256:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800825a:	2b00      	cmp	r3, #0
 800825c:	d05a      	beq.n	8008314 <__multiply+0x144>
 800825e:	6106      	str	r6, [r0, #16]
 8008260:	b005      	add	sp, #20
 8008262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008266:	f843 2b04 	str.w	r2, [r3], #4
 800826a:	e7d8      	b.n	800821e <__multiply+0x4e>
 800826c:	f8b1 a000 	ldrh.w	sl, [r1]
 8008270:	f1ba 0f00 	cmp.w	sl, #0
 8008274:	d023      	beq.n	80082be <__multiply+0xee>
 8008276:	46a9      	mov	r9, r5
 8008278:	f04f 0c00 	mov.w	ip, #0
 800827c:	f104 0e14 	add.w	lr, r4, #20
 8008280:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008284:	f8d9 3000 	ldr.w	r3, [r9]
 8008288:	fa1f fb87 	uxth.w	fp, r7
 800828c:	b29b      	uxth	r3, r3
 800828e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008292:	4463      	add	r3, ip
 8008294:	f8d9 c000 	ldr.w	ip, [r9]
 8008298:	0c3f      	lsrs	r7, r7, #16
 800829a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800829e:	fb0a c707 	mla	r7, sl, r7, ip
 80082a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80082ac:	4572      	cmp	r2, lr
 80082ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80082b2:	f849 3b04 	str.w	r3, [r9], #4
 80082b6:	d8e3      	bhi.n	8008280 <__multiply+0xb0>
 80082b8:	9b01      	ldr	r3, [sp, #4]
 80082ba:	f845 c003 	str.w	ip, [r5, r3]
 80082be:	9b03      	ldr	r3, [sp, #12]
 80082c0:	3104      	adds	r1, #4
 80082c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80082c6:	f1b9 0f00 	cmp.w	r9, #0
 80082ca:	d021      	beq.n	8008310 <__multiply+0x140>
 80082cc:	46ae      	mov	lr, r5
 80082ce:	f04f 0a00 	mov.w	sl, #0
 80082d2:	682b      	ldr	r3, [r5, #0]
 80082d4:	f104 0c14 	add.w	ip, r4, #20
 80082d8:	f8bc b000 	ldrh.w	fp, [ip]
 80082dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	fb09 770b 	mla	r7, r9, fp, r7
 80082e6:	4457      	add	r7, sl
 80082e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80082ec:	f84e 3b04 	str.w	r3, [lr], #4
 80082f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80082f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082f8:	f8be 3000 	ldrh.w	r3, [lr]
 80082fc:	4562      	cmp	r2, ip
 80082fe:	fb09 330a 	mla	r3, r9, sl, r3
 8008302:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008306:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800830a:	d8e5      	bhi.n	80082d8 <__multiply+0x108>
 800830c:	9f01      	ldr	r7, [sp, #4]
 800830e:	51eb      	str	r3, [r5, r7]
 8008310:	3504      	adds	r5, #4
 8008312:	e79a      	b.n	800824a <__multiply+0x7a>
 8008314:	3e01      	subs	r6, #1
 8008316:	e79c      	b.n	8008252 <__multiply+0x82>
 8008318:	08009d40 	.word	0x08009d40
 800831c:	08009d51 	.word	0x08009d51

08008320 <__pow5mult>:
 8008320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008324:	4615      	mov	r5, r2
 8008326:	f012 0203 	ands.w	r2, r2, #3
 800832a:	4607      	mov	r7, r0
 800832c:	460e      	mov	r6, r1
 800832e:	d007      	beq.n	8008340 <__pow5mult+0x20>
 8008330:	4c25      	ldr	r4, [pc, #148]	@ (80083c8 <__pow5mult+0xa8>)
 8008332:	3a01      	subs	r2, #1
 8008334:	2300      	movs	r3, #0
 8008336:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800833a:	f7ff fea1 	bl	8008080 <__multadd>
 800833e:	4606      	mov	r6, r0
 8008340:	10ad      	asrs	r5, r5, #2
 8008342:	d03d      	beq.n	80083c0 <__pow5mult+0xa0>
 8008344:	69fc      	ldr	r4, [r7, #28]
 8008346:	b97c      	cbnz	r4, 8008368 <__pow5mult+0x48>
 8008348:	2010      	movs	r0, #16
 800834a:	f7ff fd81 	bl	8007e50 <malloc>
 800834e:	4602      	mov	r2, r0
 8008350:	61f8      	str	r0, [r7, #28]
 8008352:	b928      	cbnz	r0, 8008360 <__pow5mult+0x40>
 8008354:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008358:	4b1c      	ldr	r3, [pc, #112]	@ (80083cc <__pow5mult+0xac>)
 800835a:	481d      	ldr	r0, [pc, #116]	@ (80083d0 <__pow5mult+0xb0>)
 800835c:	f000 ff6e 	bl	800923c <__assert_func>
 8008360:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008364:	6004      	str	r4, [r0, #0]
 8008366:	60c4      	str	r4, [r0, #12]
 8008368:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800836c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008370:	b94c      	cbnz	r4, 8008386 <__pow5mult+0x66>
 8008372:	f240 2171 	movw	r1, #625	@ 0x271
 8008376:	4638      	mov	r0, r7
 8008378:	f7ff ff14 	bl	80081a4 <__i2b>
 800837c:	2300      	movs	r3, #0
 800837e:	4604      	mov	r4, r0
 8008380:	f8c8 0008 	str.w	r0, [r8, #8]
 8008384:	6003      	str	r3, [r0, #0]
 8008386:	f04f 0900 	mov.w	r9, #0
 800838a:	07eb      	lsls	r3, r5, #31
 800838c:	d50a      	bpl.n	80083a4 <__pow5mult+0x84>
 800838e:	4631      	mov	r1, r6
 8008390:	4622      	mov	r2, r4
 8008392:	4638      	mov	r0, r7
 8008394:	f7ff ff1c 	bl	80081d0 <__multiply>
 8008398:	4680      	mov	r8, r0
 800839a:	4631      	mov	r1, r6
 800839c:	4638      	mov	r0, r7
 800839e:	f7ff fe4d 	bl	800803c <_Bfree>
 80083a2:	4646      	mov	r6, r8
 80083a4:	106d      	asrs	r5, r5, #1
 80083a6:	d00b      	beq.n	80083c0 <__pow5mult+0xa0>
 80083a8:	6820      	ldr	r0, [r4, #0]
 80083aa:	b938      	cbnz	r0, 80083bc <__pow5mult+0x9c>
 80083ac:	4622      	mov	r2, r4
 80083ae:	4621      	mov	r1, r4
 80083b0:	4638      	mov	r0, r7
 80083b2:	f7ff ff0d 	bl	80081d0 <__multiply>
 80083b6:	6020      	str	r0, [r4, #0]
 80083b8:	f8c0 9000 	str.w	r9, [r0]
 80083bc:	4604      	mov	r4, r0
 80083be:	e7e4      	b.n	800838a <__pow5mult+0x6a>
 80083c0:	4630      	mov	r0, r6
 80083c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083c6:	bf00      	nop
 80083c8:	08009dac 	.word	0x08009dac
 80083cc:	08009cd1 	.word	0x08009cd1
 80083d0:	08009d51 	.word	0x08009d51

080083d4 <__lshift>:
 80083d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083d8:	460c      	mov	r4, r1
 80083da:	4607      	mov	r7, r0
 80083dc:	4691      	mov	r9, r2
 80083de:	6923      	ldr	r3, [r4, #16]
 80083e0:	6849      	ldr	r1, [r1, #4]
 80083e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083e6:	68a3      	ldr	r3, [r4, #8]
 80083e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083ec:	f108 0601 	add.w	r6, r8, #1
 80083f0:	42b3      	cmp	r3, r6
 80083f2:	db0b      	blt.n	800840c <__lshift+0x38>
 80083f4:	4638      	mov	r0, r7
 80083f6:	f7ff fde1 	bl	8007fbc <_Balloc>
 80083fa:	4605      	mov	r5, r0
 80083fc:	b948      	cbnz	r0, 8008412 <__lshift+0x3e>
 80083fe:	4602      	mov	r2, r0
 8008400:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008404:	4b27      	ldr	r3, [pc, #156]	@ (80084a4 <__lshift+0xd0>)
 8008406:	4828      	ldr	r0, [pc, #160]	@ (80084a8 <__lshift+0xd4>)
 8008408:	f000 ff18 	bl	800923c <__assert_func>
 800840c:	3101      	adds	r1, #1
 800840e:	005b      	lsls	r3, r3, #1
 8008410:	e7ee      	b.n	80083f0 <__lshift+0x1c>
 8008412:	2300      	movs	r3, #0
 8008414:	f100 0114 	add.w	r1, r0, #20
 8008418:	f100 0210 	add.w	r2, r0, #16
 800841c:	4618      	mov	r0, r3
 800841e:	4553      	cmp	r3, sl
 8008420:	db33      	blt.n	800848a <__lshift+0xb6>
 8008422:	6920      	ldr	r0, [r4, #16]
 8008424:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008428:	f104 0314 	add.w	r3, r4, #20
 800842c:	f019 091f 	ands.w	r9, r9, #31
 8008430:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008434:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008438:	d02b      	beq.n	8008492 <__lshift+0xbe>
 800843a:	468a      	mov	sl, r1
 800843c:	2200      	movs	r2, #0
 800843e:	f1c9 0e20 	rsb	lr, r9, #32
 8008442:	6818      	ldr	r0, [r3, #0]
 8008444:	fa00 f009 	lsl.w	r0, r0, r9
 8008448:	4310      	orrs	r0, r2
 800844a:	f84a 0b04 	str.w	r0, [sl], #4
 800844e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008452:	459c      	cmp	ip, r3
 8008454:	fa22 f20e 	lsr.w	r2, r2, lr
 8008458:	d8f3      	bhi.n	8008442 <__lshift+0x6e>
 800845a:	ebac 0304 	sub.w	r3, ip, r4
 800845e:	3b15      	subs	r3, #21
 8008460:	f023 0303 	bic.w	r3, r3, #3
 8008464:	3304      	adds	r3, #4
 8008466:	f104 0015 	add.w	r0, r4, #21
 800846a:	4584      	cmp	ip, r0
 800846c:	bf38      	it	cc
 800846e:	2304      	movcc	r3, #4
 8008470:	50ca      	str	r2, [r1, r3]
 8008472:	b10a      	cbz	r2, 8008478 <__lshift+0xa4>
 8008474:	f108 0602 	add.w	r6, r8, #2
 8008478:	3e01      	subs	r6, #1
 800847a:	4638      	mov	r0, r7
 800847c:	4621      	mov	r1, r4
 800847e:	612e      	str	r6, [r5, #16]
 8008480:	f7ff fddc 	bl	800803c <_Bfree>
 8008484:	4628      	mov	r0, r5
 8008486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800848a:	f842 0f04 	str.w	r0, [r2, #4]!
 800848e:	3301      	adds	r3, #1
 8008490:	e7c5      	b.n	800841e <__lshift+0x4a>
 8008492:	3904      	subs	r1, #4
 8008494:	f853 2b04 	ldr.w	r2, [r3], #4
 8008498:	459c      	cmp	ip, r3
 800849a:	f841 2f04 	str.w	r2, [r1, #4]!
 800849e:	d8f9      	bhi.n	8008494 <__lshift+0xc0>
 80084a0:	e7ea      	b.n	8008478 <__lshift+0xa4>
 80084a2:	bf00      	nop
 80084a4:	08009d40 	.word	0x08009d40
 80084a8:	08009d51 	.word	0x08009d51

080084ac <__mcmp>:
 80084ac:	4603      	mov	r3, r0
 80084ae:	690a      	ldr	r2, [r1, #16]
 80084b0:	6900      	ldr	r0, [r0, #16]
 80084b2:	b530      	push	{r4, r5, lr}
 80084b4:	1a80      	subs	r0, r0, r2
 80084b6:	d10e      	bne.n	80084d6 <__mcmp+0x2a>
 80084b8:	3314      	adds	r3, #20
 80084ba:	3114      	adds	r1, #20
 80084bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80084c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80084c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80084c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80084cc:	4295      	cmp	r5, r2
 80084ce:	d003      	beq.n	80084d8 <__mcmp+0x2c>
 80084d0:	d205      	bcs.n	80084de <__mcmp+0x32>
 80084d2:	f04f 30ff 	mov.w	r0, #4294967295
 80084d6:	bd30      	pop	{r4, r5, pc}
 80084d8:	42a3      	cmp	r3, r4
 80084da:	d3f3      	bcc.n	80084c4 <__mcmp+0x18>
 80084dc:	e7fb      	b.n	80084d6 <__mcmp+0x2a>
 80084de:	2001      	movs	r0, #1
 80084e0:	e7f9      	b.n	80084d6 <__mcmp+0x2a>
	...

080084e4 <__mdiff>:
 80084e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e8:	4689      	mov	r9, r1
 80084ea:	4606      	mov	r6, r0
 80084ec:	4611      	mov	r1, r2
 80084ee:	4648      	mov	r0, r9
 80084f0:	4614      	mov	r4, r2
 80084f2:	f7ff ffdb 	bl	80084ac <__mcmp>
 80084f6:	1e05      	subs	r5, r0, #0
 80084f8:	d112      	bne.n	8008520 <__mdiff+0x3c>
 80084fa:	4629      	mov	r1, r5
 80084fc:	4630      	mov	r0, r6
 80084fe:	f7ff fd5d 	bl	8007fbc <_Balloc>
 8008502:	4602      	mov	r2, r0
 8008504:	b928      	cbnz	r0, 8008512 <__mdiff+0x2e>
 8008506:	f240 2137 	movw	r1, #567	@ 0x237
 800850a:	4b3e      	ldr	r3, [pc, #248]	@ (8008604 <__mdiff+0x120>)
 800850c:	483e      	ldr	r0, [pc, #248]	@ (8008608 <__mdiff+0x124>)
 800850e:	f000 fe95 	bl	800923c <__assert_func>
 8008512:	2301      	movs	r3, #1
 8008514:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008518:	4610      	mov	r0, r2
 800851a:	b003      	add	sp, #12
 800851c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008520:	bfbc      	itt	lt
 8008522:	464b      	movlt	r3, r9
 8008524:	46a1      	movlt	r9, r4
 8008526:	4630      	mov	r0, r6
 8008528:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800852c:	bfba      	itte	lt
 800852e:	461c      	movlt	r4, r3
 8008530:	2501      	movlt	r5, #1
 8008532:	2500      	movge	r5, #0
 8008534:	f7ff fd42 	bl	8007fbc <_Balloc>
 8008538:	4602      	mov	r2, r0
 800853a:	b918      	cbnz	r0, 8008544 <__mdiff+0x60>
 800853c:	f240 2145 	movw	r1, #581	@ 0x245
 8008540:	4b30      	ldr	r3, [pc, #192]	@ (8008604 <__mdiff+0x120>)
 8008542:	e7e3      	b.n	800850c <__mdiff+0x28>
 8008544:	f100 0b14 	add.w	fp, r0, #20
 8008548:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800854c:	f109 0310 	add.w	r3, r9, #16
 8008550:	60c5      	str	r5, [r0, #12]
 8008552:	f04f 0c00 	mov.w	ip, #0
 8008556:	f109 0514 	add.w	r5, r9, #20
 800855a:	46d9      	mov	r9, fp
 800855c:	6926      	ldr	r6, [r4, #16]
 800855e:	f104 0e14 	add.w	lr, r4, #20
 8008562:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008566:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800856a:	9301      	str	r3, [sp, #4]
 800856c:	9b01      	ldr	r3, [sp, #4]
 800856e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008572:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008576:	b281      	uxth	r1, r0
 8008578:	9301      	str	r3, [sp, #4]
 800857a:	fa1f f38a 	uxth.w	r3, sl
 800857e:	1a5b      	subs	r3, r3, r1
 8008580:	0c00      	lsrs	r0, r0, #16
 8008582:	4463      	add	r3, ip
 8008584:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008588:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800858c:	b29b      	uxth	r3, r3
 800858e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008592:	4576      	cmp	r6, lr
 8008594:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008598:	f849 3b04 	str.w	r3, [r9], #4
 800859c:	d8e6      	bhi.n	800856c <__mdiff+0x88>
 800859e:	1b33      	subs	r3, r6, r4
 80085a0:	3b15      	subs	r3, #21
 80085a2:	f023 0303 	bic.w	r3, r3, #3
 80085a6:	3415      	adds	r4, #21
 80085a8:	3304      	adds	r3, #4
 80085aa:	42a6      	cmp	r6, r4
 80085ac:	bf38      	it	cc
 80085ae:	2304      	movcc	r3, #4
 80085b0:	441d      	add	r5, r3
 80085b2:	445b      	add	r3, fp
 80085b4:	461e      	mov	r6, r3
 80085b6:	462c      	mov	r4, r5
 80085b8:	4544      	cmp	r4, r8
 80085ba:	d30e      	bcc.n	80085da <__mdiff+0xf6>
 80085bc:	f108 0103 	add.w	r1, r8, #3
 80085c0:	1b49      	subs	r1, r1, r5
 80085c2:	f021 0103 	bic.w	r1, r1, #3
 80085c6:	3d03      	subs	r5, #3
 80085c8:	45a8      	cmp	r8, r5
 80085ca:	bf38      	it	cc
 80085cc:	2100      	movcc	r1, #0
 80085ce:	440b      	add	r3, r1
 80085d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80085d4:	b199      	cbz	r1, 80085fe <__mdiff+0x11a>
 80085d6:	6117      	str	r7, [r2, #16]
 80085d8:	e79e      	b.n	8008518 <__mdiff+0x34>
 80085da:	46e6      	mov	lr, ip
 80085dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80085e0:	fa1f fc81 	uxth.w	ip, r1
 80085e4:	44f4      	add	ip, lr
 80085e6:	0c08      	lsrs	r0, r1, #16
 80085e8:	4471      	add	r1, lr
 80085ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80085ee:	b289      	uxth	r1, r1
 80085f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80085f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80085f8:	f846 1b04 	str.w	r1, [r6], #4
 80085fc:	e7dc      	b.n	80085b8 <__mdiff+0xd4>
 80085fe:	3f01      	subs	r7, #1
 8008600:	e7e6      	b.n	80085d0 <__mdiff+0xec>
 8008602:	bf00      	nop
 8008604:	08009d40 	.word	0x08009d40
 8008608:	08009d51 	.word	0x08009d51

0800860c <__d2b>:
 800860c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008610:	2101      	movs	r1, #1
 8008612:	4690      	mov	r8, r2
 8008614:	4699      	mov	r9, r3
 8008616:	9e08      	ldr	r6, [sp, #32]
 8008618:	f7ff fcd0 	bl	8007fbc <_Balloc>
 800861c:	4604      	mov	r4, r0
 800861e:	b930      	cbnz	r0, 800862e <__d2b+0x22>
 8008620:	4602      	mov	r2, r0
 8008622:	f240 310f 	movw	r1, #783	@ 0x30f
 8008626:	4b23      	ldr	r3, [pc, #140]	@ (80086b4 <__d2b+0xa8>)
 8008628:	4823      	ldr	r0, [pc, #140]	@ (80086b8 <__d2b+0xac>)
 800862a:	f000 fe07 	bl	800923c <__assert_func>
 800862e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008632:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008636:	b10d      	cbz	r5, 800863c <__d2b+0x30>
 8008638:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800863c:	9301      	str	r3, [sp, #4]
 800863e:	f1b8 0300 	subs.w	r3, r8, #0
 8008642:	d024      	beq.n	800868e <__d2b+0x82>
 8008644:	4668      	mov	r0, sp
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	f7ff fd7f 	bl	800814a <__lo0bits>
 800864c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008650:	b1d8      	cbz	r0, 800868a <__d2b+0x7e>
 8008652:	f1c0 0320 	rsb	r3, r0, #32
 8008656:	fa02 f303 	lsl.w	r3, r2, r3
 800865a:	430b      	orrs	r3, r1
 800865c:	40c2      	lsrs	r2, r0
 800865e:	6163      	str	r3, [r4, #20]
 8008660:	9201      	str	r2, [sp, #4]
 8008662:	9b01      	ldr	r3, [sp, #4]
 8008664:	2b00      	cmp	r3, #0
 8008666:	bf0c      	ite	eq
 8008668:	2201      	moveq	r2, #1
 800866a:	2202      	movne	r2, #2
 800866c:	61a3      	str	r3, [r4, #24]
 800866e:	6122      	str	r2, [r4, #16]
 8008670:	b1ad      	cbz	r5, 800869e <__d2b+0x92>
 8008672:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008676:	4405      	add	r5, r0
 8008678:	6035      	str	r5, [r6, #0]
 800867a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800867e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008680:	6018      	str	r0, [r3, #0]
 8008682:	4620      	mov	r0, r4
 8008684:	b002      	add	sp, #8
 8008686:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800868a:	6161      	str	r1, [r4, #20]
 800868c:	e7e9      	b.n	8008662 <__d2b+0x56>
 800868e:	a801      	add	r0, sp, #4
 8008690:	f7ff fd5b 	bl	800814a <__lo0bits>
 8008694:	9b01      	ldr	r3, [sp, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	6163      	str	r3, [r4, #20]
 800869a:	3020      	adds	r0, #32
 800869c:	e7e7      	b.n	800866e <__d2b+0x62>
 800869e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80086a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80086a6:	6030      	str	r0, [r6, #0]
 80086a8:	6918      	ldr	r0, [r3, #16]
 80086aa:	f7ff fd2f 	bl	800810c <__hi0bits>
 80086ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80086b2:	e7e4      	b.n	800867e <__d2b+0x72>
 80086b4:	08009d40 	.word	0x08009d40
 80086b8:	08009d51 	.word	0x08009d51

080086bc <__ssputs_r>:
 80086bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086c0:	461f      	mov	r7, r3
 80086c2:	688e      	ldr	r6, [r1, #8]
 80086c4:	4682      	mov	sl, r0
 80086c6:	42be      	cmp	r6, r7
 80086c8:	460c      	mov	r4, r1
 80086ca:	4690      	mov	r8, r2
 80086cc:	680b      	ldr	r3, [r1, #0]
 80086ce:	d82d      	bhi.n	800872c <__ssputs_r+0x70>
 80086d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80086d8:	d026      	beq.n	8008728 <__ssputs_r+0x6c>
 80086da:	6965      	ldr	r5, [r4, #20]
 80086dc:	6909      	ldr	r1, [r1, #16]
 80086de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086e2:	eba3 0901 	sub.w	r9, r3, r1
 80086e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086ea:	1c7b      	adds	r3, r7, #1
 80086ec:	444b      	add	r3, r9
 80086ee:	106d      	asrs	r5, r5, #1
 80086f0:	429d      	cmp	r5, r3
 80086f2:	bf38      	it	cc
 80086f4:	461d      	movcc	r5, r3
 80086f6:	0553      	lsls	r3, r2, #21
 80086f8:	d527      	bpl.n	800874a <__ssputs_r+0x8e>
 80086fa:	4629      	mov	r1, r5
 80086fc:	f7ff fbd2 	bl	8007ea4 <_malloc_r>
 8008700:	4606      	mov	r6, r0
 8008702:	b360      	cbz	r0, 800875e <__ssputs_r+0xa2>
 8008704:	464a      	mov	r2, r9
 8008706:	6921      	ldr	r1, [r4, #16]
 8008708:	f000 fd8a 	bl	8009220 <memcpy>
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008712:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008716:	81a3      	strh	r3, [r4, #12]
 8008718:	6126      	str	r6, [r4, #16]
 800871a:	444e      	add	r6, r9
 800871c:	6026      	str	r6, [r4, #0]
 800871e:	463e      	mov	r6, r7
 8008720:	6165      	str	r5, [r4, #20]
 8008722:	eba5 0509 	sub.w	r5, r5, r9
 8008726:	60a5      	str	r5, [r4, #8]
 8008728:	42be      	cmp	r6, r7
 800872a:	d900      	bls.n	800872e <__ssputs_r+0x72>
 800872c:	463e      	mov	r6, r7
 800872e:	4632      	mov	r2, r6
 8008730:	4641      	mov	r1, r8
 8008732:	6820      	ldr	r0, [r4, #0]
 8008734:	f000 fd49 	bl	80091ca <memmove>
 8008738:	2000      	movs	r0, #0
 800873a:	68a3      	ldr	r3, [r4, #8]
 800873c:	1b9b      	subs	r3, r3, r6
 800873e:	60a3      	str	r3, [r4, #8]
 8008740:	6823      	ldr	r3, [r4, #0]
 8008742:	4433      	add	r3, r6
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800874a:	462a      	mov	r2, r5
 800874c:	f000 fdba 	bl	80092c4 <_realloc_r>
 8008750:	4606      	mov	r6, r0
 8008752:	2800      	cmp	r0, #0
 8008754:	d1e0      	bne.n	8008718 <__ssputs_r+0x5c>
 8008756:	4650      	mov	r0, sl
 8008758:	6921      	ldr	r1, [r4, #16]
 800875a:	f7ff fb31 	bl	8007dc0 <_free_r>
 800875e:	230c      	movs	r3, #12
 8008760:	f8ca 3000 	str.w	r3, [sl]
 8008764:	89a3      	ldrh	r3, [r4, #12]
 8008766:	f04f 30ff 	mov.w	r0, #4294967295
 800876a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800876e:	81a3      	strh	r3, [r4, #12]
 8008770:	e7e9      	b.n	8008746 <__ssputs_r+0x8a>
	...

08008774 <_svfiprintf_r>:
 8008774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008778:	4698      	mov	r8, r3
 800877a:	898b      	ldrh	r3, [r1, #12]
 800877c:	4607      	mov	r7, r0
 800877e:	061b      	lsls	r3, r3, #24
 8008780:	460d      	mov	r5, r1
 8008782:	4614      	mov	r4, r2
 8008784:	b09d      	sub	sp, #116	@ 0x74
 8008786:	d510      	bpl.n	80087aa <_svfiprintf_r+0x36>
 8008788:	690b      	ldr	r3, [r1, #16]
 800878a:	b973      	cbnz	r3, 80087aa <_svfiprintf_r+0x36>
 800878c:	2140      	movs	r1, #64	@ 0x40
 800878e:	f7ff fb89 	bl	8007ea4 <_malloc_r>
 8008792:	6028      	str	r0, [r5, #0]
 8008794:	6128      	str	r0, [r5, #16]
 8008796:	b930      	cbnz	r0, 80087a6 <_svfiprintf_r+0x32>
 8008798:	230c      	movs	r3, #12
 800879a:	603b      	str	r3, [r7, #0]
 800879c:	f04f 30ff 	mov.w	r0, #4294967295
 80087a0:	b01d      	add	sp, #116	@ 0x74
 80087a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a6:	2340      	movs	r3, #64	@ 0x40
 80087a8:	616b      	str	r3, [r5, #20]
 80087aa:	2300      	movs	r3, #0
 80087ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80087ae:	2320      	movs	r3, #32
 80087b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087b4:	2330      	movs	r3, #48	@ 0x30
 80087b6:	f04f 0901 	mov.w	r9, #1
 80087ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80087be:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008958 <_svfiprintf_r+0x1e4>
 80087c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087c6:	4623      	mov	r3, r4
 80087c8:	469a      	mov	sl, r3
 80087ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087ce:	b10a      	cbz	r2, 80087d4 <_svfiprintf_r+0x60>
 80087d0:	2a25      	cmp	r2, #37	@ 0x25
 80087d2:	d1f9      	bne.n	80087c8 <_svfiprintf_r+0x54>
 80087d4:	ebba 0b04 	subs.w	fp, sl, r4
 80087d8:	d00b      	beq.n	80087f2 <_svfiprintf_r+0x7e>
 80087da:	465b      	mov	r3, fp
 80087dc:	4622      	mov	r2, r4
 80087de:	4629      	mov	r1, r5
 80087e0:	4638      	mov	r0, r7
 80087e2:	f7ff ff6b 	bl	80086bc <__ssputs_r>
 80087e6:	3001      	adds	r0, #1
 80087e8:	f000 80a7 	beq.w	800893a <_svfiprintf_r+0x1c6>
 80087ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087ee:	445a      	add	r2, fp
 80087f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80087f2:	f89a 3000 	ldrb.w	r3, [sl]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f000 809f 	beq.w	800893a <_svfiprintf_r+0x1c6>
 80087fc:	2300      	movs	r3, #0
 80087fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008802:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008806:	f10a 0a01 	add.w	sl, sl, #1
 800880a:	9304      	str	r3, [sp, #16]
 800880c:	9307      	str	r3, [sp, #28]
 800880e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008812:	931a      	str	r3, [sp, #104]	@ 0x68
 8008814:	4654      	mov	r4, sl
 8008816:	2205      	movs	r2, #5
 8008818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800881c:	484e      	ldr	r0, [pc, #312]	@ (8008958 <_svfiprintf_r+0x1e4>)
 800881e:	f7fe fc6e 	bl	80070fe <memchr>
 8008822:	9a04      	ldr	r2, [sp, #16]
 8008824:	b9d8      	cbnz	r0, 800885e <_svfiprintf_r+0xea>
 8008826:	06d0      	lsls	r0, r2, #27
 8008828:	bf44      	itt	mi
 800882a:	2320      	movmi	r3, #32
 800882c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008830:	0711      	lsls	r1, r2, #28
 8008832:	bf44      	itt	mi
 8008834:	232b      	movmi	r3, #43	@ 0x2b
 8008836:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800883a:	f89a 3000 	ldrb.w	r3, [sl]
 800883e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008840:	d015      	beq.n	800886e <_svfiprintf_r+0xfa>
 8008842:	4654      	mov	r4, sl
 8008844:	2000      	movs	r0, #0
 8008846:	f04f 0c0a 	mov.w	ip, #10
 800884a:	9a07      	ldr	r2, [sp, #28]
 800884c:	4621      	mov	r1, r4
 800884e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008852:	3b30      	subs	r3, #48	@ 0x30
 8008854:	2b09      	cmp	r3, #9
 8008856:	d94b      	bls.n	80088f0 <_svfiprintf_r+0x17c>
 8008858:	b1b0      	cbz	r0, 8008888 <_svfiprintf_r+0x114>
 800885a:	9207      	str	r2, [sp, #28]
 800885c:	e014      	b.n	8008888 <_svfiprintf_r+0x114>
 800885e:	eba0 0308 	sub.w	r3, r0, r8
 8008862:	fa09 f303 	lsl.w	r3, r9, r3
 8008866:	4313      	orrs	r3, r2
 8008868:	46a2      	mov	sl, r4
 800886a:	9304      	str	r3, [sp, #16]
 800886c:	e7d2      	b.n	8008814 <_svfiprintf_r+0xa0>
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	1d19      	adds	r1, r3, #4
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	9103      	str	r1, [sp, #12]
 8008876:	2b00      	cmp	r3, #0
 8008878:	bfbb      	ittet	lt
 800887a:	425b      	neglt	r3, r3
 800887c:	f042 0202 	orrlt.w	r2, r2, #2
 8008880:	9307      	strge	r3, [sp, #28]
 8008882:	9307      	strlt	r3, [sp, #28]
 8008884:	bfb8      	it	lt
 8008886:	9204      	strlt	r2, [sp, #16]
 8008888:	7823      	ldrb	r3, [r4, #0]
 800888a:	2b2e      	cmp	r3, #46	@ 0x2e
 800888c:	d10a      	bne.n	80088a4 <_svfiprintf_r+0x130>
 800888e:	7863      	ldrb	r3, [r4, #1]
 8008890:	2b2a      	cmp	r3, #42	@ 0x2a
 8008892:	d132      	bne.n	80088fa <_svfiprintf_r+0x186>
 8008894:	9b03      	ldr	r3, [sp, #12]
 8008896:	3402      	adds	r4, #2
 8008898:	1d1a      	adds	r2, r3, #4
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	9203      	str	r2, [sp, #12]
 800889e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088a2:	9305      	str	r3, [sp, #20]
 80088a4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800895c <_svfiprintf_r+0x1e8>
 80088a8:	2203      	movs	r2, #3
 80088aa:	4650      	mov	r0, sl
 80088ac:	7821      	ldrb	r1, [r4, #0]
 80088ae:	f7fe fc26 	bl	80070fe <memchr>
 80088b2:	b138      	cbz	r0, 80088c4 <_svfiprintf_r+0x150>
 80088b4:	2240      	movs	r2, #64	@ 0x40
 80088b6:	9b04      	ldr	r3, [sp, #16]
 80088b8:	eba0 000a 	sub.w	r0, r0, sl
 80088bc:	4082      	lsls	r2, r0
 80088be:	4313      	orrs	r3, r2
 80088c0:	3401      	adds	r4, #1
 80088c2:	9304      	str	r3, [sp, #16]
 80088c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088c8:	2206      	movs	r2, #6
 80088ca:	4825      	ldr	r0, [pc, #148]	@ (8008960 <_svfiprintf_r+0x1ec>)
 80088cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088d0:	f7fe fc15 	bl	80070fe <memchr>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	d036      	beq.n	8008946 <_svfiprintf_r+0x1d2>
 80088d8:	4b22      	ldr	r3, [pc, #136]	@ (8008964 <_svfiprintf_r+0x1f0>)
 80088da:	bb1b      	cbnz	r3, 8008924 <_svfiprintf_r+0x1b0>
 80088dc:	9b03      	ldr	r3, [sp, #12]
 80088de:	3307      	adds	r3, #7
 80088e0:	f023 0307 	bic.w	r3, r3, #7
 80088e4:	3308      	adds	r3, #8
 80088e6:	9303      	str	r3, [sp, #12]
 80088e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088ea:	4433      	add	r3, r6
 80088ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80088ee:	e76a      	b.n	80087c6 <_svfiprintf_r+0x52>
 80088f0:	460c      	mov	r4, r1
 80088f2:	2001      	movs	r0, #1
 80088f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80088f8:	e7a8      	b.n	800884c <_svfiprintf_r+0xd8>
 80088fa:	2300      	movs	r3, #0
 80088fc:	f04f 0c0a 	mov.w	ip, #10
 8008900:	4619      	mov	r1, r3
 8008902:	3401      	adds	r4, #1
 8008904:	9305      	str	r3, [sp, #20]
 8008906:	4620      	mov	r0, r4
 8008908:	f810 2b01 	ldrb.w	r2, [r0], #1
 800890c:	3a30      	subs	r2, #48	@ 0x30
 800890e:	2a09      	cmp	r2, #9
 8008910:	d903      	bls.n	800891a <_svfiprintf_r+0x1a6>
 8008912:	2b00      	cmp	r3, #0
 8008914:	d0c6      	beq.n	80088a4 <_svfiprintf_r+0x130>
 8008916:	9105      	str	r1, [sp, #20]
 8008918:	e7c4      	b.n	80088a4 <_svfiprintf_r+0x130>
 800891a:	4604      	mov	r4, r0
 800891c:	2301      	movs	r3, #1
 800891e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008922:	e7f0      	b.n	8008906 <_svfiprintf_r+0x192>
 8008924:	ab03      	add	r3, sp, #12
 8008926:	9300      	str	r3, [sp, #0]
 8008928:	462a      	mov	r2, r5
 800892a:	4638      	mov	r0, r7
 800892c:	4b0e      	ldr	r3, [pc, #56]	@ (8008968 <_svfiprintf_r+0x1f4>)
 800892e:	a904      	add	r1, sp, #16
 8008930:	f7fd fe1e 	bl	8006570 <_printf_float>
 8008934:	1c42      	adds	r2, r0, #1
 8008936:	4606      	mov	r6, r0
 8008938:	d1d6      	bne.n	80088e8 <_svfiprintf_r+0x174>
 800893a:	89ab      	ldrh	r3, [r5, #12]
 800893c:	065b      	lsls	r3, r3, #25
 800893e:	f53f af2d 	bmi.w	800879c <_svfiprintf_r+0x28>
 8008942:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008944:	e72c      	b.n	80087a0 <_svfiprintf_r+0x2c>
 8008946:	ab03      	add	r3, sp, #12
 8008948:	9300      	str	r3, [sp, #0]
 800894a:	462a      	mov	r2, r5
 800894c:	4638      	mov	r0, r7
 800894e:	4b06      	ldr	r3, [pc, #24]	@ (8008968 <_svfiprintf_r+0x1f4>)
 8008950:	a904      	add	r1, sp, #16
 8008952:	f7fe f8ab 	bl	8006aac <_printf_i>
 8008956:	e7ed      	b.n	8008934 <_svfiprintf_r+0x1c0>
 8008958:	08009ea8 	.word	0x08009ea8
 800895c:	08009eae 	.word	0x08009eae
 8008960:	08009eb2 	.word	0x08009eb2
 8008964:	08006571 	.word	0x08006571
 8008968:	080086bd 	.word	0x080086bd

0800896c <_sungetc_r>:
 800896c:	b538      	push	{r3, r4, r5, lr}
 800896e:	1c4b      	adds	r3, r1, #1
 8008970:	4614      	mov	r4, r2
 8008972:	d103      	bne.n	800897c <_sungetc_r+0x10>
 8008974:	f04f 35ff 	mov.w	r5, #4294967295
 8008978:	4628      	mov	r0, r5
 800897a:	bd38      	pop	{r3, r4, r5, pc}
 800897c:	8993      	ldrh	r3, [r2, #12]
 800897e:	b2cd      	uxtb	r5, r1
 8008980:	f023 0320 	bic.w	r3, r3, #32
 8008984:	8193      	strh	r3, [r2, #12]
 8008986:	6853      	ldr	r3, [r2, #4]
 8008988:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800898a:	b18a      	cbz	r2, 80089b0 <_sungetc_r+0x44>
 800898c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800898e:	429a      	cmp	r2, r3
 8008990:	dd08      	ble.n	80089a4 <_sungetc_r+0x38>
 8008992:	6823      	ldr	r3, [r4, #0]
 8008994:	1e5a      	subs	r2, r3, #1
 8008996:	6022      	str	r2, [r4, #0]
 8008998:	f803 5c01 	strb.w	r5, [r3, #-1]
 800899c:	6863      	ldr	r3, [r4, #4]
 800899e:	3301      	adds	r3, #1
 80089a0:	6063      	str	r3, [r4, #4]
 80089a2:	e7e9      	b.n	8008978 <_sungetc_r+0xc>
 80089a4:	4621      	mov	r1, r4
 80089a6:	f000 fbd8 	bl	800915a <__submore>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	d0f1      	beq.n	8008992 <_sungetc_r+0x26>
 80089ae:	e7e1      	b.n	8008974 <_sungetc_r+0x8>
 80089b0:	6921      	ldr	r1, [r4, #16]
 80089b2:	6822      	ldr	r2, [r4, #0]
 80089b4:	b141      	cbz	r1, 80089c8 <_sungetc_r+0x5c>
 80089b6:	4291      	cmp	r1, r2
 80089b8:	d206      	bcs.n	80089c8 <_sungetc_r+0x5c>
 80089ba:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80089be:	42a9      	cmp	r1, r5
 80089c0:	d102      	bne.n	80089c8 <_sungetc_r+0x5c>
 80089c2:	3a01      	subs	r2, #1
 80089c4:	6022      	str	r2, [r4, #0]
 80089c6:	e7ea      	b.n	800899e <_sungetc_r+0x32>
 80089c8:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80089cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80089d2:	2303      	movs	r3, #3
 80089d4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80089d6:	4623      	mov	r3, r4
 80089d8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80089dc:	6023      	str	r3, [r4, #0]
 80089de:	2301      	movs	r3, #1
 80089e0:	e7de      	b.n	80089a0 <_sungetc_r+0x34>

080089e2 <__ssrefill_r>:
 80089e2:	b510      	push	{r4, lr}
 80089e4:	460c      	mov	r4, r1
 80089e6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80089e8:	b169      	cbz	r1, 8008a06 <__ssrefill_r+0x24>
 80089ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089ee:	4299      	cmp	r1, r3
 80089f0:	d001      	beq.n	80089f6 <__ssrefill_r+0x14>
 80089f2:	f7ff f9e5 	bl	8007dc0 <_free_r>
 80089f6:	2000      	movs	r0, #0
 80089f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80089fa:	6360      	str	r0, [r4, #52]	@ 0x34
 80089fc:	6063      	str	r3, [r4, #4]
 80089fe:	b113      	cbz	r3, 8008a06 <__ssrefill_r+0x24>
 8008a00:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008a02:	6023      	str	r3, [r4, #0]
 8008a04:	bd10      	pop	{r4, pc}
 8008a06:	6923      	ldr	r3, [r4, #16]
 8008a08:	f04f 30ff 	mov.w	r0, #4294967295
 8008a0c:	6023      	str	r3, [r4, #0]
 8008a0e:	2300      	movs	r3, #0
 8008a10:	6063      	str	r3, [r4, #4]
 8008a12:	89a3      	ldrh	r3, [r4, #12]
 8008a14:	f043 0320 	orr.w	r3, r3, #32
 8008a18:	81a3      	strh	r3, [r4, #12]
 8008a1a:	e7f3      	b.n	8008a04 <__ssrefill_r+0x22>

08008a1c <__ssvfiscanf_r>:
 8008a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a20:	460c      	mov	r4, r1
 8008a22:	2100      	movs	r1, #0
 8008a24:	4606      	mov	r6, r0
 8008a26:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8008a2a:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008a2e:	49aa      	ldr	r1, [pc, #680]	@ (8008cd8 <__ssvfiscanf_r+0x2bc>)
 8008a30:	f10d 0804 	add.w	r8, sp, #4
 8008a34:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008a36:	49a9      	ldr	r1, [pc, #676]	@ (8008cdc <__ssvfiscanf_r+0x2c0>)
 8008a38:	4fa9      	ldr	r7, [pc, #676]	@ (8008ce0 <__ssvfiscanf_r+0x2c4>)
 8008a3a:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008a3e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008a40:	9300      	str	r3, [sp, #0]
 8008a42:	7813      	ldrb	r3, [r2, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f000 8159 	beq.w	8008cfc <__ssvfiscanf_r+0x2e0>
 8008a4a:	5cf9      	ldrb	r1, [r7, r3]
 8008a4c:	1c55      	adds	r5, r2, #1
 8008a4e:	f011 0108 	ands.w	r1, r1, #8
 8008a52:	d019      	beq.n	8008a88 <__ssvfiscanf_r+0x6c>
 8008a54:	6863      	ldr	r3, [r4, #4]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	dd0f      	ble.n	8008a7a <__ssvfiscanf_r+0x5e>
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	781a      	ldrb	r2, [r3, #0]
 8008a5e:	5cba      	ldrb	r2, [r7, r2]
 8008a60:	0712      	lsls	r2, r2, #28
 8008a62:	d401      	bmi.n	8008a68 <__ssvfiscanf_r+0x4c>
 8008a64:	462a      	mov	r2, r5
 8008a66:	e7ec      	b.n	8008a42 <__ssvfiscanf_r+0x26>
 8008a68:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	3201      	adds	r2, #1
 8008a6e:	9245      	str	r2, [sp, #276]	@ 0x114
 8008a70:	6862      	ldr	r2, [r4, #4]
 8008a72:	6023      	str	r3, [r4, #0]
 8008a74:	3a01      	subs	r2, #1
 8008a76:	6062      	str	r2, [r4, #4]
 8008a78:	e7ec      	b.n	8008a54 <__ssvfiscanf_r+0x38>
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	4630      	mov	r0, r6
 8008a7e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008a80:	4798      	blx	r3
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d0e9      	beq.n	8008a5a <__ssvfiscanf_r+0x3e>
 8008a86:	e7ed      	b.n	8008a64 <__ssvfiscanf_r+0x48>
 8008a88:	2b25      	cmp	r3, #37	@ 0x25
 8008a8a:	d012      	beq.n	8008ab2 <__ssvfiscanf_r+0x96>
 8008a8c:	4699      	mov	r9, r3
 8008a8e:	6863      	ldr	r3, [r4, #4]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f340 8094 	ble.w	8008bbe <__ssvfiscanf_r+0x1a2>
 8008a96:	6822      	ldr	r2, [r4, #0]
 8008a98:	7813      	ldrb	r3, [r2, #0]
 8008a9a:	454b      	cmp	r3, r9
 8008a9c:	f040 812e 	bne.w	8008cfc <__ssvfiscanf_r+0x2e0>
 8008aa0:	6863      	ldr	r3, [r4, #4]
 8008aa2:	3201      	adds	r2, #1
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	6063      	str	r3, [r4, #4]
 8008aa8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008aaa:	6022      	str	r2, [r4, #0]
 8008aac:	3301      	adds	r3, #1
 8008aae:	9345      	str	r3, [sp, #276]	@ 0x114
 8008ab0:	e7d8      	b.n	8008a64 <__ssvfiscanf_r+0x48>
 8008ab2:	9141      	str	r1, [sp, #260]	@ 0x104
 8008ab4:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008ab6:	7853      	ldrb	r3, [r2, #1]
 8008ab8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008aba:	bf04      	itt	eq
 8008abc:	2310      	moveq	r3, #16
 8008abe:	1c95      	addeq	r5, r2, #2
 8008ac0:	f04f 020a 	mov.w	r2, #10
 8008ac4:	bf08      	it	eq
 8008ac6:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008ac8:	46a9      	mov	r9, r5
 8008aca:	f819 1b01 	ldrb.w	r1, [r9], #1
 8008ace:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008ad2:	2b09      	cmp	r3, #9
 8008ad4:	d91e      	bls.n	8008b14 <__ssvfiscanf_r+0xf8>
 8008ad6:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8008ce4 <__ssvfiscanf_r+0x2c8>
 8008ada:	2203      	movs	r2, #3
 8008adc:	4650      	mov	r0, sl
 8008ade:	f7fe fb0e 	bl	80070fe <memchr>
 8008ae2:	b138      	cbz	r0, 8008af4 <__ssvfiscanf_r+0xd8>
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	464d      	mov	r5, r9
 8008ae8:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008aea:	eba0 000a 	sub.w	r0, r0, sl
 8008aee:	4083      	lsls	r3, r0
 8008af0:	4313      	orrs	r3, r2
 8008af2:	9341      	str	r3, [sp, #260]	@ 0x104
 8008af4:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008af8:	2b78      	cmp	r3, #120	@ 0x78
 8008afa:	d806      	bhi.n	8008b0a <__ssvfiscanf_r+0xee>
 8008afc:	2b57      	cmp	r3, #87	@ 0x57
 8008afe:	d810      	bhi.n	8008b22 <__ssvfiscanf_r+0x106>
 8008b00:	2b25      	cmp	r3, #37	@ 0x25
 8008b02:	d0c3      	beq.n	8008a8c <__ssvfiscanf_r+0x70>
 8008b04:	d856      	bhi.n	8008bb4 <__ssvfiscanf_r+0x198>
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d064      	beq.n	8008bd4 <__ssvfiscanf_r+0x1b8>
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008b0e:	230a      	movs	r3, #10
 8008b10:	9342      	str	r3, [sp, #264]	@ 0x108
 8008b12:	e077      	b.n	8008c04 <__ssvfiscanf_r+0x1e8>
 8008b14:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8008b16:	464d      	mov	r5, r9
 8008b18:	fb02 1103 	mla	r1, r2, r3, r1
 8008b1c:	3930      	subs	r1, #48	@ 0x30
 8008b1e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008b20:	e7d2      	b.n	8008ac8 <__ssvfiscanf_r+0xac>
 8008b22:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8008b26:	2a20      	cmp	r2, #32
 8008b28:	d8ef      	bhi.n	8008b0a <__ssvfiscanf_r+0xee>
 8008b2a:	a101      	add	r1, pc, #4	@ (adr r1, 8008b30 <__ssvfiscanf_r+0x114>)
 8008b2c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008b30:	08008be3 	.word	0x08008be3
 8008b34:	08008b0b 	.word	0x08008b0b
 8008b38:	08008b0b 	.word	0x08008b0b
 8008b3c:	08008c3d 	.word	0x08008c3d
 8008b40:	08008b0b 	.word	0x08008b0b
 8008b44:	08008b0b 	.word	0x08008b0b
 8008b48:	08008b0b 	.word	0x08008b0b
 8008b4c:	08008b0b 	.word	0x08008b0b
 8008b50:	08008b0b 	.word	0x08008b0b
 8008b54:	08008b0b 	.word	0x08008b0b
 8008b58:	08008b0b 	.word	0x08008b0b
 8008b5c:	08008c53 	.word	0x08008c53
 8008b60:	08008c39 	.word	0x08008c39
 8008b64:	08008bbb 	.word	0x08008bbb
 8008b68:	08008bbb 	.word	0x08008bbb
 8008b6c:	08008bbb 	.word	0x08008bbb
 8008b70:	08008b0b 	.word	0x08008b0b
 8008b74:	08008bf5 	.word	0x08008bf5
 8008b78:	08008b0b 	.word	0x08008b0b
 8008b7c:	08008b0b 	.word	0x08008b0b
 8008b80:	08008b0b 	.word	0x08008b0b
 8008b84:	08008b0b 	.word	0x08008b0b
 8008b88:	08008c63 	.word	0x08008c63
 8008b8c:	08008bfd 	.word	0x08008bfd
 8008b90:	08008bdb 	.word	0x08008bdb
 8008b94:	08008b0b 	.word	0x08008b0b
 8008b98:	08008b0b 	.word	0x08008b0b
 8008b9c:	08008c5f 	.word	0x08008c5f
 8008ba0:	08008b0b 	.word	0x08008b0b
 8008ba4:	08008c39 	.word	0x08008c39
 8008ba8:	08008b0b 	.word	0x08008b0b
 8008bac:	08008b0b 	.word	0x08008b0b
 8008bb0:	08008be3 	.word	0x08008be3
 8008bb4:	3b45      	subs	r3, #69	@ 0x45
 8008bb6:	2b02      	cmp	r3, #2
 8008bb8:	d8a7      	bhi.n	8008b0a <__ssvfiscanf_r+0xee>
 8008bba:	2305      	movs	r3, #5
 8008bbc:	e021      	b.n	8008c02 <__ssvfiscanf_r+0x1e6>
 8008bbe:	4621      	mov	r1, r4
 8008bc0:	4630      	mov	r0, r6
 8008bc2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008bc4:	4798      	blx	r3
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	f43f af65 	beq.w	8008a96 <__ssvfiscanf_r+0x7a>
 8008bcc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	f040 808c 	bne.w	8008cec <__ssvfiscanf_r+0x2d0>
 8008bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd8:	e08c      	b.n	8008cf4 <__ssvfiscanf_r+0x2d8>
 8008bda:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008bdc:	f042 0220 	orr.w	r2, r2, #32
 8008be0:	9241      	str	r2, [sp, #260]	@ 0x104
 8008be2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008be4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008be8:	9241      	str	r2, [sp, #260]	@ 0x104
 8008bea:	2210      	movs	r2, #16
 8008bec:	2b6e      	cmp	r3, #110	@ 0x6e
 8008bee:	9242      	str	r2, [sp, #264]	@ 0x108
 8008bf0:	d902      	bls.n	8008bf8 <__ssvfiscanf_r+0x1dc>
 8008bf2:	e005      	b.n	8008c00 <__ssvfiscanf_r+0x1e4>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	9342      	str	r3, [sp, #264]	@ 0x108
 8008bf8:	2303      	movs	r3, #3
 8008bfa:	e002      	b.n	8008c02 <__ssvfiscanf_r+0x1e6>
 8008bfc:	2308      	movs	r3, #8
 8008bfe:	9342      	str	r3, [sp, #264]	@ 0x108
 8008c00:	2304      	movs	r3, #4
 8008c02:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008c04:	6863      	ldr	r3, [r4, #4]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	dd39      	ble.n	8008c7e <__ssvfiscanf_r+0x262>
 8008c0a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008c0c:	0659      	lsls	r1, r3, #25
 8008c0e:	d404      	bmi.n	8008c1a <__ssvfiscanf_r+0x1fe>
 8008c10:	6823      	ldr	r3, [r4, #0]
 8008c12:	781a      	ldrb	r2, [r3, #0]
 8008c14:	5cba      	ldrb	r2, [r7, r2]
 8008c16:	0712      	lsls	r2, r2, #28
 8008c18:	d438      	bmi.n	8008c8c <__ssvfiscanf_r+0x270>
 8008c1a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	dc47      	bgt.n	8008cb0 <__ssvfiscanf_r+0x294>
 8008c20:	466b      	mov	r3, sp
 8008c22:	4622      	mov	r2, r4
 8008c24:	4630      	mov	r0, r6
 8008c26:	a941      	add	r1, sp, #260	@ 0x104
 8008c28:	f000 f86a 	bl	8008d00 <_scanf_chars>
 8008c2c:	2801      	cmp	r0, #1
 8008c2e:	d065      	beq.n	8008cfc <__ssvfiscanf_r+0x2e0>
 8008c30:	2802      	cmp	r0, #2
 8008c32:	f47f af17 	bne.w	8008a64 <__ssvfiscanf_r+0x48>
 8008c36:	e7c9      	b.n	8008bcc <__ssvfiscanf_r+0x1b0>
 8008c38:	220a      	movs	r2, #10
 8008c3a:	e7d7      	b.n	8008bec <__ssvfiscanf_r+0x1d0>
 8008c3c:	4629      	mov	r1, r5
 8008c3e:	4640      	mov	r0, r8
 8008c40:	f000 fa52 	bl	80090e8 <__sccl>
 8008c44:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008c46:	4605      	mov	r5, r0
 8008c48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c4c:	9341      	str	r3, [sp, #260]	@ 0x104
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e7d7      	b.n	8008c02 <__ssvfiscanf_r+0x1e6>
 8008c52:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008c54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c58:	9341      	str	r3, [sp, #260]	@ 0x104
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	e7d1      	b.n	8008c02 <__ssvfiscanf_r+0x1e6>
 8008c5e:	2302      	movs	r3, #2
 8008c60:	e7cf      	b.n	8008c02 <__ssvfiscanf_r+0x1e6>
 8008c62:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008c64:	06c3      	lsls	r3, r0, #27
 8008c66:	f53f aefd 	bmi.w	8008a64 <__ssvfiscanf_r+0x48>
 8008c6a:	9b00      	ldr	r3, [sp, #0]
 8008c6c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008c6e:	1d19      	adds	r1, r3, #4
 8008c70:	9100      	str	r1, [sp, #0]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	07c0      	lsls	r0, r0, #31
 8008c76:	bf4c      	ite	mi
 8008c78:	801a      	strhmi	r2, [r3, #0]
 8008c7a:	601a      	strpl	r2, [r3, #0]
 8008c7c:	e6f2      	b.n	8008a64 <__ssvfiscanf_r+0x48>
 8008c7e:	4621      	mov	r1, r4
 8008c80:	4630      	mov	r0, r6
 8008c82:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008c84:	4798      	blx	r3
 8008c86:	2800      	cmp	r0, #0
 8008c88:	d0bf      	beq.n	8008c0a <__ssvfiscanf_r+0x1ee>
 8008c8a:	e79f      	b.n	8008bcc <__ssvfiscanf_r+0x1b0>
 8008c8c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008c8e:	3201      	adds	r2, #1
 8008c90:	9245      	str	r2, [sp, #276]	@ 0x114
 8008c92:	6862      	ldr	r2, [r4, #4]
 8008c94:	3a01      	subs	r2, #1
 8008c96:	2a00      	cmp	r2, #0
 8008c98:	6062      	str	r2, [r4, #4]
 8008c9a:	dd02      	ble.n	8008ca2 <__ssvfiscanf_r+0x286>
 8008c9c:	3301      	adds	r3, #1
 8008c9e:	6023      	str	r3, [r4, #0]
 8008ca0:	e7b6      	b.n	8008c10 <__ssvfiscanf_r+0x1f4>
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008ca8:	4798      	blx	r3
 8008caa:	2800      	cmp	r0, #0
 8008cac:	d0b0      	beq.n	8008c10 <__ssvfiscanf_r+0x1f4>
 8008cae:	e78d      	b.n	8008bcc <__ssvfiscanf_r+0x1b0>
 8008cb0:	2b04      	cmp	r3, #4
 8008cb2:	dc06      	bgt.n	8008cc2 <__ssvfiscanf_r+0x2a6>
 8008cb4:	466b      	mov	r3, sp
 8008cb6:	4622      	mov	r2, r4
 8008cb8:	4630      	mov	r0, r6
 8008cba:	a941      	add	r1, sp, #260	@ 0x104
 8008cbc:	f000 f87a 	bl	8008db4 <_scanf_i>
 8008cc0:	e7b4      	b.n	8008c2c <__ssvfiscanf_r+0x210>
 8008cc2:	4b09      	ldr	r3, [pc, #36]	@ (8008ce8 <__ssvfiscanf_r+0x2cc>)
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f43f aecd 	beq.w	8008a64 <__ssvfiscanf_r+0x48>
 8008cca:	466b      	mov	r3, sp
 8008ccc:	4622      	mov	r2, r4
 8008cce:	4630      	mov	r0, r6
 8008cd0:	a941      	add	r1, sp, #260	@ 0x104
 8008cd2:	f3af 8000 	nop.w
 8008cd6:	e7a9      	b.n	8008c2c <__ssvfiscanf_r+0x210>
 8008cd8:	0800896d 	.word	0x0800896d
 8008cdc:	080089e3 	.word	0x080089e3
 8008ce0:	08009f1b 	.word	0x08009f1b
 8008ce4:	08009eae 	.word	0x08009eae
 8008ce8:	00000000 	.word	0x00000000
 8008cec:	89a3      	ldrh	r3, [r4, #12]
 8008cee:	065b      	lsls	r3, r3, #25
 8008cf0:	f53f af70 	bmi.w	8008bd4 <__ssvfiscanf_r+0x1b8>
 8008cf4:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8008cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cfc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008cfe:	e7f9      	b.n	8008cf4 <__ssvfiscanf_r+0x2d8>

08008d00 <_scanf_chars>:
 8008d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d04:	4615      	mov	r5, r2
 8008d06:	688a      	ldr	r2, [r1, #8]
 8008d08:	4680      	mov	r8, r0
 8008d0a:	460c      	mov	r4, r1
 8008d0c:	b932      	cbnz	r2, 8008d1c <_scanf_chars+0x1c>
 8008d0e:	698a      	ldr	r2, [r1, #24]
 8008d10:	2a00      	cmp	r2, #0
 8008d12:	bf14      	ite	ne
 8008d14:	f04f 32ff 	movne.w	r2, #4294967295
 8008d18:	2201      	moveq	r2, #1
 8008d1a:	608a      	str	r2, [r1, #8]
 8008d1c:	2700      	movs	r7, #0
 8008d1e:	6822      	ldr	r2, [r4, #0]
 8008d20:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008db0 <_scanf_chars+0xb0>
 8008d24:	06d1      	lsls	r1, r2, #27
 8008d26:	bf5f      	itttt	pl
 8008d28:	681a      	ldrpl	r2, [r3, #0]
 8008d2a:	1d11      	addpl	r1, r2, #4
 8008d2c:	6019      	strpl	r1, [r3, #0]
 8008d2e:	6816      	ldrpl	r6, [r2, #0]
 8008d30:	69a0      	ldr	r0, [r4, #24]
 8008d32:	b188      	cbz	r0, 8008d58 <_scanf_chars+0x58>
 8008d34:	2801      	cmp	r0, #1
 8008d36:	d107      	bne.n	8008d48 <_scanf_chars+0x48>
 8008d38:	682b      	ldr	r3, [r5, #0]
 8008d3a:	781a      	ldrb	r2, [r3, #0]
 8008d3c:	6963      	ldr	r3, [r4, #20]
 8008d3e:	5c9b      	ldrb	r3, [r3, r2]
 8008d40:	b953      	cbnz	r3, 8008d58 <_scanf_chars+0x58>
 8008d42:	2f00      	cmp	r7, #0
 8008d44:	d031      	beq.n	8008daa <_scanf_chars+0xaa>
 8008d46:	e022      	b.n	8008d8e <_scanf_chars+0x8e>
 8008d48:	2802      	cmp	r0, #2
 8008d4a:	d120      	bne.n	8008d8e <_scanf_chars+0x8e>
 8008d4c:	682b      	ldr	r3, [r5, #0]
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008d54:	071b      	lsls	r3, r3, #28
 8008d56:	d41a      	bmi.n	8008d8e <_scanf_chars+0x8e>
 8008d58:	6823      	ldr	r3, [r4, #0]
 8008d5a:	3701      	adds	r7, #1
 8008d5c:	06da      	lsls	r2, r3, #27
 8008d5e:	bf5e      	ittt	pl
 8008d60:	682b      	ldrpl	r3, [r5, #0]
 8008d62:	781b      	ldrbpl	r3, [r3, #0]
 8008d64:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008d68:	682a      	ldr	r2, [r5, #0]
 8008d6a:	686b      	ldr	r3, [r5, #4]
 8008d6c:	3201      	adds	r2, #1
 8008d6e:	602a      	str	r2, [r5, #0]
 8008d70:	68a2      	ldr	r2, [r4, #8]
 8008d72:	3b01      	subs	r3, #1
 8008d74:	3a01      	subs	r2, #1
 8008d76:	606b      	str	r3, [r5, #4]
 8008d78:	60a2      	str	r2, [r4, #8]
 8008d7a:	b142      	cbz	r2, 8008d8e <_scanf_chars+0x8e>
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	dcd7      	bgt.n	8008d30 <_scanf_chars+0x30>
 8008d80:	4629      	mov	r1, r5
 8008d82:	4640      	mov	r0, r8
 8008d84:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008d88:	4798      	blx	r3
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	d0d0      	beq.n	8008d30 <_scanf_chars+0x30>
 8008d8e:	6823      	ldr	r3, [r4, #0]
 8008d90:	f013 0310 	ands.w	r3, r3, #16
 8008d94:	d105      	bne.n	8008da2 <_scanf_chars+0xa2>
 8008d96:	68e2      	ldr	r2, [r4, #12]
 8008d98:	3201      	adds	r2, #1
 8008d9a:	60e2      	str	r2, [r4, #12]
 8008d9c:	69a2      	ldr	r2, [r4, #24]
 8008d9e:	b102      	cbz	r2, 8008da2 <_scanf_chars+0xa2>
 8008da0:	7033      	strb	r3, [r6, #0]
 8008da2:	2000      	movs	r0, #0
 8008da4:	6923      	ldr	r3, [r4, #16]
 8008da6:	443b      	add	r3, r7
 8008da8:	6123      	str	r3, [r4, #16]
 8008daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dae:	bf00      	nop
 8008db0:	08009f1b 	.word	0x08009f1b

08008db4 <_scanf_i>:
 8008db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db8:	460c      	mov	r4, r1
 8008dba:	4698      	mov	r8, r3
 8008dbc:	4b72      	ldr	r3, [pc, #456]	@ (8008f88 <_scanf_i+0x1d4>)
 8008dbe:	b087      	sub	sp, #28
 8008dc0:	4682      	mov	sl, r0
 8008dc2:	4616      	mov	r6, r2
 8008dc4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008dc8:	ab03      	add	r3, sp, #12
 8008dca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008dce:	4b6f      	ldr	r3, [pc, #444]	@ (8008f8c <_scanf_i+0x1d8>)
 8008dd0:	69a1      	ldr	r1, [r4, #24]
 8008dd2:	4a6f      	ldr	r2, [pc, #444]	@ (8008f90 <_scanf_i+0x1dc>)
 8008dd4:	4627      	mov	r7, r4
 8008dd6:	2903      	cmp	r1, #3
 8008dd8:	bf08      	it	eq
 8008dda:	461a      	moveq	r2, r3
 8008ddc:	68a3      	ldr	r3, [r4, #8]
 8008dde:	9201      	str	r2, [sp, #4]
 8008de0:	1e5a      	subs	r2, r3, #1
 8008de2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008de6:	bf81      	itttt	hi
 8008de8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008dec:	eb03 0905 	addhi.w	r9, r3, r5
 8008df0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008df4:	60a3      	strhi	r3, [r4, #8]
 8008df6:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008dfa:	bf98      	it	ls
 8008dfc:	f04f 0900 	movls.w	r9, #0
 8008e00:	463d      	mov	r5, r7
 8008e02:	f04f 0b00 	mov.w	fp, #0
 8008e06:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008e0a:	6023      	str	r3, [r4, #0]
 8008e0c:	6831      	ldr	r1, [r6, #0]
 8008e0e:	ab03      	add	r3, sp, #12
 8008e10:	2202      	movs	r2, #2
 8008e12:	7809      	ldrb	r1, [r1, #0]
 8008e14:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008e18:	f7fe f971 	bl	80070fe <memchr>
 8008e1c:	b328      	cbz	r0, 8008e6a <_scanf_i+0xb6>
 8008e1e:	f1bb 0f01 	cmp.w	fp, #1
 8008e22:	d159      	bne.n	8008ed8 <_scanf_i+0x124>
 8008e24:	6862      	ldr	r2, [r4, #4]
 8008e26:	b92a      	cbnz	r2, 8008e34 <_scanf_i+0x80>
 8008e28:	2108      	movs	r1, #8
 8008e2a:	6822      	ldr	r2, [r4, #0]
 8008e2c:	6061      	str	r1, [r4, #4]
 8008e2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e32:	6022      	str	r2, [r4, #0]
 8008e34:	6822      	ldr	r2, [r4, #0]
 8008e36:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008e3a:	6022      	str	r2, [r4, #0]
 8008e3c:	68a2      	ldr	r2, [r4, #8]
 8008e3e:	1e51      	subs	r1, r2, #1
 8008e40:	60a1      	str	r1, [r4, #8]
 8008e42:	b192      	cbz	r2, 8008e6a <_scanf_i+0xb6>
 8008e44:	6832      	ldr	r2, [r6, #0]
 8008e46:	1c51      	adds	r1, r2, #1
 8008e48:	6031      	str	r1, [r6, #0]
 8008e4a:	7812      	ldrb	r2, [r2, #0]
 8008e4c:	f805 2b01 	strb.w	r2, [r5], #1
 8008e50:	6872      	ldr	r2, [r6, #4]
 8008e52:	3a01      	subs	r2, #1
 8008e54:	2a00      	cmp	r2, #0
 8008e56:	6072      	str	r2, [r6, #4]
 8008e58:	dc07      	bgt.n	8008e6a <_scanf_i+0xb6>
 8008e5a:	4631      	mov	r1, r6
 8008e5c:	4650      	mov	r0, sl
 8008e5e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008e62:	4790      	blx	r2
 8008e64:	2800      	cmp	r0, #0
 8008e66:	f040 8085 	bne.w	8008f74 <_scanf_i+0x1c0>
 8008e6a:	f10b 0b01 	add.w	fp, fp, #1
 8008e6e:	f1bb 0f03 	cmp.w	fp, #3
 8008e72:	d1cb      	bne.n	8008e0c <_scanf_i+0x58>
 8008e74:	6863      	ldr	r3, [r4, #4]
 8008e76:	b90b      	cbnz	r3, 8008e7c <_scanf_i+0xc8>
 8008e78:	230a      	movs	r3, #10
 8008e7a:	6063      	str	r3, [r4, #4]
 8008e7c:	6863      	ldr	r3, [r4, #4]
 8008e7e:	4945      	ldr	r1, [pc, #276]	@ (8008f94 <_scanf_i+0x1e0>)
 8008e80:	6960      	ldr	r0, [r4, #20]
 8008e82:	1ac9      	subs	r1, r1, r3
 8008e84:	f000 f930 	bl	80090e8 <__sccl>
 8008e88:	f04f 0b00 	mov.w	fp, #0
 8008e8c:	68a3      	ldr	r3, [r4, #8]
 8008e8e:	6822      	ldr	r2, [r4, #0]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d03d      	beq.n	8008f10 <_scanf_i+0x15c>
 8008e94:	6831      	ldr	r1, [r6, #0]
 8008e96:	6960      	ldr	r0, [r4, #20]
 8008e98:	f891 c000 	ldrb.w	ip, [r1]
 8008e9c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d035      	beq.n	8008f10 <_scanf_i+0x15c>
 8008ea4:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008ea8:	d124      	bne.n	8008ef4 <_scanf_i+0x140>
 8008eaa:	0510      	lsls	r0, r2, #20
 8008eac:	d522      	bpl.n	8008ef4 <_scanf_i+0x140>
 8008eae:	f10b 0b01 	add.w	fp, fp, #1
 8008eb2:	f1b9 0f00 	cmp.w	r9, #0
 8008eb6:	d003      	beq.n	8008ec0 <_scanf_i+0x10c>
 8008eb8:	3301      	adds	r3, #1
 8008eba:	f109 39ff 	add.w	r9, r9, #4294967295
 8008ebe:	60a3      	str	r3, [r4, #8]
 8008ec0:	6873      	ldr	r3, [r6, #4]
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	6073      	str	r3, [r6, #4]
 8008ec8:	dd1b      	ble.n	8008f02 <_scanf_i+0x14e>
 8008eca:	6833      	ldr	r3, [r6, #0]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	6033      	str	r3, [r6, #0]
 8008ed0:	68a3      	ldr	r3, [r4, #8]
 8008ed2:	3b01      	subs	r3, #1
 8008ed4:	60a3      	str	r3, [r4, #8]
 8008ed6:	e7d9      	b.n	8008e8c <_scanf_i+0xd8>
 8008ed8:	f1bb 0f02 	cmp.w	fp, #2
 8008edc:	d1ae      	bne.n	8008e3c <_scanf_i+0x88>
 8008ede:	6822      	ldr	r2, [r4, #0]
 8008ee0:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008ee4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008ee8:	d1bf      	bne.n	8008e6a <_scanf_i+0xb6>
 8008eea:	2110      	movs	r1, #16
 8008eec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ef0:	6061      	str	r1, [r4, #4]
 8008ef2:	e7a2      	b.n	8008e3a <_scanf_i+0x86>
 8008ef4:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008ef8:	6022      	str	r2, [r4, #0]
 8008efa:	780b      	ldrb	r3, [r1, #0]
 8008efc:	f805 3b01 	strb.w	r3, [r5], #1
 8008f00:	e7de      	b.n	8008ec0 <_scanf_i+0x10c>
 8008f02:	4631      	mov	r1, r6
 8008f04:	4650      	mov	r0, sl
 8008f06:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008f0a:	4798      	blx	r3
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	d0df      	beq.n	8008ed0 <_scanf_i+0x11c>
 8008f10:	6823      	ldr	r3, [r4, #0]
 8008f12:	05d9      	lsls	r1, r3, #23
 8008f14:	d50d      	bpl.n	8008f32 <_scanf_i+0x17e>
 8008f16:	42bd      	cmp	r5, r7
 8008f18:	d909      	bls.n	8008f2e <_scanf_i+0x17a>
 8008f1a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008f1e:	4632      	mov	r2, r6
 8008f20:	4650      	mov	r0, sl
 8008f22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f26:	f105 39ff 	add.w	r9, r5, #4294967295
 8008f2a:	4798      	blx	r3
 8008f2c:	464d      	mov	r5, r9
 8008f2e:	42bd      	cmp	r5, r7
 8008f30:	d028      	beq.n	8008f84 <_scanf_i+0x1d0>
 8008f32:	6822      	ldr	r2, [r4, #0]
 8008f34:	f012 0210 	ands.w	r2, r2, #16
 8008f38:	d113      	bne.n	8008f62 <_scanf_i+0x1ae>
 8008f3a:	702a      	strb	r2, [r5, #0]
 8008f3c:	4639      	mov	r1, r7
 8008f3e:	6863      	ldr	r3, [r4, #4]
 8008f40:	4650      	mov	r0, sl
 8008f42:	9e01      	ldr	r6, [sp, #4]
 8008f44:	47b0      	blx	r6
 8008f46:	f8d8 3000 	ldr.w	r3, [r8]
 8008f4a:	6821      	ldr	r1, [r4, #0]
 8008f4c:	1d1a      	adds	r2, r3, #4
 8008f4e:	f8c8 2000 	str.w	r2, [r8]
 8008f52:	f011 0f20 	tst.w	r1, #32
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	d00f      	beq.n	8008f7a <_scanf_i+0x1c6>
 8008f5a:	6018      	str	r0, [r3, #0]
 8008f5c:	68e3      	ldr	r3, [r4, #12]
 8008f5e:	3301      	adds	r3, #1
 8008f60:	60e3      	str	r3, [r4, #12]
 8008f62:	2000      	movs	r0, #0
 8008f64:	6923      	ldr	r3, [r4, #16]
 8008f66:	1bed      	subs	r5, r5, r7
 8008f68:	445d      	add	r5, fp
 8008f6a:	442b      	add	r3, r5
 8008f6c:	6123      	str	r3, [r4, #16]
 8008f6e:	b007      	add	sp, #28
 8008f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f74:	f04f 0b00 	mov.w	fp, #0
 8008f78:	e7ca      	b.n	8008f10 <_scanf_i+0x15c>
 8008f7a:	07ca      	lsls	r2, r1, #31
 8008f7c:	bf4c      	ite	mi
 8008f7e:	8018      	strhmi	r0, [r3, #0]
 8008f80:	6018      	strpl	r0, [r3, #0]
 8008f82:	e7eb      	b.n	8008f5c <_scanf_i+0x1a8>
 8008f84:	2001      	movs	r0, #1
 8008f86:	e7f2      	b.n	8008f6e <_scanf_i+0x1ba>
 8008f88:	08009c48 	.word	0x08009c48
 8008f8c:	08009415 	.word	0x08009415
 8008f90:	080094f5 	.word	0x080094f5
 8008f94:	08009ec9 	.word	0x08009ec9

08008f98 <__sflush_r>:
 8008f98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f9e:	0716      	lsls	r6, r2, #28
 8008fa0:	4605      	mov	r5, r0
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	d454      	bmi.n	8009050 <__sflush_r+0xb8>
 8008fa6:	684b      	ldr	r3, [r1, #4]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	dc02      	bgt.n	8008fb2 <__sflush_r+0x1a>
 8008fac:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	dd48      	ble.n	8009044 <__sflush_r+0xac>
 8008fb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008fb4:	2e00      	cmp	r6, #0
 8008fb6:	d045      	beq.n	8009044 <__sflush_r+0xac>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008fbe:	682f      	ldr	r7, [r5, #0]
 8008fc0:	6a21      	ldr	r1, [r4, #32]
 8008fc2:	602b      	str	r3, [r5, #0]
 8008fc4:	d030      	beq.n	8009028 <__sflush_r+0x90>
 8008fc6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008fc8:	89a3      	ldrh	r3, [r4, #12]
 8008fca:	0759      	lsls	r1, r3, #29
 8008fcc:	d505      	bpl.n	8008fda <__sflush_r+0x42>
 8008fce:	6863      	ldr	r3, [r4, #4]
 8008fd0:	1ad2      	subs	r2, r2, r3
 8008fd2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008fd4:	b10b      	cbz	r3, 8008fda <__sflush_r+0x42>
 8008fd6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008fd8:	1ad2      	subs	r2, r2, r3
 8008fda:	2300      	movs	r3, #0
 8008fdc:	4628      	mov	r0, r5
 8008fde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008fe0:	6a21      	ldr	r1, [r4, #32]
 8008fe2:	47b0      	blx	r6
 8008fe4:	1c43      	adds	r3, r0, #1
 8008fe6:	89a3      	ldrh	r3, [r4, #12]
 8008fe8:	d106      	bne.n	8008ff8 <__sflush_r+0x60>
 8008fea:	6829      	ldr	r1, [r5, #0]
 8008fec:	291d      	cmp	r1, #29
 8008fee:	d82b      	bhi.n	8009048 <__sflush_r+0xb0>
 8008ff0:	4a28      	ldr	r2, [pc, #160]	@ (8009094 <__sflush_r+0xfc>)
 8008ff2:	410a      	asrs	r2, r1
 8008ff4:	07d6      	lsls	r6, r2, #31
 8008ff6:	d427      	bmi.n	8009048 <__sflush_r+0xb0>
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	6062      	str	r2, [r4, #4]
 8008ffc:	6922      	ldr	r2, [r4, #16]
 8008ffe:	04d9      	lsls	r1, r3, #19
 8009000:	6022      	str	r2, [r4, #0]
 8009002:	d504      	bpl.n	800900e <__sflush_r+0x76>
 8009004:	1c42      	adds	r2, r0, #1
 8009006:	d101      	bne.n	800900c <__sflush_r+0x74>
 8009008:	682b      	ldr	r3, [r5, #0]
 800900a:	b903      	cbnz	r3, 800900e <__sflush_r+0x76>
 800900c:	6560      	str	r0, [r4, #84]	@ 0x54
 800900e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009010:	602f      	str	r7, [r5, #0]
 8009012:	b1b9      	cbz	r1, 8009044 <__sflush_r+0xac>
 8009014:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009018:	4299      	cmp	r1, r3
 800901a:	d002      	beq.n	8009022 <__sflush_r+0x8a>
 800901c:	4628      	mov	r0, r5
 800901e:	f7fe fecf 	bl	8007dc0 <_free_r>
 8009022:	2300      	movs	r3, #0
 8009024:	6363      	str	r3, [r4, #52]	@ 0x34
 8009026:	e00d      	b.n	8009044 <__sflush_r+0xac>
 8009028:	2301      	movs	r3, #1
 800902a:	4628      	mov	r0, r5
 800902c:	47b0      	blx	r6
 800902e:	4602      	mov	r2, r0
 8009030:	1c50      	adds	r0, r2, #1
 8009032:	d1c9      	bne.n	8008fc8 <__sflush_r+0x30>
 8009034:	682b      	ldr	r3, [r5, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d0c6      	beq.n	8008fc8 <__sflush_r+0x30>
 800903a:	2b1d      	cmp	r3, #29
 800903c:	d001      	beq.n	8009042 <__sflush_r+0xaa>
 800903e:	2b16      	cmp	r3, #22
 8009040:	d11d      	bne.n	800907e <__sflush_r+0xe6>
 8009042:	602f      	str	r7, [r5, #0]
 8009044:	2000      	movs	r0, #0
 8009046:	e021      	b.n	800908c <__sflush_r+0xf4>
 8009048:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800904c:	b21b      	sxth	r3, r3
 800904e:	e01a      	b.n	8009086 <__sflush_r+0xee>
 8009050:	690f      	ldr	r7, [r1, #16]
 8009052:	2f00      	cmp	r7, #0
 8009054:	d0f6      	beq.n	8009044 <__sflush_r+0xac>
 8009056:	0793      	lsls	r3, r2, #30
 8009058:	bf18      	it	ne
 800905a:	2300      	movne	r3, #0
 800905c:	680e      	ldr	r6, [r1, #0]
 800905e:	bf08      	it	eq
 8009060:	694b      	ldreq	r3, [r1, #20]
 8009062:	1bf6      	subs	r6, r6, r7
 8009064:	600f      	str	r7, [r1, #0]
 8009066:	608b      	str	r3, [r1, #8]
 8009068:	2e00      	cmp	r6, #0
 800906a:	ddeb      	ble.n	8009044 <__sflush_r+0xac>
 800906c:	4633      	mov	r3, r6
 800906e:	463a      	mov	r2, r7
 8009070:	4628      	mov	r0, r5
 8009072:	6a21      	ldr	r1, [r4, #32]
 8009074:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009078:	47e0      	blx	ip
 800907a:	2800      	cmp	r0, #0
 800907c:	dc07      	bgt.n	800908e <__sflush_r+0xf6>
 800907e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009086:	f04f 30ff 	mov.w	r0, #4294967295
 800908a:	81a3      	strh	r3, [r4, #12]
 800908c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800908e:	4407      	add	r7, r0
 8009090:	1a36      	subs	r6, r6, r0
 8009092:	e7e9      	b.n	8009068 <__sflush_r+0xd0>
 8009094:	dfbffffe 	.word	0xdfbffffe

08009098 <_fflush_r>:
 8009098:	b538      	push	{r3, r4, r5, lr}
 800909a:	690b      	ldr	r3, [r1, #16]
 800909c:	4605      	mov	r5, r0
 800909e:	460c      	mov	r4, r1
 80090a0:	b913      	cbnz	r3, 80090a8 <_fflush_r+0x10>
 80090a2:	2500      	movs	r5, #0
 80090a4:	4628      	mov	r0, r5
 80090a6:	bd38      	pop	{r3, r4, r5, pc}
 80090a8:	b118      	cbz	r0, 80090b2 <_fflush_r+0x1a>
 80090aa:	6a03      	ldr	r3, [r0, #32]
 80090ac:	b90b      	cbnz	r3, 80090b2 <_fflush_r+0x1a>
 80090ae:	f7fd fea9 	bl	8006e04 <__sinit>
 80090b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d0f3      	beq.n	80090a2 <_fflush_r+0xa>
 80090ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80090bc:	07d0      	lsls	r0, r2, #31
 80090be:	d404      	bmi.n	80090ca <_fflush_r+0x32>
 80090c0:	0599      	lsls	r1, r3, #22
 80090c2:	d402      	bmi.n	80090ca <_fflush_r+0x32>
 80090c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090c6:	f7fe f818 	bl	80070fa <__retarget_lock_acquire_recursive>
 80090ca:	4628      	mov	r0, r5
 80090cc:	4621      	mov	r1, r4
 80090ce:	f7ff ff63 	bl	8008f98 <__sflush_r>
 80090d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80090d4:	4605      	mov	r5, r0
 80090d6:	07da      	lsls	r2, r3, #31
 80090d8:	d4e4      	bmi.n	80090a4 <_fflush_r+0xc>
 80090da:	89a3      	ldrh	r3, [r4, #12]
 80090dc:	059b      	lsls	r3, r3, #22
 80090de:	d4e1      	bmi.n	80090a4 <_fflush_r+0xc>
 80090e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090e2:	f7fe f80b 	bl	80070fc <__retarget_lock_release_recursive>
 80090e6:	e7dd      	b.n	80090a4 <_fflush_r+0xc>

080090e8 <__sccl>:
 80090e8:	b570      	push	{r4, r5, r6, lr}
 80090ea:	780b      	ldrb	r3, [r1, #0]
 80090ec:	4604      	mov	r4, r0
 80090ee:	2b5e      	cmp	r3, #94	@ 0x5e
 80090f0:	bf0b      	itete	eq
 80090f2:	784b      	ldrbeq	r3, [r1, #1]
 80090f4:	1c4a      	addne	r2, r1, #1
 80090f6:	1c8a      	addeq	r2, r1, #2
 80090f8:	2100      	movne	r1, #0
 80090fa:	bf08      	it	eq
 80090fc:	2101      	moveq	r1, #1
 80090fe:	3801      	subs	r0, #1
 8009100:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8009104:	f800 1f01 	strb.w	r1, [r0, #1]!
 8009108:	42a8      	cmp	r0, r5
 800910a:	d1fb      	bne.n	8009104 <__sccl+0x1c>
 800910c:	b90b      	cbnz	r3, 8009112 <__sccl+0x2a>
 800910e:	1e50      	subs	r0, r2, #1
 8009110:	bd70      	pop	{r4, r5, r6, pc}
 8009112:	f081 0101 	eor.w	r1, r1, #1
 8009116:	4610      	mov	r0, r2
 8009118:	54e1      	strb	r1, [r4, r3]
 800911a:	4602      	mov	r2, r0
 800911c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009120:	2d2d      	cmp	r5, #45	@ 0x2d
 8009122:	d005      	beq.n	8009130 <__sccl+0x48>
 8009124:	2d5d      	cmp	r5, #93	@ 0x5d
 8009126:	d016      	beq.n	8009156 <__sccl+0x6e>
 8009128:	2d00      	cmp	r5, #0
 800912a:	d0f1      	beq.n	8009110 <__sccl+0x28>
 800912c:	462b      	mov	r3, r5
 800912e:	e7f2      	b.n	8009116 <__sccl+0x2e>
 8009130:	7846      	ldrb	r6, [r0, #1]
 8009132:	2e5d      	cmp	r6, #93	@ 0x5d
 8009134:	d0fa      	beq.n	800912c <__sccl+0x44>
 8009136:	42b3      	cmp	r3, r6
 8009138:	dcf8      	bgt.n	800912c <__sccl+0x44>
 800913a:	461a      	mov	r2, r3
 800913c:	3002      	adds	r0, #2
 800913e:	3201      	adds	r2, #1
 8009140:	4296      	cmp	r6, r2
 8009142:	54a1      	strb	r1, [r4, r2]
 8009144:	dcfb      	bgt.n	800913e <__sccl+0x56>
 8009146:	1af2      	subs	r2, r6, r3
 8009148:	3a01      	subs	r2, #1
 800914a:	42b3      	cmp	r3, r6
 800914c:	bfa8      	it	ge
 800914e:	2200      	movge	r2, #0
 8009150:	1c5d      	adds	r5, r3, #1
 8009152:	18ab      	adds	r3, r5, r2
 8009154:	e7e1      	b.n	800911a <__sccl+0x32>
 8009156:	4610      	mov	r0, r2
 8009158:	e7da      	b.n	8009110 <__sccl+0x28>

0800915a <__submore>:
 800915a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800915e:	460c      	mov	r4, r1
 8009160:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009162:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009166:	4299      	cmp	r1, r3
 8009168:	d11b      	bne.n	80091a2 <__submore+0x48>
 800916a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800916e:	f7fe fe99 	bl	8007ea4 <_malloc_r>
 8009172:	b918      	cbnz	r0, 800917c <__submore+0x22>
 8009174:	f04f 30ff 	mov.w	r0, #4294967295
 8009178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800917c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009180:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009182:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8009186:	6360      	str	r0, [r4, #52]	@ 0x34
 8009188:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800918c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8009190:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8009194:	7043      	strb	r3, [r0, #1]
 8009196:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800919a:	7003      	strb	r3, [r0, #0]
 800919c:	6020      	str	r0, [r4, #0]
 800919e:	2000      	movs	r0, #0
 80091a0:	e7ea      	b.n	8009178 <__submore+0x1e>
 80091a2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80091a4:	0077      	lsls	r7, r6, #1
 80091a6:	463a      	mov	r2, r7
 80091a8:	f000 f88c 	bl	80092c4 <_realloc_r>
 80091ac:	4605      	mov	r5, r0
 80091ae:	2800      	cmp	r0, #0
 80091b0:	d0e0      	beq.n	8009174 <__submore+0x1a>
 80091b2:	eb00 0806 	add.w	r8, r0, r6
 80091b6:	4601      	mov	r1, r0
 80091b8:	4632      	mov	r2, r6
 80091ba:	4640      	mov	r0, r8
 80091bc:	f000 f830 	bl	8009220 <memcpy>
 80091c0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80091c4:	f8c4 8000 	str.w	r8, [r4]
 80091c8:	e7e9      	b.n	800919e <__submore+0x44>

080091ca <memmove>:
 80091ca:	4288      	cmp	r0, r1
 80091cc:	b510      	push	{r4, lr}
 80091ce:	eb01 0402 	add.w	r4, r1, r2
 80091d2:	d902      	bls.n	80091da <memmove+0x10>
 80091d4:	4284      	cmp	r4, r0
 80091d6:	4623      	mov	r3, r4
 80091d8:	d807      	bhi.n	80091ea <memmove+0x20>
 80091da:	1e43      	subs	r3, r0, #1
 80091dc:	42a1      	cmp	r1, r4
 80091de:	d008      	beq.n	80091f2 <memmove+0x28>
 80091e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091e4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80091e8:	e7f8      	b.n	80091dc <memmove+0x12>
 80091ea:	4601      	mov	r1, r0
 80091ec:	4402      	add	r2, r0
 80091ee:	428a      	cmp	r2, r1
 80091f0:	d100      	bne.n	80091f4 <memmove+0x2a>
 80091f2:	bd10      	pop	{r4, pc}
 80091f4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091f8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091fc:	e7f7      	b.n	80091ee <memmove+0x24>
	...

08009200 <_sbrk_r>:
 8009200:	b538      	push	{r3, r4, r5, lr}
 8009202:	2300      	movs	r3, #0
 8009204:	4d05      	ldr	r5, [pc, #20]	@ (800921c <_sbrk_r+0x1c>)
 8009206:	4604      	mov	r4, r0
 8009208:	4608      	mov	r0, r1
 800920a:	602b      	str	r3, [r5, #0]
 800920c:	f7f9 faf2 	bl	80027f4 <_sbrk>
 8009210:	1c43      	adds	r3, r0, #1
 8009212:	d102      	bne.n	800921a <_sbrk_r+0x1a>
 8009214:	682b      	ldr	r3, [r5, #0]
 8009216:	b103      	cbz	r3, 800921a <_sbrk_r+0x1a>
 8009218:	6023      	str	r3, [r4, #0]
 800921a:	bd38      	pop	{r3, r4, r5, pc}
 800921c:	200005ac 	.word	0x200005ac

08009220 <memcpy>:
 8009220:	440a      	add	r2, r1
 8009222:	4291      	cmp	r1, r2
 8009224:	f100 33ff 	add.w	r3, r0, #4294967295
 8009228:	d100      	bne.n	800922c <memcpy+0xc>
 800922a:	4770      	bx	lr
 800922c:	b510      	push	{r4, lr}
 800922e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009232:	4291      	cmp	r1, r2
 8009234:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009238:	d1f9      	bne.n	800922e <memcpy+0xe>
 800923a:	bd10      	pop	{r4, pc}

0800923c <__assert_func>:
 800923c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800923e:	4614      	mov	r4, r2
 8009240:	461a      	mov	r2, r3
 8009242:	4b09      	ldr	r3, [pc, #36]	@ (8009268 <__assert_func+0x2c>)
 8009244:	4605      	mov	r5, r0
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	68d8      	ldr	r0, [r3, #12]
 800924a:	b954      	cbnz	r4, 8009262 <__assert_func+0x26>
 800924c:	4b07      	ldr	r3, [pc, #28]	@ (800926c <__assert_func+0x30>)
 800924e:	461c      	mov	r4, r3
 8009250:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009254:	9100      	str	r1, [sp, #0]
 8009256:	462b      	mov	r3, r5
 8009258:	4905      	ldr	r1, [pc, #20]	@ (8009270 <__assert_func+0x34>)
 800925a:	f000 f95b 	bl	8009514 <fiprintf>
 800925e:	f000 f96b 	bl	8009538 <abort>
 8009262:	4b04      	ldr	r3, [pc, #16]	@ (8009274 <__assert_func+0x38>)
 8009264:	e7f4      	b.n	8009250 <__assert_func+0x14>
 8009266:	bf00      	nop
 8009268:	2000003c 	.word	0x2000003c
 800926c:	08009f19 	.word	0x08009f19
 8009270:	08009eeb 	.word	0x08009eeb
 8009274:	08009ede 	.word	0x08009ede

08009278 <_calloc_r>:
 8009278:	b570      	push	{r4, r5, r6, lr}
 800927a:	fba1 5402 	umull	r5, r4, r1, r2
 800927e:	b93c      	cbnz	r4, 8009290 <_calloc_r+0x18>
 8009280:	4629      	mov	r1, r5
 8009282:	f7fe fe0f 	bl	8007ea4 <_malloc_r>
 8009286:	4606      	mov	r6, r0
 8009288:	b928      	cbnz	r0, 8009296 <_calloc_r+0x1e>
 800928a:	2600      	movs	r6, #0
 800928c:	4630      	mov	r0, r6
 800928e:	bd70      	pop	{r4, r5, r6, pc}
 8009290:	220c      	movs	r2, #12
 8009292:	6002      	str	r2, [r0, #0]
 8009294:	e7f9      	b.n	800928a <_calloc_r+0x12>
 8009296:	462a      	mov	r2, r5
 8009298:	4621      	mov	r1, r4
 800929a:	f7fd feb1 	bl	8007000 <memset>
 800929e:	e7f5      	b.n	800928c <_calloc_r+0x14>

080092a0 <__ascii_mbtowc>:
 80092a0:	b082      	sub	sp, #8
 80092a2:	b901      	cbnz	r1, 80092a6 <__ascii_mbtowc+0x6>
 80092a4:	a901      	add	r1, sp, #4
 80092a6:	b142      	cbz	r2, 80092ba <__ascii_mbtowc+0x1a>
 80092a8:	b14b      	cbz	r3, 80092be <__ascii_mbtowc+0x1e>
 80092aa:	7813      	ldrb	r3, [r2, #0]
 80092ac:	600b      	str	r3, [r1, #0]
 80092ae:	7812      	ldrb	r2, [r2, #0]
 80092b0:	1e10      	subs	r0, r2, #0
 80092b2:	bf18      	it	ne
 80092b4:	2001      	movne	r0, #1
 80092b6:	b002      	add	sp, #8
 80092b8:	4770      	bx	lr
 80092ba:	4610      	mov	r0, r2
 80092bc:	e7fb      	b.n	80092b6 <__ascii_mbtowc+0x16>
 80092be:	f06f 0001 	mvn.w	r0, #1
 80092c2:	e7f8      	b.n	80092b6 <__ascii_mbtowc+0x16>

080092c4 <_realloc_r>:
 80092c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092c8:	4680      	mov	r8, r0
 80092ca:	4615      	mov	r5, r2
 80092cc:	460c      	mov	r4, r1
 80092ce:	b921      	cbnz	r1, 80092da <_realloc_r+0x16>
 80092d0:	4611      	mov	r1, r2
 80092d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092d6:	f7fe bde5 	b.w	8007ea4 <_malloc_r>
 80092da:	b92a      	cbnz	r2, 80092e8 <_realloc_r+0x24>
 80092dc:	f7fe fd70 	bl	8007dc0 <_free_r>
 80092e0:	2400      	movs	r4, #0
 80092e2:	4620      	mov	r0, r4
 80092e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092e8:	f000 f92d 	bl	8009546 <_malloc_usable_size_r>
 80092ec:	4285      	cmp	r5, r0
 80092ee:	4606      	mov	r6, r0
 80092f0:	d802      	bhi.n	80092f8 <_realloc_r+0x34>
 80092f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80092f6:	d8f4      	bhi.n	80092e2 <_realloc_r+0x1e>
 80092f8:	4629      	mov	r1, r5
 80092fa:	4640      	mov	r0, r8
 80092fc:	f7fe fdd2 	bl	8007ea4 <_malloc_r>
 8009300:	4607      	mov	r7, r0
 8009302:	2800      	cmp	r0, #0
 8009304:	d0ec      	beq.n	80092e0 <_realloc_r+0x1c>
 8009306:	42b5      	cmp	r5, r6
 8009308:	462a      	mov	r2, r5
 800930a:	4621      	mov	r1, r4
 800930c:	bf28      	it	cs
 800930e:	4632      	movcs	r2, r6
 8009310:	f7ff ff86 	bl	8009220 <memcpy>
 8009314:	4621      	mov	r1, r4
 8009316:	4640      	mov	r0, r8
 8009318:	f7fe fd52 	bl	8007dc0 <_free_r>
 800931c:	463c      	mov	r4, r7
 800931e:	e7e0      	b.n	80092e2 <_realloc_r+0x1e>

08009320 <_strtol_l.constprop.0>:
 8009320:	2b24      	cmp	r3, #36	@ 0x24
 8009322:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009326:	4686      	mov	lr, r0
 8009328:	4690      	mov	r8, r2
 800932a:	d801      	bhi.n	8009330 <_strtol_l.constprop.0+0x10>
 800932c:	2b01      	cmp	r3, #1
 800932e:	d106      	bne.n	800933e <_strtol_l.constprop.0+0x1e>
 8009330:	f7fd feb8 	bl	80070a4 <__errno>
 8009334:	2316      	movs	r3, #22
 8009336:	6003      	str	r3, [r0, #0]
 8009338:	2000      	movs	r0, #0
 800933a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933e:	460d      	mov	r5, r1
 8009340:	4833      	ldr	r0, [pc, #204]	@ (8009410 <_strtol_l.constprop.0+0xf0>)
 8009342:	462a      	mov	r2, r5
 8009344:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009348:	5d06      	ldrb	r6, [r0, r4]
 800934a:	f016 0608 	ands.w	r6, r6, #8
 800934e:	d1f8      	bne.n	8009342 <_strtol_l.constprop.0+0x22>
 8009350:	2c2d      	cmp	r4, #45	@ 0x2d
 8009352:	d12d      	bne.n	80093b0 <_strtol_l.constprop.0+0x90>
 8009354:	2601      	movs	r6, #1
 8009356:	782c      	ldrb	r4, [r5, #0]
 8009358:	1c95      	adds	r5, r2, #2
 800935a:	f033 0210 	bics.w	r2, r3, #16
 800935e:	d109      	bne.n	8009374 <_strtol_l.constprop.0+0x54>
 8009360:	2c30      	cmp	r4, #48	@ 0x30
 8009362:	d12a      	bne.n	80093ba <_strtol_l.constprop.0+0x9a>
 8009364:	782a      	ldrb	r2, [r5, #0]
 8009366:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800936a:	2a58      	cmp	r2, #88	@ 0x58
 800936c:	d125      	bne.n	80093ba <_strtol_l.constprop.0+0x9a>
 800936e:	2310      	movs	r3, #16
 8009370:	786c      	ldrb	r4, [r5, #1]
 8009372:	3502      	adds	r5, #2
 8009374:	2200      	movs	r2, #0
 8009376:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800937a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800937e:	fbbc f9f3 	udiv	r9, ip, r3
 8009382:	4610      	mov	r0, r2
 8009384:	fb03 ca19 	mls	sl, r3, r9, ip
 8009388:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800938c:	2f09      	cmp	r7, #9
 800938e:	d81b      	bhi.n	80093c8 <_strtol_l.constprop.0+0xa8>
 8009390:	463c      	mov	r4, r7
 8009392:	42a3      	cmp	r3, r4
 8009394:	dd27      	ble.n	80093e6 <_strtol_l.constprop.0+0xc6>
 8009396:	1c57      	adds	r7, r2, #1
 8009398:	d007      	beq.n	80093aa <_strtol_l.constprop.0+0x8a>
 800939a:	4581      	cmp	r9, r0
 800939c:	d320      	bcc.n	80093e0 <_strtol_l.constprop.0+0xc0>
 800939e:	d101      	bne.n	80093a4 <_strtol_l.constprop.0+0x84>
 80093a0:	45a2      	cmp	sl, r4
 80093a2:	db1d      	blt.n	80093e0 <_strtol_l.constprop.0+0xc0>
 80093a4:	2201      	movs	r2, #1
 80093a6:	fb00 4003 	mla	r0, r0, r3, r4
 80093aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80093ae:	e7eb      	b.n	8009388 <_strtol_l.constprop.0+0x68>
 80093b0:	2c2b      	cmp	r4, #43	@ 0x2b
 80093b2:	bf04      	itt	eq
 80093b4:	782c      	ldrbeq	r4, [r5, #0]
 80093b6:	1c95      	addeq	r5, r2, #2
 80093b8:	e7cf      	b.n	800935a <_strtol_l.constprop.0+0x3a>
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1da      	bne.n	8009374 <_strtol_l.constprop.0+0x54>
 80093be:	2c30      	cmp	r4, #48	@ 0x30
 80093c0:	bf0c      	ite	eq
 80093c2:	2308      	moveq	r3, #8
 80093c4:	230a      	movne	r3, #10
 80093c6:	e7d5      	b.n	8009374 <_strtol_l.constprop.0+0x54>
 80093c8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80093cc:	2f19      	cmp	r7, #25
 80093ce:	d801      	bhi.n	80093d4 <_strtol_l.constprop.0+0xb4>
 80093d0:	3c37      	subs	r4, #55	@ 0x37
 80093d2:	e7de      	b.n	8009392 <_strtol_l.constprop.0+0x72>
 80093d4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80093d8:	2f19      	cmp	r7, #25
 80093da:	d804      	bhi.n	80093e6 <_strtol_l.constprop.0+0xc6>
 80093dc:	3c57      	subs	r4, #87	@ 0x57
 80093de:	e7d8      	b.n	8009392 <_strtol_l.constprop.0+0x72>
 80093e0:	f04f 32ff 	mov.w	r2, #4294967295
 80093e4:	e7e1      	b.n	80093aa <_strtol_l.constprop.0+0x8a>
 80093e6:	1c53      	adds	r3, r2, #1
 80093e8:	d108      	bne.n	80093fc <_strtol_l.constprop.0+0xdc>
 80093ea:	2322      	movs	r3, #34	@ 0x22
 80093ec:	4660      	mov	r0, ip
 80093ee:	f8ce 3000 	str.w	r3, [lr]
 80093f2:	f1b8 0f00 	cmp.w	r8, #0
 80093f6:	d0a0      	beq.n	800933a <_strtol_l.constprop.0+0x1a>
 80093f8:	1e69      	subs	r1, r5, #1
 80093fa:	e006      	b.n	800940a <_strtol_l.constprop.0+0xea>
 80093fc:	b106      	cbz	r6, 8009400 <_strtol_l.constprop.0+0xe0>
 80093fe:	4240      	negs	r0, r0
 8009400:	f1b8 0f00 	cmp.w	r8, #0
 8009404:	d099      	beq.n	800933a <_strtol_l.constprop.0+0x1a>
 8009406:	2a00      	cmp	r2, #0
 8009408:	d1f6      	bne.n	80093f8 <_strtol_l.constprop.0+0xd8>
 800940a:	f8c8 1000 	str.w	r1, [r8]
 800940e:	e794      	b.n	800933a <_strtol_l.constprop.0+0x1a>
 8009410:	08009f1b 	.word	0x08009f1b

08009414 <_strtol_r>:
 8009414:	f7ff bf84 	b.w	8009320 <_strtol_l.constprop.0>

08009418 <_strtoul_l.constprop.0>:
 8009418:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800941c:	4686      	mov	lr, r0
 800941e:	460d      	mov	r5, r1
 8009420:	4e33      	ldr	r6, [pc, #204]	@ (80094f0 <_strtoul_l.constprop.0+0xd8>)
 8009422:	4628      	mov	r0, r5
 8009424:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009428:	5d37      	ldrb	r7, [r6, r4]
 800942a:	f017 0708 	ands.w	r7, r7, #8
 800942e:	d1f8      	bne.n	8009422 <_strtoul_l.constprop.0+0xa>
 8009430:	2c2d      	cmp	r4, #45	@ 0x2d
 8009432:	d12f      	bne.n	8009494 <_strtoul_l.constprop.0+0x7c>
 8009434:	2701      	movs	r7, #1
 8009436:	782c      	ldrb	r4, [r5, #0]
 8009438:	1c85      	adds	r5, r0, #2
 800943a:	f033 0010 	bics.w	r0, r3, #16
 800943e:	d109      	bne.n	8009454 <_strtoul_l.constprop.0+0x3c>
 8009440:	2c30      	cmp	r4, #48	@ 0x30
 8009442:	d12c      	bne.n	800949e <_strtoul_l.constprop.0+0x86>
 8009444:	7828      	ldrb	r0, [r5, #0]
 8009446:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800944a:	2858      	cmp	r0, #88	@ 0x58
 800944c:	d127      	bne.n	800949e <_strtoul_l.constprop.0+0x86>
 800944e:	2310      	movs	r3, #16
 8009450:	786c      	ldrb	r4, [r5, #1]
 8009452:	3502      	adds	r5, #2
 8009454:	f04f 38ff 	mov.w	r8, #4294967295
 8009458:	fbb8 f8f3 	udiv	r8, r8, r3
 800945c:	2600      	movs	r6, #0
 800945e:	fb03 f908 	mul.w	r9, r3, r8
 8009462:	4630      	mov	r0, r6
 8009464:	ea6f 0909 	mvn.w	r9, r9
 8009468:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800946c:	f1bc 0f09 	cmp.w	ip, #9
 8009470:	d81c      	bhi.n	80094ac <_strtoul_l.constprop.0+0x94>
 8009472:	4664      	mov	r4, ip
 8009474:	42a3      	cmp	r3, r4
 8009476:	dd2a      	ble.n	80094ce <_strtoul_l.constprop.0+0xb6>
 8009478:	f1b6 3fff 	cmp.w	r6, #4294967295
 800947c:	d007      	beq.n	800948e <_strtoul_l.constprop.0+0x76>
 800947e:	4580      	cmp	r8, r0
 8009480:	d322      	bcc.n	80094c8 <_strtoul_l.constprop.0+0xb0>
 8009482:	d101      	bne.n	8009488 <_strtoul_l.constprop.0+0x70>
 8009484:	45a1      	cmp	r9, r4
 8009486:	db1f      	blt.n	80094c8 <_strtoul_l.constprop.0+0xb0>
 8009488:	2601      	movs	r6, #1
 800948a:	fb00 4003 	mla	r0, r0, r3, r4
 800948e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009492:	e7e9      	b.n	8009468 <_strtoul_l.constprop.0+0x50>
 8009494:	2c2b      	cmp	r4, #43	@ 0x2b
 8009496:	bf04      	itt	eq
 8009498:	782c      	ldrbeq	r4, [r5, #0]
 800949a:	1c85      	addeq	r5, r0, #2
 800949c:	e7cd      	b.n	800943a <_strtoul_l.constprop.0+0x22>
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1d8      	bne.n	8009454 <_strtoul_l.constprop.0+0x3c>
 80094a2:	2c30      	cmp	r4, #48	@ 0x30
 80094a4:	bf0c      	ite	eq
 80094a6:	2308      	moveq	r3, #8
 80094a8:	230a      	movne	r3, #10
 80094aa:	e7d3      	b.n	8009454 <_strtoul_l.constprop.0+0x3c>
 80094ac:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80094b0:	f1bc 0f19 	cmp.w	ip, #25
 80094b4:	d801      	bhi.n	80094ba <_strtoul_l.constprop.0+0xa2>
 80094b6:	3c37      	subs	r4, #55	@ 0x37
 80094b8:	e7dc      	b.n	8009474 <_strtoul_l.constprop.0+0x5c>
 80094ba:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80094be:	f1bc 0f19 	cmp.w	ip, #25
 80094c2:	d804      	bhi.n	80094ce <_strtoul_l.constprop.0+0xb6>
 80094c4:	3c57      	subs	r4, #87	@ 0x57
 80094c6:	e7d5      	b.n	8009474 <_strtoul_l.constprop.0+0x5c>
 80094c8:	f04f 36ff 	mov.w	r6, #4294967295
 80094cc:	e7df      	b.n	800948e <_strtoul_l.constprop.0+0x76>
 80094ce:	1c73      	adds	r3, r6, #1
 80094d0:	d106      	bne.n	80094e0 <_strtoul_l.constprop.0+0xc8>
 80094d2:	2322      	movs	r3, #34	@ 0x22
 80094d4:	4630      	mov	r0, r6
 80094d6:	f8ce 3000 	str.w	r3, [lr]
 80094da:	b932      	cbnz	r2, 80094ea <_strtoul_l.constprop.0+0xd2>
 80094dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094e0:	b107      	cbz	r7, 80094e4 <_strtoul_l.constprop.0+0xcc>
 80094e2:	4240      	negs	r0, r0
 80094e4:	2a00      	cmp	r2, #0
 80094e6:	d0f9      	beq.n	80094dc <_strtoul_l.constprop.0+0xc4>
 80094e8:	b106      	cbz	r6, 80094ec <_strtoul_l.constprop.0+0xd4>
 80094ea:	1e69      	subs	r1, r5, #1
 80094ec:	6011      	str	r1, [r2, #0]
 80094ee:	e7f5      	b.n	80094dc <_strtoul_l.constprop.0+0xc4>
 80094f0:	08009f1b 	.word	0x08009f1b

080094f4 <_strtoul_r>:
 80094f4:	f7ff bf90 	b.w	8009418 <_strtoul_l.constprop.0>

080094f8 <__ascii_wctomb>:
 80094f8:	4603      	mov	r3, r0
 80094fa:	4608      	mov	r0, r1
 80094fc:	b141      	cbz	r1, 8009510 <__ascii_wctomb+0x18>
 80094fe:	2aff      	cmp	r2, #255	@ 0xff
 8009500:	d904      	bls.n	800950c <__ascii_wctomb+0x14>
 8009502:	228a      	movs	r2, #138	@ 0x8a
 8009504:	f04f 30ff 	mov.w	r0, #4294967295
 8009508:	601a      	str	r2, [r3, #0]
 800950a:	4770      	bx	lr
 800950c:	2001      	movs	r0, #1
 800950e:	700a      	strb	r2, [r1, #0]
 8009510:	4770      	bx	lr
	...

08009514 <fiprintf>:
 8009514:	b40e      	push	{r1, r2, r3}
 8009516:	b503      	push	{r0, r1, lr}
 8009518:	4601      	mov	r1, r0
 800951a:	ab03      	add	r3, sp, #12
 800951c:	4805      	ldr	r0, [pc, #20]	@ (8009534 <fiprintf+0x20>)
 800951e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009522:	6800      	ldr	r0, [r0, #0]
 8009524:	9301      	str	r3, [sp, #4]
 8009526:	f000 f83d 	bl	80095a4 <_vfiprintf_r>
 800952a:	b002      	add	sp, #8
 800952c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009530:	b003      	add	sp, #12
 8009532:	4770      	bx	lr
 8009534:	2000003c 	.word	0x2000003c

08009538 <abort>:
 8009538:	2006      	movs	r0, #6
 800953a:	b508      	push	{r3, lr}
 800953c:	f000 fa06 	bl	800994c <raise>
 8009540:	2001      	movs	r0, #1
 8009542:	f7f9 f8e2 	bl	800270a <_exit>

08009546 <_malloc_usable_size_r>:
 8009546:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800954a:	1f18      	subs	r0, r3, #4
 800954c:	2b00      	cmp	r3, #0
 800954e:	bfbc      	itt	lt
 8009550:	580b      	ldrlt	r3, [r1, r0]
 8009552:	18c0      	addlt	r0, r0, r3
 8009554:	4770      	bx	lr

08009556 <__sfputc_r>:
 8009556:	6893      	ldr	r3, [r2, #8]
 8009558:	b410      	push	{r4}
 800955a:	3b01      	subs	r3, #1
 800955c:	2b00      	cmp	r3, #0
 800955e:	6093      	str	r3, [r2, #8]
 8009560:	da07      	bge.n	8009572 <__sfputc_r+0x1c>
 8009562:	6994      	ldr	r4, [r2, #24]
 8009564:	42a3      	cmp	r3, r4
 8009566:	db01      	blt.n	800956c <__sfputc_r+0x16>
 8009568:	290a      	cmp	r1, #10
 800956a:	d102      	bne.n	8009572 <__sfputc_r+0x1c>
 800956c:	bc10      	pop	{r4}
 800956e:	f000 b931 	b.w	80097d4 <__swbuf_r>
 8009572:	6813      	ldr	r3, [r2, #0]
 8009574:	1c58      	adds	r0, r3, #1
 8009576:	6010      	str	r0, [r2, #0]
 8009578:	7019      	strb	r1, [r3, #0]
 800957a:	4608      	mov	r0, r1
 800957c:	bc10      	pop	{r4}
 800957e:	4770      	bx	lr

08009580 <__sfputs_r>:
 8009580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009582:	4606      	mov	r6, r0
 8009584:	460f      	mov	r7, r1
 8009586:	4614      	mov	r4, r2
 8009588:	18d5      	adds	r5, r2, r3
 800958a:	42ac      	cmp	r4, r5
 800958c:	d101      	bne.n	8009592 <__sfputs_r+0x12>
 800958e:	2000      	movs	r0, #0
 8009590:	e007      	b.n	80095a2 <__sfputs_r+0x22>
 8009592:	463a      	mov	r2, r7
 8009594:	4630      	mov	r0, r6
 8009596:	f814 1b01 	ldrb.w	r1, [r4], #1
 800959a:	f7ff ffdc 	bl	8009556 <__sfputc_r>
 800959e:	1c43      	adds	r3, r0, #1
 80095a0:	d1f3      	bne.n	800958a <__sfputs_r+0xa>
 80095a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080095a4 <_vfiprintf_r>:
 80095a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a8:	460d      	mov	r5, r1
 80095aa:	4614      	mov	r4, r2
 80095ac:	4698      	mov	r8, r3
 80095ae:	4606      	mov	r6, r0
 80095b0:	b09d      	sub	sp, #116	@ 0x74
 80095b2:	b118      	cbz	r0, 80095bc <_vfiprintf_r+0x18>
 80095b4:	6a03      	ldr	r3, [r0, #32]
 80095b6:	b90b      	cbnz	r3, 80095bc <_vfiprintf_r+0x18>
 80095b8:	f7fd fc24 	bl	8006e04 <__sinit>
 80095bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095be:	07d9      	lsls	r1, r3, #31
 80095c0:	d405      	bmi.n	80095ce <_vfiprintf_r+0x2a>
 80095c2:	89ab      	ldrh	r3, [r5, #12]
 80095c4:	059a      	lsls	r2, r3, #22
 80095c6:	d402      	bmi.n	80095ce <_vfiprintf_r+0x2a>
 80095c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095ca:	f7fd fd96 	bl	80070fa <__retarget_lock_acquire_recursive>
 80095ce:	89ab      	ldrh	r3, [r5, #12]
 80095d0:	071b      	lsls	r3, r3, #28
 80095d2:	d501      	bpl.n	80095d8 <_vfiprintf_r+0x34>
 80095d4:	692b      	ldr	r3, [r5, #16]
 80095d6:	b99b      	cbnz	r3, 8009600 <_vfiprintf_r+0x5c>
 80095d8:	4629      	mov	r1, r5
 80095da:	4630      	mov	r0, r6
 80095dc:	f000 f938 	bl	8009850 <__swsetup_r>
 80095e0:	b170      	cbz	r0, 8009600 <_vfiprintf_r+0x5c>
 80095e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095e4:	07dc      	lsls	r4, r3, #31
 80095e6:	d504      	bpl.n	80095f2 <_vfiprintf_r+0x4e>
 80095e8:	f04f 30ff 	mov.w	r0, #4294967295
 80095ec:	b01d      	add	sp, #116	@ 0x74
 80095ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095f2:	89ab      	ldrh	r3, [r5, #12]
 80095f4:	0598      	lsls	r0, r3, #22
 80095f6:	d4f7      	bmi.n	80095e8 <_vfiprintf_r+0x44>
 80095f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095fa:	f7fd fd7f 	bl	80070fc <__retarget_lock_release_recursive>
 80095fe:	e7f3      	b.n	80095e8 <_vfiprintf_r+0x44>
 8009600:	2300      	movs	r3, #0
 8009602:	9309      	str	r3, [sp, #36]	@ 0x24
 8009604:	2320      	movs	r3, #32
 8009606:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800960a:	2330      	movs	r3, #48	@ 0x30
 800960c:	f04f 0901 	mov.w	r9, #1
 8009610:	f8cd 800c 	str.w	r8, [sp, #12]
 8009614:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80097c0 <_vfiprintf_r+0x21c>
 8009618:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800961c:	4623      	mov	r3, r4
 800961e:	469a      	mov	sl, r3
 8009620:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009624:	b10a      	cbz	r2, 800962a <_vfiprintf_r+0x86>
 8009626:	2a25      	cmp	r2, #37	@ 0x25
 8009628:	d1f9      	bne.n	800961e <_vfiprintf_r+0x7a>
 800962a:	ebba 0b04 	subs.w	fp, sl, r4
 800962e:	d00b      	beq.n	8009648 <_vfiprintf_r+0xa4>
 8009630:	465b      	mov	r3, fp
 8009632:	4622      	mov	r2, r4
 8009634:	4629      	mov	r1, r5
 8009636:	4630      	mov	r0, r6
 8009638:	f7ff ffa2 	bl	8009580 <__sfputs_r>
 800963c:	3001      	adds	r0, #1
 800963e:	f000 80a7 	beq.w	8009790 <_vfiprintf_r+0x1ec>
 8009642:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009644:	445a      	add	r2, fp
 8009646:	9209      	str	r2, [sp, #36]	@ 0x24
 8009648:	f89a 3000 	ldrb.w	r3, [sl]
 800964c:	2b00      	cmp	r3, #0
 800964e:	f000 809f 	beq.w	8009790 <_vfiprintf_r+0x1ec>
 8009652:	2300      	movs	r3, #0
 8009654:	f04f 32ff 	mov.w	r2, #4294967295
 8009658:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800965c:	f10a 0a01 	add.w	sl, sl, #1
 8009660:	9304      	str	r3, [sp, #16]
 8009662:	9307      	str	r3, [sp, #28]
 8009664:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009668:	931a      	str	r3, [sp, #104]	@ 0x68
 800966a:	4654      	mov	r4, sl
 800966c:	2205      	movs	r2, #5
 800966e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009672:	4853      	ldr	r0, [pc, #332]	@ (80097c0 <_vfiprintf_r+0x21c>)
 8009674:	f7fd fd43 	bl	80070fe <memchr>
 8009678:	9a04      	ldr	r2, [sp, #16]
 800967a:	b9d8      	cbnz	r0, 80096b4 <_vfiprintf_r+0x110>
 800967c:	06d1      	lsls	r1, r2, #27
 800967e:	bf44      	itt	mi
 8009680:	2320      	movmi	r3, #32
 8009682:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009686:	0713      	lsls	r3, r2, #28
 8009688:	bf44      	itt	mi
 800968a:	232b      	movmi	r3, #43	@ 0x2b
 800968c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009690:	f89a 3000 	ldrb.w	r3, [sl]
 8009694:	2b2a      	cmp	r3, #42	@ 0x2a
 8009696:	d015      	beq.n	80096c4 <_vfiprintf_r+0x120>
 8009698:	4654      	mov	r4, sl
 800969a:	2000      	movs	r0, #0
 800969c:	f04f 0c0a 	mov.w	ip, #10
 80096a0:	9a07      	ldr	r2, [sp, #28]
 80096a2:	4621      	mov	r1, r4
 80096a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096a8:	3b30      	subs	r3, #48	@ 0x30
 80096aa:	2b09      	cmp	r3, #9
 80096ac:	d94b      	bls.n	8009746 <_vfiprintf_r+0x1a2>
 80096ae:	b1b0      	cbz	r0, 80096de <_vfiprintf_r+0x13a>
 80096b0:	9207      	str	r2, [sp, #28]
 80096b2:	e014      	b.n	80096de <_vfiprintf_r+0x13a>
 80096b4:	eba0 0308 	sub.w	r3, r0, r8
 80096b8:	fa09 f303 	lsl.w	r3, r9, r3
 80096bc:	4313      	orrs	r3, r2
 80096be:	46a2      	mov	sl, r4
 80096c0:	9304      	str	r3, [sp, #16]
 80096c2:	e7d2      	b.n	800966a <_vfiprintf_r+0xc6>
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	1d19      	adds	r1, r3, #4
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	9103      	str	r1, [sp, #12]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	bfbb      	ittet	lt
 80096d0:	425b      	neglt	r3, r3
 80096d2:	f042 0202 	orrlt.w	r2, r2, #2
 80096d6:	9307      	strge	r3, [sp, #28]
 80096d8:	9307      	strlt	r3, [sp, #28]
 80096da:	bfb8      	it	lt
 80096dc:	9204      	strlt	r2, [sp, #16]
 80096de:	7823      	ldrb	r3, [r4, #0]
 80096e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80096e2:	d10a      	bne.n	80096fa <_vfiprintf_r+0x156>
 80096e4:	7863      	ldrb	r3, [r4, #1]
 80096e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80096e8:	d132      	bne.n	8009750 <_vfiprintf_r+0x1ac>
 80096ea:	9b03      	ldr	r3, [sp, #12]
 80096ec:	3402      	adds	r4, #2
 80096ee:	1d1a      	adds	r2, r3, #4
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	9203      	str	r2, [sp, #12]
 80096f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096f8:	9305      	str	r3, [sp, #20]
 80096fa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80097c4 <_vfiprintf_r+0x220>
 80096fe:	2203      	movs	r2, #3
 8009700:	4650      	mov	r0, sl
 8009702:	7821      	ldrb	r1, [r4, #0]
 8009704:	f7fd fcfb 	bl	80070fe <memchr>
 8009708:	b138      	cbz	r0, 800971a <_vfiprintf_r+0x176>
 800970a:	2240      	movs	r2, #64	@ 0x40
 800970c:	9b04      	ldr	r3, [sp, #16]
 800970e:	eba0 000a 	sub.w	r0, r0, sl
 8009712:	4082      	lsls	r2, r0
 8009714:	4313      	orrs	r3, r2
 8009716:	3401      	adds	r4, #1
 8009718:	9304      	str	r3, [sp, #16]
 800971a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800971e:	2206      	movs	r2, #6
 8009720:	4829      	ldr	r0, [pc, #164]	@ (80097c8 <_vfiprintf_r+0x224>)
 8009722:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009726:	f7fd fcea 	bl	80070fe <memchr>
 800972a:	2800      	cmp	r0, #0
 800972c:	d03f      	beq.n	80097ae <_vfiprintf_r+0x20a>
 800972e:	4b27      	ldr	r3, [pc, #156]	@ (80097cc <_vfiprintf_r+0x228>)
 8009730:	bb1b      	cbnz	r3, 800977a <_vfiprintf_r+0x1d6>
 8009732:	9b03      	ldr	r3, [sp, #12]
 8009734:	3307      	adds	r3, #7
 8009736:	f023 0307 	bic.w	r3, r3, #7
 800973a:	3308      	adds	r3, #8
 800973c:	9303      	str	r3, [sp, #12]
 800973e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009740:	443b      	add	r3, r7
 8009742:	9309      	str	r3, [sp, #36]	@ 0x24
 8009744:	e76a      	b.n	800961c <_vfiprintf_r+0x78>
 8009746:	460c      	mov	r4, r1
 8009748:	2001      	movs	r0, #1
 800974a:	fb0c 3202 	mla	r2, ip, r2, r3
 800974e:	e7a8      	b.n	80096a2 <_vfiprintf_r+0xfe>
 8009750:	2300      	movs	r3, #0
 8009752:	f04f 0c0a 	mov.w	ip, #10
 8009756:	4619      	mov	r1, r3
 8009758:	3401      	adds	r4, #1
 800975a:	9305      	str	r3, [sp, #20]
 800975c:	4620      	mov	r0, r4
 800975e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009762:	3a30      	subs	r2, #48	@ 0x30
 8009764:	2a09      	cmp	r2, #9
 8009766:	d903      	bls.n	8009770 <_vfiprintf_r+0x1cc>
 8009768:	2b00      	cmp	r3, #0
 800976a:	d0c6      	beq.n	80096fa <_vfiprintf_r+0x156>
 800976c:	9105      	str	r1, [sp, #20]
 800976e:	e7c4      	b.n	80096fa <_vfiprintf_r+0x156>
 8009770:	4604      	mov	r4, r0
 8009772:	2301      	movs	r3, #1
 8009774:	fb0c 2101 	mla	r1, ip, r1, r2
 8009778:	e7f0      	b.n	800975c <_vfiprintf_r+0x1b8>
 800977a:	ab03      	add	r3, sp, #12
 800977c:	9300      	str	r3, [sp, #0]
 800977e:	462a      	mov	r2, r5
 8009780:	4630      	mov	r0, r6
 8009782:	4b13      	ldr	r3, [pc, #76]	@ (80097d0 <_vfiprintf_r+0x22c>)
 8009784:	a904      	add	r1, sp, #16
 8009786:	f7fc fef3 	bl	8006570 <_printf_float>
 800978a:	4607      	mov	r7, r0
 800978c:	1c78      	adds	r0, r7, #1
 800978e:	d1d6      	bne.n	800973e <_vfiprintf_r+0x19a>
 8009790:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009792:	07d9      	lsls	r1, r3, #31
 8009794:	d405      	bmi.n	80097a2 <_vfiprintf_r+0x1fe>
 8009796:	89ab      	ldrh	r3, [r5, #12]
 8009798:	059a      	lsls	r2, r3, #22
 800979a:	d402      	bmi.n	80097a2 <_vfiprintf_r+0x1fe>
 800979c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800979e:	f7fd fcad 	bl	80070fc <__retarget_lock_release_recursive>
 80097a2:	89ab      	ldrh	r3, [r5, #12]
 80097a4:	065b      	lsls	r3, r3, #25
 80097a6:	f53f af1f 	bmi.w	80095e8 <_vfiprintf_r+0x44>
 80097aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097ac:	e71e      	b.n	80095ec <_vfiprintf_r+0x48>
 80097ae:	ab03      	add	r3, sp, #12
 80097b0:	9300      	str	r3, [sp, #0]
 80097b2:	462a      	mov	r2, r5
 80097b4:	4630      	mov	r0, r6
 80097b6:	4b06      	ldr	r3, [pc, #24]	@ (80097d0 <_vfiprintf_r+0x22c>)
 80097b8:	a904      	add	r1, sp, #16
 80097ba:	f7fd f977 	bl	8006aac <_printf_i>
 80097be:	e7e4      	b.n	800978a <_vfiprintf_r+0x1e6>
 80097c0:	08009ea8 	.word	0x08009ea8
 80097c4:	08009eae 	.word	0x08009eae
 80097c8:	08009eb2 	.word	0x08009eb2
 80097cc:	08006571 	.word	0x08006571
 80097d0:	08009581 	.word	0x08009581

080097d4 <__swbuf_r>:
 80097d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097d6:	460e      	mov	r6, r1
 80097d8:	4614      	mov	r4, r2
 80097da:	4605      	mov	r5, r0
 80097dc:	b118      	cbz	r0, 80097e6 <__swbuf_r+0x12>
 80097de:	6a03      	ldr	r3, [r0, #32]
 80097e0:	b90b      	cbnz	r3, 80097e6 <__swbuf_r+0x12>
 80097e2:	f7fd fb0f 	bl	8006e04 <__sinit>
 80097e6:	69a3      	ldr	r3, [r4, #24]
 80097e8:	60a3      	str	r3, [r4, #8]
 80097ea:	89a3      	ldrh	r3, [r4, #12]
 80097ec:	071a      	lsls	r2, r3, #28
 80097ee:	d501      	bpl.n	80097f4 <__swbuf_r+0x20>
 80097f0:	6923      	ldr	r3, [r4, #16]
 80097f2:	b943      	cbnz	r3, 8009806 <__swbuf_r+0x32>
 80097f4:	4621      	mov	r1, r4
 80097f6:	4628      	mov	r0, r5
 80097f8:	f000 f82a 	bl	8009850 <__swsetup_r>
 80097fc:	b118      	cbz	r0, 8009806 <__swbuf_r+0x32>
 80097fe:	f04f 37ff 	mov.w	r7, #4294967295
 8009802:	4638      	mov	r0, r7
 8009804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009806:	6823      	ldr	r3, [r4, #0]
 8009808:	6922      	ldr	r2, [r4, #16]
 800980a:	b2f6      	uxtb	r6, r6
 800980c:	1a98      	subs	r0, r3, r2
 800980e:	6963      	ldr	r3, [r4, #20]
 8009810:	4637      	mov	r7, r6
 8009812:	4283      	cmp	r3, r0
 8009814:	dc05      	bgt.n	8009822 <__swbuf_r+0x4e>
 8009816:	4621      	mov	r1, r4
 8009818:	4628      	mov	r0, r5
 800981a:	f7ff fc3d 	bl	8009098 <_fflush_r>
 800981e:	2800      	cmp	r0, #0
 8009820:	d1ed      	bne.n	80097fe <__swbuf_r+0x2a>
 8009822:	68a3      	ldr	r3, [r4, #8]
 8009824:	3b01      	subs	r3, #1
 8009826:	60a3      	str	r3, [r4, #8]
 8009828:	6823      	ldr	r3, [r4, #0]
 800982a:	1c5a      	adds	r2, r3, #1
 800982c:	6022      	str	r2, [r4, #0]
 800982e:	701e      	strb	r6, [r3, #0]
 8009830:	6962      	ldr	r2, [r4, #20]
 8009832:	1c43      	adds	r3, r0, #1
 8009834:	429a      	cmp	r2, r3
 8009836:	d004      	beq.n	8009842 <__swbuf_r+0x6e>
 8009838:	89a3      	ldrh	r3, [r4, #12]
 800983a:	07db      	lsls	r3, r3, #31
 800983c:	d5e1      	bpl.n	8009802 <__swbuf_r+0x2e>
 800983e:	2e0a      	cmp	r6, #10
 8009840:	d1df      	bne.n	8009802 <__swbuf_r+0x2e>
 8009842:	4621      	mov	r1, r4
 8009844:	4628      	mov	r0, r5
 8009846:	f7ff fc27 	bl	8009098 <_fflush_r>
 800984a:	2800      	cmp	r0, #0
 800984c:	d0d9      	beq.n	8009802 <__swbuf_r+0x2e>
 800984e:	e7d6      	b.n	80097fe <__swbuf_r+0x2a>

08009850 <__swsetup_r>:
 8009850:	b538      	push	{r3, r4, r5, lr}
 8009852:	4b29      	ldr	r3, [pc, #164]	@ (80098f8 <__swsetup_r+0xa8>)
 8009854:	4605      	mov	r5, r0
 8009856:	6818      	ldr	r0, [r3, #0]
 8009858:	460c      	mov	r4, r1
 800985a:	b118      	cbz	r0, 8009864 <__swsetup_r+0x14>
 800985c:	6a03      	ldr	r3, [r0, #32]
 800985e:	b90b      	cbnz	r3, 8009864 <__swsetup_r+0x14>
 8009860:	f7fd fad0 	bl	8006e04 <__sinit>
 8009864:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009868:	0719      	lsls	r1, r3, #28
 800986a:	d422      	bmi.n	80098b2 <__swsetup_r+0x62>
 800986c:	06da      	lsls	r2, r3, #27
 800986e:	d407      	bmi.n	8009880 <__swsetup_r+0x30>
 8009870:	2209      	movs	r2, #9
 8009872:	602a      	str	r2, [r5, #0]
 8009874:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009878:	f04f 30ff 	mov.w	r0, #4294967295
 800987c:	81a3      	strh	r3, [r4, #12]
 800987e:	e033      	b.n	80098e8 <__swsetup_r+0x98>
 8009880:	0758      	lsls	r0, r3, #29
 8009882:	d512      	bpl.n	80098aa <__swsetup_r+0x5a>
 8009884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009886:	b141      	cbz	r1, 800989a <__swsetup_r+0x4a>
 8009888:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800988c:	4299      	cmp	r1, r3
 800988e:	d002      	beq.n	8009896 <__swsetup_r+0x46>
 8009890:	4628      	mov	r0, r5
 8009892:	f7fe fa95 	bl	8007dc0 <_free_r>
 8009896:	2300      	movs	r3, #0
 8009898:	6363      	str	r3, [r4, #52]	@ 0x34
 800989a:	89a3      	ldrh	r3, [r4, #12]
 800989c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80098a0:	81a3      	strh	r3, [r4, #12]
 80098a2:	2300      	movs	r3, #0
 80098a4:	6063      	str	r3, [r4, #4]
 80098a6:	6923      	ldr	r3, [r4, #16]
 80098a8:	6023      	str	r3, [r4, #0]
 80098aa:	89a3      	ldrh	r3, [r4, #12]
 80098ac:	f043 0308 	orr.w	r3, r3, #8
 80098b0:	81a3      	strh	r3, [r4, #12]
 80098b2:	6923      	ldr	r3, [r4, #16]
 80098b4:	b94b      	cbnz	r3, 80098ca <__swsetup_r+0x7a>
 80098b6:	89a3      	ldrh	r3, [r4, #12]
 80098b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80098bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098c0:	d003      	beq.n	80098ca <__swsetup_r+0x7a>
 80098c2:	4621      	mov	r1, r4
 80098c4:	4628      	mov	r0, r5
 80098c6:	f000 f882 	bl	80099ce <__smakebuf_r>
 80098ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098ce:	f013 0201 	ands.w	r2, r3, #1
 80098d2:	d00a      	beq.n	80098ea <__swsetup_r+0x9a>
 80098d4:	2200      	movs	r2, #0
 80098d6:	60a2      	str	r2, [r4, #8]
 80098d8:	6962      	ldr	r2, [r4, #20]
 80098da:	4252      	negs	r2, r2
 80098dc:	61a2      	str	r2, [r4, #24]
 80098de:	6922      	ldr	r2, [r4, #16]
 80098e0:	b942      	cbnz	r2, 80098f4 <__swsetup_r+0xa4>
 80098e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80098e6:	d1c5      	bne.n	8009874 <__swsetup_r+0x24>
 80098e8:	bd38      	pop	{r3, r4, r5, pc}
 80098ea:	0799      	lsls	r1, r3, #30
 80098ec:	bf58      	it	pl
 80098ee:	6962      	ldrpl	r2, [r4, #20]
 80098f0:	60a2      	str	r2, [r4, #8]
 80098f2:	e7f4      	b.n	80098de <__swsetup_r+0x8e>
 80098f4:	2000      	movs	r0, #0
 80098f6:	e7f7      	b.n	80098e8 <__swsetup_r+0x98>
 80098f8:	2000003c 	.word	0x2000003c

080098fc <_raise_r>:
 80098fc:	291f      	cmp	r1, #31
 80098fe:	b538      	push	{r3, r4, r5, lr}
 8009900:	4605      	mov	r5, r0
 8009902:	460c      	mov	r4, r1
 8009904:	d904      	bls.n	8009910 <_raise_r+0x14>
 8009906:	2316      	movs	r3, #22
 8009908:	6003      	str	r3, [r0, #0]
 800990a:	f04f 30ff 	mov.w	r0, #4294967295
 800990e:	bd38      	pop	{r3, r4, r5, pc}
 8009910:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009912:	b112      	cbz	r2, 800991a <_raise_r+0x1e>
 8009914:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009918:	b94b      	cbnz	r3, 800992e <_raise_r+0x32>
 800991a:	4628      	mov	r0, r5
 800991c:	f000 f830 	bl	8009980 <_getpid_r>
 8009920:	4622      	mov	r2, r4
 8009922:	4601      	mov	r1, r0
 8009924:	4628      	mov	r0, r5
 8009926:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800992a:	f000 b817 	b.w	800995c <_kill_r>
 800992e:	2b01      	cmp	r3, #1
 8009930:	d00a      	beq.n	8009948 <_raise_r+0x4c>
 8009932:	1c59      	adds	r1, r3, #1
 8009934:	d103      	bne.n	800993e <_raise_r+0x42>
 8009936:	2316      	movs	r3, #22
 8009938:	6003      	str	r3, [r0, #0]
 800993a:	2001      	movs	r0, #1
 800993c:	e7e7      	b.n	800990e <_raise_r+0x12>
 800993e:	2100      	movs	r1, #0
 8009940:	4620      	mov	r0, r4
 8009942:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009946:	4798      	blx	r3
 8009948:	2000      	movs	r0, #0
 800994a:	e7e0      	b.n	800990e <_raise_r+0x12>

0800994c <raise>:
 800994c:	4b02      	ldr	r3, [pc, #8]	@ (8009958 <raise+0xc>)
 800994e:	4601      	mov	r1, r0
 8009950:	6818      	ldr	r0, [r3, #0]
 8009952:	f7ff bfd3 	b.w	80098fc <_raise_r>
 8009956:	bf00      	nop
 8009958:	2000003c 	.word	0x2000003c

0800995c <_kill_r>:
 800995c:	b538      	push	{r3, r4, r5, lr}
 800995e:	2300      	movs	r3, #0
 8009960:	4d06      	ldr	r5, [pc, #24]	@ (800997c <_kill_r+0x20>)
 8009962:	4604      	mov	r4, r0
 8009964:	4608      	mov	r0, r1
 8009966:	4611      	mov	r1, r2
 8009968:	602b      	str	r3, [r5, #0]
 800996a:	f7f8 febe 	bl	80026ea <_kill>
 800996e:	1c43      	adds	r3, r0, #1
 8009970:	d102      	bne.n	8009978 <_kill_r+0x1c>
 8009972:	682b      	ldr	r3, [r5, #0]
 8009974:	b103      	cbz	r3, 8009978 <_kill_r+0x1c>
 8009976:	6023      	str	r3, [r4, #0]
 8009978:	bd38      	pop	{r3, r4, r5, pc}
 800997a:	bf00      	nop
 800997c:	200005ac 	.word	0x200005ac

08009980 <_getpid_r>:
 8009980:	f7f8 beac 	b.w	80026dc <_getpid>

08009984 <__swhatbuf_r>:
 8009984:	b570      	push	{r4, r5, r6, lr}
 8009986:	460c      	mov	r4, r1
 8009988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800998c:	4615      	mov	r5, r2
 800998e:	2900      	cmp	r1, #0
 8009990:	461e      	mov	r6, r3
 8009992:	b096      	sub	sp, #88	@ 0x58
 8009994:	da0c      	bge.n	80099b0 <__swhatbuf_r+0x2c>
 8009996:	89a3      	ldrh	r3, [r4, #12]
 8009998:	2100      	movs	r1, #0
 800999a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800999e:	bf14      	ite	ne
 80099a0:	2340      	movne	r3, #64	@ 0x40
 80099a2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80099a6:	2000      	movs	r0, #0
 80099a8:	6031      	str	r1, [r6, #0]
 80099aa:	602b      	str	r3, [r5, #0]
 80099ac:	b016      	add	sp, #88	@ 0x58
 80099ae:	bd70      	pop	{r4, r5, r6, pc}
 80099b0:	466a      	mov	r2, sp
 80099b2:	f000 f849 	bl	8009a48 <_fstat_r>
 80099b6:	2800      	cmp	r0, #0
 80099b8:	dbed      	blt.n	8009996 <__swhatbuf_r+0x12>
 80099ba:	9901      	ldr	r1, [sp, #4]
 80099bc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80099c0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80099c4:	4259      	negs	r1, r3
 80099c6:	4159      	adcs	r1, r3
 80099c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099cc:	e7eb      	b.n	80099a6 <__swhatbuf_r+0x22>

080099ce <__smakebuf_r>:
 80099ce:	898b      	ldrh	r3, [r1, #12]
 80099d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099d2:	079d      	lsls	r5, r3, #30
 80099d4:	4606      	mov	r6, r0
 80099d6:	460c      	mov	r4, r1
 80099d8:	d507      	bpl.n	80099ea <__smakebuf_r+0x1c>
 80099da:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80099de:	6023      	str	r3, [r4, #0]
 80099e0:	6123      	str	r3, [r4, #16]
 80099e2:	2301      	movs	r3, #1
 80099e4:	6163      	str	r3, [r4, #20]
 80099e6:	b003      	add	sp, #12
 80099e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099ea:	466a      	mov	r2, sp
 80099ec:	ab01      	add	r3, sp, #4
 80099ee:	f7ff ffc9 	bl	8009984 <__swhatbuf_r>
 80099f2:	9f00      	ldr	r7, [sp, #0]
 80099f4:	4605      	mov	r5, r0
 80099f6:	4639      	mov	r1, r7
 80099f8:	4630      	mov	r0, r6
 80099fa:	f7fe fa53 	bl	8007ea4 <_malloc_r>
 80099fe:	b948      	cbnz	r0, 8009a14 <__smakebuf_r+0x46>
 8009a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a04:	059a      	lsls	r2, r3, #22
 8009a06:	d4ee      	bmi.n	80099e6 <__smakebuf_r+0x18>
 8009a08:	f023 0303 	bic.w	r3, r3, #3
 8009a0c:	f043 0302 	orr.w	r3, r3, #2
 8009a10:	81a3      	strh	r3, [r4, #12]
 8009a12:	e7e2      	b.n	80099da <__smakebuf_r+0xc>
 8009a14:	89a3      	ldrh	r3, [r4, #12]
 8009a16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a1e:	81a3      	strh	r3, [r4, #12]
 8009a20:	9b01      	ldr	r3, [sp, #4]
 8009a22:	6020      	str	r0, [r4, #0]
 8009a24:	b15b      	cbz	r3, 8009a3e <__smakebuf_r+0x70>
 8009a26:	4630      	mov	r0, r6
 8009a28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a2c:	f000 f81e 	bl	8009a6c <_isatty_r>
 8009a30:	b128      	cbz	r0, 8009a3e <__smakebuf_r+0x70>
 8009a32:	89a3      	ldrh	r3, [r4, #12]
 8009a34:	f023 0303 	bic.w	r3, r3, #3
 8009a38:	f043 0301 	orr.w	r3, r3, #1
 8009a3c:	81a3      	strh	r3, [r4, #12]
 8009a3e:	89a3      	ldrh	r3, [r4, #12]
 8009a40:	431d      	orrs	r5, r3
 8009a42:	81a5      	strh	r5, [r4, #12]
 8009a44:	e7cf      	b.n	80099e6 <__smakebuf_r+0x18>
	...

08009a48 <_fstat_r>:
 8009a48:	b538      	push	{r3, r4, r5, lr}
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	4d06      	ldr	r5, [pc, #24]	@ (8009a68 <_fstat_r+0x20>)
 8009a4e:	4604      	mov	r4, r0
 8009a50:	4608      	mov	r0, r1
 8009a52:	4611      	mov	r1, r2
 8009a54:	602b      	str	r3, [r5, #0]
 8009a56:	f7f8 fea7 	bl	80027a8 <_fstat>
 8009a5a:	1c43      	adds	r3, r0, #1
 8009a5c:	d102      	bne.n	8009a64 <_fstat_r+0x1c>
 8009a5e:	682b      	ldr	r3, [r5, #0]
 8009a60:	b103      	cbz	r3, 8009a64 <_fstat_r+0x1c>
 8009a62:	6023      	str	r3, [r4, #0]
 8009a64:	bd38      	pop	{r3, r4, r5, pc}
 8009a66:	bf00      	nop
 8009a68:	200005ac 	.word	0x200005ac

08009a6c <_isatty_r>:
 8009a6c:	b538      	push	{r3, r4, r5, lr}
 8009a6e:	2300      	movs	r3, #0
 8009a70:	4d05      	ldr	r5, [pc, #20]	@ (8009a88 <_isatty_r+0x1c>)
 8009a72:	4604      	mov	r4, r0
 8009a74:	4608      	mov	r0, r1
 8009a76:	602b      	str	r3, [r5, #0]
 8009a78:	f7f8 fea5 	bl	80027c6 <_isatty>
 8009a7c:	1c43      	adds	r3, r0, #1
 8009a7e:	d102      	bne.n	8009a86 <_isatty_r+0x1a>
 8009a80:	682b      	ldr	r3, [r5, #0]
 8009a82:	b103      	cbz	r3, 8009a86 <_isatty_r+0x1a>
 8009a84:	6023      	str	r3, [r4, #0]
 8009a86:	bd38      	pop	{r3, r4, r5, pc}
 8009a88:	200005ac 	.word	0x200005ac

08009a8c <_init>:
 8009a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a8e:	bf00      	nop
 8009a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a92:	bc08      	pop	{r3}
 8009a94:	469e      	mov	lr, r3
 8009a96:	4770      	bx	lr

08009a98 <_fini>:
 8009a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a9a:	bf00      	nop
 8009a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a9e:	bc08      	pop	{r3}
 8009aa0:	469e      	mov	lr, r3
 8009aa2:	4770      	bx	lr
