

---

# üöÄ APB-SoC: Advanced Peripheral Bus System on Artix-7

![Verilog](https://img.shields.io/badge/Language-Verilog-blue?style=for-the-badge\&logo=verilog)
![FPGA](https://img.shields.io/badge/Target-Artix--7%20\(Nexys%204\)-red?style=for-the-badge\&logo=xilinx)
![Protocol](https://img.shields.io/badge/Protocol-AMBA%20APB3-green?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Synthesized%20%26%20Verified-success?style=for-the-badge)

A complete System-on-Chip (SoC) infrastructure implementing the **AMBA APB v3 protocol** to interface custom **UART** and **I2C** peripherals. Designed for the Digilent Nexys-4 FPGA and includes a hardware-based Built-In Self-Test (BIST) engine.

---

## üß† Project Overview

This repository provides a modular FPGA design demonstrating a realistic SoC-style peripheral subsystem.
All peripherals connect through a fully compliant **APB Slave Interface**, similar to ASIC/SoC architectures where a CPU (or Master FSM) accesses peripherals through memory-mapped registers.

### ‚ú® Key Features

**Bus Protocol**

* Full AMBA APB v3 support: `PSEL`, `PENABLE`, `PREADY`, `PSLVERR`.

**UART Core**

* Configurable baud rate (Default: 9600 @ 100 MHz).
* Interrupts on TX Done / RX Valid.
* Status flags for parity/frame errors.

**I2C Master Core**

* FSM-based master controller.
* Start/Stop/Read/Write operations.
* Clock synchronization and ACK-error handling.

**Hardware BIST**

* A top-level FSM that automatically tests the APB bus and all peripherals without a soft-core processor.

---

## üèóÔ∏è Architecture

The design follows a hierarchical APB-interconnect-centric structure.

```mermaid
graph TD
    Top[Top Level FPGA] --> BIST[BIST / Master FSM]
    BIST -->|APB Interface| Bridge_UART[APB-UART Bridge]
    BIST -->|APB Interface| Bridge_I2C[APB-I2C Bridge]

    Bridge_UART --> UART_Core[UART TX/RX Core]
    Bridge_I2C --> I2C_Core[I2C Master Core]

    UART_Core -->|RS232| USB_Port[USB-UART Port]
    I2C_Core -->|SDA/SCL| Sensors[On-board Sensors]
```

---

## üìù Register Map

All communication uses 32-bit memory-mapped registers.

### üì° UART Peripheral

| Offset | Name    | R/W | Description                    |
| ------ | ------- | --- | ------------------------------ |
| `0x00` | CONTROL | RW  | Configuration bits             |
| `0x04` | STATUS  | RO  | Busy, TX Done, RX Valid, Error |
| `0x08` | TX_DATA | RW  | Write byte to transmit         |
| `0x0C` | RX_DATA | RO  | Read received byte             |

### üîå I2C Peripheral

| Offset | Name    | R/W | Description                        |
| ------ | ------- | --- | ---------------------------------- |
| `0x00` | CONTROL | RW  | Start/Stop/Read/Write control bits |
| `0x04` | STATUS  | RO  | Busy, Done, ACK Error              |
| `0x08` | ADDR    | RW  | 7-bit slave address                |
| `0x0C` | TX_DATA | RW  | Data to write                      |
| `0x10` | RX_DATA | RO  | Data read from slave               |

---

## üõ†Ô∏è Verification & Testing

### Simulation

A complete testbench (`tb_top_level.v`) is included.
Features:

* Generates a 100 MHz clock.
* Drives button/switch inputs.
* Dumps `tb_top_level.vcd` for GTKWave.
* Self-checking for UART transmission integrity.

### Hardware Validation (Nexys-4)

The design maps cleanly to on-board peripherals:

* **LEDs [7:0]**: Heartbeat, UART IRQ, I2C IRQ, Test Pass.
* **Switches [1:0]**: Select test mode (`UART` / `I2C`).
* **Buttons**:

  * `BTN[0]`: Send next UART character
  * `BTN[2]`: System reset

---

## üìÇ File Structure

* `apb_bus.v` ‚Äî APB slaves, UART/I2C logic, and APB bridges.
* `top_level_fpga.v` ‚Äî Top-level mapping and BIST FSM.
* `tb_top_level.v` ‚Äî Simulation testbench.
* `top_level_fpga_netlist.v` ‚Äî Yosys-generated gate-level netlist.

---

## üöÄ Getting Started

### 1. Clone the repository

```bash
git clone https://github.com/ApratimPhadke/APB-BUS-.git
```

### 2. Run Simulation (Icarus Verilog)

```bash
iverilog -o testbench tb_top_level.v top_level_fpga.v apb_bus.v
vvp testbench
gtkwave tb_top_level.vcd
```

### 3. Synthesize

Import the HDL sources into **Vivado**, or use **Yosys** with the provided gate-level netlist.

---

## üë§ Author

**Apratim Phadke**
GitHub | LinkedIn

Built with Verilog, coffee, and a focus on precise digital design.

---

