{
    "top": "testbench",
    "files":
    ["part2/fifo_1r1w/fifo_1r1w1_1/fifo_1r1w.sv"
    ,"part2/fifo_1r1w/testbench.sv"
    ,"provided/nonsynth_clock_gen.sv"
    ,"provided/nonsynth_reset_gen.sv"
    ,"imports/tester_fifo_1r1w.sv"
    ,"imports/ram_1r1w_sync.sv"
    ,"imports/tester_elastic.sv"
    ,"imports/counter.sv"
    ]
}
