module triag(
    input rst,clk,
    output reg [7:0] y
    );
ila_0 uut(.clk(clk),.probe0(y));
reg updown;
initial updown=0;
always @(posedge clk) begin
if(rst) y=0;
else if(~updown)
begin
y = y + 1;
if(y == 8'b11111111)
updown = 1;
end
else if(updown)
begin
y=y-1;
if(y==8'b0)
updown=0;
end
end
endmodule
