read_verilog library.v
hierarchy -check -top registro
proc; opt; fsm; opt; memory; opt
techmap; opt
clean
write_verilog synth.v
