[12/06 00:04:12      0s] 
[12/06 00:04:12      0s] Cadence Innovus(TM) Implementation System.
[12/06 00:04:12      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/06 00:04:12      0s] 
[12/06 00:04:12      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[12/06 00:04:12      0s] Options:	-no_gui -execute set asictop torus_credit; set datawidth 32 -files asic-par.tcl 
[12/06 00:04:12      0s] Date:		Fri Dec  6 00:04:12 2024
[12/06 00:04:12      0s] Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
[12/06 00:04:12      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[12/06 00:04:12      0s] 
[12/06 00:04:12      0s] License:
[12/06 00:04:12      0s] 		[00:04:12.232252] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

[12/06 00:04:12      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/06 00:04:12      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/06 00:04:24     11s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/06 00:04:26     13s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[12/06 00:04:26     13s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[12/06 00:04:26     13s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[12/06 00:04:26     13s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[12/06 00:04:26     13s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[12/06 00:04:26     13s] @(#)CDS: CPE v21.17-s068
[12/06 00:04:26     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[12/06 00:04:26     13s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/06 00:04:26     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/06 00:04:26     13s] @(#)CDS: RCDB 11.15.0
[12/06 00:04:26     13s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/06 00:04:26     13s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[12/06 00:04:26     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1011052_ECEUBUNTU2_t3rampal_uFBHhk.

[12/06 00:04:26     13s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/06 00:04:27     14s] 
[12/06 00:04:27     14s] **INFO:  MMMC transition support version v31-84 
[12/06 00:04:27     14s] 
[12/06 00:04:27     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/06 00:04:27     14s] <CMD> suppressMessage ENCEXT-2799
[12/06 00:04:28     15s] <CMD> getVersion
[12/06 00:04:28     15s] [INFO] Loading PVS  fill procedures
[12/06 00:04:29     15s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[12/06 00:04:29     15s] Executing cmd 'set asictop torus_credit; set datawidth 32' ...
[12/06 00:04:29     15s] Sourcing file "asic-par.tcl" ...
[12/06 00:04:29     15s] <CMD> set init_mmmc_file setup-timing.tcl
[12/06 00:04:29     15s] <CMD> set init_verilog asic-post-synth.torus_credit.32.v
[12/06 00:04:29     15s] <CMD> set init_top_cell torus_credit_D_W32
[12/06 00:04:29     15s] <CMD> set init_lef_file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef
[12/06 00:04:29     15s] <CMD> set init_gnd_net VSS
[12/06 00:04:29     15s] <CMD> set init_pwr_net VDD
[12/06 00:04:29     15s] <CMD> init_design
[12/06 00:04:29     15s] #% Begin Load MMMC data ... (date=12/06 00:04:29, mem=912.5M)
[12/06 00:04:29     15s] #% End Load MMMC data ... (date=12/06 00:04:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.5M, current mem=913.5M)
[12/06 00:04:29     15s] 
[12/06 00:04:29     15s] Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[12/06 00:04:29     15s] Set DBUPerIGU to M2 pitch 400.
[12/06 00:04:29     15s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 00:04:29     15s] Type 'man IMPLF-200' for more detail.
[12/06 00:04:29     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/06 00:04:29     15s] Loading view definition file from setup-timing.tcl
[12/06 00:04:29     15s] Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     17s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 00:04:31     18s] Read 816 cells in library 'tcbn65gpluswc' 
[12/06 00:04:31     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:02.0, peak res=1104.8M, current mem=951.1M)
[12/06 00:04:31     18s] *** End library_loading (cpu=0.04min, real=0.03min, mem=92.5M, fe_cpu=0.30min, fe_real=0.32min, fe_mem=1060.0M) ***
[12/06 00:04:31     18s] #% Begin Load netlist data ... (date=12/06 00:04:31, mem=951.1M)
[12/06 00:04:31     18s] *** Begin netlist parsing (mem=1060.0M) ***
[12/06 00:04:31     18s] Created 816 new cells from 1 timing libraries.
[12/06 00:04:31     18s] Reading netlist ...
[12/06 00:04:31     18s] Backslashed names will retain backslash and a trailing blank character.
[12/06 00:04:32     18s] Reading verilog netlist 'asic-post-synth.torus_credit.32.v'
[12/06 00:04:32     18s] 
[12/06 00:04:32     18s] *** Memory Usage v#1 (Current mem = 1125.984M, initial mem = 486.906M) ***
[12/06 00:04:32     18s] *** End netlist parsing (cpu=0:00:00.8, real=0:00:01.0, mem=1126.0M) ***
[12/06 00:04:32     18s] #% End Load netlist data ... (date=12/06 00:04:32, total cpu=0:00:00.8, real=0:00:01.0, peak res=1064.4M, current mem=1064.4M)
[12/06 00:04:32     18s] Set top cell to torus_credit_D_W32.
[12/06 00:04:32     19s] Hooked 816 DB cells to tlib cells.
[12/06 00:04:32     19s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1085.1M, current mem=1085.1M)
[12/06 00:04:33     19s] Starting recursive module instantiation check.
[12/06 00:04:33     19s] No recursion found.
[12/06 00:04:33     19s] Building hierarchical netlist for Cell torus_credit_D_W32 ...
[12/06 00:04:33     19s] *** Netlist is unique.
[12/06 00:04:33     19s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[12/06 00:04:33     19s] ** info: there are 4104 modules.
[12/06 00:04:33     19s] ** info: there are 126308 stdCell insts.
[12/06 00:04:33     19s] 
[12/06 00:04:33     19s] *** Memory Usage v#1 (Current mem = 1247.398M, initial mem = 486.906M) ***
[12/06 00:04:33     19s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 00:04:33     19s] Type 'man IMPFP-3961' for more detail.
[12/06 00:04:33     19s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 00:04:33     19s] Type 'man IMPFP-3961' for more detail.
[12/06 00:04:33     19s] Start create_tracks
[12/06 00:04:33     20s] Extraction setup Started 
[12/06 00:04:33     20s] 
[12/06 00:04:33     20s] Trim Metal Layers:
[12/06 00:04:33     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/06 00:04:33     20s] Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
[12/06 00:04:33     20s] Importing multi-corner RC tables ... 
[12/06 00:04:33     20s] Summary of Active RC-Corners : 
[12/06 00:04:33     20s]  
[12/06 00:04:33     20s]  Analysis View: view_functional_wcl_slow
[12/06 00:04:33     20s]     RC-Corner Name        : rc_corner
[12/06 00:04:33     20s]     RC-Corner Index       : 0
[12/06 00:04:33     20s]     RC-Corner Temperature : 25 Celsius
[12/06 00:04:33     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 00:04:33     20s]     RC-Corner PreRoute Res Factor         : 1
[12/06 00:04:33     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 00:04:33     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 00:04:33     20s]  
[12/06 00:04:33     20s]  Analysis View: view_functional_wcl_fast
[12/06 00:04:33     20s]     RC-Corner Name        : rc_corner
[12/06 00:04:33     20s]     RC-Corner Index       : 0
[12/06 00:04:33     20s]     RC-Corner Temperature : 25 Celsius
[12/06 00:04:33     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 00:04:33     20s]     RC-Corner PreRoute Res Factor         : 1
[12/06 00:04:33     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 00:04:33     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 00:04:33     20s]  
[12/06 00:04:33     20s]  Analysis View: view_functional_wcl_typical
[12/06 00:04:33     20s]     RC-Corner Name        : rc_corner
[12/06 00:04:33     20s]     RC-Corner Index       : 0
[12/06 00:04:33     20s]     RC-Corner Temperature : 25 Celsius
[12/06 00:04:33     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 00:04:33     20s]     RC-Corner PreRoute Res Factor         : 1
[12/06 00:04:33     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 00:04:33     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 00:04:33     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 00:04:33     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 00:04:33     20s] 
[12/06 00:04:33     20s] Trim Metal Layers:
[12/06 00:04:33     20s] LayerId::1 widthSet size::4
[12/06 00:04:33     20s] LayerId::2 widthSet size::4
[12/06 00:04:33     20s] LayerId::3 widthSet size::4
[12/06 00:04:33     20s] LayerId::4 widthSet size::4
[12/06 00:04:33     20s] LayerId::5 widthSet size::4
[12/06 00:04:33     20s] LayerId::6 widthSet size::4
[12/06 00:04:33     20s] LayerId::7 widthSet size::4
[12/06 00:04:33     20s] LayerId::8 widthSet size::4
[12/06 00:04:33     20s] LayerId::9 widthSet size::4
[12/06 00:04:33     20s] LayerId::10 widthSet size::2
[12/06 00:04:33     20s] Updating RC grid for preRoute extraction ...
[12/06 00:04:33     20s] eee: pegSigSF::1.070000
[12/06 00:04:33     20s] Initializing multi-corner capacitance tables ... 
[12/06 00:04:33     20s] Initializing multi-corner resistance tables ...
[12/06 00:04:33     20s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:04:33     20s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:04:33     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 00:04:33     20s] *Info: initialize multi-corner CTS.
[12/06 00:04:33     20s] Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 00:04:36     23s] Read 816 cells in library 'tcbn65gplusbc' 
[12/06 00:04:36     23s] Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
[12/06 00:04:38     25s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 00:04:39     25s] Read 816 cells in library 'tcbn65gplustc' 
[12/06 00:04:39     26s] Ending "SetAnalysisView" (total cpu=0:00:05.8, real=0:00:06.0, peak res=1429.6M, current mem=1198.2M)
[12/06 00:04:39     26s] Reading timing constraints file 'constraints.sdc' ...
[12/06 00:04:39     26s] Current (total cpu=0:00:26.3, real=0:00:27.0, peak res=1570.4M, current mem=1570.4M)
[12/06 00:04:39     26s] INFO (CTE): Constraints read successfully.
[12/06 00:04:39     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1577.9M, current mem=1577.9M)
[12/06 00:04:39     26s] Current (total cpu=0:00:26.4, real=0:00:27.0, peak res=1577.9M, current mem=1577.9M)
[12/06 00:04:39     26s] Reading timing constraints file 'constraints.sdc' ...
[12/06 00:04:39     26s] Current (total cpu=0:00:26.4, real=0:00:27.0, peak res=1577.9M, current mem=1577.9M)
[12/06 00:04:39     26s] INFO (CTE): Constraints read successfully.
[12/06 00:04:39     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1578.2M, current mem=1578.2M)
[12/06 00:04:39     26s] Current (total cpu=0:00:26.4, real=0:00:27.0, peak res=1578.2M, current mem=1578.2M)
[12/06 00:04:39     26s] Reading timing constraints file 'constraints.sdc' ...
[12/06 00:04:39     26s] Current (total cpu=0:00:26.5, real=0:00:27.0, peak res=1578.2M, current mem=1578.2M)
[12/06 00:04:39     26s] INFO (CTE): Constraints read successfully.
[12/06 00:04:39     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1578.5M, current mem=1578.5M)
[12/06 00:04:39     26s] Current (total cpu=0:00:26.5, real=0:00:27.0, peak res=1578.5M, current mem=1578.5M)
[12/06 00:04:39     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/06 00:04:39     26s] 
[12/06 00:04:39     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/06 00:04:39     26s] Summary for sequential cells identification: 
[12/06 00:04:39     26s]   Identified SBFF number: 199
[12/06 00:04:39     26s]   Identified MBFF number: 0
[12/06 00:04:39     26s]   Identified SB Latch number: 0
[12/06 00:04:39     26s]   Identified MB Latch number: 0
[12/06 00:04:39     26s]   Not identified SBFF number: 0
[12/06 00:04:39     26s]   Not identified MBFF number: 0
[12/06 00:04:39     26s]   Not identified SB Latch number: 0
[12/06 00:04:39     26s]   Not identified MB Latch number: 0
[12/06 00:04:39     26s]   Number of sequential cells which are not FFs: 104
[12/06 00:04:39     26s] Total number of combinational cells: 483
[12/06 00:04:39     26s] Total number of sequential cells: 303
[12/06 00:04:39     26s] Total number of tristate cells: 11
[12/06 00:04:39     26s] Total number of level shifter cells: 0
[12/06 00:04:39     26s] Total number of power gating cells: 0
[12/06 00:04:39     26s] Total number of isolation cells: 0
[12/06 00:04:39     26s] Total number of power switch cells: 0
[12/06 00:04:39     26s] Total number of pulse generator cells: 0
[12/06 00:04:39     26s] Total number of always on buffers: 0
[12/06 00:04:39     26s] Total number of retention cells: 0
[12/06 00:04:39     26s] Total number of physical cells: 19
[12/06 00:04:39     26s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
[12/06 00:04:39     26s] Total number of usable buffers: 18
[12/06 00:04:39     26s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[12/06 00:04:39     26s] Total number of unusable buffers: 9
[12/06 00:04:39     26s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[12/06 00:04:39     26s] Total number of usable inverters: 18
[12/06 00:04:39     26s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[12/06 00:04:39     26s] Total number of unusable inverters: 9
[12/06 00:04:39     26s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[12/06 00:04:39     26s] Total number of identified usable delay cells: 9
[12/06 00:04:39     26s] List of identified unusable delay cells:
[12/06 00:04:39     26s] Total number of identified unusable delay cells: 0
[12/06 00:04:39     26s] 
[12/06 00:04:39     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/06 00:04:39     26s] 
[12/06 00:04:39     26s] TimeStamp Deleting Cell Server Begin ...
[12/06 00:04:39     26s] 
[12/06 00:04:39     26s] TimeStamp Deleting Cell Server End ...
[12/06 00:04:39     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1608.8M, current mem=1608.7M)
[12/06 00:04:39     26s] 
[12/06 00:04:39     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 00:04:39     26s] Summary for sequential cells identification: 
[12/06 00:04:39     26s]   Identified SBFF number: 199
[12/06 00:04:39     26s]   Identified MBFF number: 0
[12/06 00:04:39     26s]   Identified SB Latch number: 0
[12/06 00:04:39     26s]   Identified MB Latch number: 0
[12/06 00:04:39     26s]   Not identified SBFF number: 0
[12/06 00:04:39     26s]   Not identified MBFF number: 0
[12/06 00:04:39     26s]   Not identified SB Latch number: 0
[12/06 00:04:39     26s]   Not identified MB Latch number: 0
[12/06 00:04:39     26s]   Number of sequential cells which are not FFs: 104
[12/06 00:04:40     26s]  Visiting view : view_functional_wcl_slow
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 00:04:40     26s]  Visiting view : view_functional_wcl_fast
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 00:04:40     26s]  Visiting view : view_functional_wcl_typical
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 00:04:40     26s]  Visiting view : view_functional_wcl_slow
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 00:04:40     26s]  Visiting view : view_functional_wcl_fast
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 00:04:40     26s]  Visiting view : view_functional_wcl_typical
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 00:04:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 00:04:40     26s] TLC MultiMap info (StdDelay):
[12/06 00:04:40     26s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 00:04:40     26s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 00:04:40     26s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 00:04:40     26s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 00:04:40     26s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 00:04:40     26s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 00:04:40     26s]  Setting StdDelay to: 13.6ps
[12/06 00:04:40     26s] 
[12/06 00:04:40     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 00:04:40     26s] 
[12/06 00:04:40     26s] TimeStamp Deleting Cell Server Begin ...
[12/06 00:04:40     26s] 
[12/06 00:04:40     26s] TimeStamp Deleting Cell Server End ...
[12/06 00:04:40     26s] 
[12/06 00:04:40     26s] *** Summary of all messages that are not suppressed in this session:
[12/06 00:04:40     26s] Severity  ID               Count  Summary                                  
[12/06 00:04:40     26s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 00:04:40     26s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/06 00:04:40     26s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/06 00:04:40     26s] *** Message Summary: 33 warning(s), 0 error(s)
[12/06 00:04:40     26s] 
[12/06 00:04:40     26s] <CMD> floorPlan -d 1500 1500 2 2 2 2
[12/06 00:04:40     26s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 00:04:40     26s] Type 'man IMPFP-3961' for more detail.
[12/06 00:04:40     26s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 00:04:40     26s] Type 'man IMPFP-3961' for more detail.
[12/06 00:04:40     26s] Start create_tracks
[12/06 00:04:40     26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/06 00:04:40     26s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[12/06 00:04:40     26s] 126308 new pwr-pin connections were made to global net 'VDD'.
[12/06 00:04:40     26s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[12/06 00:04:40     27s] 126308 new gnd-pin connections were made to global net 'VSS'.
[12/06 00:04:40     27s] <CMD> sroute -nets {VDD VSS}
[12/06 00:04:40     27s] #% Begin sroute (date=12/06 00:04:40, mem=1613.5M)
[12/06 00:04:40     27s] 
[12/06 00:04:40     27s] viaInitial starts at Fri Dec  6 00:04:40 2024
viaInitial ends at Fri Dec  6 00:04:40 2024
*** Begin SPECIAL ROUTE on Fri Dec  6 00:04:40 2024 ***
[12/06 00:04:40     27s] SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/asic
[12/06 00:04:40     27s] SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)
[12/06 00:04:40     27s] 
[12/06 00:04:40     27s] Begin option processing ...
[12/06 00:04:40     27s] srouteConnectPowerBump set to false
[12/06 00:04:40     27s] routeSelectNet set to "VDD VSS"
[12/06 00:04:40     27s] routeSpecial set to true
[12/06 00:04:40     27s] srouteConnectConverterPin set to false
[12/06 00:04:40     27s] srouteFollowCorePinEnd set to 3
[12/06 00:04:40     27s] srouteJogControl set to "preferWithChanges differentLayer"
[12/06 00:04:40     27s] sroutePadPinAllPorts set to true
[12/06 00:04:40     27s] sroutePreserveExistingRoutes set to true
[12/06 00:04:40     27s] srouteRoutePowerBarPortOnBothDir set to true
[12/06 00:04:40     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3044.00 megs.
[12/06 00:04:40     27s] 
[12/06 00:04:40     27s] Reading DB technology information...
[12/06 00:04:40     27s] Finished reading DB technology information.
[12/06 00:04:40     27s] Reading floorplan and netlist information...
[12/06 00:04:40     27s] Finished reading floorplan and netlist information.
[12/06 00:04:40     27s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/06 00:04:40     27s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/06 00:04:40     27s] Read in 855 macros, 61 used
[12/06 00:04:40     27s] Read in 61 components
[12/06 00:04:40     27s]   61 core components: 61 unplaced, 0 placed, 0 fixed
[12/06 00:04:40     27s] Read in 36 logical pins
[12/06 00:04:40     27s] Read in 36 nets
[12/06 00:04:40     27s] Read in 2 special nets
[12/06 00:04:40     27s] Read in 122 terminals
[12/06 00:04:40     27s] 2 nets selected.
[12/06 00:04:40     27s] 
[12/06 00:04:40     27s] Begin power routing ...
[12/06 00:04:41     27s] #create default rule from bind_ndr_rule rule=0x7f9eb19685e0 0x7f9e811d4018
[12/06 00:04:41     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 00:04:41     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/06 00:04:41     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/06 00:04:41     27s] Type 'man IMPSR-1256' for more detail.
[12/06 00:04:41     27s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/06 00:04:41     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/06 00:04:41     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/06 00:04:41     27s] Type 'man IMPSR-1256' for more detail.
[12/06 00:04:41     27s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/06 00:04:41     27s] CPU time for VDD FollowPin 0 seconds
[12/06 00:04:41     27s] CPU time for VSS FollowPin 0 seconds
[12/06 00:04:41     27s]   Number of IO ports routed: 0
[12/06 00:04:41     27s]   Number of Block ports routed: 0
[12/06 00:04:41     27s]   Number of Stripe ports routed: 0
[12/06 00:04:41     27s]   Number of Core ports routed: 0  open: 1664
[12/06 00:04:41     27s]   Number of Pad ports routed: 0
[12/06 00:04:41     27s]   Number of Power Bump ports routed: 0
[12/06 00:04:41     27s]   Number of Followpin connections: 832
[12/06 00:04:41     27s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3068.00 megs.
[12/06 00:04:41     27s] 
[12/06 00:04:41     27s] 
[12/06 00:04:41     27s] 
[12/06 00:04:41     27s]  Begin updating DB with routing results ...
[12/06 00:04:41     27s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/06 00:04:41     27s] Pin and blockage extraction finished
[12/06 00:04:41     27s] 
[12/06 00:04:41     27s] sroute created 832 wires.
[12/06 00:04:41     27s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/06 00:04:41     27s] +--------+----------------+----------------+
[12/06 00:04:41     27s] |  Layer |     Created    |     Deleted    |
[12/06 00:04:41     27s] +--------+----------------+----------------+
[12/06 00:04:41     27s] |   M1   |       832      |       NA       |
[12/06 00:04:41     27s] +--------+----------------+----------------+
[12/06 00:04:41     27s] #% End sroute (date=12/06 00:04:41, total cpu=0:00:00.9, real=0:00:01.0, peak res=1654.7M, current mem=1640.8M)
[12/06 00:04:41     27s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
[12/06 00:04:41     27s] #% Begin addRing (date=12/06 00:04:41, mem=1640.8M)
[12/06 00:04:41     27s] 
[12/06 00:04:41     27s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.0M)
[12/06 00:04:41     27s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/06 00:04:41     27s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/06 00:04:41     27s] Type 'man IMPPP-4051' for more detail.
[12/06 00:04:41     28s] #% End addRing (date=12/06 00:04:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.6M, current mem=1641.6M)
[12/06 00:04:41     28s] <CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/06 00:04:41     28s] #% Begin addStripe (date=12/06 00:04:41, mem=1638.6M)
[12/06 00:04:41     28s] 
[12/06 00:04:41     28s] Initialize fgc environment(mem: 1714.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Starting stripe generation ...
[12/06 00:04:41     28s] Non-Default Mode Option Settings :
[12/06 00:04:41     28s]   NONE
[12/06 00:04:41     28s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 00:04:41     28s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 00:04:41     28s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
[12/06 00:04:41     28s] Stripe generation is complete.
[12/06 00:04:41     28s] vias are now being generated.
[12/06 00:05:11     57s] addStripe created 600 wires.
[12/06 00:05:11     57s] ViaGen created 995072 vias, deleted 0 via to avoid violation.
[12/06 00:05:11     57s] +--------+----------------+----------------+
[12/06 00:05:11     57s] |  Layer |     Created    |     Deleted    |
[12/06 00:05:11     57s] +--------+----------------+----------------+
[12/06 00:05:11     57s] |  VIA1  |     248768     |        0       |
[12/06 00:05:11     57s] |  VIA2  |     248768     |        0       |
[12/06 00:05:11     57s] |  VIA3  |     248768     |        0       |
[12/06 00:05:11     57s] |  VIA4  |     248768     |        0       |
[12/06 00:05:11     57s] |   M5   |       600      |       NA       |
[12/06 00:05:11     57s] +--------+----------------+----------------+
[12/06 00:05:11     58s] #% End addStripe (date=12/06 00:05:11, total cpu=0:00:30.1, real=0:00:30.0, peak res=1833.6M, current mem=1818.7M)
[12/06 00:05:11     58s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/06 00:05:11     58s] #% Begin addStripe (date=12/06 00:05:11, mem=1818.7M)
[12/06 00:05:11     58s] 
[12/06 00:05:11     58s] Initialize fgc environment(mem: 1889.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1889.9M)
[12/06 00:05:11     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1889.9M)
[12/06 00:05:11     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1889.9M)
[12/06 00:05:12     59s] Loading via instances (cpu: 0:00:01.4, real: 0:00:01.0, peak mem: 2201.9M)
[12/06 00:05:12     59s] Starting stripe generation ...
[12/06 00:05:12     59s] Non-Default Mode Option Settings :
[12/06 00:05:12     59s]   NONE
[12/06 00:05:12     59s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 00:05:12     59s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 00:05:13     59s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2201.9M)
[12/06 00:05:13     59s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     59s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     59s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     59s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     59s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     60s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     60s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     60s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     60s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
[12/06 00:05:13     60s] Stripe generation is complete.
[12/06 00:05:13     60s] vias are now being generated.
[12/06 00:05:13     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
[12/06 00:05:13     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
[12/06 00:05:13     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
[12/06 00:05:13     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
[12/06 00:05:14     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
[12/06 00:05:14     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
[12/06 00:05:14     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
[12/06 00:05:14     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
[12/06 00:05:14     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
[12/06 00:05:14     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
[12/06 00:05:14     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
[12/06 00:05:14     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
[12/06 00:05:14     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
[12/06 00:05:14     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
[12/06 00:05:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
[12/06 00:05:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
[12/06 00:05:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
[12/06 00:05:15     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
[12/06 00:05:15     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
[12/06 00:05:15     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
[12/06 00:05:15     62s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/06 00:05:15     62s] To increase the message display limit, refer to the product command reference manual.
[12/06 00:05:29     75s] addStripe created 600 wires.
[12/06 00:05:29     75s] ViaGen created 178802 vias, deleted 0 via to avoid violation.
[12/06 00:05:29     75s] +--------+----------------+----------------+
[12/06 00:05:29     75s] |  Layer |     Created    |     Deleted    |
[12/06 00:05:29     75s] +--------+----------------+----------------+
[12/06 00:05:29     75s] |  VIA5  |     178802     |        0       |
[12/06 00:05:29     75s] |   M6   |       600      |       NA       |
[12/06 00:05:29     75s] +--------+----------------+----------------+
[12/06 00:05:29     75s] #% End addStripe (date=12/06 00:05:29, total cpu=0:00:17.6, real=0:00:18.0, peak res=2163.8M, current mem=1982.7M)
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_0_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_0_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_0_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_0_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_0_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_0_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_1_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_1_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_1_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_1_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_1_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_1_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_2_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_2_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_2_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_2_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_2_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_2_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_3_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_3_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_3_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_3_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_3_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly0_3_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_0_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_0_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_0_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_0_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_0_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_0_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_1_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_1_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_1_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_1_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_1_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_1_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_2_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_2_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_2_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_2_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_2_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_2_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_3_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_3_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_3_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_3_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_3_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly1_3_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_0_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_0_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_0_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_0_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_0_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_0_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_1_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_1_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_1_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_1_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_1_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_1_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_2_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_2_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_2_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_2_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_2_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_2_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_3_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_3_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_3_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_3_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_3_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly2_3_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_0_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_0_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_0_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_0_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_0_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_0_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_1_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_1_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_1_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_1_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_1_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_1_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_2_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_2_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_2_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_2_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_2_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_2_tx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_3_sw
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_3_cli
[12/06 00:05:29     75s] <CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_3_rx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_3_tx_ew
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_3_rx_ns
[12/06 00:05:29     75s] <CMD> createInstGroup poly3_3_tx_ns
[12/06 00:05:29     75s] <CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
[12/06 00:05:29     75s] <CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
[12/06 00:05:29     75s] #WARNING (NRDB-530) Cannot find NET matching "e_tx*"
[12/06 00:05:29     75s] <CMD> place_design
[12/06 00:05:29     75s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:15.9/0:01:16.4 (1.0), mem = 2132.8M
[12/06 00:05:29     75s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 58160, percentage of missing scan cell = 0.00% (0 / 58160)
[12/06 00:05:29     76s] #Start colorize_geometry on Fri Dec  6 00:05:29 2024
[12/06 00:05:29     76s] #
[12/06 00:05:29     76s] ### Time Record (colorize_geometry) is installed.
[12/06 00:05:29     76s] ### Time Record (Pre Callback) is installed.
[12/06 00:05:29     76s] ### Time Record (Pre Callback) is uninstalled.
[12/06 00:05:29     76s] ### Time Record (DB Import) is installed.
[12/06 00:05:29     76s] ### info: trigger incremental cell import ( 855 new cells ).
[12/06 00:05:29     76s] ### info: trigger incremental reloading library data ( #cell = 855 ).
[12/06 00:05:30     76s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2016814299 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 00:05:30     76s] ### Time Record (DB Import) is uninstalled.
[12/06 00:05:30     76s] ### Time Record (DB Export) is installed.
[12/06 00:05:30     76s] Extracting standard cell pins and blockage ...... 
[12/06 00:05:30     76s] Pin and blockage extraction finished
[12/06 00:05:30     76s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2016814299 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 00:05:30     76s] ### Time Record (DB Export) is uninstalled.
[12/06 00:05:30     76s] ### Time Record (Post Callback) is installed.
[12/06 00:05:30     76s] ### Time Record (Post Callback) is uninstalled.
[12/06 00:05:30     76s] #
[12/06 00:05:30     76s] #colorize_geometry statistics:
[12/06 00:05:30     76s] #Cpu time = 00:00:01
[12/06 00:05:30     76s] #Elapsed time = 00:00:01
[12/06 00:05:30     76s] #Increased memory = -4.07 (MB)
[12/06 00:05:30     76s] #Total memory = 1982.55 (MB)
[12/06 00:05:30     76s] #Peak memory = 2163.85 (MB)
[12/06 00:05:30     76s] #Number of warnings = 0
[12/06 00:05:30     76s] #Total number of warnings = 1
[12/06 00:05:30     76s] #Number of fails = 0
[12/06 00:05:30     76s] #Total number of fails = 0
[12/06 00:05:30     76s] #Complete colorize_geometry on Fri Dec  6 00:05:30 2024
[12/06 00:05:30     76s] #
[12/06 00:05:30     76s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 00:05:30     76s] ### Time Record (colorize_geometry) is uninstalled.
[12/06 00:05:30     76s] ### 
[12/06 00:05:30     76s] ###   Scalability Statistics
[12/06 00:05:30     76s] ### 
[12/06 00:05:30     76s] ### ------------------------+----------------+----------------+----------------+
[12/06 00:05:30     76s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/06 00:05:30     76s] ### ------------------------+----------------+----------------+----------------+
[12/06 00:05:30     76s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/06 00:05:30     76s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/06 00:05:30     76s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[12/06 00:05:30     76s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/06 00:05:30     76s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[12/06 00:05:30     76s] ### ------------------------+----------------+----------------+----------------+
[12/06 00:05:30     76s] ### 
[12/06 00:05:30     76s] *** Starting placeDesign default flow ***
[12/06 00:05:30     76s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2128.8M
[12/06 00:05:30     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2128.8M
[12/06 00:05:30     76s] *** Start deleteBufferTree ***
[12/06 00:05:36     83s] Info: Detect buffers to remove automatically.
[12/06 00:05:36     83s] Analyzing netlist ...
[12/06 00:05:38     84s] Updating netlist
[12/06 00:05:38     85s] 
[12/06 00:05:39     86s] *summary: 22040 instances (buffers/inverters) removed
[12/06 00:05:39     86s] *** Finish deleteBufferTree (0:00:09.4) ***
[12/06 00:05:40     86s] **INFO: Enable pre-place timing setting for timing analysis
[12/06 00:05:40     86s] Set Using Default Delay Limit as 101.
[12/06 00:05:40     86s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/06 00:05:40     86s] Set Default Net Delay as 0 ps.
[12/06 00:05:40     86s] Set Default Net Load as 0 pF. 
[12/06 00:05:40     86s] Set Default Input Pin Transition as 1 ps.
[12/06 00:05:40     86s] **INFO: Analyzing IO path groups for slack adjustment
[12/06 00:05:46     92s] Effort level <high> specified for reg2reg_tmp.1011052 path_group
[12/06 00:05:46     93s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 00:05:47     93s] AAE DB initialization (MEM=2257.86 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/06 00:05:47     93s] #################################################################################
[12/06 00:05:47     93s] # Design Stage: PreRoute
[12/06 00:05:47     93s] # Design Name: torus_credit_D_W32
[12/06 00:05:47     93s] # Design Mode: 90nm
[12/06 00:05:47     93s] # Analysis Mode: MMMC Non-OCV 
[12/06 00:05:47     93s] # Parasitics Mode: No SPEF/RCDB 
[12/06 00:05:47     93s] # Signoff Settings: SI Off 
[12/06 00:05:47     93s] #################################################################################
[12/06 00:05:47     94s] Calculate delays in Single mode...
[12/06 00:05:47     94s] Calculate delays in Single mode...
[12/06 00:05:48     94s] Calculate delays in Single mode...
[12/06 00:05:48     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 2262.9M, InitMEM = 2261.9M)
[12/06 00:05:48     94s] Start delay calculation (fullDC) (1 T). (MEM=2262.86)
[12/06 00:05:48     95s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 00:05:48     95s] Start AAE Lib Loading. (MEM=2279.67)
[12/06 00:05:48     95s] End AAE Lib Loading. (MEM=2327.36 CPU=0:00:00.0 Real=0:00:00.0)
[12/06 00:05:48     95s] End AAE Lib Interpolated Model. (MEM=2327.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:06:04    110s] Total number of fetched objects 105006
[12/06 00:06:15    121s] Total number of fetched objects 105006
[12/06 00:06:25    132s] Total number of fetched objects 105006
[12/06 00:06:26    133s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 00:06:27    134s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 00:06:28    135s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 00:06:28    135s] End delay calculation. (MEM=2706.86 CPU=0:00:35.8 REAL=0:00:35.0)
[12/06 00:06:28    135s] End delay calculation (fullDC). (MEM=2706.86 CPU=0:00:41.0 REAL=0:00:40.0)
[12/06 00:06:28    135s] *** CDM Built up (cpu=0:00:42.0  real=0:00:41.0  mem= 2706.9M) ***
[12/06 00:06:36    143s] **INFO: Disable pre-place timing setting for timing analysis
[12/06 00:06:37    143s] Set Using Default Delay Limit as 1000.
[12/06 00:06:37    143s] Set Default Net Delay as 1000 ps.
[12/06 00:06:37    143s] Set Default Input Pin Transition as 0.1 ps.
[12/06 00:06:37    143s] Set Default Net Load as 0.5 pF. 
[12/06 00:06:37    143s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/06 00:06:37    143s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2684.1M, EPOCH TIME: 1733461597.010532
[12/06 00:06:37    143s] Deleted 0 physical inst  (cell - / prefix -).
[12/06 00:06:37    143s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.004, REAL:0.004, MEM:2684.1M, EPOCH TIME: 1733461597.014245
[12/06 00:06:37    143s] Inst-group poly0_0_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_0_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_0_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_0_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_1_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_1_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_1_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_1_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_2_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_2_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_2_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_2_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_3_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_3_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_3_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly0_3_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_0_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_0_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_0_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_0_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_1_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_1_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_1_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_1_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_2_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_2_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_2_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_2_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_3_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_3_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_3_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly1_3_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_0_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_0_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_0_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_0_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_1_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_1_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_1_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_1_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_2_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_2_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_2_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_2_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_3_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_3_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_3_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly2_3_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_0_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_0_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_0_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_0_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_1_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_1_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_1_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_1_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_2_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_2_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_2_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_2_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_3_rx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_3_tx_ew has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_3_rx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] Inst-group poly3_3_tx_ns has no instances; so deleting it.
[12/06 00:06:37    143s] INFO: #ExclusiveGroups=0
[12/06 00:06:37    143s] INFO: There are no Exclusive Groups.
[12/06 00:06:37    143s] *** Starting "NanoPlace(TM) placement v#7 (mem=2684.1M)" ...
[12/06 00:06:37    143s] Wait...
[12/06 00:06:51    158s] *** Build Buffered Sizing Timing Model
[12/06 00:06:51    158s] (cpu=0:00:14.8 mem=2700.1M) ***
[12/06 00:06:52    159s] *** Build Virtual Sizing Timing Model
[12/06 00:06:52    159s] (cpu=0:00:15.4 mem=2700.1M) ***
[12/06 00:06:52    159s] No user-set net weight.
[12/06 00:06:52    159s] Net fanout histogram:
[12/06 00:06:52    159s] 2		: 94743 (90.3%) nets
[12/06 00:06:52    159s] 3		: 3637 (3.5%) nets
[12/06 00:06:52    159s] 4     -	14	: 3344 (3.2%) nets
[12/06 00:06:52    159s] 15    -	39	: 1696 (1.6%) nets
[12/06 00:06:52    159s] 40    -	79	: 880 (0.8%) nets
[12/06 00:06:52    159s] 80    -	159	: 592 (0.6%) nets
[12/06 00:06:52    159s] 160   -	319	: 0 (0.0%) nets
[12/06 00:06:52    159s] 320   -	639	: 1 (0.0%) nets
[12/06 00:06:52    159s] 640   -	1279	: 0 (0.0%) nets
[12/06 00:06:52    159s] 1280  -	2559	: 0 (0.0%) nets
[12/06 00:06:52    159s] 2560  -	5119	: 0 (0.0%) nets
[12/06 00:06:52    159s] 5120+		: 1 (0.0%) nets
[12/06 00:06:52    159s] no activity file in design. spp won't run.
[12/06 00:06:52    159s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/06 00:06:52    159s] Scan chains were not defined.
[12/06 00:06:52    159s] Processing tracks to init pin-track alignment.
[12/06 00:06:52    159s] z: 2, totalTracks: 1
[12/06 00:06:52    159s] z: 4, totalTracks: 1
[12/06 00:06:52    159s] z: 6, totalTracks: 1
[12/06 00:06:52    159s] z: 8, totalTracks: 1
[12/06 00:06:52    159s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:06:52    159s] All LLGs are deleted
[12/06 00:06:52    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:06:52    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:06:52    159s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2700.1M, EPOCH TIME: 1733461612.734890
[12/06 00:06:52    159s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2700.1M, EPOCH TIME: 1733461612.735687
[12/06 00:06:52    159s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 00:06:52    159s] #std cell=104284 (0 fixed + 104284 movable) #buf cell=0 #inv cell=1691 #block=0 (0 floating + 0 preplaced)
[12/06 00:06:52    159s] #ioInst=0 #net=104894 #term=459579 #term/net=4.38, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
[12/06 00:06:52    159s] stdCell: 104284 single + 0 double + 0 multi
[12/06 00:06:52    159s] Total standard cell length = 370.2436 (mm), area = 0.6664 (mm^2)
[12/06 00:06:52    159s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2700.1M, EPOCH TIME: 1733461612.767830
[12/06 00:06:52    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:06:52    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:06:52    159s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2700.1M, EPOCH TIME: 1733461612.768358
[12/06 00:06:52    159s] Max number of tech site patterns supported in site array is 256.
[12/06 00:06:52    159s] Core basic site is core
[12/06 00:06:52    159s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2700.1M, EPOCH TIME: 1733461612.789931
[12/06 00:06:52    159s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f9e601f4e08.
[12/06 00:06:52    159s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 00:06:52    159s] After signature check, allow fast init is false, keep pre-filter is false.
[12/06 00:06:52    159s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:06:52    159s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.181, REAL:0.180, MEM:2828.1M, EPOCH TIME: 1733461612.970067
[12/06 00:06:52    159s] Use non-trimmed site array because memory saving is not enough.
[12/06 00:06:52    159s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:06:52    159s] SiteArray: use 31,911,936 bytes
[12/06 00:06:52    159s] SiteArray: current memory after site array memory allocation 2858.5M
[12/06 00:06:52    159s] SiteArray: FP blocked sites are writable
[12/06 00:06:53    159s] Estimated cell power/ground rail width = 0.365 um
[12/06 00:06:53    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 00:06:53    159s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2858.5M, EPOCH TIME: 1733461613.049989
[12/06 00:06:54    161s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.588, REAL:1.590, MEM:2858.5M, EPOCH TIME: 1733461614.640013
[12/06 00:06:54    161s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:06:54    161s] Atter site array init, number of instance map data is 0.
[12/06 00:06:54    161s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:2.057, REAL:2.060, MEM:2858.5M, EPOCH TIME: 1733461614.828434
[12/06 00:06:54    161s] 
[12/06 00:06:54    161s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:06:54    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.124, REAL:2.127, MEM:2858.5M, EPOCH TIME: 1733461614.894810
[12/06 00:06:54    161s] 
[12/06 00:06:54    161s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:06:54    161s] 
[12/06 00:06:55    161s] Average module density = 1.056.
[12/06 00:06:55    161s] Density for module 'poly3_3_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 238675 sites (85923 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly3_3_sw' (box = {535.000 534.800 731.000 731.000}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114217 sites (41118 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly3_2_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 236805 sites (85250 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly3_2_sw' (box = {535.000 1285.400 731.000 1481.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114220 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly3_1_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 236805 sites (85250 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly3_1_sw' (box = {535.000 909.200 731.000 1105.400}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114220 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly3_0_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 235640 sites (84830 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly3_0_sw' (box = {535.000 160.400 731.000 356.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114219 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly2_3_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 238280 sites (85781 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly2_3_sw' (box = {1285.000 534.800 1481.000 731.000}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114219 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly2_2_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 236415 sites (85109 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly2_2_sw' (box = {1285.000 1285.400 1481.000 1481.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114225 sites (41121 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly2_1_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 236415 sites (85109 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly2_1_sw' (box = {1285.000 909.200 1481.000 1105.400}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114225 sites (41121 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly2_0_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 235255 sites (84692 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly2_0_sw' (box = {1285.000 160.400 1481.000 356.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114222 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly1_3_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 238675 sites (85923 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly1_3_sw' (box = {910.000 534.800 1106.000 731.000}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114219 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly1_2_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 236805 sites (85250 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly1_2_sw' (box = {910.000 1285.400 1106.000 1481.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114225 sites (41121 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly1_1_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 236805 sites (85250 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly1_1_sw' (box = {910.000 909.200 1106.000 1105.400}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114225 sites (41121 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly1_0_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 235640 sites (84830 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly1_0_sw' (box = {910.000 160.400 1106.000 356.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114222 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly0_3_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 236595 sites (85174 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly0_3_sw' (box = {160.000 534.800 356.000 731.000}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114210 sites (41116 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly0_2_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 234735 sites (84505 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly0_2_sw' (box = {160.000 1285.400 356.000 1481.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114223 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly0_1_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 234735 sites (84505 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly0_1_sw' (box = {160.000 909.200 356.000 1105.400}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114223 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for module 'poly0_0_cli' = 0.006.
[12/06 00:06:55    161s]        = stdcell_area 1480 sites (533 um^2) / alloc_area 233570 sites (84085 um^2).
[12/06 00:06:55    161s] **WARN: (IMPSP-452):	Density for module 'poly0_0_sw' (box = {160.000 160.400 356.000 356.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 00:06:55    161s] Type 'man IMPSP-452' for more detail.
[12/06 00:06:55    161s]        = stdcell_area 114221 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 00:06:55    161s] Density for the rest of the design = 0.000.
[12/06 00:06:55    161s]        = stdcell_area 3 sites (1 um^2) / alloc_area 724910 sites (260968 um^2).
[12/06 00:06:55    161s] Density for the design = 0.298.
[12/06 00:06:55    161s]        = stdcell_area 1851218 sites (666438 um^2) / alloc_area 6215880 sites (2237717 um^2).
[12/06 00:06:55    161s] Pin Density = 0.07394.
[12/06 00:06:55    161s]             = total # of pins 459579 / total area 6215880.
[12/06 00:06:55    161s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2858.5M, EPOCH TIME: 1733461615.038830
[12/06 00:06:55    161s] Identified 32 spare or floating instances, with no clusters.
[12/06 00:06:55    161s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.079, REAL:0.080, MEM:2858.5M, EPOCH TIME: 1733461615.118507
[12/06 00:06:55    161s] OPERPROF: Starting pre-place ADS at level 1, MEM:2858.5M, EPOCH TIME: 1733461615.141915
[12/06 00:06:55    161s] 
[12/06 00:06:55    162s] Skip ADS.
[12/06 00:06:55    162s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.105, REAL:0.106, MEM:2858.5M, EPOCH TIME: 1733461615.247624
[12/06 00:06:55    162s] OPERPROF: Starting spMPad at level 1, MEM:2662.5M, EPOCH TIME: 1733461615.251369
[12/06 00:06:55    162s] OPERPROF:   Starting spContextMPad at level 2, MEM:2662.5M, EPOCH TIME: 1733461615.257341
[12/06 00:06:55    162s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2662.5M, EPOCH TIME: 1733461615.257397
[12/06 00:06:55    162s] OPERPROF: Finished spMPad at level 1, CPU:0.006, REAL:0.006, MEM:2662.5M, EPOCH TIME: 1733461615.257435
[12/06 00:06:55    162s] 
[12/06 00:06:55    162s] 
[12/06 00:06:55    162s] 
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly3_3_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly3_3_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly3_2_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly3_2_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly3_1_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly3_1_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly3_0_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly3_0_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly2_3_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly2_3_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly2_2_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly2_2_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly2_1_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly2_1_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly2_0_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly2_0_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly1_3_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly1_3_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly1_2_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly1_2_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly1_1_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly1_1_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly1_0_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly1_0_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly0_3_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly0_3_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly0_2_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly0_2_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly0_1_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly0_1_cli
[12/06 00:06:55    162s] Initial padding reaches pin density 0.100 for poly0_0_cli
[12/06 00:06:55    162s] InitPadU 0.006 -> 0.019 for poly0_0_cli
[12/06 00:06:55    162s] InitPadU 0.000 -> 0.000 for top
[12/06 00:06:55    162s] 
[12/06 00:06:55    162s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2664.5M, EPOCH TIME: 1733461615.774453
[12/06 00:06:55    162s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.067, REAL:0.067, MEM:2668.5M, EPOCH TIME: 1733461615.841195
[12/06 00:06:55    162s] === lastAutoLevel = 11 
[12/06 00:06:55    162s] OPERPROF: Starting spInitNetWt at level 1, MEM:2668.5M, EPOCH TIME: 1733461615.890419
[12/06 00:06:55    162s] no activity file in design. spp won't run.
[12/06 00:06:55    162s] [spp] 0
[12/06 00:06:55    162s] [adp] 0:1:1:3
[12/06 00:07:35    201s] OPERPROF: Finished spInitNetWt at level 1, CPU:39.295, REAL:39.338, MEM:2824.7M, EPOCH TIME: 1733461655.228734
[12/06 00:07:35    201s] Clock gating cells determined by native netlist tracing.
[12/06 00:07:35    201s] no activity file in design. spp won't run.
[12/06 00:07:35    201s] no activity file in design. spp won't run.
[12/06 00:07:35    202s] Effort level <high> specified for reg2reg path_group
[12/06 00:07:46    213s] OPERPROF: Starting npMain at level 1, MEM:2824.7M, EPOCH TIME: 1733461666.263175
[12/06 00:07:47    213s] OPERPROF:   Starting npPlace at level 2, MEM:2966.5M, EPOCH TIME: 1733461667.674235
[12/06 00:07:48    214s] Iteration  1: Total net bbox = 1.690e-08 (6.08e-09 1.08e-08)
[12/06 00:07:48    214s]               Est.  stn bbox = 1.773e-08 (6.50e-09 1.12e-08)
[12/06 00:07:48    214s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3172.2M
[12/06 00:07:48    214s] Iteration  2: Total net bbox = 1.690e-08 (6.08e-09 1.08e-08)
[12/06 00:07:48    214s]               Est.  stn bbox = 1.773e-08 (6.50e-09 1.12e-08)
[12/06 00:07:48    214s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3173.8M
[12/06 00:07:49    214s] exp_mt_sequential is set from setPlaceMode option to 1
[12/06 00:07:49    214s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/06 00:07:49    214s] place_exp_mt_interval set to default 32
[12/06 00:07:49    214s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/06 00:08:03    228s] Iteration  3: Total net bbox = 1.023e+04 (9.41e+03 8.18e+02)
[12/06 00:08:03    228s]               Est.  stn bbox = 1.961e+04 (1.88e+04 8.52e+02)
[12/06 00:08:03    228s]               cpu = 0:00:14.7 real = 0:00:15.0 mem = 3303.1M
[12/06 00:08:03    228s] Total number of setup views is 3.
[12/06 00:08:18    244s] Total number of active setup views is 1.
[12/06 00:08:18    244s] Active setup views:
[12/06 00:08:18    244s]     view_functional_wcl_fast
[12/06 00:08:34    259s] Iteration  4: Total net bbox = 6.574e+05 (3.23e+05 3.34e+05)
[12/06 00:08:34    259s]               Est.  stn bbox = 1.010e+06 (6.40e+05 3.70e+05)
[12/06 00:08:34    259s]               cpu = 0:00:30.8 real = 0:00:31.0 mem = 3421.2M
[12/06 00:08:34    259s] Total number of setup views is 1.
[12/06 00:08:34    259s] Total number of active setup views is 1.
[12/06 00:08:34    259s] Active setup views:
[12/06 00:08:34    259s]     view_functional_wcl_fast
[12/06 00:08:59    284s] Iteration  5: Total net bbox = 1.269e+06 (6.72e+05 5.97e+05)
[12/06 00:08:59    284s]               Est.  stn bbox = 1.900e+06 (1.15e+06 7.46e+05)
[12/06 00:08:59    284s]               cpu = 0:00:25.1 real = 0:00:25.0 mem = 3581.8M
[12/06 00:08:59    284s] OPERPROF:   Finished npPlace at level 2, CPU:71.211, REAL:72.097, MEM:3581.8M, EPOCH TIME: 1733461739.770985
[12/06 00:08:59    284s] OPERPROF: Finished npMain at level 1, CPU:71.752, REAL:73.640, MEM:3581.8M, EPOCH TIME: 1733461739.902928
[12/06 00:08:59    284s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3581.8M, EPOCH TIME: 1733461739.973336
[12/06 00:09:00    284s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:09:00    284s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.046, REAL:0.046, MEM:3581.8M, EPOCH TIME: 1733461740.018946
[12/06 00:09:00    284s] OPERPROF: Starting npMain at level 1, MEM:3581.8M, EPOCH TIME: 1733461740.037952
[12/06 00:09:00    285s] OPERPROF:   Starting npPlace at level 2, MEM:3581.8M, EPOCH TIME: 1733461740.940377
[12/06 00:09:02    286s] Total number of setup views is 1.
[12/06 00:09:02    286s] Total number of active setup views is 1.
[12/06 00:09:02    286s] Active setup views:
[12/06 00:09:02    286s]     view_functional_wcl_fast
[12/06 00:09:40    325s] Iteration  6: Total net bbox = 1.580e+06 (7.47e+05 8.34e+05)
[12/06 00:09:40    325s]               Est.  stn bbox = 2.363e+06 (1.28e+06 1.09e+06)
[12/06 00:09:40    325s]               cpu = 0:00:38.8 real = 0:00:39.0 mem = 3470.8M
[12/06 00:09:40    325s] OPERPROF:   Finished npPlace at level 2, CPU:39.295, REAL:39.611, MEM:3470.8M, EPOCH TIME: 1733461780.551287
[12/06 00:09:40    325s] OPERPROF: Finished npMain at level 1, CPU:40.323, REAL:40.643, MEM:3470.8M, EPOCH TIME: 1733461780.680884
[12/06 00:09:40    325s] Iteration  7: Total net bbox = 1.703e+06 (8.52e+05 8.51e+05)
[12/06 00:09:40    325s]               Est.  stn bbox = 2.499e+06 (1.39e+06 1.11e+06)
[12/06 00:09:40    325s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3470.8M
[12/06 00:10:01    346s] 
[12/06 00:10:01    346s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 00:10:01    346s] TLC MultiMap info (StdDelay):
[12/06 00:10:01    346s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 00:10:01    346s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 00:10:01    346s]  Setting StdDelay to: 6.9ps
[12/06 00:10:01    346s] 
[12/06 00:10:01    346s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 00:10:01    346s] nrCritNet: 0.00% ( 0 / 104894 ) cutoffSlk: 214748364.7ps stdDelay: 6.9ps
[12/06 00:10:01    346s] nrCritNet: 0.00% ( 0 / 104894 ) cutoffSlk: 214748364.7ps stdDelay: 6.9ps
[12/06 00:10:01    346s] Iteration  8: Total net bbox = 1.703e+06 (8.52e+05 8.51e+05)
[12/06 00:10:01    346s]               Est.  stn bbox = 2.499e+06 (1.39e+06 1.11e+06)
[12/06 00:10:01    346s]               cpu = 0:00:21.1 real = 0:00:21.0 mem = 3470.8M
[12/06 00:10:01    346s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3470.8M, EPOCH TIME: 1733461801.914150
[12/06 00:10:01    346s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:10:01    346s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3470.8M, EPOCH TIME: 1733461801.925556
[12/06 00:10:01    346s] OPERPROF: Starting npMain at level 1, MEM:3470.8M, EPOCH TIME: 1733461801.944412
[12/06 00:10:02    347s] OPERPROF:   Starting npPlace at level 2, MEM:3470.8M, EPOCH TIME: 1733461802.862676
[12/06 00:10:03    348s] Total number of setup views is 1.
[12/06 00:10:03    348s] Total number of active setup views is 1.
[12/06 00:10:03    348s] Active setup views:
[12/06 00:10:03    348s]     view_functional_wcl_fast
[12/06 00:10:45    389s] OPERPROF:   Finished npPlace at level 2, CPU:42.585, REAL:42.979, MEM:3622.3M, EPOCH TIME: 1733461845.842086
[12/06 00:10:46    390s] OPERPROF: Finished npMain at level 1, CPU:43.666, REAL:44.065, MEM:3622.3M, EPOCH TIME: 1733461846.008913
[12/06 00:10:46    390s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3622.3M, EPOCH TIME: 1733461846.015824
[12/06 00:10:46    390s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:10:46    390s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.016, REAL:0.016, MEM:3622.3M, EPOCH TIME: 1733461846.031686
[12/06 00:10:46    390s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3622.3M, EPOCH TIME: 1733461846.034131
[12/06 00:10:46    390s] Starting Early Global Route rough congestion estimation: mem = 3622.3M
[12/06 00:10:46    390s] (I)      ==================== Layers =====================
[12/06 00:10:46    390s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:10:46    390s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:10:46    390s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:10:46    390s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:10:46    390s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:10:46    390s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:10:46    390s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:10:46    390s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:10:46    390s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:10:46    390s] (I)      Started Import and model ( Curr Mem: 3622.34 MB )
[12/06 00:10:46    390s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:10:46    390s] (I)      == Non-default Options ==
[12/06 00:10:46    390s] (I)      Print mode                                         : 2
[12/06 00:10:46    390s] (I)      Stop if highly congested                           : false
[12/06 00:10:46    390s] (I)      Maximum routing layer                              : 10
[12/06 00:10:46    390s] (I)      Assign partition pins                              : false
[12/06 00:10:46    390s] (I)      Support large GCell                                : true
[12/06 00:10:46    390s] (I)      Number of threads                                  : 1
[12/06 00:10:46    390s] (I)      Number of rows per GCell                           : 26
[12/06 00:10:46    390s] (I)      Max num rows per GCell                             : 32
[12/06 00:10:46    390s] (I)      Method to set GCell size                           : row
[12/06 00:10:46    390s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:10:46    390s] (I)      Use row-based GCell size
[12/06 00:10:46    390s] (I)      Use row-based GCell align
[12/06 00:10:46    390s] (I)      layer 0 area = 168000
[12/06 00:10:46    390s] (I)      layer 1 area = 208000
[12/06 00:10:46    390s] (I)      layer 2 area = 208000
[12/06 00:10:46    390s] (I)      layer 3 area = 208000
[12/06 00:10:46    390s] (I)      layer 4 area = 208000
[12/06 00:10:46    390s] (I)      layer 5 area = 208000
[12/06 00:10:46    390s] (I)      layer 6 area = 208000
[12/06 00:10:46    390s] (I)      layer 7 area = 2259999
[12/06 00:10:46    390s] (I)      layer 8 area = 2259999
[12/06 00:10:46    390s] (I)      layer 9 area = 0
[12/06 00:10:46    390s] (I)      GCell unit size   : 3600
[12/06 00:10:46    390s] (I)      GCell multiplier  : 26
[12/06 00:10:46    390s] (I)      GCell row height  : 3600
[12/06 00:10:46    390s] (I)      Actual row height : 3600
[12/06 00:10:46    390s] (I)      GCell align ref   : 4000 4000
[12/06 00:10:46    390s] [NR-eGR] Track table information for default rule: 
[12/06 00:10:46    390s] [NR-eGR] M1 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] M2 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] M3 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] M4 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] M5 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] M6 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] M7 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] M8 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] M9 has single uniform track structure
[12/06 00:10:46    390s] [NR-eGR] AP has single uniform track structure
[12/06 00:10:46    390s] (I)      ================== Default via ==================
[12/06 00:10:46    390s] (I)      +---+--------------------+----------------------+
[12/06 00:10:46    390s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:10:46    390s] (I)      +---+--------------------+----------------------+
[12/06 00:10:46    390s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:10:46    390s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:10:46    390s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:10:46    390s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:10:46    390s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:10:46    390s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:10:46    390s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:10:46    390s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:10:46    390s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:10:46    390s] (I)      +---+--------------------+----------------------+
[12/06 00:10:46    391s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:10:46    391s] [NR-eGR] Read 0 clock shapes
[12/06 00:10:46    391s] [NR-eGR] Read 0 other shapes
[12/06 00:10:46    391s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:10:46    391s] [NR-eGR] #Instance Blockages : 0
[12/06 00:10:46    391s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:10:46    391s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:10:46    391s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:10:46    391s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:10:46    391s] [NR-eGR] #Other Blockages    : 0
[12/06 00:10:46    391s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:10:46    391s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:10:47    391s] [NR-eGR] Read 104893 nets ( ignored 0 )
[12/06 00:10:47    391s] (I)      early_global_route_priority property id does not exist.
[12/06 00:10:47    391s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 00:10:47    391s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 00:10:47    391s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 00:10:47    391s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 00:10:47    391s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 00:10:47    391s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 00:10:47    391s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:10:47    391s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:10:47    391s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:10:47    391s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:10:47    391s] (I)      Number of ignored nets                =      0
[12/06 00:10:47    391s] (I)      Number of connected nets              =      0
[12/06 00:10:47    391s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:10:47    391s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 00:10:47    391s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:10:47    391s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:10:47    391s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:10:47    391s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:10:47    391s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:10:47    391s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:10:47    391s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:10:47    391s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 00:10:47    391s] (I)      Ndr track 0 does not exist
[12/06 00:10:47    391s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:10:47    391s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:10:47    391s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:10:47    391s] (I)      Site width          :   400  (dbu)
[12/06 00:10:47    391s] (I)      Row height          :  3600  (dbu)
[12/06 00:10:47    391s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:10:47    391s] (I)      GCell width         : 93600  (dbu)
[12/06 00:10:47    391s] (I)      GCell height        : 93600  (dbu)
[12/06 00:10:47    391s] (I)      Grid                :    33    33    10
[12/06 00:10:47    391s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:10:47    391s] (I)      Vertical capacity   :     0 93600     0 93600     0 93600     0 93600     0 93600
[12/06 00:10:47    391s] (I)      Horizontal capacity :     0     0 93600     0 93600     0 93600     0 93600     0
[12/06 00:10:47    391s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:10:47    391s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:10:47    391s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:10:47    391s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:10:47    391s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:10:47    391s] (I)      Num tracks per GCell: 260.00 234.00 234.00 234.00 234.00 234.00 234.00 58.50 58.50  7.20
[12/06 00:10:47    391s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:10:47    391s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:10:47    391s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:10:47    391s] (I)      --------------------------------------------------------
[12/06 00:10:47    391s] 
[12/06 00:10:47    391s] [NR-eGR] ============ Routing rule table ============
[12/06 00:10:47    391s] [NR-eGR] Rule id: 0  Nets: 104893
[12/06 00:10:47    391s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:10:47    391s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:10:47    391s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:10:47    391s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:10:47    391s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:10:47    391s] [NR-eGR] ========================================
[12/06 00:10:47    391s] [NR-eGR] 
[12/06 00:10:47    391s] (I)      =============== Blocked Tracks ===============
[12/06 00:10:47    391s] (I)      +-------+---------+----------+---------------+
[12/06 00:10:47    391s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:10:47    391s] (I)      +-------+---------+----------+---------------+
[12/06 00:10:47    391s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:10:47    391s] (I)      |     2 |  247500 |    67873 |        27.42% |
[12/06 00:10:47    391s] (I)      |     3 |  247467 |    79840 |        32.26% |
[12/06 00:10:47    391s] (I)      |     4 |  247500 |    67873 |        27.42% |
[12/06 00:10:47    391s] (I)      |     5 |  247467 |   239392 |        96.74% |
[12/06 00:10:47    391s] (I)      |     6 |  247500 |   239424 |        96.74% |
[12/06 00:10:47    391s] (I)      |     7 |  247467 |        0 |         0.00% |
[12/06 00:10:47    391s] (I)      |     8 |   61875 |        0 |         0.00% |
[12/06 00:10:47    391s] (I)      |     9 |   61875 |        0 |         0.00% |
[12/06 00:10:47    391s] (I)      |    10 |    7590 |        0 |         0.00% |
[12/06 00:10:47    391s] (I)      +-------+---------+----------+---------------+
[12/06 00:10:47    391s] (I)      Finished Import and model ( CPU: 1.11 sec, Real: 1.11 sec, Curr Mem: 3622.34 MB )
[12/06 00:10:47    391s] (I)      Reset routing kernel
[12/06 00:10:47    391s] (I)      numLocalWires=655654  numGlobalNetBranches=229467  numLocalNetBranches=100225
[12/06 00:10:47    391s] (I)      totalPins=459542  totalGlobalPin=41633 (9.06%)
[12/06 00:10:47    391s] (I)      total 2D Cap : 1414077 = (708975 H, 705102 V)
[12/06 00:10:47    391s] (I)      
[12/06 00:10:47    391s] (I)      ============  Phase 1a Route ============
[12/06 00:10:47    391s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:10:47    391s] (I)      Usage: 40592 = (20652 H, 19940 V) = (2.91% H, 2.83% V) = (9.665e+05um H, 9.332e+05um V)
[12/06 00:10:47    391s] (I)      
[12/06 00:10:47    391s] (I)      ============  Phase 1b Route ============
[12/06 00:10:47    391s] (I)      Usage: 40592 = (20652 H, 19940 V) = (2.91% H, 2.83% V) = (9.665e+05um H, 9.332e+05um V)
[12/06 00:10:47    391s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 00:10:47    391s] 
[12/06 00:10:47    391s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 00:10:47    391s] Finished Early Global Route rough congestion estimation: mem = 3622.3M
[12/06 00:10:47    391s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.229, REAL:1.239, MEM:3622.3M, EPOCH TIME: 1733461847.273284
[12/06 00:10:47    391s] earlyGlobalRoute rough estimation gcell size 26 row height
[12/06 00:10:47    391s] OPERPROF: Starting CDPad at level 1, MEM:3622.3M, EPOCH TIME: 1733461847.275308
[12/06 00:10:47    391s] CDPadU 0.305 -> 0.314. R=0.298, N=104284, GS=46.800
[12/06 00:10:47    391s] OPERPROF: Finished CDPad at level 1, CPU:0.459, REAL:0.461, MEM:2940.3M, EPOCH TIME: 1733461847.736064
[12/06 00:10:47    391s] OPERPROF: Starting npMain at level 1, MEM:2940.3M, EPOCH TIME: 1733461847.756013
[12/06 00:10:48    392s] OPERPROF:   Starting npPlace at level 2, MEM:3125.1M, EPOCH TIME: 1733461848.807219
[12/06 00:10:49    393s] Total number of setup views is 1.
[12/06 00:10:49    393s] Total number of active setup views is 1.
[12/06 00:10:49    393s] Active setup views:
[12/06 00:10:49    393s]     view_functional_wcl_fast
[12/06 00:10:49    393s] AB param 98.2% (102379/104252).
[12/06 00:10:49    393s] OPERPROF:   Finished npPlace at level 2, CPU:0.779, REAL:0.782, MEM:3476.9M, EPOCH TIME: 1733461849.589337
[12/06 00:10:49    393s] OPERPROF: Finished npMain at level 1, CPU:1.946, REAL:1.954, MEM:3476.9M, EPOCH TIME: 1733461849.709838
[12/06 00:10:49    393s] Global placement CDP is working on the selected area.
[12/06 00:10:49    393s] OPERPROF: Starting npMain at level 1, MEM:3476.9M, EPOCH TIME: 1733461849.728980
[12/06 00:10:50    394s] OPERPROF:   Starting npPlace at level 2, MEM:3476.9M, EPOCH TIME: 1733461850.663798
[12/06 00:10:51    395s] Total number of setup views is 1.
[12/06 00:10:51    395s] Total number of active setup views is 1.
[12/06 00:10:51    395s] Active setup views:
[12/06 00:10:51    395s]     view_functional_wcl_fast
[12/06 00:11:14    418s] OPERPROF:   Finished npPlace at level 2, CPU:23.291, REAL:23.485, MEM:3626.9M, EPOCH TIME: 1733461874.148314
[12/06 00:11:14    418s] OPERPROF: Finished npMain at level 1, CPU:24.359, REAL:24.557, MEM:3626.9M, EPOCH TIME: 1733461874.285990
[12/06 00:11:14    418s] Iteration  9: Total net bbox = 1.746e+06 (8.96e+05 8.50e+05)
[12/06 00:11:14    418s]               Est.  stn bbox = 2.764e+06 (1.57e+06 1.19e+06)
[12/06 00:11:14    418s]               cpu = 0:01:12 real = 0:01:13 mem = 3626.9M
[12/06 00:11:35    439s] nrCritNet: 0.00% ( 0 / 104894 ) cutoffSlk: 214748364.7ps stdDelay: 6.9ps
[12/06 00:11:35    439s] nrCritNet: 0.00% ( 0 / 104894 ) cutoffSlk: 214748364.7ps stdDelay: 6.9ps
[12/06 00:11:35    439s] Iteration 10: Total net bbox = 1.746e+06 (8.96e+05 8.50e+05)
[12/06 00:11:35    439s]               Est.  stn bbox = 2.764e+06 (1.57e+06 1.19e+06)
[12/06 00:11:35    439s]               cpu = 0:00:21.0 real = 0:00:21.0 mem = 3626.9M
[12/06 00:11:35    439s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3626.9M, EPOCH TIME: 1733461895.442011
[12/06 00:11:35    439s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:11:35    439s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3626.9M, EPOCH TIME: 1733461895.453313
[12/06 00:11:35    439s] OPERPROF: Starting npMain at level 1, MEM:3626.9M, EPOCH TIME: 1733461895.472256
[12/06 00:11:36    440s] OPERPROF:   Starting npPlace at level 2, MEM:3626.9M, EPOCH TIME: 1733461896.422102
[12/06 00:11:37    441s] Total number of setup views is 1.
[12/06 00:11:37    441s] Total number of active setup views is 1.
[12/06 00:11:37    441s] Active setup views:
[12/06 00:11:37    441s]     view_functional_wcl_fast
[12/06 00:12:22    485s] OPERPROF:   Finished npPlace at level 2, CPU:45.599, REAL:45.938, MEM:3626.9M, EPOCH TIME: 1733461942.360451
[12/06 00:12:22    486s] OPERPROF: Finished npMain at level 1, CPU:46.697, REAL:47.040, MEM:3626.9M, EPOCH TIME: 1733461942.512017
[12/06 00:12:22    486s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3626.9M, EPOCH TIME: 1733461942.519366
[12/06 00:12:22    486s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:12:22    486s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3626.9M, EPOCH TIME: 1733461942.530462
[12/06 00:12:22    486s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3626.9M, EPOCH TIME: 1733461942.532172
[12/06 00:12:22    486s] Starting Early Global Route rough congestion estimation: mem = 3626.9M
[12/06 00:12:22    486s] (I)      ==================== Layers =====================
[12/06 00:12:22    486s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:12:22    486s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:12:22    486s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:12:22    486s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:12:22    486s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:12:22    486s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:12:22    486s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:12:22    486s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:12:22    486s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:12:22    486s] (I)      Started Import and model ( Curr Mem: 3626.86 MB )
[12/06 00:12:22    486s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:12:22    486s] (I)      == Non-default Options ==
[12/06 00:12:22    486s] (I)      Print mode                                         : 2
[12/06 00:12:22    486s] (I)      Stop if highly congested                           : false
[12/06 00:12:22    486s] (I)      Maximum routing layer                              : 10
[12/06 00:12:22    486s] (I)      Assign partition pins                              : false
[12/06 00:12:22    486s] (I)      Support large GCell                                : true
[12/06 00:12:22    486s] (I)      Number of threads                                  : 1
[12/06 00:12:22    486s] (I)      Number of rows per GCell                           : 13
[12/06 00:12:22    486s] (I)      Max num rows per GCell                             : 32
[12/06 00:12:22    486s] (I)      Method to set GCell size                           : row
[12/06 00:12:22    486s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:12:23    486s] (I)      Use row-based GCell size
[12/06 00:12:23    486s] (I)      Use row-based GCell align
[12/06 00:12:23    486s] (I)      layer 0 area = 168000
[12/06 00:12:23    486s] (I)      layer 1 area = 208000
[12/06 00:12:23    486s] (I)      layer 2 area = 208000
[12/06 00:12:23    486s] (I)      layer 3 area = 208000
[12/06 00:12:23    486s] (I)      layer 4 area = 208000
[12/06 00:12:23    486s] (I)      layer 5 area = 208000
[12/06 00:12:23    486s] (I)      layer 6 area = 208000
[12/06 00:12:23    486s] (I)      layer 7 area = 2259999
[12/06 00:12:23    486s] (I)      layer 8 area = 2259999
[12/06 00:12:23    486s] (I)      layer 9 area = 0
[12/06 00:12:23    486s] (I)      GCell unit size   : 3600
[12/06 00:12:23    486s] (I)      GCell multiplier  : 13
[12/06 00:12:23    486s] (I)      GCell row height  : 3600
[12/06 00:12:23    486s] (I)      Actual row height : 3600
[12/06 00:12:23    486s] (I)      GCell align ref   : 4000 4000
[12/06 00:12:23    486s] [NR-eGR] Track table information for default rule: 
[12/06 00:12:23    486s] [NR-eGR] M1 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] M2 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] M3 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] M4 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] M5 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] M6 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] M7 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] M8 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] M9 has single uniform track structure
[12/06 00:12:23    486s] [NR-eGR] AP has single uniform track structure
[12/06 00:12:23    486s] (I)      ================== Default via ==================
[12/06 00:12:23    486s] (I)      +---+--------------------+----------------------+
[12/06 00:12:23    486s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:12:23    486s] (I)      +---+--------------------+----------------------+
[12/06 00:12:23    486s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:12:23    486s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:12:23    486s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:12:23    486s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:12:23    486s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:12:23    486s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:12:23    486s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:12:23    486s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:12:23    486s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:12:23    486s] (I)      +---+--------------------+----------------------+
[12/06 00:12:23    486s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:12:23    486s] [NR-eGR] Read 0 clock shapes
[12/06 00:12:23    486s] [NR-eGR] Read 0 other shapes
[12/06 00:12:23    486s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:12:23    486s] [NR-eGR] #Instance Blockages : 0
[12/06 00:12:23    486s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:12:23    486s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:12:23    486s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:12:23    486s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:12:23    486s] [NR-eGR] #Other Blockages    : 0
[12/06 00:12:23    486s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:12:23    486s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:12:23    486s] [NR-eGR] Read 104893 nets ( ignored 0 )
[12/06 00:12:23    486s] (I)      early_global_route_priority property id does not exist.
[12/06 00:12:23    486s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 00:12:23    486s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 00:12:23    486s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 00:12:23    486s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 00:12:23    486s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 00:12:23    486s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 00:12:23    486s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:12:23    486s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:12:23    486s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:12:23    486s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:12:23    486s] (I)      Number of ignored nets                =      0
[12/06 00:12:23    486s] (I)      Number of connected nets              =      0
[12/06 00:12:23    486s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:12:23    486s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 00:12:23    486s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:12:23    486s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:12:23    486s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:12:23    486s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:12:23    486s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:12:23    486s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:12:23    486s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:12:23    486s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 00:12:23    486s] (I)      Ndr track 0 does not exist
[12/06 00:12:23    486s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:12:23    486s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:12:23    486s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:12:23    486s] (I)      Site width          :   400  (dbu)
[12/06 00:12:23    486s] (I)      Row height          :  3600  (dbu)
[12/06 00:12:23    486s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:12:23    486s] (I)      GCell width         : 46800  (dbu)
[12/06 00:12:23    486s] (I)      GCell height        : 46800  (dbu)
[12/06 00:12:23    486s] (I)      Grid                :    65    65    10
[12/06 00:12:23    486s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:12:23    486s] (I)      Vertical capacity   :     0 46800     0 46800     0 46800     0 46800     0 46800
[12/06 00:12:23    486s] (I)      Horizontal capacity :     0     0 46800     0 46800     0 46800     0 46800     0
[12/06 00:12:23    486s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:12:23    486s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:12:23    486s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:12:23    486s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:12:23    486s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:12:23    486s] (I)      Num tracks per GCell: 130.00 117.00 117.00 117.00 117.00 117.00 117.00 29.25 29.25  3.60
[12/06 00:12:23    486s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:12:23    486s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:12:23    486s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:12:23    486s] (I)      --------------------------------------------------------
[12/06 00:12:23    486s] 
[12/06 00:12:23    486s] [NR-eGR] ============ Routing rule table ============
[12/06 00:12:23    486s] [NR-eGR] Rule id: 0  Nets: 104893
[12/06 00:12:23    486s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:12:23    486s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:12:23    486s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:12:23    486s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:12:23    486s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:12:23    486s] [NR-eGR] ========================================
[12/06 00:12:23    486s] [NR-eGR] 
[12/06 00:12:23    486s] (I)      =============== Blocked Tracks ===============
[12/06 00:12:23    486s] (I)      +-------+---------+----------+---------------+
[12/06 00:12:23    486s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:12:23    486s] (I)      +-------+---------+----------+---------------+
[12/06 00:12:23    486s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:12:23    486s] (I)      |     2 |  487500 |   134849 |        27.66% |
[12/06 00:12:23    486s] (I)      |     3 |  487435 |   159680 |        32.76% |
[12/06 00:12:23    486s] (I)      |     4 |  487500 |   134849 |        27.66% |
[12/06 00:12:23    486s] (I)      |     5 |  487435 |   478784 |        98.23% |
[12/06 00:12:23    486s] (I)      |     6 |  487500 |   478848 |        98.23% |
[12/06 00:12:23    486s] (I)      |     7 |  487435 |        0 |         0.00% |
[12/06 00:12:23    486s] (I)      |     8 |  121875 |        0 |         0.00% |
[12/06 00:12:23    486s] (I)      |     9 |  121875 |        0 |         0.00% |
[12/06 00:12:23    486s] (I)      |    10 |   14950 |        0 |         0.00% |
[12/06 00:12:23    486s] (I)      +-------+---------+----------+---------------+
[12/06 00:12:23    486s] (I)      Finished Import and model ( CPU: 0.92 sec, Real: 0.92 sec, Curr Mem: 3626.86 MB )
[12/06 00:12:23    486s] (I)      Reset routing kernel
[12/06 00:12:23    487s] (I)      numLocalWires=623942  numGlobalNetBranches=217003  numLocalNetBranches=95880
[12/06 00:12:23    487s] (I)      totalPins=459542  totalGlobalPin=58465 (12.72%)
[12/06 00:12:23    487s] (I)      total 2D Cap : 2775507 = (1391248 H, 1384259 V)
[12/06 00:12:23    487s] (I)      
[12/06 00:12:23    487s] (I)      ============  Phase 1a Route ============
[12/06 00:12:23    487s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:12:23    487s] (I)      Usage: 78749 = (40595 H, 38154 V) = (2.92% H, 2.76% V) = (9.499e+05um H, 8.928e+05um V)
[12/06 00:12:23    487s] (I)      
[12/06 00:12:23    487s] (I)      ============  Phase 1b Route ============
[12/06 00:12:23    487s] (I)      Usage: 78749 = (40595 H, 38154 V) = (2.92% H, 2.76% V) = (9.499e+05um H, 8.928e+05um V)
[12/06 00:12:23    487s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 00:12:23    487s] 
[12/06 00:12:23    487s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 00:12:23    487s] Finished Early Global Route rough congestion estimation: mem = 3626.9M
[12/06 00:12:23    487s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.045, REAL:1.052, MEM:3626.9M, EPOCH TIME: 1733461943.584090
[12/06 00:12:23    487s] earlyGlobalRoute rough estimation gcell size 13 row height
[12/06 00:12:23    487s] OPERPROF: Starting CDPad at level 1, MEM:3626.9M, EPOCH TIME: 1733461943.586111
[12/06 00:12:23    487s] CDPadU 0.314 -> 0.317. R=0.298, N=104284, GS=23.400
[12/06 00:12:24    487s] OPERPROF: Finished CDPad at level 1, CPU:0.459, REAL:0.461, MEM:2955.9M, EPOCH TIME: 1733461944.046639
[12/06 00:12:24    487s] OPERPROF: Starting npMain at level 1, MEM:2955.9M, EPOCH TIME: 1733461944.066673
[12/06 00:12:25    488s] OPERPROF:   Starting npPlace at level 2, MEM:3134.5M, EPOCH TIME: 1733461945.081051
[12/06 00:12:25    489s] Total number of setup views is 1.
[12/06 00:12:25    489s] Total number of active setup views is 1.
[12/06 00:12:25    489s] Active setup views:
[12/06 00:12:25    489s]     view_functional_wcl_fast
[12/06 00:12:25    489s] AB param 98.2% (102379/104252).
[12/06 00:12:25    489s] OPERPROF:   Finished npPlace at level 2, CPU:0.686, REAL:0.688, MEM:3415.7M, EPOCH TIME: 1733461945.769062
[12/06 00:12:25    489s] OPERPROF: Finished npMain at level 1, CPU:1.820, REAL:1.827, MEM:3415.7M, EPOCH TIME: 1733461945.893452
[12/06 00:12:25    489s] Global placement CDP is working on the selected area.
[12/06 00:12:25    489s] OPERPROF: Starting npMain at level 1, MEM:3415.7M, EPOCH TIME: 1733461945.912766
[12/06 00:12:26    490s] OPERPROF:   Starting npPlace at level 2, MEM:3415.7M, EPOCH TIME: 1733461946.892633
[12/06 00:12:27    491s] Total number of setup views is 1.
[12/06 00:12:27    491s] Total number of active setup views is 1.
[12/06 00:12:27    491s] Active setup views:
[12/06 00:12:27    491s]     view_functional_wcl_fast
[12/06 00:12:52    515s] OPERPROF:   Finished npPlace at level 2, CPU:25.192, REAL:25.407, MEM:3500.1M, EPOCH TIME: 1733461972.299509
[12/06 00:12:52    515s] OPERPROF: Finished npMain at level 1, CPU:26.320, REAL:26.539, MEM:3500.1M, EPOCH TIME: 1733461972.451845
[12/06 00:12:52    515s] Iteration 11: Total net bbox = 1.769e+06 (9.26e+05 8.43e+05)
[12/06 00:12:52    515s]               Est.  stn bbox = 2.902e+06 (1.67e+06 1.23e+06)
[12/06 00:12:52    515s]               cpu = 0:01:17 real = 0:01:17 mem = 3500.1M
[12/06 00:13:14    537s] nrCritNet: 0.00% ( 0 / 104894 ) cutoffSlk: 214748364.7ps stdDelay: 6.9ps
[12/06 00:13:14    537s] nrCritNet: 0.00% ( 0 / 104894 ) cutoffSlk: 214748364.7ps stdDelay: 6.9ps
[12/06 00:13:14    537s] Iteration 12: Total net bbox = 1.769e+06 (9.26e+05 8.43e+05)
[12/06 00:13:14    537s]               Est.  stn bbox = 2.902e+06 (1.67e+06 1.23e+06)
[12/06 00:13:14    537s]               cpu = 0:00:21.6 real = 0:00:22.0 mem = 3500.1M
[12/06 00:13:14    537s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3500.1M, EPOCH TIME: 1733461994.257010
[12/06 00:13:14    537s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:13:14    537s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3500.1M, EPOCH TIME: 1733461994.268397
[12/06 00:13:14    537s] OPERPROF: Starting npMain at level 1, MEM:3500.1M, EPOCH TIME: 1733461994.287081
[12/06 00:13:15    538s] OPERPROF:   Starting npPlace at level 2, MEM:3500.1M, EPOCH TIME: 1733461995.324301
[12/06 00:13:16    539s] Total number of setup views is 1.
[12/06 00:13:16    539s] Total number of active setup views is 1.
[12/06 00:13:16    539s] Active setup views:
[12/06 00:13:16    539s]     view_functional_wcl_fast
[12/06 00:14:14    596s] OPERPROF:   Finished npPlace at level 2, CPU:58.192, REAL:58.763, MEM:3500.1M, EPOCH TIME: 1733462054.087582
[12/06 00:14:14    596s] OPERPROF: Finished npMain at level 1, CPU:59.375, REAL:59.951, MEM:3500.1M, EPOCH TIME: 1733462054.238090
[12/06 00:14:14    596s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3500.1M, EPOCH TIME: 1733462054.246633
[12/06 00:14:14    596s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:14:14    596s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3500.1M, EPOCH TIME: 1733462054.257819
[12/06 00:14:14    596s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3500.1M, EPOCH TIME: 1733462054.259565
[12/06 00:14:14    596s] Starting Early Global Route rough congestion estimation: mem = 3500.1M
[12/06 00:14:14    596s] (I)      ==================== Layers =====================
[12/06 00:14:14    596s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:14:14    596s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:14:14    596s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:14:14    596s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:14:14    596s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:14:14    596s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:14:14    596s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:14:14    596s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:14:14    596s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:14:14    596s] (I)      Started Import and model ( Curr Mem: 3500.10 MB )
[12/06 00:14:14    596s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:14:14    597s] (I)      == Non-default Options ==
[12/06 00:14:14    597s] (I)      Print mode                                         : 2
[12/06 00:14:14    597s] (I)      Stop if highly congested                           : false
[12/06 00:14:14    597s] (I)      Maximum routing layer                              : 10
[12/06 00:14:14    597s] (I)      Assign partition pins                              : false
[12/06 00:14:14    597s] (I)      Support large GCell                                : true
[12/06 00:14:14    597s] (I)      Number of threads                                  : 1
[12/06 00:14:14    597s] (I)      Number of rows per GCell                           : 7
[12/06 00:14:14    597s] (I)      Max num rows per GCell                             : 32
[12/06 00:14:14    597s] (I)      Method to set GCell size                           : row
[12/06 00:14:14    597s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:14:14    597s] (I)      Use row-based GCell size
[12/06 00:14:14    597s] (I)      Use row-based GCell align
[12/06 00:14:14    597s] (I)      layer 0 area = 168000
[12/06 00:14:14    597s] (I)      layer 1 area = 208000
[12/06 00:14:14    597s] (I)      layer 2 area = 208000
[12/06 00:14:14    597s] (I)      layer 3 area = 208000
[12/06 00:14:14    597s] (I)      layer 4 area = 208000
[12/06 00:14:14    597s] (I)      layer 5 area = 208000
[12/06 00:14:14    597s] (I)      layer 6 area = 208000
[12/06 00:14:14    597s] (I)      layer 7 area = 2259999
[12/06 00:14:14    597s] (I)      layer 8 area = 2259999
[12/06 00:14:14    597s] (I)      layer 9 area = 0
[12/06 00:14:14    597s] (I)      GCell unit size   : 3600
[12/06 00:14:14    597s] (I)      GCell multiplier  : 7
[12/06 00:14:14    597s] (I)      GCell row height  : 3600
[12/06 00:14:14    597s] (I)      Actual row height : 3600
[12/06 00:14:14    597s] (I)      GCell align ref   : 4000 4000
[12/06 00:14:14    597s] [NR-eGR] Track table information for default rule: 
[12/06 00:14:14    597s] [NR-eGR] M1 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] M2 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] M3 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] M4 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] M5 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] M6 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] M7 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] M8 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] M9 has single uniform track structure
[12/06 00:14:14    597s] [NR-eGR] AP has single uniform track structure
[12/06 00:14:14    597s] (I)      ================== Default via ==================
[12/06 00:14:14    597s] (I)      +---+--------------------+----------------------+
[12/06 00:14:14    597s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:14:14    597s] (I)      +---+--------------------+----------------------+
[12/06 00:14:14    597s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:14:14    597s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:14:14    597s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:14:14    597s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:14:14    597s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:14:14    597s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:14:14    597s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:14:14    597s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:14:14    597s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:14:14    597s] (I)      +---+--------------------+----------------------+
[12/06 00:14:14    597s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:14:14    597s] [NR-eGR] Read 0 clock shapes
[12/06 00:14:14    597s] [NR-eGR] Read 0 other shapes
[12/06 00:14:14    597s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:14:14    597s] [NR-eGR] #Instance Blockages : 0
[12/06 00:14:14    597s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:14:14    597s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:14:14    597s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:14:14    597s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:14:14    597s] [NR-eGR] #Other Blockages    : 0
[12/06 00:14:14    597s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:14:14    597s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:14:15    597s] [NR-eGR] Read 104893 nets ( ignored 0 )
[12/06 00:14:15    597s] (I)      early_global_route_priority property id does not exist.
[12/06 00:14:15    597s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 00:14:15    597s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 00:14:15    597s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 00:14:15    597s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 00:14:15    597s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 00:14:15    597s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 00:14:15    597s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:14:15    597s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:14:15    597s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:14:15    597s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:14:15    597s] (I)      Number of ignored nets                =      0
[12/06 00:14:15    597s] (I)      Number of connected nets              =      0
[12/06 00:14:15    597s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:14:15    597s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 00:14:15    597s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:14:15    597s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:14:15    597s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:14:15    597s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:14:15    597s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:14:15    597s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:14:15    597s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:14:15    597s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 00:14:15    597s] (I)      Ndr track 0 does not exist
[12/06 00:14:15    597s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:14:15    597s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:14:15    597s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:14:15    597s] (I)      Site width          :   400  (dbu)
[12/06 00:14:15    597s] (I)      Row height          :  3600  (dbu)
[12/06 00:14:15    597s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:14:15    597s] (I)      GCell width         : 25200  (dbu)
[12/06 00:14:15    597s] (I)      GCell height        : 25200  (dbu)
[12/06 00:14:15    597s] (I)      Grid                :   120   120    10
[12/06 00:14:15    597s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:14:15    597s] (I)      Vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[12/06 00:14:15    597s] (I)      Horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[12/06 00:14:15    597s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:14:15    597s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:14:15    597s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:14:15    597s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:14:15    597s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:14:15    597s] (I)      Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75  1.94
[12/06 00:14:15    597s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:14:15    597s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:14:15    597s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:14:15    597s] (I)      --------------------------------------------------------
[12/06 00:14:15    597s] 
[12/06 00:14:15    597s] [NR-eGR] ============ Routing rule table ============
[12/06 00:14:15    597s] [NR-eGR] Rule id: 0  Nets: 104893
[12/06 00:14:15    597s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:14:15    597s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:14:15    597s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:14:15    597s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:14:15    597s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:14:15    597s] [NR-eGR] ========================================
[12/06 00:14:15    597s] [NR-eGR] 
[12/06 00:14:15    597s] (I)      =============== Blocked Tracks ===============
[12/06 00:14:15    597s] (I)      +-------+---------+----------+---------------+
[12/06 00:14:15    597s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:14:15    597s] (I)      +-------+---------+----------+---------------+
[12/06 00:14:15    597s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:14:15    597s] (I)      |     2 |  900000 |   249067 |        27.67% |
[12/06 00:14:15    597s] (I)      |     3 |  899880 |   296905 |        32.99% |
[12/06 00:14:15    597s] (I)      |     4 |  900000 |   249067 |        27.67% |
[12/06 00:14:15    597s] (I)      |     5 |  899880 |   890239 |        98.93% |
[12/06 00:14:15    597s] (I)      |     6 |  900000 |   890358 |        98.93% |
[12/06 00:14:15    597s] (I)      |     7 |  899880 |        0 |         0.00% |
[12/06 00:14:15    597s] (I)      |     8 |  225000 |        0 |         0.00% |
[12/06 00:14:15    597s] (I)      |     9 |  225000 |        0 |         0.00% |
[12/06 00:14:15    597s] (I)      |    10 |   27600 |        0 |         0.00% |
[12/06 00:14:15    597s] (I)      +-------+---------+----------+---------------+
[12/06 00:14:15    597s] (I)      Finished Import and model ( CPU: 0.94 sec, Real: 0.95 sec, Curr Mem: 3500.10 MB )
[12/06 00:14:15    597s] (I)      Reset routing kernel
[12/06 00:14:15    597s] (I)      numLocalWires=494415  numGlobalNetBranches=175874  numLocalNetBranches=71995
[12/06 00:14:15    597s] (I)      totalPins=459542  totalGlobalPin=144873 (31.53%)
[12/06 00:14:15    598s] (I)      total 2D Cap : 5114339 = (2563919 H, 2550420 V)
[12/06 00:14:15    598s] (I)      
[12/06 00:14:15    598s] (I)      ============  Phase 1a Route ============
[12/06 00:14:15    598s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:14:15    598s] (I)      Usage: 189818 = (98699 H, 91119 V) = (3.85% H, 3.57% V) = (1.244e+06um H, 1.148e+06um V)
[12/06 00:14:15    598s] (I)      
[12/06 00:14:15    598s] (I)      ============  Phase 1b Route ============
[12/06 00:14:15    598s] (I)      Usage: 189818 = (98699 H, 91119 V) = (3.85% H, 3.57% V) = (1.244e+06um H, 1.148e+06um V)
[12/06 00:14:15    598s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 00:14:15    598s] 
[12/06 00:14:15    598s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 00:14:15    598s] Finished Early Global Route rough congestion estimation: mem = 3500.1M
[12/06 00:14:15    598s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.142, REAL:1.156, MEM:3500.1M, EPOCH TIME: 1733462055.415266
[12/06 00:14:15    598s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/06 00:14:15    598s] OPERPROF: Starting CDPad at level 1, MEM:3500.1M, EPOCH TIME: 1733462055.417290
[12/06 00:14:15    598s] CDPadU 0.317 -> 0.317. R=0.298, N=104284, GS=12.600
[12/06 00:14:15    598s] OPERPROF: Finished CDPad at level 1, CPU:0.508, REAL:0.511, MEM:3500.1M, EPOCH TIME: 1733462055.928255
[12/06 00:14:15    598s] OPERPROF: Starting npMain at level 1, MEM:3500.1M, EPOCH TIME: 1733462055.948152
[12/06 00:14:16    599s] OPERPROF:   Starting npPlace at level 2, MEM:3500.1M, EPOCH TIME: 1733462056.975362
[12/06 00:14:17    600s] Total number of setup views is 1.
[12/06 00:14:17    600s] Total number of active setup views is 1.
[12/06 00:14:17    600s] Active setup views:
[12/06 00:14:17    600s]     view_functional_wcl_fast
[12/06 00:14:17    600s] AB param 98.2% (102379/104252).
[12/06 00:14:17    600s] OPERPROF:   Finished npPlace at level 2, CPU:0.689, REAL:0.692, MEM:3500.1M, EPOCH TIME: 1733462057.666990
[12/06 00:14:17    600s] OPERPROF: Finished npMain at level 1, CPU:1.840, REAL:1.847, MEM:3500.1M, EPOCH TIME: 1733462057.795330
[12/06 00:14:17    600s] Global placement CDP is working on the selected area.
[12/06 00:14:17    600s] OPERPROF: Starting npMain at level 1, MEM:3500.1M, EPOCH TIME: 1733462057.814106
[12/06 00:14:18    601s] OPERPROF:   Starting npPlace at level 2, MEM:3500.1M, EPOCH TIME: 1733462058.841582
[12/06 00:14:19    602s] Total number of setup views is 1.
[12/06 00:14:19    602s] Total number of active setup views is 1.
[12/06 00:14:19    602s] Active setup views:
[12/06 00:14:19    602s]     view_functional_wcl_fast
[12/06 00:14:37    620s] OPERPROF:   Finished npPlace at level 2, CPU:18.815, REAL:19.023, MEM:3500.1M, EPOCH TIME: 1733462077.865079
[12/06 00:14:38    620s] OPERPROF: Finished npMain at level 1, CPU:19.984, REAL:20.197, MEM:3500.1M, EPOCH TIME: 1733462078.011264
[12/06 00:14:38    620s] Iteration 13: Total net bbox = 1.867e+06 (9.73e+05 8.93e+05)
[12/06 00:14:38    620s]               Est.  stn bbox = 3.008e+06 (1.72e+06 1.28e+06)
[12/06 00:14:38    620s]               cpu = 0:01:23 real = 0:01:24 mem = 3500.1M
[12/06 00:14:38    620s] Iteration 14: Total net bbox = 1.867e+06 (9.73e+05 8.93e+05)
[12/06 00:14:38    620s]               Est.  stn bbox = 3.008e+06 (1.72e+06 1.28e+06)
[12/06 00:14:38    620s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3500.1M
[12/06 00:14:38    620s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3500.1M, EPOCH TIME: 1733462078.336419
[12/06 00:14:38    620s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:14:38    620s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3500.1M, EPOCH TIME: 1733462078.347841
[12/06 00:14:38    620s] OPERPROF: Starting npMain at level 1, MEM:3500.1M, EPOCH TIME: 1733462078.367303
[12/06 00:14:39    621s] OPERPROF:   Starting npPlace at level 2, MEM:3500.1M, EPOCH TIME: 1733462079.413868
[12/06 00:14:40    623s] Total number of setup views is 1.
[12/06 00:14:40    623s] Total number of active setup views is 1.
[12/06 00:14:40    623s] Active setup views:
[12/06 00:14:40    623s]     view_functional_wcl_fast
[12/06 00:15:12    654s] OPERPROF:   Finished npPlace at level 2, CPU:33.022, REAL:33.333, MEM:3500.1M, EPOCH TIME: 1733462112.746885
[12/06 00:15:12    655s] OPERPROF: Finished npMain at level 1, CPU:34.213, REAL:34.528, MEM:3500.1M, EPOCH TIME: 1733462112.895694
[12/06 00:15:12    655s] Legalizing MH Cells... 0 / 0 (level 8)
[12/06 00:15:12    655s] No instances found in the vector
[12/06 00:15:12    655s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3500.1M, DRC: 0)
[12/06 00:15:12    655s] 0 (out of 0) MH cells were successfully legalized.
[12/06 00:15:12    655s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3500.1M, EPOCH TIME: 1733462112.910853
[12/06 00:15:12    655s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:15:12    655s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3500.1M, EPOCH TIME: 1733462112.921652
[12/06 00:15:12    655s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3500.1M, EPOCH TIME: 1733462112.923397
[12/06 00:15:12    655s] Starting Early Global Route rough congestion estimation: mem = 3500.1M
[12/06 00:15:12    655s] (I)      ==================== Layers =====================
[12/06 00:15:12    655s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:15:12    655s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:15:12    655s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:15:12    655s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:15:12    655s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:15:12    655s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:15:12    655s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:15:12    655s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:15:12    655s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:15:12    655s] (I)      Started Import and model ( Curr Mem: 3500.10 MB )
[12/06 00:15:12    655s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:15:13    655s] (I)      == Non-default Options ==
[12/06 00:15:13    655s] (I)      Print mode                                         : 2
[12/06 00:15:13    655s] (I)      Stop if highly congested                           : false
[12/06 00:15:13    655s] (I)      Maximum routing layer                              : 10
[12/06 00:15:13    655s] (I)      Assign partition pins                              : false
[12/06 00:15:13    655s] (I)      Support large GCell                                : true
[12/06 00:15:13    655s] (I)      Number of threads                                  : 1
[12/06 00:15:13    655s] (I)      Number of rows per GCell                           : 4
[12/06 00:15:13    655s] (I)      Max num rows per GCell                             : 32
[12/06 00:15:13    655s] (I)      Method to set GCell size                           : row
[12/06 00:15:13    655s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:15:13    655s] (I)      Use row-based GCell size
[12/06 00:15:13    655s] (I)      Use row-based GCell align
[12/06 00:15:13    655s] (I)      layer 0 area = 168000
[12/06 00:15:13    655s] (I)      layer 1 area = 208000
[12/06 00:15:13    655s] (I)      layer 2 area = 208000
[12/06 00:15:13    655s] (I)      layer 3 area = 208000
[12/06 00:15:13    655s] (I)      layer 4 area = 208000
[12/06 00:15:13    655s] (I)      layer 5 area = 208000
[12/06 00:15:13    655s] (I)      layer 6 area = 208000
[12/06 00:15:13    655s] (I)      layer 7 area = 2259999
[12/06 00:15:13    655s] (I)      layer 8 area = 2259999
[12/06 00:15:13    655s] (I)      layer 9 area = 0
[12/06 00:15:13    655s] (I)      GCell unit size   : 3600
[12/06 00:15:13    655s] (I)      GCell multiplier  : 4
[12/06 00:15:13    655s] (I)      GCell row height  : 3600
[12/06 00:15:13    655s] (I)      Actual row height : 3600
[12/06 00:15:13    655s] (I)      GCell align ref   : 4000 4000
[12/06 00:15:13    655s] [NR-eGR] Track table information for default rule: 
[12/06 00:15:13    655s] [NR-eGR] M1 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] M2 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] M3 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] M4 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] M5 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] M6 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] M7 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] M8 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] M9 has single uniform track structure
[12/06 00:15:13    655s] [NR-eGR] AP has single uniform track structure
[12/06 00:15:13    655s] (I)      ================== Default via ==================
[12/06 00:15:13    655s] (I)      +---+--------------------+----------------------+
[12/06 00:15:13    655s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:15:13    655s] (I)      +---+--------------------+----------------------+
[12/06 00:15:13    655s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:15:13    655s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:15:13    655s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:15:13    655s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:15:13    655s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:15:13    655s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:15:13    655s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:15:13    655s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:15:13    655s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:15:13    655s] (I)      +---+--------------------+----------------------+
[12/06 00:15:13    655s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:15:13    655s] [NR-eGR] Read 0 clock shapes
[12/06 00:15:13    655s] [NR-eGR] Read 0 other shapes
[12/06 00:15:13    655s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:15:13    655s] [NR-eGR] #Instance Blockages : 0
[12/06 00:15:13    655s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:15:13    655s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:15:13    655s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:15:13    655s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:15:13    655s] [NR-eGR] #Other Blockages    : 0
[12/06 00:15:13    655s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:15:13    655s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:15:13    655s] [NR-eGR] Read 104893 nets ( ignored 0 )
[12/06 00:15:13    655s] (I)      early_global_route_priority property id does not exist.
[12/06 00:15:13    655s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 00:15:13    655s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 00:15:13    656s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 00:15:13    656s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 00:15:13    656s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 00:15:13    656s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 00:15:13    656s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:15:13    656s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:15:13    656s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:15:13    656s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:15:13    656s] (I)      Number of ignored nets                =      0
[12/06 00:15:13    656s] (I)      Number of connected nets              =      0
[12/06 00:15:13    656s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:15:13    656s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 00:15:13    656s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:15:13    656s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:15:13    656s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:15:13    656s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:15:13    656s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:15:13    656s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:15:13    656s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:15:13    656s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 00:15:13    656s] (I)      Ndr track 0 does not exist
[12/06 00:15:13    656s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:15:13    656s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:15:13    656s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:15:13    656s] (I)      Site width          :   400  (dbu)
[12/06 00:15:13    656s] (I)      Row height          :  3600  (dbu)
[12/06 00:15:13    656s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:15:13    656s] (I)      GCell width         : 14400  (dbu)
[12/06 00:15:13    656s] (I)      GCell height        : 14400  (dbu)
[12/06 00:15:13    656s] (I)      Grid                :   209   209    10
[12/06 00:15:13    656s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:15:13    656s] (I)      Vertical capacity   :     0 14400     0 14400     0 14400     0 14400     0 14400
[12/06 00:15:13    656s] (I)      Horizontal capacity :     0     0 14400     0 14400     0 14400     0 14400     0
[12/06 00:15:13    656s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:15:13    656s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:15:13    656s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:15:13    656s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:15:13    656s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:15:13    656s] (I)      Num tracks per GCell: 40.00 36.00 36.00 36.00 36.00 36.00 36.00  9.00  9.00  1.11
[12/06 00:15:13    656s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:15:13    656s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:15:13    656s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:15:13    656s] (I)      --------------------------------------------------------
[12/06 00:15:13    656s] 
[12/06 00:15:13    656s] [NR-eGR] ============ Routing rule table ============
[12/06 00:15:13    656s] [NR-eGR] Rule id: 0  Nets: 104893
[12/06 00:15:13    656s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:15:13    656s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:15:13    656s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:15:13    656s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:15:13    656s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:15:13    656s] [NR-eGR] ========================================
[12/06 00:15:13    656s] [NR-eGR] 
[12/06 00:15:13    656s] (I)      =============== Blocked Tracks ===============
[12/06 00:15:13    656s] (I)      +-------+---------+----------+---------------+
[12/06 00:15:13    656s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:15:13    656s] (I)      +-------+---------+----------+---------------+
[12/06 00:15:13    656s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:15:13    656s] (I)      |     2 | 1567500 |   436241 |        27.83% |
[12/06 00:15:13    656s] (I)      |     3 | 1567291 |   518960 |        33.11% |
[12/06 00:15:13    656s] (I)      |     4 | 1567500 |   436241 |        27.83% |
[12/06 00:15:13    656s] (I)      |     5 | 1567291 |  1556048 |        99.28% |
[12/06 00:15:13    656s] (I)      |     6 | 1567500 |  1556256 |        99.28% |
[12/06 00:15:13    656s] (I)      |     7 | 1567291 |        0 |         0.00% |
[12/06 00:15:13    656s] (I)      |     8 |  391875 |        0 |         0.00% |
[12/06 00:15:13    656s] (I)      |     9 |  391875 |        0 |         0.00% |
[12/06 00:15:13    656s] (I)      |    10 |   48070 |        0 |         0.00% |
[12/06 00:15:13    656s] (I)      +-------+---------+----------+---------------+
[12/06 00:15:13    656s] (I)      Finished Import and model ( CPU: 1.03 sec, Real: 0.99 sec, Curr Mem: 3500.10 MB )
[12/06 00:15:13    656s] (I)      Reset routing kernel
[12/06 00:15:13    656s] (I)      numLocalWires=367965  numGlobalNetBranches=132751  numLocalNetBranches=51943
[12/06 00:15:13    656s] (I)      totalPins=459542  totalGlobalPin=225189 (49.00%)
[12/06 00:15:14    656s] (I)      total 2D Cap : 8881703 = (4451777 H, 4429926 V)
[12/06 00:15:14    656s] (I)      
[12/06 00:15:14    656s] (I)      ============  Phase 1a Route ============
[12/06 00:15:14    656s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:15:14    656s] (I)      Usage: 343680 = (177960 H, 165720 V) = (4.00% H, 3.74% V) = (1.281e+06um H, 1.193e+06um V)
[12/06 00:15:14    656s] (I)      
[12/06 00:15:14    656s] (I)      ============  Phase 1b Route ============
[12/06 00:15:14    656s] (I)      Usage: 343680 = (177960 H, 165720 V) = (4.00% H, 3.74% V) = (1.281e+06um H, 1.193e+06um V)
[12/06 00:15:14    656s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 00:15:14    656s] 
[12/06 00:15:14    656s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 00:15:14    656s] Finished Early Global Route rough congestion estimation: mem = 3500.1M
[12/06 00:15:14    656s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.326, REAL:1.292, MEM:3500.1M, EPOCH TIME: 1733462114.215434
[12/06 00:15:14    656s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/06 00:15:14    656s] OPERPROF: Starting CDPad at level 1, MEM:3500.1M, EPOCH TIME: 1733462114.217422
[12/06 00:15:14    656s] CDPadU 0.317 -> 0.318. R=0.298, N=104284, GS=7.200
[12/06 00:15:14    657s] OPERPROF: Finished CDPad at level 1, CPU:0.588, REAL:0.592, MEM:3500.1M, EPOCH TIME: 1733462114.809038
[12/06 00:15:14    657s] OPERPROF: Starting npMain at level 1, MEM:3500.1M, EPOCH TIME: 1733462114.828878
[12/06 00:15:15    658s] OPERPROF:   Starting npPlace at level 2, MEM:3500.1M, EPOCH TIME: 1733462115.867703
[12/06 00:15:16    658s] Total number of setup views is 1.
[12/06 00:15:16    658s] Total number of active setup views is 1.
[12/06 00:15:16    658s] Active setup views:
[12/06 00:15:16    658s]     view_functional_wcl_fast
[12/06 00:15:16    658s] AB param 98.2% (102379/104252).
[12/06 00:15:16    658s] OPERPROF:   Finished npPlace at level 2, CPU:0.802, REAL:0.805, MEM:3500.1M, EPOCH TIME: 1733462116.672610
[12/06 00:15:16    659s] OPERPROF: Finished npMain at level 1, CPU:1.965, REAL:1.972, MEM:3500.1M, EPOCH TIME: 1733462116.800909
[12/06 00:15:16    659s] Global placement CDP is working on the selected area.
[12/06 00:15:16    659s] OPERPROF: Starting npMain at level 1, MEM:3500.1M, EPOCH TIME: 1733462116.819478
[12/06 00:15:17    660s] OPERPROF:   Starting npPlace at level 2, MEM:3500.1M, EPOCH TIME: 1733462117.828712
[12/06 00:15:18    660s] Total number of setup views is 1.
[12/06 00:15:18    660s] Total number of active setup views is 1.
[12/06 00:15:18    660s] Active setup views:
[12/06 00:15:18    660s]     view_functional_wcl_fast
[12/06 00:15:24    667s] OPERPROF:   Finished npPlace at level 2, CPU:7.076, REAL:7.146, MEM:3500.1M, EPOCH TIME: 1733462124.975039
[12/06 00:15:25    667s] OPERPROF: Finished npMain at level 1, CPU:8.211, REAL:8.286, MEM:3500.1M, EPOCH TIME: 1733462125.105174
[12/06 00:15:25    667s] Iteration 15: Total net bbox = 1.871e+06 (9.80e+05 8.92e+05)
[12/06 00:15:25    667s]               Est.  stn bbox = 3.008e+06 (1.73e+06 1.28e+06)
[12/06 00:15:25    667s]               cpu = 0:00:46.6 real = 0:00:47.0 mem = 3500.1M
[12/06 00:15:46    688s] nrCritNet: 0.00% ( 0 / 104894 ) cutoffSlk: 214748364.7ps stdDelay: 6.9ps
[12/06 00:15:46    688s] nrCritNet: 0.00% ( 0 / 104894 ) cutoffSlk: 214748364.7ps stdDelay: 6.9ps
[12/06 00:15:46    688s] Iteration 16: Total net bbox = 1.871e+06 (9.80e+05 8.92e+05)
[12/06 00:15:46    688s]               Est.  stn bbox = 3.008e+06 (1.73e+06 1.28e+06)
[12/06 00:15:46    688s]               cpu = 0:00:21.0 real = 0:00:21.0 mem = 3500.1M
[12/06 00:15:46    688s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3500.1M, EPOCH TIME: 1733462146.286668
[12/06 00:15:46    688s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:15:46    688s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3500.1M, EPOCH TIME: 1733462146.298030
[12/06 00:15:46    688s] Legalizing MH Cells... 0 / 0 (level 11)
[12/06 00:15:46    688s] No instances found in the vector
[12/06 00:15:46    688s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3500.1M, DRC: 0)
[12/06 00:15:46    688s] 0 (out of 0) MH cells were successfully legalized.
[12/06 00:15:46    688s] OPERPROF: Starting npMain at level 1, MEM:3500.1M, EPOCH TIME: 1733462146.310087
[12/06 00:15:47    689s] OPERPROF:   Starting npPlace at level 2, MEM:3500.1M, EPOCH TIME: 1733462147.345931
[12/06 00:15:48    690s] Total number of setup views is 1.
[12/06 00:15:48    690s] Total number of active setup views is 1.
[12/06 00:15:48    690s] Active setup views:
[12/06 00:15:48    690s]     view_functional_wcl_fast
[12/06 00:16:28    730s] Total number of setup views is 1.
[12/06 00:16:28    730s] Total number of active setup views is 1.
[12/06 00:16:28    730s] Active setup views:
[12/06 00:16:28    730s]     view_functional_wcl_fast
[12/06 00:16:56    757s] GP RA stats: MHOnly 0 nrInst 104284 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/06 00:16:56    758s] Total number of setup views is 1.
[12/06 00:16:56    758s] Total number of active setup views is 1.
[12/06 00:16:56    758s] Active setup views:
[12/06 00:16:56    758s]     view_functional_wcl_fast
[12/06 00:17:18    779s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3516.1M, EPOCH TIME: 1733462238.187747
[12/06 00:17:18    779s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.310, REAL:0.311, MEM:3516.1M, EPOCH TIME: 1733462238.498767
[12/06 00:17:18    779s] OPERPROF:   Finished npPlace at level 2, CPU:90.466, REAL:91.163, MEM:3516.1M, EPOCH TIME: 1733462238.509136
[12/06 00:17:18    780s] OPERPROF: Finished npMain at level 1, CPU:91.670, REAL:92.371, MEM:3500.1M, EPOCH TIME: 1733462238.681010
[12/06 00:17:18    780s] Iteration 17: Total net bbox = 1.954e+06 (9.93e+05 9.61e+05)
[12/06 00:17:18    780s]               Est.  stn bbox = 3.089e+06 (1.74e+06 1.35e+06)
[12/06 00:17:18    780s]               cpu = 0:01:32 real = 0:01:32 mem = 3500.1M
[12/06 00:17:18    780s] [adp] clock
[12/06 00:17:18    780s] [adp] weight, nr nets, wire length
[12/06 00:17:18    780s] [adp]      0        1  2957.643000
[12/06 00:17:18    780s] [adp] data
[12/06 00:17:18    780s] [adp] weight, nr nets, wire length
[12/06 00:17:18    780s] [adp]      0   104893  1950957.269500
[12/06 00:17:18    780s] [adp] 0.000000|0.000000|0.000000
[12/06 00:17:18    780s] Iteration 18: Total net bbox = 1.954e+06 (9.93e+05 9.61e+05)
[12/06 00:17:18    780s]               Est.  stn bbox = 3.089e+06 (1.74e+06 1.35e+06)
[12/06 00:17:18    780s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3500.1M
[12/06 00:17:18    780s] *** cost = 1.954e+06 (9.93e+05 9.61e+05) (cpu for global=0:09:38) real=0:09:43***
[12/06 00:17:18    780s] Info: 0 clock gating cells identified, 0 (on average) moved 0/10
[12/06 00:17:19    780s] Saved padding area to DB
[12/06 00:17:19    780s] All LLGs are deleted
[12/06 00:17:19    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:19    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:19    780s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3500.1M, EPOCH TIME: 1733462239.477766
[12/06 00:17:19    780s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3469.7M, EPOCH TIME: 1733462239.478744
[12/06 00:17:19    780s] Solver runtime cpu: 0:06:58 real: 0:07:02
[12/06 00:17:19    780s] Core Placement runtime cpu: 0:07:54 real: 0:08:00
[12/06 00:17:19    780s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/06 00:17:19    780s] Type 'man IMPSP-9025' for more detail.
[12/06 00:17:19    780s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3469.7M, EPOCH TIME: 1733462239.491613
[12/06 00:17:19    780s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3469.7M, EPOCH TIME: 1733462239.491716
[12/06 00:17:19    780s] Processing tracks to init pin-track alignment.
[12/06 00:17:19    780s] z: 2, totalTracks: 1
[12/06 00:17:19    780s] z: 4, totalTracks: 1
[12/06 00:17:19    780s] z: 6, totalTracks: 1
[12/06 00:17:19    780s] z: 8, totalTracks: 1
[12/06 00:17:19    780s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:17:19    780s] All LLGs are deleted
[12/06 00:17:19    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:19    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:19    780s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3469.7M, EPOCH TIME: 1733462239.545353
[12/06 00:17:19    780s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3469.7M, EPOCH TIME: 1733462239.546093
[12/06 00:17:19    780s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 00:17:19    781s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3469.7M, EPOCH TIME: 1733462239.572202
[12/06 00:17:19    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:19    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:19    781s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3469.7M, EPOCH TIME: 1733462239.575190
[12/06 00:17:19    781s] Max number of tech site patterns supported in site array is 256.
[12/06 00:17:19    781s] Core basic site is core
[12/06 00:17:19    781s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3469.7M, EPOCH TIME: 1733462239.596433
[12/06 00:17:19    781s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 00:17:19    781s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:17:19    781s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.227, REAL:0.228, MEM:3469.7M, EPOCH TIME: 1733462239.824256
[12/06 00:17:19    781s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:17:19    781s] SiteArray: use 31,911,936 bytes
[12/06 00:17:19    781s] SiteArray: current memory after site array memory allocation 3500.1M
[12/06 00:17:19    781s] SiteArray: FP blocked sites are writable
[12/06 00:17:19    781s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 00:17:19    781s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3500.1M, EPOCH TIME: 1733462239.898024
[12/06 00:17:21    782s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.593, REAL:1.595, MEM:3500.1M, EPOCH TIME: 1733462241.493092
[12/06 00:17:21    782s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:17:21    782s] Atter site array init, number of instance map data is 0.
[12/06 00:17:21    782s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.972, REAL:1.976, MEM:3500.1M, EPOCH TIME: 1733462241.550989
[12/06 00:17:21    783s] 
[12/06 00:17:21    783s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:17:21    783s] OPERPROF:       Starting CMU at level 4, MEM:3500.1M, EPOCH TIME: 1733462241.588806
[12/06 00:17:21    783s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3500.1M, EPOCH TIME: 1733462241.595132
[12/06 00:17:21    783s] 
[12/06 00:17:21    783s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:17:21    783s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:2.037, REAL:2.041, MEM:3500.1M, EPOCH TIME: 1733462241.613280
[12/06 00:17:21    783s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3500.1M, EPOCH TIME: 1733462241.613356
[12/06 00:17:21    783s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3500.1M, EPOCH TIME: 1733462241.613882
[12/06 00:17:21    783s] 
[12/06 00:17:21    783s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3500.1MB).
[12/06 00:17:21    783s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.222, REAL:2.226, MEM:3500.1M, EPOCH TIME: 1733462241.717703
[12/06 00:17:21    783s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.222, REAL:2.226, MEM:3500.1M, EPOCH TIME: 1733462241.717789
[12/06 00:17:21    783s] TDRefine: refinePlace mode is spiral
[12/06 00:17:21    783s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1011052.1
[12/06 00:17:21    783s] OPERPROF: Starting RefinePlace at level 1, MEM:3500.1M, EPOCH TIME: 1733462241.717874
[12/06 00:17:21    783s] *** Starting refinePlace (0:13:03 mem=3500.1M) ***
[12/06 00:17:21    783s] Total net bbox length = 1.954e+06 (9.927e+05 9.613e+05) (ext = 1.779e+04)
[12/06 00:17:21    783s] 
[12/06 00:17:21    783s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:17:21    783s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:17:21    783s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:17:21    783s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:17:21    783s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3500.1M, EPOCH TIME: 1733462241.900503
[12/06 00:17:21    783s] Starting refinePlace ...
[12/06 00:17:21    783s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:17:21    783s] High fence density, enabling CRLP fence handling
[12/06 00:17:21    783s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:17:22    783s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.119408
[12/06 00:17:22    783s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.119511
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:3500.1M, EPOCH TIME: 1733462242.133233
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.133269
[12/06 00:17:22    783s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462242.133577
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.133839
[12/06 00:17:22    783s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3500.1M, EPOCH TIME: 1733462242.147858
[12/06 00:17:22    783s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.028, REAL:0.029, MEM:3500.1M, EPOCH TIME: 1733462242.147915
[12/06 00:17:22    783s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.159211
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.159282
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462242.161193
[12/06 00:17:22    783s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:17:22    783s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:22    783s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462242.161275
[12/06 00:17:22    783s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.290321
[12/06 00:17:22    783s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.290425
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.015, MEM:3500.1M, EPOCH TIME: 1733462242.304994
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.305095
[12/06 00:17:22    783s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462242.305422
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.305638
[12/06 00:17:22    783s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3500.1M, EPOCH TIME: 1733462242.319570
[12/06 00:17:22    783s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.029, REAL:0.029, MEM:3500.1M, EPOCH TIME: 1733462242.319626
[12/06 00:17:22    783s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.330889
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.330953
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462242.332864
[12/06 00:17:22    783s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:17:22    783s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:22    783s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462242.332945
[12/06 00:17:22    783s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.459060
[12/06 00:17:22    783s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.459165
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:3500.1M, EPOCH TIME: 1733462242.471825
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.471863
[12/06 00:17:22    783s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462242.472069
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.472097
[12/06 00:17:22    783s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.015, MEM:3500.1M, EPOCH TIME: 1733462242.486680
[12/06 00:17:22    783s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.028, MEM:3500.1M, EPOCH TIME: 1733462242.486723
[12/06 00:17:22    783s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.498409
[12/06 00:17:22    783s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.498467
[12/06 00:17:22    783s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.003, MEM:3500.1M, EPOCH TIME: 1733462242.500981
[12/06 00:17:22    783s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:17:22    783s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:22    783s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3500.1M, EPOCH TIME: 1733462242.501046
[12/06 00:17:22    784s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.611813
[12/06 00:17:22    784s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.611914
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3500.1M, EPOCH TIME: 1733462242.624001
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.624068
[12/06 00:17:22    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462242.624325
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.624657
[12/06 00:17:22    784s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:3500.1M, EPOCH TIME: 1733462242.639695
[12/06 00:17:22    784s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.028, REAL:0.028, MEM:3500.1M, EPOCH TIME: 1733462242.639799
[12/06 00:17:22    784s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.650869
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.650914
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462242.653325
[12/06 00:17:22    784s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:17:22    784s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:22    784s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.003, MEM:3500.1M, EPOCH TIME: 1733462242.653390
[12/06 00:17:22    784s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.759744
[12/06 00:17:22    784s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.759845
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:3500.1M, EPOCH TIME: 1733462242.772550
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.772596
[12/06 00:17:22    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462242.772767
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.772810
[12/06 00:17:22    784s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3500.1M, EPOCH TIME: 1733462242.787077
[12/06 00:17:22    784s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:3500.1M, EPOCH TIME: 1733462242.787185
[12/06 00:17:22    784s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.801001
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.801048
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462242.803485
[12/06 00:17:22    784s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:17:22    784s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:22    784s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3500.1M, EPOCH TIME: 1733462242.803554
[12/06 00:17:22    784s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.934049
[12/06 00:17:22    784s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.934150
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.011, REAL:0.011, MEM:3500.1M, EPOCH TIME: 1733462242.944841
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.944908
[12/06 00:17:22    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462242.945107
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.945395
[12/06 00:17:22    784s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3500.1M, EPOCH TIME: 1733462242.959886
[12/06 00:17:22    784s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.026, REAL:0.026, MEM:3500.1M, EPOCH TIME: 1733462242.959967
[12/06 00:17:22    784s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462242.971176
[12/06 00:17:22    784s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462242.971220
[12/06 00:17:22    784s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462242.973653
[12/06 00:17:22    784s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:17:22    784s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:22    784s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.003, MEM:3500.1M, EPOCH TIME: 1733462242.973719
[12/06 00:17:23    784s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462243.105206
[12/06 00:17:23    784s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.105306
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.011, REAL:0.011, MEM:3500.1M, EPOCH TIME: 1733462243.116668
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.116703
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.116910
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.116942
[12/06 00:17:23    784s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:3500.1M, EPOCH TIME: 1733462243.131931
[12/06 00:17:23    784s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.026, REAL:0.027, MEM:3500.1M, EPOCH TIME: 1733462243.132013
[12/06 00:17:23    784s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462243.143170
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.143214
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.003, MEM:3500.1M, EPOCH TIME: 1733462243.145751
[12/06 00:17:23    784s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:17:23    784s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:23    784s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3500.1M, EPOCH TIME: 1733462243.145813
[12/06 00:17:23    784s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462243.279847
[12/06 00:17:23    784s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.279951
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.015, MEM:3500.1M, EPOCH TIME: 1733462243.294464
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.294513
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.294670
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.294707
[12/06 00:17:23    784s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3500.1M, EPOCH TIME: 1733462243.308605
[12/06 00:17:23    784s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.029, REAL:0.029, MEM:3500.1M, EPOCH TIME: 1733462243.308659
[12/06 00:17:23    784s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462243.319512
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.319581
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462243.321451
[12/06 00:17:23    784s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:17:23    784s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:23    784s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3500.1M, EPOCH TIME: 1733462243.321541
[12/06 00:17:23    784s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3500.1M, EPOCH TIME: 1733462243.501757
[12/06 00:17:23    784s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.501866
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:3500.1M, EPOCH TIME: 1733462243.515619
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.515701
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.516015
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.516224
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.516531
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.516562
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.516854
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.516882
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.517096
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.517134
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.517289
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.517422
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.517581
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.517723
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.517882
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.518015
[12/06 00:17:23    784s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3500.1M, EPOCH TIME: 1733462243.518172
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.518303
[12/06 00:17:23    784s] DDP markSite nrRow 831 nrJob 831
[12/06 00:17:23    784s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.018, REAL:0.019, MEM:3500.1M, EPOCH TIME: 1733462243.536892
[12/06 00:17:23    784s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.034, REAL:0.035, MEM:3500.1M, EPOCH TIME: 1733462243.537011
[12/06 00:17:23    784s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3500.1M, EPOCH TIME: 1733462243.576103
[12/06 00:17:23    784s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3500.1M, EPOCH TIME: 1733462243.576164
[12/06 00:17:23    785s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.092, REAL:0.093, MEM:3500.1M, EPOCH TIME: 1733462243.668773
[12/06 00:17:23    785s] ** Cut row section cpu time 0:00:00.1.
[12/06 00:17:23    785s]  ** Cut row section real time 0:00:00.0.
[12/06 00:17:23    785s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.093, REAL:0.094, MEM:3500.1M, EPOCH TIME: 1733462243.669663
[12/06 00:17:25    786s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 00:17:25    786s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:04.0, mem=3500.1MB) @(0:13:03 - 0:13:06).
[12/06 00:17:25    786s] Move report: preRPlace moves 104284 insts, mean move: 5.97 um, max move: 208.34 um 
[12/06 00:17:25    786s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U806): (1389.18, 165.65) --> (1353.80, 338.60)
[12/06 00:17:25    786s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0, constraint:Fence
[12/06 00:17:25    786s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 00:17:25    786s] Placement tweakage begins.
[12/06 00:17:25    787s] wire length = 3.495e+06
[12/06 00:17:34    796s] wire length = 3.323e+06
[12/06 00:17:34    796s] Placement tweakage ends.
[12/06 00:17:34    796s] Move report: tweak moves 54181 insts, mean move: 6.18 um, max move: 83.20 um 
[12/06 00:17:34    796s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1260): (1365.40, 295.40) --> (1383.80, 230.60)
[12/06 00:17:34    796s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:09.8, real=0:00:09.0, mem=3500.1MB) @(0:13:06 - 0:13:16).
[12/06 00:17:35    796s] 
[12/06 00:17:35    796s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[5][12]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[9][20]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[21][27]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[23][6]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][34]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[24][23]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][27]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[12][3]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][33]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[21][22]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[18][6]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[11][34]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[17][0]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][30]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[7][24]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[6][30]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][5]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[25][6]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:38    800s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[5][2]' (Cell EDFQD1).
[12/06 00:17:38    800s] Type 'man IMPSP-2020' for more detail.
[12/06 00:17:42    804s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9e601f4e08.
[12/06 00:17:42    804s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 00:17:42    804s] 
[12/06 00:17:42    804s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 00:17:42    804s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9e601f4e08.
[12/06 00:17:42    804s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 00:17:42    804s] Move report: legalization moves 37751 insts, mean move: 28.44 um, max move: 295.20 um spiral
[12/06 00:17:42    804s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1217): (700.80, 572.60) --> (562.20, 729.20)
[12/06 00:17:42    804s] [CPU] RefinePlace/Spiral (cpu=0:00:04.7, real=0:00:05.0)
[12/06 00:17:42    804s] [CPU] RefinePlace/Commit (cpu=0:00:03.1, real=0:00:02.0), EEQ(cpu=0:00:00.1, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:00.0), leftOver(cpu=0:00:01.1, real=0:00:02.0)
[12/06 00:17:42    804s] [CPU] RefinePlace/Legalization (cpu=0:00:08.1, real=0:00:08.0, mem=3468.1MB) @(0:13:16 - 0:13:24).
[12/06 00:17:42    804s] **ERROR: (IMPSP-2021):	Could not legalize <13634> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[12/06 00:17:43    804s] Move report: Detail placement moves 104284 insts, mean move: 15.04 um, max move: 286.58 um 
[12/06 00:17:43    804s] 	Max move on inst (ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1234): (969.72, 576.29) --> (1105.20, 727.40)
[12/06 00:17:43    804s] 	Runtime: CPU: 0:00:21.1 REAL: 0:00:22.0 MEM: 3468.1MB
[12/06 00:17:43    804s] Statistics of distance of Instance movement in refine placement:
[12/06 00:17:43    804s]   maximum (X+Y) =       286.58 um
[12/06 00:17:43    804s]   inst (ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1234) with max move: (969.725, 576.292) -> (1105.2, 727.4)
[12/06 00:17:43    804s]   mean    (X+Y) =        15.04 um
[12/06 00:17:43    804s] Summary Report:
[12/06 00:17:43    804s] Instances move: 104284 (out of 104284 movable)
[12/06 00:17:43    804s] Instances flipped: 0
[12/06 00:17:43    804s] Mean displacement: 15.04 um
[12/06 00:17:43    804s] Max displacement: 286.58 um (Instance: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1234) (969.725, 576.292) -> (1105.2, 727.4)
[12/06 00:17:43    804s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0, constraint:Fence
[12/06 00:17:43    804s] Total instances moved : 104284
[12/06 00:17:43    804s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:21.089, REAL:21.149, MEM:3468.1M, EPOCH TIME: 1733462263.049666
[12/06 00:17:43    804s] Total net bbox length = 4.039e+06 (2.001e+06 2.038e+06) (ext = 1.772e+04)
[12/06 00:17:43    804s] Runtime: CPU: 0:00:21.3 REAL: 0:00:22.0 MEM: 3468.1MB
[12/06 00:17:43    804s] [CPU] RefinePlace/total (cpu=0:00:21.3, real=0:00:22.0, mem=3468.1MB) @(0:13:03 - 0:13:24).
[12/06 00:17:43    804s] *** Finished refinePlace (0:13:24 mem=3468.1M) ***
[12/06 00:17:43    804s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1011052.1
[12/06 00:17:43    804s] OPERPROF: Finished RefinePlace at level 1, CPU:21.320, REAL:21.381, MEM:3468.1M, EPOCH TIME: 1733462263.098945
[12/06 00:17:43    804s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3468.1M, EPOCH TIME: 1733462263.098979
[12/06 00:17:43    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:103348).
[12/06 00:17:43    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:43    804s] All LLGs are deleted
[12/06 00:17:43    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:43    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:43    804s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3468.1M, EPOCH TIME: 1733462263.211689
[12/06 00:17:43    804s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3437.7M, EPOCH TIME: 1733462263.212402
[12/06 00:17:43    804s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.135, REAL:0.136, MEM:2927.7M, EPOCH TIME: 1733462263.234870
[12/06 00:17:43    804s] *** End of Placement (cpu=0:11:01, real=0:11:06, mem=2927.7M) ***
[12/06 00:17:43    804s] Processing tracks to init pin-track alignment.
[12/06 00:17:43    804s] z: 2, totalTracks: 1
[12/06 00:17:43    804s] z: 4, totalTracks: 1
[12/06 00:17:43    804s] z: 6, totalTracks: 1
[12/06 00:17:43    804s] z: 8, totalTracks: 1
[12/06 00:17:43    804s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:17:43    804s] All LLGs are deleted
[12/06 00:17:43    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:43    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:43    804s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2927.7M, EPOCH TIME: 1733462263.284031
[12/06 00:17:43    804s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2927.7M, EPOCH TIME: 1733462263.284652
[12/06 00:17:43    804s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 00:17:43    804s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2927.7M, EPOCH TIME: 1733462263.306226
[12/06 00:17:43    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:43    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:43    804s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2927.7M, EPOCH TIME: 1733462263.306769
[12/06 00:17:43    804s] Max number of tech site patterns supported in site array is 256.
[12/06 00:17:43    804s] Core basic site is core
[12/06 00:17:43    804s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2927.7M, EPOCH TIME: 1733462263.326460
[12/06 00:17:43    804s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 00:17:43    804s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:17:43    804s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.173, REAL:0.174, MEM:2927.7M, EPOCH TIME: 1733462263.500072
[12/06 00:17:43    804s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:17:43    804s] SiteArray: use 31,911,936 bytes
[12/06 00:17:43    804s] SiteArray: current memory after site array memory allocation 2958.1M
[12/06 00:17:43    804s] SiteArray: FP blocked sites are writable
[12/06 00:17:43    804s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 00:17:43    804s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2958.1M, EPOCH TIME: 1733462263.573409
[12/06 00:17:45    806s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.630, REAL:1.591, MEM:2958.1M, EPOCH TIME: 1733462265.164441
[12/06 00:17:45    806s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:17:45    806s] Atter site array init, number of instance map data is 0.
[12/06 00:17:45    806s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.953, REAL:1.915, MEM:2958.1M, EPOCH TIME: 1733462265.221911
[12/06 00:17:45    806s] 
[12/06 00:17:45    806s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:17:45    806s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.004, REAL:1.966, MEM:2958.1M, EPOCH TIME: 1733462265.272492
[12/06 00:17:45    806s] 
[12/06 00:17:45    806s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2958.1M, EPOCH TIME: 1733462265.330702
[12/06 00:17:45    806s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2959.7M, EPOCH TIME: 1733462265.353137
[12/06 00:17:45    806s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.046, REAL:0.046, MEM:2975.7M, EPOCH TIME: 1733462265.399284
[12/06 00:17:45    806s] default core: bins with density > 0.750 = 22.70 % ( 1602 / 7056 )
[12/06 00:17:45    806s] Density distribution unevenness ratio = 66.582%
[12/06 00:17:45    806s] Density distribution unevenness ratio (U70) = 29.876%
[12/06 00:17:45    806s] Density distribution unevenness ratio (U80) = 22.048%
[12/06 00:17:45    806s] Density distribution unevenness ratio (U90) = 14.270%
[12/06 00:17:45    806s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.069, REAL:0.069, MEM:2975.7M, EPOCH TIME: 1733462265.399622
[12/06 00:17:45    806s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2975.7M, EPOCH TIME: 1733462265.399673
[12/06 00:17:45    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:45    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:45    806s] All LLGs are deleted
[12/06 00:17:45    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:45    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:17:45    806s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2975.7M, EPOCH TIME: 1733462265.482279
[12/06 00:17:45    806s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2945.3M, EPOCH TIME: 1733462265.483047
[12/06 00:17:45    806s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.093, REAL:0.094, MEM:2945.3M, EPOCH TIME: 1733462265.493637
[12/06 00:17:45    806s] *** Free Virtual Timing Model ...(mem=2945.3M)
[12/06 00:17:46    807s] **INFO: Enable pre-place timing setting for timing analysis
[12/06 00:17:46    807s] Set Using Default Delay Limit as 101.
[12/06 00:17:46    807s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/06 00:17:46    807s] Set Default Net Delay as 0 ps.
[12/06 00:17:46    807s] Set Default Net Load as 0 pF. 
[12/06 00:17:46    807s] **INFO: Analyzing IO path groups for slack adjustment
[12/06 00:17:52    814s] Effort level <high> specified for reg2reg_tmp.1011052 path_group
[12/06 00:17:52    814s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 00:17:52    814s] #################################################################################
[12/06 00:17:52    814s] # Design Stage: PreRoute
[12/06 00:17:52    814s] # Design Name: torus_credit_D_W32
[12/06 00:17:52    814s] # Design Mode: 90nm
[12/06 00:17:52    814s] # Analysis Mode: MMMC Non-OCV 
[12/06 00:17:52    814s] # Parasitics Mode: No SPEF/RCDB 
[12/06 00:17:52    814s] # Signoff Settings: SI Off 
[12/06 00:17:52    814s] #################################################################################
[12/06 00:17:53    814s] Calculate delays in Single mode...
[12/06 00:17:53    815s] Topological Sorting (REAL = 0:00:00.0, MEM = 2920.5M, InitMEM = 2920.5M)
[12/06 00:17:53    815s] Start delay calculation (fullDC) (1 T). (MEM=2920.46)
[12/06 00:17:54    815s] End AAE Lib Interpolated Model. (MEM=2937.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:18:06    828s] Total number of fetched objects 105006
[12/06 00:18:07    829s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 00:18:07    829s] End delay calculation. (MEM=3140.66 CPU=0:00:11.9 REAL=0:00:11.0)
[12/06 00:18:07    829s] End delay calculation (fullDC). (MEM=3140.66 CPU=0:00:14.3 REAL=0:00:14.0)
[12/06 00:18:07    829s] *** CDM Built up (cpu=0:00:15.0  real=0:00:15.0  mem= 3140.7M) ***
[12/06 00:18:12    833s] **INFO: Disable pre-place timing setting for timing analysis
[12/06 00:18:12    834s] Set Using Default Delay Limit as 1000.
[12/06 00:18:12    834s] Set Default Net Delay as 1000 ps.
[12/06 00:18:12    834s] Set Default Net Load as 0.5 pF. 
[12/06 00:18:12    834s] Info: Disable timing driven in postCTS congRepair.
[12/06 00:18:12    834s] 
[12/06 00:18:12    834s] Starting congRepair ...
[12/06 00:18:12    834s] User Input Parameters:
[12/06 00:18:12    834s] - Congestion Driven    : On
[12/06 00:18:12    834s] - Timing Driven        : Off
[12/06 00:18:12    834s] - Area-Violation Based : On
[12/06 00:18:12    834s] - Start Rollback Level : -5
[12/06 00:18:12    834s] - Legalized            : On
[12/06 00:18:12    834s] - Window Based         : Off
[12/06 00:18:12    834s] - eDen incr mode       : Off
[12/06 00:18:12    834s] - Small incr mode      : Off
[12/06 00:18:12    834s] 
[12/06 00:18:12    834s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3125.9M, EPOCH TIME: 1733462292.858744
[12/06 00:18:12    834s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.029, REAL:0.029, MEM:3125.9M, EPOCH TIME: 1733462292.887954
[12/06 00:18:12    834s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3125.9M, EPOCH TIME: 1733462292.888073
[12/06 00:18:12    834s] Starting Early Global Route congestion estimation: mem = 3125.9M
[12/06 00:18:12    834s] (I)      ==================== Layers =====================
[12/06 00:18:12    834s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:18:12    834s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:18:12    834s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:18:12    834s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:18:12    834s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:18:12    834s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:18:12    834s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:18:12    834s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:18:12    834s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:18:12    834s] (I)      Started Import and model ( Curr Mem: 3125.86 MB )
[12/06 00:18:12    834s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:18:13    834s] (I)      == Non-default Options ==
[12/06 00:18:13    834s] (I)      Maximum routing layer                              : 10
[12/06 00:18:13    834s] (I)      Number of threads                                  : 1
[12/06 00:18:13    834s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 00:18:13    834s] (I)      Method to set GCell size                           : row
[12/06 00:18:13    834s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:18:13    834s] (I)      Use row-based GCell size
[12/06 00:18:13    834s] (I)      Use row-based GCell align
[12/06 00:18:13    834s] (I)      layer 0 area = 168000
[12/06 00:18:13    834s] (I)      layer 1 area = 208000
[12/06 00:18:13    834s] (I)      layer 2 area = 208000
[12/06 00:18:13    834s] (I)      layer 3 area = 208000
[12/06 00:18:13    834s] (I)      layer 4 area = 208000
[12/06 00:18:13    834s] (I)      layer 5 area = 208000
[12/06 00:18:13    834s] (I)      layer 6 area = 208000
[12/06 00:18:13    834s] (I)      layer 7 area = 2259999
[12/06 00:18:13    834s] (I)      layer 8 area = 2259999
[12/06 00:18:13    834s] (I)      layer 9 area = 0
[12/06 00:18:13    834s] (I)      GCell unit size   : 3600
[12/06 00:18:13    834s] (I)      GCell multiplier  : 1
[12/06 00:18:13    834s] (I)      GCell row height  : 3600
[12/06 00:18:13    834s] (I)      Actual row height : 3600
[12/06 00:18:13    834s] (I)      GCell align ref   : 4000 4000
[12/06 00:18:13    834s] [NR-eGR] Track table information for default rule: 
[12/06 00:18:13    834s] [NR-eGR] M1 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] M2 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] M3 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] M4 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] M5 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] M6 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] M7 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] M8 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] M9 has single uniform track structure
[12/06 00:18:13    834s] [NR-eGR] AP has single uniform track structure
[12/06 00:18:13    834s] (I)      ================== Default via ==================
[12/06 00:18:13    834s] (I)      +---+--------------------+----------------------+
[12/06 00:18:13    834s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:18:13    834s] (I)      +---+--------------------+----------------------+
[12/06 00:18:13    834s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:18:13    834s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:18:13    834s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:18:13    834s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:18:13    834s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:18:13    834s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:18:13    834s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:18:13    834s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:18:13    834s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:18:13    834s] (I)      +---+--------------------+----------------------+
[12/06 00:18:13    835s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:18:13    835s] [NR-eGR] Read 0 clock shapes
[12/06 00:18:13    835s] [NR-eGR] Read 0 other shapes
[12/06 00:18:13    835s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:18:13    835s] [NR-eGR] #Instance Blockages : 0
[12/06 00:18:13    835s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:18:13    835s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:18:13    835s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:18:13    835s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:18:13    835s] [NR-eGR] #Other Blockages    : 0
[12/06 00:18:13    835s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:18:13    835s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:18:13    835s] [NR-eGR] Read 104893 nets ( ignored 0 )
[12/06 00:18:13    835s] (I)      early_global_route_priority property id does not exist.
[12/06 00:18:13    835s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 00:18:13    835s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 00:18:13    835s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 00:18:13    835s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 00:18:14    835s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 00:18:14    835s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 00:18:14    835s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:18:14    835s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:18:14    835s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:18:14    835s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:18:14    835s] (I)      Number of ignored nets                =      0
[12/06 00:18:14    835s] (I)      Number of connected nets              =      0
[12/06 00:18:14    835s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:18:14    835s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 00:18:14    835s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:18:14    835s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:18:14    835s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:18:14    835s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:18:14    835s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:18:14    835s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:18:14    835s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:18:14    835s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 00:18:14    835s] (I)      Ndr track 0 does not exist
[12/06 00:18:14    835s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:18:14    835s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:18:14    835s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:18:14    835s] (I)      Site width          :   400  (dbu)
[12/06 00:18:14    835s] (I)      Row height          :  3600  (dbu)
[12/06 00:18:14    835s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:18:14    835s] (I)      GCell width         :  3600  (dbu)
[12/06 00:18:14    835s] (I)      GCell height        :  3600  (dbu)
[12/06 00:18:14    835s] (I)      Grid                :   834   834    10
[12/06 00:18:14    835s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:18:14    835s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 00:18:14    835s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 00:18:14    835s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:18:14    835s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:18:14    835s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:18:14    835s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:18:14    835s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:18:14    835s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 00:18:14    835s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:18:14    835s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:18:14    835s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:18:14    835s] (I)      --------------------------------------------------------
[12/06 00:18:14    835s] 
[12/06 00:18:14    835s] [NR-eGR] ============ Routing rule table ============
[12/06 00:18:14    835s] [NR-eGR] Rule id: 0  Nets: 104874
[12/06 00:18:14    835s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:18:14    835s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:18:14    835s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:18:14    835s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:18:14    835s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:18:14    835s] [NR-eGR] ========================================
[12/06 00:18:14    835s] [NR-eGR] 
[12/06 00:18:14    835s] (I)      =============== Blocked Tracks ===============
[12/06 00:18:14    835s] (I)      +-------+---------+----------+---------------+
[12/06 00:18:14    835s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:18:14    835s] (I)      +-------+---------+----------+---------------+
[12/06 00:18:14    835s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:18:14    835s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 00:18:14    835s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 00:18:14    835s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 00:18:14    835s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 00:18:14    835s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 00:18:14    835s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 00:18:14    835s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 00:18:14    835s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 00:18:14    835s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 00:18:14    835s] (I)      +-------+---------+----------+---------------+
[12/06 00:18:14    835s] (I)      Finished Import and model ( CPU: 1.41 sec, Real: 1.38 sec, Curr Mem: 3125.86 MB )
[12/06 00:18:14    835s] (I)      Reset routing kernel
[12/06 00:18:14    835s] (I)      Started Global Routing ( Curr Mem: 3125.86 MB )
[12/06 00:18:14    835s] (I)      totalPins=459504  totalGlobalPin=447672 (97.43%)
[12/06 00:18:14    836s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 00:18:14    836s] [NR-eGR] Layer group 1: route 104874 net(s) in layer range [2, 10]
[12/06 00:18:14    836s] (I)      
[12/06 00:18:14    836s] (I)      ============  Phase 1a Route ============
[12/06 00:18:15    836s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:18:15    836s] (I)      Usage: 2788392 = (1377445 H, 1410947 V) = (7.91% H, 8.29% V) = (2.479e+06um H, 2.540e+06um V)
[12/06 00:18:15    836s] (I)      
[12/06 00:18:15    836s] (I)      ============  Phase 1b Route ============
[12/06 00:18:15    837s] (I)      Usage: 2793237 = (1380491 H, 1412746 V) = (7.93% H, 8.30% V) = (2.485e+06um H, 2.543e+06um V)
[12/06 00:18:15    837s] (I)      Overflow of layer group 1: 0.22% H + 0.75% V. EstWL: 5.027827e+06um
[12/06 00:18:15    837s] (I)      Congestion metric : 0.22%H 0.75%V, 0.97%HV
[12/06 00:18:15    837s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 00:18:15    837s] (I)      
[12/06 00:18:15    837s] (I)      ============  Phase 1c Route ============
[12/06 00:18:15    837s] (I)      Level2 Grid: 167 x 167
[12/06 00:18:16    837s] (I)      Usage: 2793359 = (1380612 H, 1412747 V) = (7.93% H, 8.30% V) = (2.485e+06um H, 2.543e+06um V)
[12/06 00:18:16    837s] (I)      
[12/06 00:18:16    837s] (I)      ============  Phase 1d Route ============
[12/06 00:18:16    837s] (I)      Usage: 2793359 = (1380612 H, 1412747 V) = (7.93% H, 8.30% V) = (2.485e+06um H, 2.543e+06um V)
[12/06 00:18:16    837s] (I)      
[12/06 00:18:16    837s] (I)      ============  Phase 1e Route ============
[12/06 00:18:16    837s] (I)      Usage: 2793359 = (1380612 H, 1412747 V) = (7.93% H, 8.30% V) = (2.485e+06um H, 2.543e+06um V)
[12/06 00:18:16    837s] [NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.73% V. EstWL: 5.028046e+06um
[12/06 00:18:16    837s] (I)      
[12/06 00:18:16    837s] (I)      ============  Phase 1l Route ============
[12/06 00:18:18    839s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 00:18:18    839s] (I)      Layer  2:    5655432    732740     13669           0     6252498    ( 0.00%) 
[12/06 00:18:18    839s] (I)      Layer  3:    5717469    752232      4424           0     6252498    ( 0.00%) 
[12/06 00:18:18    839s] (I)      Layer  4:    5655432    607492      2422           0     6252498    ( 0.00%) 
[12/06 00:18:18    839s] (I)      Layer  5:    4127728    173400      2551           0     6252498    ( 0.00%) 
[12/06 00:18:18    839s] (I)      Layer  6:    4332235    264458      5935           0     6252498    ( 0.00%) 
[12/06 00:18:18    839s] (I)      Layer  7:    6246667    574763       762           0     6252498    ( 0.00%) 
[12/06 00:18:18    839s] (I)      Layer  8:    1561875     98668        51           0     1563124    ( 0.00%) 
[12/06 00:18:18    839s] (I)      Layer  9:    1561875     17080         0           0     1563124    ( 0.00%) 
[12/06 00:18:18    839s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 00:18:18    839s] (I)      Total:      35050303   3220833     29814      139328    40694291    ( 0.34%) 
[12/06 00:18:18    839s] (I)      
[12/06 00:18:18    839s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 00:18:18    839s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/06 00:18:18    839s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/06 00:18:18    839s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[12/06 00:18:18    839s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/06 00:18:18    839s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:18:18    839s] [NR-eGR]      M2 ( 2)      5883( 0.85%)       410( 0.06%)        28( 0.00%)         1( 0.00%)   ( 0.91%) 
[12/06 00:18:18    839s] [NR-eGR]      M3 ( 3)      2511( 0.36%)        72( 0.01%)         3( 0.00%)         0( 0.00%)   ( 0.37%) 
[12/06 00:18:18    839s] [NR-eGR]      M4 ( 4)      1448( 0.21%)        27( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[12/06 00:18:18    839s] [NR-eGR]      M5 ( 5)      2008( 0.29%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[12/06 00:18:18    839s] [NR-eGR]      M6 ( 6)      3961( 0.57%)        26( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.57%) 
[12/06 00:18:18    839s] [NR-eGR]      M7 ( 7)       515( 0.07%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[12/06 00:18:18    839s] [NR-eGR]      M8 ( 8)        51( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/06 00:18:18    839s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:18:18    839s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:18:18    839s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/06 00:18:18    839s] [NR-eGR]        Total     16377( 0.28%)       544( 0.01%)        31( 0.00%)         1( 0.00%)   ( 0.29%) 
[12/06 00:18:18    839s] [NR-eGR] 
[12/06 00:18:18    839s] (I)      Finished Global Routing ( CPU: 4.01 sec, Real: 4.02 sec, Curr Mem: 3205.86 MB )
[12/06 00:18:18    839s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 00:18:18    839s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.16% V
[12/06 00:18:18    839s] Early Global Route congestion estimation runtime: 5.61 seconds, mem = 3205.9M
[12/06 00:18:18    839s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:5.636, REAL:5.611, MEM:3205.9M, EPOCH TIME: 1733462298.499303
[12/06 00:18:18    839s] OPERPROF: Starting HotSpotCal at level 1, MEM:3205.9M, EPOCH TIME: 1733462298.499351
[12/06 00:18:18    839s] [hotspot] +------------+---------------+---------------+
[12/06 00:18:18    839s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 00:18:18    839s] [hotspot] +------------+---------------+---------------+
[12/06 00:18:18    840s] [hotspot] | normalized |         85.90 |        105.11 |
[12/06 00:18:18    840s] [hotspot] +------------+---------------+---------------+
[12/06 00:18:18    840s] Local HotSpot Analysis: normalized max congestion hotspot area = 85.90, normalized total congestion hotspot area = 105.11 (area is in unit of 4 std-cell row bins)
[12/06 00:18:18    840s] [hotspot] max/total 85.90/105.11, big hotspot (>10) total 96.09
[12/06 00:18:18    840s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 00:18:18    840s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:18:18    840s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 00:18:18    840s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:18:18    840s] [hotspot] |  1  |  1382.60   259.40  1469.00   317.00 |       80.35   |
[12/06 00:18:18    840s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:18:18    840s] [hotspot] |  2  |  1037.00   201.80  1094.60   259.40 |        6.03   |
[12/06 00:18:18    840s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:18:18    840s] [hotspot] |  3  |  1411.40   201.80  1469.00   259.40 |        5.64   |
[12/06 00:18:18    840s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:18:18    840s] [hotspot] |  4  |   201.80   979.40   259.40  1037.00 |        4.25   |
[12/06 00:18:18    840s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:18:18    840s] [hotspot] |  5  |  1296.20  1353.80  1353.80  1411.40 |        3.77   |
[12/06 00:18:18    840s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:18:18    840s] Top 5 hotspots total area: 100.03
[12/06 00:18:18    840s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.046, REAL:0.046, MEM:3221.9M, EPOCH TIME: 1733462298.545696
[12/06 00:18:18    840s] 
[12/06 00:18:18    840s] === incrementalPlace Internal Loop 1 ===
[12/06 00:18:18    840s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/06 00:18:18    840s] OPERPROF: Starting IPInitSPData at level 1, MEM:3221.9M, EPOCH TIME: 1733462298.555313
[12/06 00:18:18    840s] Processing tracks to init pin-track alignment.
[12/06 00:18:18    840s] z: 2, totalTracks: 1
[12/06 00:18:18    840s] z: 4, totalTracks: 1
[12/06 00:18:18    840s] z: 6, totalTracks: 1
[12/06 00:18:18    840s] z: 8, totalTracks: 1
[12/06 00:18:18    840s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:18:18    840s] All LLGs are deleted
[12/06 00:18:18    840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:18:18    840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:18:18    840s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3221.9M, EPOCH TIME: 1733462298.617725
[12/06 00:18:18    840s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3221.9M, EPOCH TIME: 1733462298.618357
[12/06 00:18:18    840s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 00:18:18    840s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3221.9M, EPOCH TIME: 1733462298.640241
[12/06 00:18:18    840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:18:18    840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:18:18    840s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3221.9M, EPOCH TIME: 1733462298.640819
[12/06 00:18:18    840s] Max number of tech site patterns supported in site array is 256.
[12/06 00:18:18    840s] Core basic site is core
[12/06 00:18:18    840s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3221.9M, EPOCH TIME: 1733462298.662682
[12/06 00:18:18    840s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 00:18:18    840s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:18:18    840s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.176, REAL:0.177, MEM:3221.9M, EPOCH TIME: 1733462298.839352
[12/06 00:18:18    840s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:18:18    840s] SiteArray: use 31,911,936 bytes
[12/06 00:18:18    840s] SiteArray: current memory after site array memory allocation 3252.3M
[12/06 00:18:18    840s] SiteArray: FP blocked sites are writable
[12/06 00:18:18    840s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 00:18:18    840s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3252.3M, EPOCH TIME: 1733462298.912920
[12/06 00:18:20    841s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.587, REAL:1.589, MEM:3252.3M, EPOCH TIME: 1733462300.501797
[12/06 00:18:20    842s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:18:20    842s] Atter site array init, number of instance map data is 0.
[12/06 00:18:20    842s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.917, REAL:1.920, MEM:3252.3M, EPOCH TIME: 1733462300.561139
[12/06 00:18:20    842s] 
[12/06 00:18:20    842s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:18:20    842s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.971, REAL:1.975, MEM:3252.3M, EPOCH TIME: 1733462300.614749
[12/06 00:18:20    842s] OPERPROF:   Starting post-place ADS at level 2, MEM:3252.3M, EPOCH TIME: 1733462300.614838
[12/06 00:18:20    842s] 
[12/06 00:18:21    842s] ADSU 0.298 -> 0.298. site 6215880.000 -> 6215880.000. GS 14.400
[12/06 00:18:21    842s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.523, REAL:0.524, MEM:3252.3M, EPOCH TIME: 1733462301.138819
[12/06 00:18:21    842s] OPERPROF:   Starting spMPad at level 2, MEM:2981.3M, EPOCH TIME: 1733462301.153253
[12/06 00:18:21    842s] OPERPROF:     Starting spContextMPad at level 3, MEM:2981.3M, EPOCH TIME: 1733462301.159027
[12/06 00:18:21    842s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2981.3M, EPOCH TIME: 1733462301.159080
[12/06 00:18:21    842s] OPERPROF:   Finished spMPad at level 2, CPU:0.091, REAL:0.092, MEM:2981.3M, EPOCH TIME: 1733462301.244891
[12/06 00:18:21    842s] 
[12/06 00:18:21    842s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2981.3M, EPOCH TIME: 1733462301.333757
[12/06 00:18:21    842s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.003, REAL:0.003, MEM:2981.3M, EPOCH TIME: 1733462301.337026
[12/06 00:18:21    842s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2981.3M, EPOCH TIME: 1733462301.349198
[12/06 00:18:21    842s] no activity file in design. spp won't run.
[12/06 00:18:21    842s] [spp] 0
[12/06 00:18:21    842s] [adp] 0:1:1:3
[12/06 00:18:21    842s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.026, REAL:0.026, MEM:2981.3M, EPOCH TIME: 1733462301.374882
[12/06 00:18:21    842s] SP #FI/SF FL/PI 0/0 104284/0
[12/06 00:18:21    842s] OPERPROF: Finished IPInitSPData at level 1, CPU:2.833, REAL:2.839, MEM:2981.3M, EPOCH TIME: 1733462301.393943
[12/06 00:18:21    842s] PP off. flexM 0
[12/06 00:18:21    843s] OPERPROF: Starting CDPad at level 1, MEM:2994.8M, EPOCH TIME: 1733462301.528390
[12/06 00:18:21    843s] 3DP is on.
[12/06 00:18:21    843s] 3DP OF M2 0.020, M4 0.003. Diff 0, Offset 0
[12/06 00:18:21    843s] design sh 0.013. rd 0.200
[12/06 00:18:21    843s] design sh 0.011. rd 0.200
[12/06 00:18:21    843s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/06 00:18:21    843s] design sh 0.010. rd 0.200
[12/06 00:18:24    846s] CDPadU 0.329 -> 0.323. R=0.298, N=104284, GS=1.800
[12/06 00:18:24    846s] OPERPROF: Finished CDPad at level 1, CPU:3.265, REAL:3.276, MEM:3137.1M, EPOCH TIME: 1733462304.804389
[12/06 00:18:24    846s] NP #FI/FS/SF FL/PI: 0/0/0 104284/0
[12/06 00:18:25    846s] no activity file in design. spp won't run.
[12/06 00:18:25    846s] 
[12/06 00:18:25    846s] AB Est...
[12/06 00:18:25    846s] OPERPROF: Starting npPlace at level 1, MEM:3137.1M, EPOCH TIME: 1733462305.187792
[12/06 00:18:25    847s] OPERPROF: Finished npPlace at level 1, CPU:0.703, REAL:0.706, MEM:3388.1M, EPOCH TIME: 1733462305.893337
[12/06 00:18:25    847s] Iteration  6: Skipped, with CDP Off
[12/06 00:18:25    847s] 
[12/06 00:18:25    847s] AB Est...
[12/06 00:18:25    847s] OPERPROF: Starting npPlace at level 1, MEM:3388.1M, EPOCH TIME: 1733462305.967010
[12/06 00:18:26    848s] AB param 98.4% (102573/104284).
[12/06 00:18:26    848s] OPERPROF: Finished npPlace at level 1, CPU:0.700, REAL:0.703, MEM:3539.7M, EPOCH TIME: 1733462306.669643
[12/06 00:18:26    848s] AB WA 0.99. HSB #SP 0
[12/06 00:18:26    848s] AB Full.
[12/06 00:18:27    848s] OPERPROF: Starting npPlace at level 1, MEM:3539.7M, EPOCH TIME: 1733462307.377951
[12/06 00:18:57    878s] Iteration  7: Total net bbox = 1.644e+06 (8.03e+05 8.41e+05)
[12/06 00:18:57    878s]               Est.  stn bbox = 2.658e+06 (1.48e+06 1.18e+06)
[12/06 00:18:57    878s]               cpu = 0:00:29.4 real = 0:00:30.0 mem = 3467.7M
[12/06 00:18:57    878s] OPERPROF: Finished npPlace at level 1, CPU:29.920, REAL:30.193, MEM:3467.7M, EPOCH TIME: 1733462337.570455
[12/06 00:18:57    878s] 
[12/06 00:18:57    878s] AB Est...
[12/06 00:18:57    878s] no activity file in design. spp won't run.
[12/06 00:18:57    878s] NP #FI/FS/SF FL/PI: 0/0/0 104284/0
[12/06 00:18:58    879s] no activity file in design. spp won't run.
[12/06 00:18:58    879s] OPERPROF: Starting npPlace at level 1, MEM:3467.7M, EPOCH TIME: 1733462338.076388
[12/06 00:18:58    879s] AB param 99.6% (103876/104284).
[12/06 00:18:58    879s] OPERPROF: Finished npPlace at level 1, CPU:0.664, REAL:0.666, MEM:3451.7M, EPOCH TIME: 1733462338.742278
[12/06 00:18:58    879s] AB WA 1.00. HSB #SP 0
[12/06 00:18:58    879s] AB Full.
[12/06 00:18:59    880s] OPERPROF: Starting npPlace at level 1, MEM:3451.7M, EPOCH TIME: 1733462339.431285
[12/06 00:19:42    923s] Iteration  8: Total net bbox = 1.573e+06 (7.82e+05 7.91e+05)
[12/06 00:19:42    923s]               Est.  stn bbox = 2.658e+06 (1.50e+06 1.15e+06)
[12/06 00:19:42    923s]               cpu = 0:00:42.5 real = 0:00:43.0 mem = 3409.7M
[12/06 00:19:42    923s] OPERPROF: Finished npPlace at level 1, CPU:42.964, REAL:43.375, MEM:3409.7M, EPOCH TIME: 1733462382.806374
[12/06 00:19:42    923s] 
[12/06 00:19:42    923s] AB Est...
[12/06 00:19:42    923s] no activity file in design. spp won't run.
[12/06 00:19:42    923s] NP #FI/FS/SF FL/PI: 0/0/0 104284/0
[12/06 00:19:43    924s] no activity file in design. spp won't run.
[12/06 00:19:43    924s] OPERPROF: Starting npPlace at level 1, MEM:3409.7M, EPOCH TIME: 1733462383.327150
[12/06 00:19:44    924s] AB param 99.7% (104020/104284).
[12/06 00:19:44    924s] OPERPROF: Finished npPlace at level 1, CPU:0.730, REAL:0.691, MEM:3393.7M, EPOCH TIME: 1733462384.017724
[12/06 00:19:44    924s] AB WA 1.00. HSB #SP 0
[12/06 00:19:44    924s] AB Full.
[12/06 00:19:44    925s] OPERPROF: Starting npPlace at level 1, MEM:3393.7M, EPOCH TIME: 1733462384.692775
[12/06 00:20:45    986s] Iteration  9: Total net bbox = 1.721e+06 (8.56e+05 8.66e+05)
[12/06 00:20:45    986s]               Est.  stn bbox = 2.850e+06 (1.60e+06 1.25e+06)
[12/06 00:20:45    986s]               cpu = 0:01:00 real = 0:01:00.0 mem = 3374.7M
[12/06 00:20:45    986s] OPERPROF: Finished npPlace at level 1, CPU:60.716, REAL:61.293, MEM:3374.7M, EPOCH TIME: 1733462445.986142
[12/06 00:20:46    986s] 
[12/06 00:20:46    986s] AB Est...
[12/06 00:20:46    986s] no activity file in design. spp won't run.
[12/06 00:20:46    986s] NP #FI/FS/SF FL/PI: 0/0/0 104284/0
[12/06 00:20:46    986s] no activity file in design. spp won't run.
[12/06 00:20:46    986s] OPERPROF: Starting npPlace at level 1, MEM:3374.7M, EPOCH TIME: 1733462446.509271
[12/06 00:20:47    987s] AB param 98.9% (103156/104284).
[12/06 00:20:47    987s] OPERPROF: Finished npPlace at level 1, CPU:0.771, REAL:0.774, MEM:3358.7M, EPOCH TIME: 1733462447.282833
[12/06 00:20:47    987s] AB WA 0.99. HSB #SP 0
[12/06 00:20:47    987s] AB Full.
[12/06 00:20:47    988s] OPERPROF: Starting npPlace at level 1, MEM:3358.7M, EPOCH TIME: 1733462447.954185
[12/06 00:20:49    989s] Starting Early Global Route supply map. mem = 3396.9M
[12/06 00:20:49    989s] (I)      ==================== Layers =====================
[12/06 00:20:49    989s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:20:49    989s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:20:49    989s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:20:49    989s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:20:49    989s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:20:49    989s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:20:49    989s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:20:49    989s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:20:49    989s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:20:50    990s] Finished Early Global Route supply map. mem = 3555.1M
[12/06 00:23:24   1144s] Iteration 10: Total net bbox = 1.750e+06 (8.71e+05 8.79e+05)
[12/06 00:23:24   1144s]               Est.  stn bbox = 2.880e+06 (1.62e+06 1.26e+06)
[12/06 00:23:24   1144s]               cpu = 0:02:36 real = 0:02:36 mem = 3411.1M
[12/06 00:23:24   1144s] OPERPROF: Finished npPlace at level 1, CPU:156.410, REAL:156.992, MEM:3411.1M, EPOCH TIME: 1733462604.945988
[12/06 00:23:25   1144s] Legalizing MH Cells... 0 / 0 (level 8)
[12/06 00:23:25   1144s] No instances found in the vector
[12/06 00:23:25   1144s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3411.1M, DRC: 0)
[12/06 00:23:25   1144s] 0 (out of 0) MH cells were successfully legalized.
[12/06 00:23:25   1144s] Legalizing MH Cells... 0 / 0 (level 100)
[12/06 00:23:25   1144s] No instances found in the vector
[12/06 00:23:25   1144s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3411.1M, DRC: 0)
[12/06 00:23:25   1144s] 0 (out of 0) MH cells were successfully legalized.
[12/06 00:23:25   1144s] no activity file in design. spp won't run.
[12/06 00:23:25   1144s] NP #FI/FS/SF FL/PI: 0/0/0 104284/0
[12/06 00:23:25   1145s] no activity file in design. spp won't run.
[12/06 00:23:26   1145s] OPERPROF: Starting npPlace at level 1, MEM:3411.1M, EPOCH TIME: 1733462606.045656
[12/06 00:25:45   1284s] Iteration 11: Total net bbox = 1.789e+06 (8.91e+05 8.99e+05)
[12/06 00:25:45   1284s]               Est.  stn bbox = 2.925e+06 (1.64e+06 1.29e+06)
[12/06 00:25:45   1284s]               cpu = 0:02:18 real = 0:02:19 mem = 3501.8M
[12/06 00:27:17   1376s] Iteration 12: Total net bbox = 1.886e+06 (9.31e+05 9.55e+05)
[12/06 00:27:17   1376s]               Est.  stn bbox = 3.023e+06 (1.68e+06 1.34e+06)
[12/06 00:27:17   1376s]               cpu = 0:01:32 real = 0:01:32 mem = 3810.9M
[12/06 00:27:17   1376s] GP RA stats: MHOnly 0 nrInst 104284 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/06 00:27:46   1405s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3836.7M, EPOCH TIME: 1733462866.314975
[12/06 00:27:46   1405s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.236, REAL:0.236, MEM:3884.7M, EPOCH TIME: 1733462866.551111
[12/06 00:27:46   1405s] Iteration 13: Total net bbox = 1.816e+06 (8.76e+05 9.40e+05)
[12/06 00:27:46   1405s]               Est.  stn bbox = 2.939e+06 (1.61e+06 1.33e+06)
[12/06 00:27:46   1405s]               cpu = 0:00:28.5 real = 0:00:29.0 mem = 3825.7M
[12/06 00:27:46   1405s] OPERPROF: Finished npPlace at level 1, CPU:259.639, REAL:260.531, MEM:3825.7M, EPOCH TIME: 1733462866.576531
[12/06 00:27:46   1405s] Legalizing MH Cells... 0 / 0 (level 9)
[12/06 00:27:46   1405s] No instances found in the vector
[12/06 00:27:46   1405s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3809.7M, DRC: 0)
[12/06 00:27:46   1405s] 0 (out of 0) MH cells were successfully legalized.
[12/06 00:27:46   1405s] Move report: Congestion Driven Placement moves 104270 insts, mean move: 28.70 um, max move: 434.67 um 
[12/06 00:27:46   1405s] 	Max move on inst (ys[0].xs[1].client_xy/U28): (1108.80, 137.00) --> (891.95, 354.83)
[12/06 00:27:46   1405s] no activity file in design. spp won't run.
[12/06 00:27:46   1405s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3809.7M, EPOCH TIME: 1733462866.723286
[12/06 00:27:46   1405s] Saved padding area to DB
[12/06 00:27:46   1405s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3809.7M, EPOCH TIME: 1733462866.735264
[12/06 00:27:46   1405s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.067, REAL:0.067, MEM:3809.7M, EPOCH TIME: 1733462866.802572
[12/06 00:27:46   1405s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3809.7M, EPOCH TIME: 1733462866.839909
[12/06 00:27:46   1405s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 00:27:46   1405s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.041, REAL:0.041, MEM:3809.7M, EPOCH TIME: 1733462866.881147
[12/06 00:27:46   1405s] All LLGs are deleted
[12/06 00:27:46   1405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:27:46   1405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:27:46   1405s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3809.7M, EPOCH TIME: 1733462866.908998
[12/06 00:27:46   1405s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3779.3M, EPOCH TIME: 1733462866.909789
[12/06 00:27:46   1405s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.198, REAL:0.199, MEM:3779.3M, EPOCH TIME: 1733462866.922288
[12/06 00:27:46   1405s] 
[12/06 00:27:46   1405s] Finished Incremental Placement (cpu=0:09:26, real=0:09:28, mem=3779.3M)
[12/06 00:27:46   1405s] CongRepair sets shifter mode to gplace
[12/06 00:27:46   1405s] TDRefine: refinePlace mode is spiral
[12/06 00:27:46   1405s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3779.3M, EPOCH TIME: 1733462866.922528
[12/06 00:27:46   1405s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3779.3M, EPOCH TIME: 1733462866.922566
[12/06 00:27:46   1405s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3779.3M, EPOCH TIME: 1733462866.922612
[12/06 00:27:46   1405s] Processing tracks to init pin-track alignment.
[12/06 00:27:46   1405s] z: 2, totalTracks: 1
[12/06 00:27:46   1405s] z: 4, totalTracks: 1
[12/06 00:27:46   1405s] z: 6, totalTracks: 1
[12/06 00:27:46   1405s] z: 8, totalTracks: 1
[12/06 00:27:46   1405s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:27:46   1405s] All LLGs are deleted
[12/06 00:27:46   1405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:27:46   1405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:27:46   1405s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3779.3M, EPOCH TIME: 1733462866.973033
[12/06 00:27:46   1405s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:3779.3M, EPOCH TIME: 1733462866.973565
[12/06 00:27:46   1405s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 00:27:46   1405s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3779.3M, EPOCH TIME: 1733462866.998447
[12/06 00:27:47   1405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:27:47   1405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:27:47   1405s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3779.3M, EPOCH TIME: 1733462867.001258
[12/06 00:27:47   1405s] Max number of tech site patterns supported in site array is 256.
[12/06 00:27:47   1405s] Core basic site is core
[12/06 00:27:47   1405s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3779.3M, EPOCH TIME: 1733462867.021614
[12/06 00:27:47   1405s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 00:27:47   1405s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:27:47   1405s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.196, REAL:0.196, MEM:3779.3M, EPOCH TIME: 1733462867.217969
[12/06 00:27:47   1405s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:27:47   1405s] SiteArray: use 31,911,936 bytes
[12/06 00:27:47   1405s] SiteArray: current memory after site array memory allocation 3809.7M
[12/06 00:27:47   1405s] SiteArray: FP blocked sites are writable
[12/06 00:27:47   1406s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 00:27:47   1406s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3809.7M, EPOCH TIME: 1733462867.294315
[12/06 00:27:48   1407s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:1.577, REAL:1.579, MEM:3809.7M, EPOCH TIME: 1733462868.873600
[12/06 00:27:48   1407s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:27:48   1407s] Atter site array init, number of instance map data is 0.
[12/06 00:27:48   1407s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:1.926, REAL:1.929, MEM:3809.7M, EPOCH TIME: 1733462868.930665
[12/06 00:27:48   1407s] 
[12/06 00:27:48   1407s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:27:48   1407s] OPERPROF:         Starting CMU at level 5, MEM:3809.7M, EPOCH TIME: 1733462868.968473
[12/06 00:27:48   1407s] OPERPROF:         Finished CMU at level 5, CPU:0.006, REAL:0.006, MEM:3809.7M, EPOCH TIME: 1733462868.974133
[12/06 00:27:48   1407s] 
[12/06 00:27:48   1407s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:27:48   1407s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:1.990, REAL:1.994, MEM:3809.7M, EPOCH TIME: 1733462868.992039
[12/06 00:27:48   1407s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3809.7M, EPOCH TIME: 1733462868.992097
[12/06 00:27:49   1407s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.026, REAL:0.026, MEM:3026.7M, EPOCH TIME: 1733462869.018590
[12/06 00:27:49   1407s] 
[12/06 00:27:49   1407s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:03.0, mem=3026.7MB).
[12/06 00:27:49   1407s] OPERPROF:     Finished DPlace-Init at level 3, CPU:2.195, REAL:2.199, MEM:3026.7M, EPOCH TIME: 1733462869.121848
[12/06 00:27:49   1407s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:2.195, REAL:2.199, MEM:3026.7M, EPOCH TIME: 1733462869.121882
[12/06 00:27:49   1407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1011052.2
[12/06 00:27:49   1407s] OPERPROF:   Starting RefinePlace at level 2, MEM:3026.7M, EPOCH TIME: 1733462869.121966
[12/06 00:27:49   1407s] *** Starting refinePlace (0:23:28 mem=3026.7M) ***
[12/06 00:27:49   1407s] Total net bbox length = 1.957e+06 (9.947e+05 9.620e+05) (ext = 1.783e+04)
[12/06 00:27:49   1407s] 
[12/06 00:27:49   1407s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:27:49   1408s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:27:49   1408s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:27:49   1408s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:27:49   1408s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3026.7M, EPOCH TIME: 1733462869.302205
[12/06 00:27:49   1408s] Starting refinePlace ...
[12/06 00:27:49   1408s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:27:49   1408s] High fence density, enabling CRLP fence handling
[12/06 00:27:49   1408s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:27:49   1408s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3033.9M, EPOCH TIME: 1733462869.520760
[12/06 00:27:49   1408s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.520868
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.013, REAL:0.013, MEM:3033.9M, EPOCH TIME: 1733462869.533984
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.534026
[12/06 00:27:49   1408s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1733462869.534161
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.534198
[12/06 00:27:49   1408s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.012, REAL:0.012, MEM:3033.9M, EPOCH TIME: 1733462869.546311
[12/06 00:27:49   1408s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.026, REAL:0.026, MEM:3033.9M, EPOCH TIME: 1733462869.546414
[12/06 00:27:49   1408s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3033.9M, EPOCH TIME: 1733462869.556953
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.557003
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462869.559045
[12/06 00:27:49   1408s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:27:49   1408s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:49   1408s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462869.559110
[12/06 00:27:49   1408s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3033.9M, EPOCH TIME: 1733462869.688354
[12/06 00:27:49   1408s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.688443
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.016, REAL:0.016, MEM:3033.9M, EPOCH TIME: 1733462869.704086
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.704119
[12/06 00:27:49   1408s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1733462869.704346
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.704372
[12/06 00:27:49   1408s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.012, REAL:0.012, MEM:3033.9M, EPOCH TIME: 1733462869.716820
[12/06 00:27:49   1408s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.028, REAL:0.029, MEM:3033.9M, EPOCH TIME: 1733462869.716931
[12/06 00:27:49   1408s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3033.9M, EPOCH TIME: 1733462869.727039
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.727083
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.003, MEM:3033.9M, EPOCH TIME: 1733462869.729584
[12/06 00:27:49   1408s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:27:49   1408s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:49   1408s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.003, REAL:0.003, MEM:3033.9M, EPOCH TIME: 1733462869.729640
[12/06 00:27:49   1408s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3033.9M, EPOCH TIME: 1733462869.852815
[12/06 00:27:49   1408s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.852900
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.015, REAL:0.015, MEM:3033.9M, EPOCH TIME: 1733462869.868346
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.868389
[12/06 00:27:49   1408s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1733462869.868547
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.868585
[12/06 00:27:49   1408s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3033.9M, EPOCH TIME: 1733462869.882186
[12/06 00:27:49   1408s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.029, REAL:0.029, MEM:3033.9M, EPOCH TIME: 1733462869.882238
[12/06 00:27:49   1408s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3033.9M, EPOCH TIME: 1733462869.893794
[12/06 00:27:49   1408s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3033.9M, EPOCH TIME: 1733462869.893867
[12/06 00:27:49   1408s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462869.895774
[12/06 00:27:49   1408s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:27:49   1408s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:49   1408s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462869.895916
[12/06 00:27:50   1408s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.023016
[12/06 00:27:50   1408s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:50   1408s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.023100
[12/06 00:27:50   1408s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.017, REAL:0.017, MEM:3033.9M, EPOCH TIME: 1733462870.040428
[12/06 00:27:50   1408s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.040474
[12/06 00:27:50   1408s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1408s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1733462870.040625
[12/06 00:27:50   1408s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.040661
[12/06 00:27:50   1408s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:50   1408s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.013, REAL:0.013, MEM:3033.9M, EPOCH TIME: 1733462870.053410
[12/06 00:27:50   1408s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.030, REAL:0.030, MEM:3033.9M, EPOCH TIME: 1733462870.053462
[12/06 00:27:50   1408s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.064435
[12/06 00:27:50   1408s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.064507
[12/06 00:27:50   1408s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462870.066562
[12/06 00:27:50   1408s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:27:50   1408s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:50   1408s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462870.066687
[12/06 00:27:50   1408s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.193657
[12/06 00:27:50   1408s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:50   1408s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.193741
[12/06 00:27:50   1408s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.012, REAL:0.012, MEM:3033.9M, EPOCH TIME: 1733462870.205803
[12/06 00:27:50   1408s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.205884
[12/06 00:27:50   1408s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1408s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1733462870.206116
[12/06 00:27:50   1408s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.206358
[12/06 00:27:50   1408s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:50   1408s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.015, MEM:3033.9M, EPOCH TIME: 1733462870.220887
[12/06 00:27:50   1408s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.027, REAL:0.027, MEM:3033.9M, EPOCH TIME: 1733462870.220969
[12/06 00:27:50   1408s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.231841
[12/06 00:27:50   1408s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.231885
[12/06 00:27:50   1408s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462870.234283
[12/06 00:27:50   1408s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:27:50   1408s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:50   1408s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.003, MEM:3033.9M, EPOCH TIME: 1733462870.234342
[12/06 00:27:50   1409s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.361309
[12/06 00:27:50   1409s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.361395
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.012, REAL:0.012, MEM:3033.9M, EPOCH TIME: 1733462870.373129
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.373214
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1733462870.373393
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.373434
[12/06 00:27:50   1409s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3033.9M, EPOCH TIME: 1733462870.387717
[12/06 00:27:50   1409s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.026, REAL:0.027, MEM:3033.9M, EPOCH TIME: 1733462870.387819
[12/06 00:27:50   1409s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.400247
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.400324
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462870.402188
[12/06 00:27:50   1409s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:27:50   1409s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:50   1409s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462870.402298
[12/06 00:27:50   1409s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.533014
[12/06 00:27:50   1409s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.533100
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.013, REAL:0.013, MEM:3033.9M, EPOCH TIME: 1733462870.545685
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.545764
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1733462870.545943
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.545984
[12/06 00:27:50   1409s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3033.9M, EPOCH TIME: 1733462870.560335
[12/06 00:27:50   1409s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.027, REAL:0.027, MEM:3033.9M, EPOCH TIME: 1733462870.560437
[12/06 00:27:50   1409s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.574396
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.574440
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.003, REAL:0.003, MEM:3033.9M, EPOCH TIME: 1733462870.576997
[12/06 00:27:50   1409s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:27:50   1409s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:50   1409s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.003, REAL:0.003, MEM:3033.9M, EPOCH TIME: 1733462870.577055
[12/06 00:27:50   1409s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.726021
[12/06 00:27:50   1409s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.726110
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.012, REAL:0.012, MEM:3033.9M, EPOCH TIME: 1733462870.738004
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.738084
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1733462870.738272
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.738313
[12/06 00:27:50   1409s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3033.9M, EPOCH TIME: 1733462870.752783
[12/06 00:27:50   1409s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.027, REAL:0.027, MEM:3033.9M, EPOCH TIME: 1733462870.752884
[12/06 00:27:50   1409s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3033.9M, EPOCH TIME: 1733462870.766833
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3033.9M, EPOCH TIME: 1733462870.766879
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3033.9M, EPOCH TIME: 1733462870.769338
[12/06 00:27:50   1409s] ** Cut row section cpu time 0:00:00.0.
[12/06 00:27:50   1409s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:50   1409s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.003, REAL:0.003, MEM:3033.9M, EPOCH TIME: 1733462870.769401
[12/06 00:27:50   1409s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3038.9M, EPOCH TIME: 1733462870.943483
[12/06 00:27:50   1409s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.943591
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.014, REAL:0.014, MEM:3038.9M, EPOCH TIME: 1733462870.957258
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.957291
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3038.9M, EPOCH TIME: 1733462870.957596
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.957720
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3038.9M, EPOCH TIME: 1733462870.958019
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.958071
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3038.9M, EPOCH TIME: 1733462870.958256
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.958440
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3038.9M, EPOCH TIME: 1733462870.958602
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.958803
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3038.9M, EPOCH TIME: 1733462870.959068
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.959222
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3038.9M, EPOCH TIME: 1733462870.959382
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.959570
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3038.9M, EPOCH TIME: 1733462870.959732
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.959918
[12/06 00:27:50   1409s] DDP initSite2 nrRow 109 nrJob 109
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3038.9M, EPOCH TIME: 1733462870.960079
[12/06 00:27:50   1409s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3038.9M, EPOCH TIME: 1733462870.960304
[12/06 00:27:50   1409s] DDP markSite nrRow 831 nrJob 831
[12/06 00:27:50   1409s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.018, REAL:0.019, MEM:3038.9M, EPOCH TIME: 1733462870.978884
[12/06 00:27:50   1409s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.034, REAL:0.036, MEM:3038.9M, EPOCH TIME: 1733462870.979016
[12/06 00:27:51   1409s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3046.2M, EPOCH TIME: 1733462871.017221
[12/06 00:27:51   1409s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3046.2M, EPOCH TIME: 1733462871.017293
[12/06 00:27:51   1409s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.088, REAL:0.089, MEM:3046.2M, EPOCH TIME: 1733462871.105832
[12/06 00:27:51   1409s] ** Cut row section cpu time 0:00:00.1.
[12/06 00:27:51   1409s]  ** Cut row section real time 0:00:00.0.
[12/06 00:27:51   1409s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.089, REAL:0.089, MEM:3046.2M, EPOCH TIME: 1733462871.106683
[12/06 00:27:52   1411s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 00:27:52   1411s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:03.0, mem=3046.2MB) @(0:23:28 - 0:23:31).
[12/06 00:27:52   1411s] Move report: preRPlace moves 104269 insts, mean move: 5.90 um, max move: 223.61 um 
[12/06 00:27:52   1411s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[25][31]): (925.39, 173.00) --> (967.20, 354.80)
[12/06 00:27:52   1411s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1, constraint:Fence
[12/06 00:27:52   1411s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 00:27:52   1411s] Placement tweakage begins.
[12/06 00:27:53   1411s] wire length = 3.515e+06
[12/06 00:27:58   1417s] wire length = 3.396e+06
[12/06 00:27:58   1417s] Placement tweakage ends.
[12/06 00:27:58   1417s] Move report: tweak moves 28969 insts, mean move: 3.37 um, max move: 43.20 um 
[12/06 00:27:58   1417s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U523): (991.40, 351.20) --> (1034.60, 351.20)
[12/06 00:27:58   1417s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.9, real=0:00:06.0, mem=3160.5MB) @(0:23:31 - 0:23:37).
[12/06 00:27:58   1417s] 
[12/06 00:27:58   1417s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 00:28:02   1420s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][24]' (Cell EDFQD1).
[12/06 00:28:02   1420s] Type 'man IMPSP-2020' for more detail.
[12/06 00:28:02   1420s] **WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
[12/06 00:28:02   1420s] To increase the message display limit, refer to the product command reference manual.
[12/06 00:28:06   1424s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9e601f4e08.
[12/06 00:28:06   1424s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 00:28:06   1424s] 
[12/06 00:28:06   1424s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 00:28:06   1424s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9e601f4e08.
[12/06 00:28:06   1424s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 00:28:06   1424s] Move report: legalization moves 38977 insts, mean move: 29.74 um, max move: 302.80 um spiral
[12/06 00:28:06   1424s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/U47): (1296.40, 1317.80) --> (1449.80, 1467.20)
[12/06 00:28:06   1424s] [CPU] RefinePlace/Spiral (cpu=0:00:04.6, real=0:00:05.0)
[12/06 00:28:06   1424s] [CPU] RefinePlace/Commit (cpu=0:00:03.0, real=0:00:03.0), EEQ(cpu=0:00:00.1, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:03.0), leftOver(cpu=0:00:01.1, real=0:00:00.0)
[12/06 00:28:06   1424s] [CPU] RefinePlace/Legalization (cpu=0:00:07.8, real=0:00:08.0, mem=3128.5MB) @(0:23:37 - 0:23:45).
[12/06 00:28:06   1424s] **ERROR: (IMPSP-2021):	Could not legalize <13993> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[12/06 00:28:06   1425s] Move report: Detail placement moves 104270 insts, mean move: 15.19 um, max move: 302.79 um 
[12/06 00:28:06   1425s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/U47): (1296.42, 1317.79) --> (1449.80, 1467.20)
[12/06 00:28:06   1425s] 	Runtime: CPU: 0:00:17.0 REAL: 0:00:17.0 MEM: 3128.5MB
[12/06 00:28:06   1425s] Statistics of distance of Instance movement in refine placement:
[12/06 00:28:06   1425s]   maximum (X+Y) =       302.79 um
[12/06 00:28:06   1425s]   inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/U47) with max move: (1296.42, 1317.79) -> (1449.8, 1467.2)
[12/06 00:28:06   1425s]   mean    (X+Y) =        15.19 um
[12/06 00:28:06   1425s] Total instances flipped for legalization: 6
[12/06 00:28:06   1425s] Summary Report:
[12/06 00:28:06   1425s] Instances move: 104270 (out of 104284 movable)
[12/06 00:28:06   1425s] Instances flipped: 6
[12/06 00:28:06   1425s] Mean displacement: 15.19 um
[12/06 00:28:06   1425s] Max displacement: 302.79 um (Instance: ys[2].xs[2].torus_switch_xy/west_conn_rx/U47) (1296.42, 1317.79) -> (1449.8, 1467.2)
[12/06 00:28:06   1425s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1, constraint:Fence
[12/06 00:28:06   1425s] Total instances moved : 104270
[12/06 00:28:06   1425s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:17.025, REAL:17.072, MEM:3128.5M, EPOCH TIME: 1733462886.373808
[12/06 00:28:06   1425s] Total net bbox length = 4.239e+06 (2.114e+06 2.125e+06) (ext = 1.765e+04)
[12/06 00:28:06   1425s] Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 3128.5MB
[12/06 00:28:06   1425s] [CPU] RefinePlace/total (cpu=0:00:17.2, real=0:00:17.0, mem=3128.5MB) @(0:23:28 - 0:23:45).
[12/06 00:28:06   1425s] *** Finished refinePlace (0:23:45 mem=3128.5M) ***
[12/06 00:28:06   1425s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1011052.2
[12/06 00:28:06   1425s] OPERPROF:   Finished RefinePlace at level 2, CPU:17.252, REAL:17.300, MEM:3128.5M, EPOCH TIME: 1733462886.421572
[12/06 00:28:06   1425s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3128.5M, EPOCH TIME: 1733462886.421611
[12/06 00:28:06   1425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:103142).
[12/06 00:28:06   1425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:06   1425s] All LLGs are deleted
[12/06 00:28:06   1425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:06   1425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:06   1425s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3128.5M, EPOCH TIME: 1733462886.528207
[12/06 00:28:06   1425s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3098.0M, EPOCH TIME: 1733462886.529012
[12/06 00:28:06   1425s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.124, REAL:0.124, MEM:2962.0M, EPOCH TIME: 1733462886.545872
[12/06 00:28:06   1425s] OPERPROF: Finished RefinePlace2 at level 1, CPU:19.571, REAL:19.623, MEM:2962.0M, EPOCH TIME: 1733462886.545944
[12/06 00:28:06   1425s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2962.0M, EPOCH TIME: 1733462886.546492
[12/06 00:28:06   1425s] Starting Early Global Route congestion estimation: mem = 2962.0M
[12/06 00:28:06   1425s] (I)      ==================== Layers =====================
[12/06 00:28:06   1425s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:06   1425s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:28:06   1425s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:06   1425s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:28:06   1425s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:28:06   1425s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:06   1425s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:28:06   1425s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:28:06   1425s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:06   1425s] (I)      Started Import and model ( Curr Mem: 2962.03 MB )
[12/06 00:28:06   1425s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:28:07   1425s] (I)      == Non-default Options ==
[12/06 00:28:07   1425s] (I)      Maximum routing layer                              : 10
[12/06 00:28:07   1425s] (I)      Number of threads                                  : 1
[12/06 00:28:07   1425s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 00:28:07   1425s] (I)      Method to set GCell size                           : row
[12/06 00:28:07   1425s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:28:07   1425s] (I)      Use row-based GCell size
[12/06 00:28:07   1425s] (I)      Use row-based GCell align
[12/06 00:28:07   1425s] (I)      layer 0 area = 168000
[12/06 00:28:07   1425s] (I)      layer 1 area = 208000
[12/06 00:28:07   1425s] (I)      layer 2 area = 208000
[12/06 00:28:07   1425s] (I)      layer 3 area = 208000
[12/06 00:28:07   1425s] (I)      layer 4 area = 208000
[12/06 00:28:07   1425s] (I)      layer 5 area = 208000
[12/06 00:28:07   1425s] (I)      layer 6 area = 208000
[12/06 00:28:07   1425s] (I)      layer 7 area = 2259999
[12/06 00:28:07   1425s] (I)      layer 8 area = 2259999
[12/06 00:28:07   1425s] (I)      layer 9 area = 0
[12/06 00:28:07   1425s] (I)      GCell unit size   : 3600
[12/06 00:28:07   1425s] (I)      GCell multiplier  : 1
[12/06 00:28:07   1425s] (I)      GCell row height  : 3600
[12/06 00:28:07   1425s] (I)      Actual row height : 3600
[12/06 00:28:07   1425s] (I)      GCell align ref   : 4000 4000
[12/06 00:28:07   1425s] [NR-eGR] Track table information for default rule: 
[12/06 00:28:07   1425s] [NR-eGR] M1 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] M2 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] M3 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] M4 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] M5 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] M6 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] M7 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] M8 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] M9 has single uniform track structure
[12/06 00:28:07   1425s] [NR-eGR] AP has single uniform track structure
[12/06 00:28:07   1425s] (I)      ================== Default via ==================
[12/06 00:28:07   1425s] (I)      +---+--------------------+----------------------+
[12/06 00:28:07   1425s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:28:07   1425s] (I)      +---+--------------------+----------------------+
[12/06 00:28:07   1425s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:28:07   1425s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:28:07   1425s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:28:07   1425s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:28:07   1425s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:28:07   1425s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:28:07   1425s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:28:07   1425s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:28:07   1425s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:28:07   1425s] (I)      +---+--------------------+----------------------+
[12/06 00:28:07   1425s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:28:07   1425s] [NR-eGR] Read 0 clock shapes
[12/06 00:28:07   1425s] [NR-eGR] Read 0 other shapes
[12/06 00:28:07   1425s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:28:07   1425s] [NR-eGR] #Instance Blockages : 0
[12/06 00:28:07   1425s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:28:07   1425s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:28:07   1425s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:28:07   1425s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:28:07   1425s] [NR-eGR] #Other Blockages    : 0
[12/06 00:28:07   1425s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:28:07   1425s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:28:07   1426s] [NR-eGR] Read 104893 nets ( ignored 0 )
[12/06 00:28:07   1426s] (I)      early_global_route_priority property id does not exist.
[12/06 00:28:07   1426s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 00:28:07   1426s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:28:07   1426s] (I)      Number of ignored nets                =      0
[12/06 00:28:07   1426s] (I)      Number of connected nets              =      0
[12/06 00:28:07   1426s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:28:07   1426s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 00:28:07   1426s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:28:07   1426s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:28:07   1426s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:28:07   1426s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:28:07   1426s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:28:07   1426s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:28:07   1426s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:28:07   1426s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 00:28:07   1426s] (I)      Ndr track 0 does not exist
[12/06 00:28:07   1426s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:28:07   1426s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:28:07   1426s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:28:07   1426s] (I)      Site width          :   400  (dbu)
[12/06 00:28:07   1426s] (I)      Row height          :  3600  (dbu)
[12/06 00:28:07   1426s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:28:07   1426s] (I)      GCell width         :  3600  (dbu)
[12/06 00:28:07   1426s] (I)      GCell height        :  3600  (dbu)
[12/06 00:28:07   1426s] (I)      Grid                :   834   834    10
[12/06 00:28:07   1426s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:28:07   1426s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 00:28:07   1426s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 00:28:07   1426s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:28:07   1426s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:28:07   1426s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:28:07   1426s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:28:07   1426s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:28:07   1426s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 00:28:07   1426s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:28:07   1426s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:28:07   1426s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:28:07   1426s] (I)      --------------------------------------------------------
[12/06 00:28:07   1426s] 
[12/06 00:28:07   1426s] [NR-eGR] ============ Routing rule table ============
[12/06 00:28:07   1426s] [NR-eGR] Rule id: 0  Nets: 104875
[12/06 00:28:07   1426s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:28:07   1426s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:28:07   1426s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:28:07   1426s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:28:07   1426s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:28:07   1426s] [NR-eGR] ========================================
[12/06 00:28:07   1426s] [NR-eGR] 
[12/06 00:28:07   1426s] (I)      =============== Blocked Tracks ===============
[12/06 00:28:07   1426s] (I)      +-------+---------+----------+---------------+
[12/06 00:28:07   1426s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:28:07   1426s] (I)      +-------+---------+----------+---------------+
[12/06 00:28:07   1426s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:28:07   1426s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 00:28:07   1426s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 00:28:07   1426s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 00:28:07   1426s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 00:28:07   1426s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 00:28:07   1426s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 00:28:07   1426s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 00:28:07   1426s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 00:28:07   1426s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 00:28:07   1426s] (I)      +-------+---------+----------+---------------+
[12/06 00:28:07   1426s] (I)      Finished Import and model ( CPU: 1.40 sec, Real: 1.40 sec, Curr Mem: 3107.70 MB )
[12/06 00:28:07   1426s] (I)      Reset routing kernel
[12/06 00:28:07   1426s] (I)      Started Global Routing ( Curr Mem: 3107.70 MB )
[12/06 00:28:08   1426s] (I)      totalPins=459506  totalGlobalPin=449660 (97.86%)
[12/06 00:28:08   1426s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 00:28:08   1426s] [NR-eGR] Layer group 1: route 104875 net(s) in layer range [2, 10]
[12/06 00:28:08   1426s] (I)      
[12/06 00:28:08   1426s] (I)      ============  Phase 1a Route ============
[12/06 00:28:09   1427s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:28:09   1427s] (I)      Usage: 2905175 = (1442235 H, 1462940 V) = (8.28% H, 8.59% V) = (2.596e+06um H, 2.633e+06um V)
[12/06 00:28:09   1427s] (I)      
[12/06 00:28:09   1427s] (I)      ============  Phase 1b Route ============
[12/06 00:28:09   1428s] (I)      Usage: 2910926 = (1445680 H, 1465246 V) = (8.30% H, 8.61% V) = (2.602e+06um H, 2.637e+06um V)
[12/06 00:28:09   1428s] (I)      Overflow of layer group 1: 0.37% H + 0.67% V. EstWL: 5.239667e+06um
[12/06 00:28:09   1428s] (I)      Congestion metric : 0.37%H 0.67%V, 1.04%HV
[12/06 00:28:09   1428s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 00:28:09   1428s] (I)      
[12/06 00:28:09   1428s] (I)      ============  Phase 1c Route ============
[12/06 00:28:09   1428s] (I)      Level2 Grid: 167 x 167
[12/06 00:28:09   1428s] (I)      Usage: 2911014 = (1445746 H, 1465268 V) = (8.30% H, 8.61% V) = (2.602e+06um H, 2.637e+06um V)
[12/06 00:28:09   1428s] (I)      
[12/06 00:28:09   1428s] (I)      ============  Phase 1d Route ============
[12/06 00:28:09   1428s] (I)      Usage: 2911014 = (1445746 H, 1465268 V) = (8.30% H, 8.61% V) = (2.602e+06um H, 2.637e+06um V)
[12/06 00:28:09   1428s] (I)      
[12/06 00:28:09   1428s] (I)      ============  Phase 1e Route ============
[12/06 00:28:09   1428s] (I)      Usage: 2911014 = (1445746 H, 1465268 V) = (8.30% H, 8.61% V) = (2.602e+06um H, 2.637e+06um V)
[12/06 00:28:09   1428s] [NR-eGR] Early Global Route overflow of layer group 1: 0.37% H + 0.64% V. EstWL: 5.239825e+06um
[12/06 00:28:09   1428s] (I)      
[12/06 00:28:09   1428s] (I)      ============  Phase 1l Route ============
[12/06 00:28:11   1430s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 00:28:11   1430s] (I)      Layer  2:    5655432    742331     13506           0     6252498    ( 0.00%) 
[12/06 00:28:11   1430s] (I)      Layer  3:    5717469    764269      5360           0     6252498    ( 0.00%) 
[12/06 00:28:11   1430s] (I)      Layer  4:    5655432    638622      1996           0     6252498    ( 0.00%) 
[12/06 00:28:11   1430s] (I)      Layer  5:    4127728    190820      3688           0     6252498    ( 0.00%) 
[12/06 00:28:11   1430s] (I)      Layer  6:    4332235    273793      5968           0     6252498    ( 0.00%) 
[12/06 00:28:11   1430s] (I)      Layer  7:    6246667    606624      1217           0     6252498    ( 0.00%) 
[12/06 00:28:11   1430s] (I)      Layer  8:    1561875    103778        37           0     1563124    ( 0.00%) 
[12/06 00:28:11   1430s] (I)      Layer  9:    1561875     27972         0           0     1563124    ( 0.00%) 
[12/06 00:28:11   1430s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 00:28:11   1430s] (I)      Total:      35050303   3348209     31772      139328    40694291    ( 0.34%) 
[12/06 00:28:11   1430s] (I)      
[12/06 00:28:11   1430s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 00:28:11   1430s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 00:28:11   1430s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 00:28:11   1430s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/06 00:28:11   1430s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 00:28:11   1430s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:28:11   1430s] [NR-eGR]      M2 ( 2)      5794( 0.83%)       443( 0.06%)        13( 0.00%)   ( 0.90%) 
[12/06 00:28:11   1430s] [NR-eGR]      M3 ( 3)      2984( 0.43%)        84( 0.01%)         1( 0.00%)   ( 0.44%) 
[12/06 00:28:11   1430s] [NR-eGR]      M4 ( 4)      1323( 0.19%)        12( 0.00%)         0( 0.00%)   ( 0.19%) 
[12/06 00:28:11   1430s] [NR-eGR]      M5 ( 5)      2804( 0.40%)         5( 0.00%)         0( 0.00%)   ( 0.40%) 
[12/06 00:28:11   1430s] [NR-eGR]      M6 ( 6)      4073( 0.59%)        25( 0.00%)         0( 0.00%)   ( 0.59%) 
[12/06 00:28:11   1430s] [NR-eGR]      M7 ( 7)       794( 0.11%)        10( 0.00%)         0( 0.00%)   ( 0.12%) 
[12/06 00:28:11   1430s] [NR-eGR]      M8 ( 8)        37( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/06 00:28:11   1430s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:28:11   1430s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:28:11   1430s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 00:28:11   1430s] [NR-eGR]        Total     17809( 0.31%)       579( 0.01%)        14( 0.00%)   ( 0.32%) 
[12/06 00:28:11   1430s] [NR-eGR] 
[12/06 00:28:11   1430s] (I)      Finished Global Routing ( CPU: 3.93 sec, Real: 3.94 sec, Curr Mem: 3187.70 MB )
[12/06 00:28:11   1430s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 00:28:12   1430s] [NR-eGR] Overflow after Early Global Route 0.05% H + 0.14% V
[12/06 00:28:12   1430s] Early Global Route congestion estimation runtime: 5.55 seconds, mem = 3187.7M
[12/06 00:28:12   1430s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:5.537, REAL:5.551, MEM:3187.7M, EPOCH TIME: 1733462892.097578
[12/06 00:28:12   1430s] OPERPROF: Starting HotSpotCal at level 1, MEM:3187.7M, EPOCH TIME: 1733462892.097614
[12/06 00:28:12   1430s] [hotspot] +------------+---------------+---------------+
[12/06 00:28:12   1430s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 00:28:12   1430s] [hotspot] +------------+---------------+---------------+
[12/06 00:28:12   1430s] [hotspot] | normalized |         16.78 |         59.71 |
[12/06 00:28:12   1430s] [hotspot] +------------+---------------+---------------+
[12/06 00:28:12   1430s] Local HotSpot Analysis: normalized max congestion hotspot area = 16.78, normalized total congestion hotspot area = 59.71 (area is in unit of 4 std-cell row bins)
[12/06 00:28:12   1430s] [hotspot] max/total 16.78/59.71, big hotspot (>10) total 50.34
[12/06 00:28:12   1430s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 00:28:12   1430s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:28:12   1430s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 00:28:12   1430s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:28:12   1430s] [hotspot] |  1  |  1325.00  1353.80  1382.60  1411.40 |       15.13   |
[12/06 00:28:12   1430s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:28:12   1430s] [hotspot] |  2  |   921.80   979.40   979.40  1037.00 |       13.75   |
[12/06 00:28:12   1430s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:28:12   1430s] [hotspot] |  3  |   230.60   979.40   288.20  1037.00 |       13.14   |
[12/06 00:28:12   1430s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:28:12   1430s] [hotspot] |  4  |   921.80  1353.80   979.40  1411.40 |       12.53   |
[12/06 00:28:12   1430s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:28:12   1430s] [hotspot] |  5  |  1325.00   950.60  1382.60  1008.20 |        1.21   |
[12/06 00:28:12   1430s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:28:12   1430s] Top 5 hotspots total area: 55.76
[12/06 00:28:12   1430s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.047, REAL:0.047, MEM:3203.7M, EPOCH TIME: 1733462892.144947
[12/06 00:28:12   1430s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3203.7M, EPOCH TIME: 1733462892.145041
[12/06 00:28:12   1430s] Starting Early Global Route wiring: mem = 3203.7M
[12/06 00:28:12   1430s] (I)      ============= Track Assignment ============
[12/06 00:28:12   1430s] (I)      Started Track Assignment (1T) ( Curr Mem: 3203.70 MB )
[12/06 00:28:12   1430s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 00:28:12   1430s] (I)      Run Multi-thread track assignment
[12/06 00:28:14   1433s] (I)      Finished Track Assignment (1T) ( CPU: 2.14 sec, Real: 2.15 sec, Curr Mem: 3203.70 MB )
[12/06 00:28:14   1433s] (I)      Started Export ( Curr Mem: 3203.70 MB )
[12/06 00:28:15   1433s] [NR-eGR]             Length (um)     Vias 
[12/06 00:28:15   1433s] [NR-eGR] ---------------------------------
[12/06 00:28:15   1433s] [NR-eGR]  M1  (1H)             0   459136 
[12/06 00:28:15   1433s] [NR-eGR]  M2  (2V)       1006341   739559 
[12/06 00:28:15   1433s] [NR-eGR]  M3  (3H)       1295430   155439 
[12/06 00:28:15   1433s] [NR-eGR]  M4  (4V)       1059577    84020 
[12/06 00:28:15   1433s] [NR-eGR]  M5  (5H)        270994    53536 
[12/06 00:28:15   1433s] [NR-eGR]  M6  (6V)        452450    50484 
[12/06 00:28:15   1433s] [NR-eGR]  M7  (7H)       1058999     7256 
[12/06 00:28:15   1433s] [NR-eGR]  M8  (8V)        186300      896 
[12/06 00:28:15   1433s] [NR-eGR]  M9  (9H)         50377        0 
[12/06 00:28:15   1433s] [NR-eGR]  AP  (10V)            0        0 
[12/06 00:28:15   1433s] [NR-eGR] ---------------------------------
[12/06 00:28:15   1433s] [NR-eGR]      Total      5380467  1550326 
[12/06 00:28:15   1433s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:28:15   1433s] [NR-eGR] Total half perimeter of net bounding box: 4239439um
[12/06 00:28:15   1433s] [NR-eGR] Total length: 5380467um, number of vias: 1550326
[12/06 00:28:15   1433s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:28:15   1433s] [NR-eGR] Total eGR-routed clock nets wire length: 180989um, number of vias: 171357
[12/06 00:28:15   1433s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:28:15   1434s] (I)      Finished Export ( CPU: 1.03 sec, Real: 0.99 sec, Curr Mem: 3203.70 MB )
[12/06 00:28:15   1434s] Early Global Route wiring runtime: 3.20 seconds, mem = 3112.7M
[12/06 00:28:15   1434s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.230, REAL:3.197, MEM:3112.7M, EPOCH TIME: 1733462895.341616
[12/06 00:28:15   1434s] Tdgp not successfully inited but do clear! skip clearing
[12/06 00:28:15   1434s] End of congRepair (cpu=0:10:00, real=0:10:03)
[12/06 00:28:15   1434s] *** Finishing placeDesign default flow ***
[12/06 00:28:15   1434s] **placeDesign ... cpu = 0:22:38, real = 0:22:46, mem = 2920.7M **
[12/06 00:28:15   1434s] 
[12/06 00:28:15   1434s] Optimization is working on the following views:
[12/06 00:28:15   1434s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/06 00:28:15   1434s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/06 00:28:15   1434s] Tdgp not successfully inited but do clear! skip clearing
[12/06 00:28:15   1434s] 
[12/06 00:28:15   1434s] *** Summary of all messages that are not suppressed in this session:
[12/06 00:28:15   1434s] Severity  ID               Count  Summary                                  
[12/06 00:28:15   1434s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/06 00:28:15   1434s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/06 00:28:15   1434s] WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
[12/06 00:28:15   1434s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[12/06 00:28:15   1434s] WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
[12/06 00:28:15   1434s] WARNING   NRDB-530             1  Cannot find %s matching "%s"             
[12/06 00:28:15   1434s] *** Message Summary: 58 warning(s), 2 error(s)
[12/06 00:28:15   1434s] 
[12/06 00:28:15   1434s] *** placeDesign #1 [finish] : cpu/real = 0:22:38.5/0:22:46.3 (1.0), totSession cpu/real = 0:23:54.4/0:24:02.7 (1.0), mem = 2920.7M
[12/06 00:28:15   1434s] 
[12/06 00:28:15   1434s] =============================================================================================
[12/06 00:28:15   1434s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[12/06 00:28:15   1434s] =============================================================================================
[12/06 00:28:15   1434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 00:28:15   1434s] ---------------------------------------------------------------------------------------------
[12/06 00:28:15   1434s] [ ViewPruning            ]      1   0:00:07.6  (   0.6 % )     0:00:15.5 /  0:00:15.5    1.0
[12/06 00:28:15   1434s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/06 00:28:15   1434s] [ TimingUpdate           ]     12   0:00:43.0  (   3.1 % )     0:00:43.0 /  0:00:43.1    1.0
[12/06 00:28:15   1434s] [ FullDelayCalc          ]      7   0:02:36.1  (  11.4 % )     0:02:36.1 /  0:02:36.4    1.0
[12/06 00:28:15   1434s] [ MISC                   ]          0:19:19.6  (  84.9 % )     0:19:19.6 /  0:19:11.5    1.0
[12/06 00:28:15   1434s] ---------------------------------------------------------------------------------------------
[12/06 00:28:15   1434s]  placeDesign #1 TOTAL               0:22:46.3  ( 100.0 % )     0:22:46.3 /  0:22:38.5    1.0
[12/06 00:28:15   1434s] ---------------------------------------------------------------------------------------------
[12/06 00:28:15   1434s] 
[12/06 00:28:15   1434s] <CMD> ccopt_design
[12/06 00:28:15   1434s] #% Begin ccopt_design (date=12/06 00:28:15, mem=2518.3M)
[12/06 00:28:15   1434s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:23:54.4/0:24:02.7 (1.0), mem = 2920.7M
[12/06 00:28:15   1434s] Runtime...
[12/06 00:28:15   1434s] **INFO: User's settings:
[12/06 00:28:15   1434s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/06 00:28:15   1434s] setExtractRCMode -engine                       preRoute
[12/06 00:28:15   1434s] setDelayCalMode -engine                        aae
[12/06 00:28:15   1434s] setDelayCalMode -ignoreNetLoad                 false
[12/06 00:28:15   1434s] setOptMode -preserveAllSequential              true
[12/06 00:28:15   1434s] 
[12/06 00:28:15   1434s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/06 00:28:15   1434s] (ccopt_design): create_ccopt_clock_tree_spec
[12/06 00:28:15   1434s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[12/06 00:28:15   1434s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/06 00:28:15   1434s] Reset timing graph...
[12/06 00:28:15   1434s] Ignoring AAE DB Resetting ...
[12/06 00:28:15   1434s] Reset timing graph done.
[12/06 00:28:15   1434s] Ignoring AAE DB Resetting ...
[12/06 00:28:21   1440s] Analyzing clock structure...
[12/06 00:28:26   1444s] Analyzing clock structure done.
[12/06 00:28:26   1444s] Reset timing graph...
[12/06 00:28:26   1445s] Ignoring AAE DB Resetting ...
[12/06 00:28:26   1445s] Reset timing graph done.
[12/06 00:28:26   1445s] Extracting original clock gating for ideal_clock...
[12/06 00:28:28   1447s]   clock_tree ideal_clock contains 58160 sinks and 0 clock gates.
[12/06 00:28:28   1447s] Extracting original clock gating for ideal_clock done.
[12/06 00:28:28   1447s] The skew group ideal_clock/functional_wcl_slow was created. It contains 58160 sinks and 1 sources.
[12/06 00:28:28   1447s] The skew group ideal_clock/functional_wcl_fast was created. It contains 58160 sinks and 1 sources.
[12/06 00:28:28   1447s] The skew group ideal_clock/functional_wcl_typical was created. It contains 58160 sinks and 1 sources.
[12/06 00:28:28   1447s] Checking clock tree convergence...
[12/06 00:28:28   1447s] Checking clock tree convergence done.
[12/06 00:28:28   1447s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/06 00:28:28   1447s] Set place::cacheFPlanSiteMark to 1
[12/06 00:28:28   1447s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/06 00:28:28   1447s] Using CCOpt effort standard.
[12/06 00:28:28   1447s] CCOpt::Phase::Initialization...
[12/06 00:28:28   1447s] Check Prerequisites...
[12/06 00:28:28   1447s] Leaving CCOpt scope - CheckPlace...
[12/06 00:28:28   1447s] OPERPROF: Starting checkPlace at level 1, MEM:2975.4M, EPOCH TIME: 1733462908.518102
[12/06 00:28:28   1447s] Processing tracks to init pin-track alignment.
[12/06 00:28:28   1447s] z: 2, totalTracks: 1
[12/06 00:28:28   1447s] z: 4, totalTracks: 1
[12/06 00:28:28   1447s] z: 6, totalTracks: 1
[12/06 00:28:28   1447s] z: 8, totalTracks: 1
[12/06 00:28:28   1447s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:28:28   1447s] All LLGs are deleted
[12/06 00:28:28   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:28   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:28   1447s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2975.4M, EPOCH TIME: 1733462908.570465
[12/06 00:28:28   1447s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2975.4M, EPOCH TIME: 1733462908.571198
[12/06 00:28:28   1447s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 00:28:28   1447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2975.4M, EPOCH TIME: 1733462908.573807
[12/06 00:28:28   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:28   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:28   1447s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2975.4M, EPOCH TIME: 1733462908.576650
[12/06 00:28:28   1447s] Max number of tech site patterns supported in site array is 256.
[12/06 00:28:28   1447s] Core basic site is core
[12/06 00:28:28   1447s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2975.4M, EPOCH TIME: 1733462908.579910
[12/06 00:28:28   1447s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 00:28:28   1447s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:28:28   1447s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.175, REAL:0.176, MEM:2975.4M, EPOCH TIME: 1733462908.755457
[12/06 00:28:28   1447s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:28:28   1447s] SiteArray: use 31,911,936 bytes
[12/06 00:28:28   1447s] SiteArray: current memory after site array memory allocation 3005.8M
[12/06 00:28:28   1447s] SiteArray: FP blocked sites are writable
[12/06 00:28:28   1447s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:28:28   1447s] Atter site array init, number of instance map data is 0.
[12/06 00:28:28   1447s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.307, REAL:0.307, MEM:3005.8M, EPOCH TIME: 1733462908.884109
[12/06 00:28:28   1447s] 
[12/06 00:28:28   1447s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:28:28   1447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.338, REAL:0.339, MEM:3005.8M, EPOCH TIME: 1733462908.912774
[12/06 00:28:28   1447s] 
[12/06 00:28:28   1447s] Begin checking placement ... (start mem=2975.4M, init mem=3005.8M)
[12/06 00:28:28   1447s] Begin checking exclusive groups violation ...
[12/06 00:28:28   1447s] There are 0 groups to check, max #box is 0, total #box is 0
[12/06 00:28:28   1447s] Finished checking exclusive groups violations. Found 0 Vio.
[12/06 00:28:29   1447s] 
[12/06 00:28:29   1447s] Running CheckPlace using 1 thread in normal mode...
[12/06 00:28:29   1448s] 
[12/06 00:28:29   1448s] ...checkPlace normal is done!
[12/06 00:28:29   1448s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3005.8M, EPOCH TIME: 1733462909.856984
[12/06 00:28:29   1448s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.051, REAL:0.051, MEM:3005.8M, EPOCH TIME: 1733462909.907974
[12/06 00:28:29   1448s] Overlapping with other instance:	28616
[12/06 00:28:29   1448s] Orientation Violation:	7544
[12/06 00:28:30   1448s] *info: Placed = 104284        
[12/06 00:28:30   1448s] *info: Unplaced = 0           
[12/06 00:28:30   1448s] Placement Density:29.78%(666438/2237717)
[12/06 00:28:30   1448s] Placement Density (including fixed std cells):29.78%(666438/2237717)
[12/06 00:28:30   1448s] All LLGs are deleted
[12/06 00:28:30   1448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:104284).
[12/06 00:28:30   1448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:30   1448s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3005.8M, EPOCH TIME: 1733462910.069894
[12/06 00:28:30   1448s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3005.8M, EPOCH TIME: 1733462910.070637
[12/06 00:28:30   1448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:30   1448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:30   1448s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:02.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=3005.8M)
[12/06 00:28:30   1448s] OPERPROF: Finished checkPlace at level 1, CPU:1.559, REAL:1.563, MEM:3005.8M, EPOCH TIME: 1733462910.080847
[12/06 00:28:30   1448s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[12/06 00:28:30   1448s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/06 00:28:30   1448s] Innovus will update I/O latencies
[12/06 00:28:30   1448s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/06 00:28:30   1448s] 
[12/06 00:28:30   1448s] 
[12/06 00:28:30   1448s] 
[12/06 00:28:30   1448s] Check Prerequisites done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/06 00:28:30   1448s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/06 00:28:30   1448s] Info: 1 threads available for lower-level modules during optimization.
[12/06 00:28:30   1448s] Executing ccopt post-processing.
[12/06 00:28:30   1448s] Synthesizing clock trees with CCOpt...
[12/06 00:28:30   1448s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:24:08.8/0:24:17.1 (1.0), mem = 3005.8M
[12/06 00:28:30   1448s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 00:28:30   1448s] CCOpt::Phase::PreparingToBalance...
[12/06 00:28:30   1448s] Leaving CCOpt scope - Initializing power interface...
[12/06 00:28:30   1448s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 00:28:30   1448s] 
[12/06 00:28:30   1448s] Positive (advancing) pin insertion delays
[12/06 00:28:30   1448s] =========================================
[12/06 00:28:30   1448s] 
[12/06 00:28:30   1448s] Found 0 advancing pin insertion delay (0.000% of 58160 clock tree sinks)
[12/06 00:28:30   1448s] 
[12/06 00:28:30   1448s] Negative (delaying) pin insertion delays
[12/06 00:28:30   1448s] ========================================
[12/06 00:28:30   1448s] 
[12/06 00:28:30   1448s] Found 0 delaying pin insertion delay (0.000% of 58160 clock tree sinks)
[12/06 00:28:30   1448s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/06 00:28:30   1448s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/06 00:28:30   1448s] The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/06 00:28:30   1448s] The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/06 00:28:30   1448s] Notify start of optimization...
[12/06 00:28:30   1448s] Notify start of optimization done.
[12/06 00:28:30   1448s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/06 00:28:30   1448s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3005.8M, EPOCH TIME: 1733462910.308250
[12/06 00:28:30   1448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:30   1448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:30   1448s] All LLGs are deleted
[12/06 00:28:30   1448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:30   1448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:30   1448s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3005.8M, EPOCH TIME: 1733462910.308349
[12/06 00:28:30   1448s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3005.8M, EPOCH TIME: 1733462910.308388
[12/06 00:28:30   1448s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.007, REAL:0.007, MEM:2961.8M, EPOCH TIME: 1733462910.314962
[12/06 00:28:30   1449s] ### Creating LA Mngr. totSessionCpu=0:24:09 mem=2961.8M
[12/06 00:28:30   1449s] 
[12/06 00:28:30   1449s] Trim Metal Layers:
[12/06 00:28:30   1449s] LayerId::1 widthSet size::4
[12/06 00:28:30   1449s] LayerId::2 widthSet size::4
[12/06 00:28:30   1449s] LayerId::3 widthSet size::4
[12/06 00:28:30   1449s] LayerId::4 widthSet size::4
[12/06 00:28:30   1449s] LayerId::5 widthSet size::4
[12/06 00:28:30   1449s] LayerId::6 widthSet size::4
[12/06 00:28:30   1449s] LayerId::7 widthSet size::4
[12/06 00:28:30   1449s] LayerId::8 widthSet size::4
[12/06 00:28:30   1449s] LayerId::9 widthSet size::4
[12/06 00:28:30   1449s] LayerId::10 widthSet size::2
[12/06 00:28:30   1449s] Updating RC grid for preRoute extraction ...
[12/06 00:28:30   1449s] eee: pegSigSF::1.070000
[12/06 00:28:30   1449s] Initializing multi-corner capacitance tables ... 
[12/06 00:28:30   1449s] Initializing multi-corner resistance tables ...
[12/06 00:28:30   1449s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 00:28:30   1449s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:28:30   1449s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:28:30   1449s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:28:30   1449s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 00:28:30   1449s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 00:28:30   1449s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:28:30   1449s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:28:30   1449s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:28:30   1449s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:28:30   1449s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:28:30   1449s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 00:28:30   1449s] ### Creating LA Mngr, finished. totSessionCpu=0:24:09 mem=2961.8M
[12/06 00:28:30   1449s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2961.84 MB )
[12/06 00:28:30   1449s] (I)      ==================== Layers =====================
[12/06 00:28:30   1449s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:30   1449s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:28:30   1449s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:30   1449s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:28:30   1449s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:28:30   1449s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:30   1449s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:28:30   1449s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:28:30   1449s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:30   1449s] (I)      Started Import and model ( Curr Mem: 2961.84 MB )
[12/06 00:28:30   1449s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:28:31   1449s] (I)      == Non-default Options ==
[12/06 00:28:31   1449s] (I)      Maximum routing layer                              : 10
[12/06 00:28:31   1449s] (I)      Number of threads                                  : 1
[12/06 00:28:31   1449s] (I)      Method to set GCell size                           : row
[12/06 00:28:31   1449s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:28:31   1449s] (I)      Use row-based GCell size
[12/06 00:28:31   1449s] (I)      Use row-based GCell align
[12/06 00:28:31   1449s] (I)      layer 0 area = 168000
[12/06 00:28:31   1449s] (I)      layer 1 area = 208000
[12/06 00:28:31   1449s] (I)      layer 2 area = 208000
[12/06 00:28:31   1449s] (I)      layer 3 area = 208000
[12/06 00:28:31   1449s] (I)      layer 4 area = 208000
[12/06 00:28:31   1449s] (I)      layer 5 area = 208000
[12/06 00:28:31   1449s] (I)      layer 6 area = 208000
[12/06 00:28:31   1449s] (I)      layer 7 area = 2259999
[12/06 00:28:31   1449s] (I)      layer 8 area = 2259999
[12/06 00:28:31   1449s] (I)      layer 9 area = 0
[12/06 00:28:31   1449s] (I)      GCell unit size   : 3600
[12/06 00:28:31   1449s] (I)      GCell multiplier  : 1
[12/06 00:28:31   1449s] (I)      GCell row height  : 3600
[12/06 00:28:31   1449s] (I)      Actual row height : 3600
[12/06 00:28:31   1449s] (I)      GCell align ref   : 4000 4000
[12/06 00:28:31   1449s] [NR-eGR] Track table information for default rule: 
[12/06 00:28:31   1449s] [NR-eGR] M1 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] M2 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] M3 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] M4 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] M5 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] M6 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] M7 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] M8 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] M9 has single uniform track structure
[12/06 00:28:31   1449s] [NR-eGR] AP has single uniform track structure
[12/06 00:28:31   1449s] (I)      ================== Default via ==================
[12/06 00:28:31   1449s] (I)      +---+--------------------+----------------------+
[12/06 00:28:31   1449s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:28:31   1449s] (I)      +---+--------------------+----------------------+
[12/06 00:28:31   1449s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:28:31   1449s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:28:31   1449s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:28:31   1449s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:28:31   1449s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:28:31   1449s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:28:31   1449s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:28:31   1449s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:28:31   1449s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:28:31   1449s] (I)      +---+--------------------+----------------------+
[12/06 00:28:31   1450s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:28:31   1450s] [NR-eGR] Read 0 clock shapes
[12/06 00:28:31   1450s] [NR-eGR] Read 0 other shapes
[12/06 00:28:31   1450s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:28:31   1450s] [NR-eGR] #Instance Blockages : 0
[12/06 00:28:31   1450s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:28:31   1450s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:28:31   1450s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:28:31   1450s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:28:31   1450s] [NR-eGR] #Other Blockages    : 0
[12/06 00:28:31   1450s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:28:31   1450s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:28:31   1450s] [NR-eGR] Read 104893 nets ( ignored 0 )
[12/06 00:28:31   1450s] (I)      early_global_route_priority property id does not exist.
[12/06 00:28:31   1450s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 00:28:31   1450s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 00:28:31   1450s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 00:28:31   1450s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 00:28:31   1450s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 00:28:31   1450s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 00:28:31   1450s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:28:31   1450s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:28:31   1450s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:28:31   1450s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:28:32   1450s] (I)      Number of ignored nets                =      0
[12/06 00:28:32   1450s] (I)      Number of connected nets              =      0
[12/06 00:28:32   1450s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:28:32   1450s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 00:28:32   1450s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:28:32   1450s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:28:32   1450s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:28:32   1450s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:28:32   1450s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:28:32   1450s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:28:32   1450s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:28:32   1450s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 00:28:32   1450s] (I)      Ndr track 0 does not exist
[12/06 00:28:32   1450s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:28:32   1450s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:28:32   1450s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:28:32   1450s] (I)      Site width          :   400  (dbu)
[12/06 00:28:32   1450s] (I)      Row height          :  3600  (dbu)
[12/06 00:28:32   1450s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:28:32   1450s] (I)      GCell width         :  3600  (dbu)
[12/06 00:28:32   1450s] (I)      GCell height        :  3600  (dbu)
[12/06 00:28:32   1450s] (I)      Grid                :   834   834    10
[12/06 00:28:32   1450s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:28:32   1450s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 00:28:32   1450s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 00:28:32   1450s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:28:32   1450s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:28:32   1450s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:28:32   1450s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:28:32   1450s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:28:32   1450s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 00:28:32   1450s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:28:32   1450s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:28:32   1450s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:28:32   1450s] (I)      --------------------------------------------------------
[12/06 00:28:32   1450s] 
[12/06 00:28:32   1450s] [NR-eGR] ============ Routing rule table ============
[12/06 00:28:32   1450s] [NR-eGR] Rule id: 0  Nets: 104875
[12/06 00:28:32   1450s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:28:32   1450s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:28:32   1450s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:28:32   1450s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:28:32   1450s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:28:32   1450s] [NR-eGR] ========================================
[12/06 00:28:32   1450s] [NR-eGR] 
[12/06 00:28:32   1450s] (I)      =============== Blocked Tracks ===============
[12/06 00:28:32   1450s] (I)      +-------+---------+----------+---------------+
[12/06 00:28:32   1450s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:28:32   1450s] (I)      +-------+---------+----------+---------------+
[12/06 00:28:32   1450s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:28:32   1450s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 00:28:32   1450s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 00:28:32   1450s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 00:28:32   1450s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 00:28:32   1450s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 00:28:32   1450s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 00:28:32   1450s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 00:28:32   1450s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 00:28:32   1450s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 00:28:32   1450s] (I)      +-------+---------+----------+---------------+
[12/06 00:28:32   1450s] (I)      Finished Import and model ( CPU: 1.32 sec, Real: 1.33 sec, Curr Mem: 3160.06 MB )
[12/06 00:28:32   1450s] (I)      Reset routing kernel
[12/06 00:28:32   1450s] (I)      Started Global Routing ( Curr Mem: 3160.06 MB )
[12/06 00:28:32   1450s] (I)      totalPins=459506  totalGlobalPin=449660 (97.86%)
[12/06 00:28:32   1451s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 00:28:32   1451s] [NR-eGR] Layer group 1: route 104875 net(s) in layer range [2, 10]
[12/06 00:28:32   1451s] (I)      
[12/06 00:28:32   1451s] (I)      ============  Phase 1a Route ============
[12/06 00:28:33   1451s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:28:33   1451s] (I)      Usage: 2905175 = (1442235 H, 1462940 V) = (8.28% H, 8.59% V) = (2.596e+06um H, 2.633e+06um V)
[12/06 00:28:33   1451s] (I)      
[12/06 00:28:33   1451s] (I)      ============  Phase 1b Route ============
[12/06 00:28:33   1452s] (I)      Usage: 2910926 = (1445680 H, 1465246 V) = (8.30% H, 8.61% V) = (2.602e+06um H, 2.637e+06um V)
[12/06 00:28:33   1452s] (I)      Overflow of layer group 1: 0.37% H + 0.67% V. EstWL: 5.239667e+06um
[12/06 00:28:33   1452s] (I)      Congestion metric : 0.37%H 0.67%V, 1.04%HV
[12/06 00:28:33   1452s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 00:28:33   1452s] (I)      
[12/06 00:28:33   1452s] (I)      ============  Phase 1c Route ============
[12/06 00:28:33   1452s] (I)      Level2 Grid: 167 x 167
[12/06 00:28:33   1452s] (I)      Usage: 2911014 = (1445746 H, 1465268 V) = (8.30% H, 8.61% V) = (2.602e+06um H, 2.637e+06um V)
[12/06 00:28:33   1452s] (I)      
[12/06 00:28:33   1452s] (I)      ============  Phase 1d Route ============
[12/06 00:28:34   1452s] (I)      Usage: 2911014 = (1445746 H, 1465268 V) = (8.30% H, 8.61% V) = (2.602e+06um H, 2.637e+06um V)
[12/06 00:28:34   1452s] (I)      
[12/06 00:28:34   1452s] (I)      ============  Phase 1e Route ============
[12/06 00:28:34   1452s] (I)      Usage: 2911014 = (1445746 H, 1465268 V) = (8.30% H, 8.61% V) = (2.602e+06um H, 2.637e+06um V)
[12/06 00:28:34   1452s] [NR-eGR] Early Global Route overflow of layer group 1: 0.37% H + 0.64% V. EstWL: 5.239825e+06um
[12/06 00:28:34   1452s] (I)      
[12/06 00:28:34   1452s] (I)      ============  Phase 1l Route ============
[12/06 00:28:35   1454s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 00:28:35   1454s] (I)      Layer  2:    5655432    742331     13506           0     6252498    ( 0.00%) 
[12/06 00:28:35   1454s] (I)      Layer  3:    5717469    764269      5360           0     6252498    ( 0.00%) 
[12/06 00:28:35   1454s] (I)      Layer  4:    5655432    638622      1996           0     6252498    ( 0.00%) 
[12/06 00:28:35   1454s] (I)      Layer  5:    4127728    190820      3688           0     6252498    ( 0.00%) 
[12/06 00:28:35   1454s] (I)      Layer  6:    4332235    273793      5968           0     6252498    ( 0.00%) 
[12/06 00:28:35   1454s] (I)      Layer  7:    6246667    606624      1217           0     6252498    ( 0.00%) 
[12/06 00:28:35   1454s] (I)      Layer  8:    1561875    103778        37           0     1563124    ( 0.00%) 
[12/06 00:28:35   1454s] (I)      Layer  9:    1561875     27972         0           0     1563124    ( 0.00%) 
[12/06 00:28:35   1454s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 00:28:35   1454s] (I)      Total:      35050303   3348209     31772      139328    40694291    ( 0.34%) 
[12/06 00:28:35   1454s] (I)      
[12/06 00:28:35   1454s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 00:28:35   1454s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 00:28:35   1454s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 00:28:35   1454s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/06 00:28:35   1454s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 00:28:35   1454s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:28:35   1454s] [NR-eGR]      M2 ( 2)      5794( 0.83%)       443( 0.06%)        13( 0.00%)   ( 0.90%) 
[12/06 00:28:35   1454s] [NR-eGR]      M3 ( 3)      2984( 0.43%)        84( 0.01%)         1( 0.00%)   ( 0.44%) 
[12/06 00:28:35   1454s] [NR-eGR]      M4 ( 4)      1323( 0.19%)        12( 0.00%)         0( 0.00%)   ( 0.19%) 
[12/06 00:28:35   1454s] [NR-eGR]      M5 ( 5)      2804( 0.40%)         5( 0.00%)         0( 0.00%)   ( 0.40%) 
[12/06 00:28:35   1454s] [NR-eGR]      M6 ( 6)      4073( 0.59%)        25( 0.00%)         0( 0.00%)   ( 0.59%) 
[12/06 00:28:35   1454s] [NR-eGR]      M7 ( 7)       794( 0.11%)        10( 0.00%)         0( 0.00%)   ( 0.12%) 
[12/06 00:28:35   1454s] [NR-eGR]      M8 ( 8)        37( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/06 00:28:35   1454s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:28:36   1454s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:28:36   1454s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 00:28:36   1454s] [NR-eGR]        Total     17809( 0.31%)       579( 0.01%)        14( 0.00%)   ( 0.32%) 
[12/06 00:28:36   1454s] [NR-eGR] 
[12/06 00:28:36   1454s] (I)      Finished Global Routing ( CPU: 3.90 sec, Real: 3.91 sec, Curr Mem: 3232.06 MB )
[12/06 00:28:36   1454s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 00:28:36   1454s] [NR-eGR] Overflow after Early Global Route 0.05% H + 0.14% V
[12/06 00:28:36   1454s] (I)      ============= Track Assignment ============
[12/06 00:28:36   1454s] (I)      Started Track Assignment (1T) ( Curr Mem: 3232.06 MB )
[12/06 00:28:36   1454s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 00:28:36   1454s] (I)      Run Multi-thread track assignment
[12/06 00:28:38   1457s] (I)      Finished Track Assignment (1T) ( CPU: 2.17 sec, Real: 2.17 sec, Curr Mem: 3232.06 MB )
[12/06 00:28:38   1457s] (I)      Started Export ( Curr Mem: 3232.06 MB )
[12/06 00:28:39   1457s] [NR-eGR]             Length (um)     Vias 
[12/06 00:28:39   1457s] [NR-eGR] ---------------------------------
[12/06 00:28:39   1457s] [NR-eGR]  M1  (1H)             0   459136 
[12/06 00:28:39   1457s] [NR-eGR]  M2  (2V)       1006341   739559 
[12/06 00:28:39   1457s] [NR-eGR]  M3  (3H)       1295430   155439 
[12/06 00:28:39   1457s] [NR-eGR]  M4  (4V)       1059577    84020 
[12/06 00:28:39   1457s] [NR-eGR]  M5  (5H)        270994    53536 
[12/06 00:28:39   1457s] [NR-eGR]  M6  (6V)        452450    50484 
[12/06 00:28:39   1457s] [NR-eGR]  M7  (7H)       1058999     7256 
[12/06 00:28:39   1457s] [NR-eGR]  M8  (8V)        186300      896 
[12/06 00:28:39   1457s] [NR-eGR]  M9  (9H)         50377        0 
[12/06 00:28:39   1457s] [NR-eGR]  AP  (10V)            0        0 
[12/06 00:28:39   1457s] [NR-eGR] ---------------------------------
[12/06 00:28:39   1457s] [NR-eGR]      Total      5380467  1550326 
[12/06 00:28:39   1457s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:28:39   1457s] [NR-eGR] Total half perimeter of net bounding box: 4239465um
[12/06 00:28:39   1457s] [NR-eGR] Total length: 5380467um, number of vias: 1550326
[12/06 00:28:39   1457s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:28:39   1457s] [NR-eGR] Total eGR-routed clock nets wire length: 180989um, number of vias: 171357
[12/06 00:28:39   1457s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:28:39   1458s] (I)      Finished Export ( CPU: 0.97 sec, Real: 0.97 sec, Curr Mem: 3232.06 MB )
[12/06 00:28:39   1458s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.66 sec, Real: 8.68 sec, Curr Mem: 3175.06 MB )
[12/06 00:28:39   1458s] (I)      ========================================= Runtime Summary =========================================
[12/06 00:28:39   1458s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 00:28:39   1458s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 00:28:39   1458s] (I)       Early Global Route kernel                   100.00%  1064.71 sec  1073.39 sec  8.68 sec  8.66 sec 
[12/06 00:28:39   1458s] (I)       +-Import and model                           15.29%  1064.72 sec  1066.04 sec  1.33 sec  1.32 sec 
[12/06 00:28:39   1458s] (I)       | +-Create place DB                           4.89%  1064.72 sec  1065.14 sec  0.42 sec  0.42 sec 
[12/06 00:28:39   1458s] (I)       | | +-Import place data                       4.89%  1064.72 sec  1065.14 sec  0.42 sec  0.42 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Read instances and placement          1.16%  1064.72 sec  1064.82 sec  0.10 sec  0.10 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Read nets                             3.73%  1064.82 sec  1065.14 sec  0.32 sec  0.32 sec 
[12/06 00:28:39   1458s] (I)       | +-Create route DB                           9.47%  1065.14 sec  1065.96 sec  0.82 sec  0.82 sec 
[12/06 00:28:39   1458s] (I)       | | +-Import route data (1T)                  9.47%  1065.14 sec  1065.96 sec  0.82 sec  0.82 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.61%  1065.18 sec  1065.41 sec  0.23 sec  0.23 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Read routing blockages              0.00%  1065.18 sec  1065.18 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Read instance blockages             0.20%  1065.18 sec  1065.20 sec  0.02 sec  0.02 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Read PG blockages                   2.38%  1065.20 sec  1065.40 sec  0.21 sec  0.21 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Read clock blockages                0.00%  1065.40 sec  1065.40 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Read other blockages                0.00%  1065.40 sec  1065.40 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Read halo blockages                 0.02%  1065.40 sec  1065.41 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Read boundary cut boxes             0.00%  1065.41 sec  1065.41 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Read blackboxes                       0.00%  1065.41 sec  1065.41 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Read prerouted                        0.04%  1065.41 sec  1065.41 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Read unlegalized nets                 0.29%  1065.41 sec  1065.43 sec  0.02 sec  0.02 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Read nets                             0.44%  1065.43 sec  1065.47 sec  0.04 sec  0.04 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Set up via pillars                    0.01%  1065.48 sec  1065.48 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Initialize 3D grid graph              0.16%  1065.49 sec  1065.50 sec  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Model blockage capacity               5.16%  1065.50 sec  1065.95 sec  0.45 sec  0.45 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Initialize 3D capacity              4.89%  1065.50 sec  1065.93 sec  0.42 sec  0.42 sec 
[12/06 00:28:39   1458s] (I)       | +-Read aux data                             0.00%  1065.96 sec  1065.96 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | +-Others data preparation                   0.12%  1065.96 sec  1065.97 sec  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)       | +-Create route kernel                       0.61%  1065.97 sec  1066.03 sec  0.05 sec  0.05 sec 
[12/06 00:28:39   1458s] (I)       +-Global Routing                             45.05%  1066.04 sec  1069.95 sec  3.91 sec  3.90 sec 
[12/06 00:28:39   1458s] (I)       | +-Initialization                            0.71%  1066.04 sec  1066.10 sec  0.06 sec  0.06 sec 
[12/06 00:28:39   1458s] (I)       | +-Net group 1                              42.55%  1066.11 sec  1069.80 sec  3.69 sec  3.69 sec 
[12/06 00:28:39   1458s] (I)       | | +-Generate topology                       2.39%  1066.11 sec  1066.32 sec  0.21 sec  0.21 sec 
[12/06 00:28:39   1458s] (I)       | | +-Phase 1a                                8.71%  1066.40 sec  1067.16 sec  0.76 sec  0.75 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Pattern routing (1T)                  6.85%  1066.40 sec  1066.99 sec  0.59 sec  0.59 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.21%  1067.00 sec  1067.10 sec  0.10 sec  0.10 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Add via demand to 2D                  0.62%  1067.10 sec  1067.16 sec  0.05 sec  0.05 sec 
[12/06 00:28:39   1458s] (I)       | | +-Phase 1b                                6.53%  1067.16 sec  1067.72 sec  0.57 sec  0.57 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Monotonic routing (1T)                6.49%  1067.16 sec  1067.72 sec  0.56 sec  0.56 sec 
[12/06 00:28:39   1458s] (I)       | | +-Phase 1c                                1.98%  1067.72 sec  1067.90 sec  0.17 sec  0.17 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Two level Routing                     1.98%  1067.72 sec  1067.90 sec  0.17 sec  0.17 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Two Level Routing (Regular)         1.79%  1067.73 sec  1067.88 sec  0.16 sec  0.16 sec 
[12/06 00:28:39   1458s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  1067.88 sec  1067.90 sec  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)       | | +-Phase 1d                                1.76%  1067.90 sec  1068.05 sec  0.15 sec  0.15 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Detoured routing (1T)                 1.76%  1067.90 sec  1068.05 sec  0.15 sec  0.15 sec 
[12/06 00:28:39   1458s] (I)       | | +-Phase 1e                                0.04%  1068.05 sec  1068.05 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Route legalization                    0.00%  1068.05 sec  1068.05 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       | | +-Phase 1l                               20.15%  1068.05 sec  1069.80 sec  1.75 sec  1.75 sec 
[12/06 00:28:39   1458s] (I)       | | | +-Layer assignment (1T)                19.53%  1068.11 sec  1069.80 sec  1.70 sec  1.69 sec 
[12/06 00:28:39   1458s] (I)       | +-Clean cong LA                             0.00%  1069.80 sec  1069.80 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       +-Export 3D cong map                          2.39%  1069.95 sec  1070.16 sec  0.21 sec  0.21 sec 
[12/06 00:28:39   1458s] (I)       | +-Export 2D cong map                        0.21%  1070.14 sec  1070.16 sec  0.02 sec  0.02 sec 
[12/06 00:28:39   1458s] (I)       +-Extract Global 3D Wires                     0.59%  1070.16 sec  1070.22 sec  0.05 sec  0.05 sec 
[12/06 00:28:39   1458s] (I)       +-Track Assignment (1T)                      24.99%  1070.22 sec  1072.39 sec  2.17 sec  2.17 sec 
[12/06 00:28:39   1458s] (I)       | +-Initialization                            0.06%  1070.22 sec  1070.22 sec  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)       | +-Track Assignment Kernel                  24.65%  1070.22 sec  1072.36 sec  2.14 sec  2.14 sec 
[12/06 00:28:39   1458s] (I)       | +-Free Memory                               0.00%  1072.39 sec  1072.39 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       +-Export                                     11.20%  1072.39 sec  1073.36 sec  0.97 sec  0.97 sec 
[12/06 00:28:39   1458s] (I)       | +-Export DB wires                           6.38%  1072.39 sec  1072.94 sec  0.55 sec  0.55 sec 
[12/06 00:28:39   1458s] (I)       | | +-Export all nets                         4.89%  1072.41 sec  1072.84 sec  0.42 sec  0.42 sec 
[12/06 00:28:39   1458s] (I)       | | +-Set wire vias                           1.19%  1072.84 sec  1072.94 sec  0.10 sec  0.10 sec 
[12/06 00:28:39   1458s] (I)       | +-Report wirelength                         2.31%  1072.94 sec  1073.14 sec  0.20 sec  0.20 sec 
[12/06 00:28:39   1458s] (I)       | +-Update net boxes                          2.50%  1073.14 sec  1073.36 sec  0.22 sec  0.22 sec 
[12/06 00:28:39   1458s] (I)       | +-Update timing                             0.00%  1073.36 sec  1073.36 sec  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)       +-Postprocess design                          0.06%  1073.36 sec  1073.36 sec  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)      ======================= Summary by functions ========================
[12/06 00:28:39   1458s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 00:28:39   1458s] (I)      ---------------------------------------------------------------------
[12/06 00:28:39   1458s] (I)        0  Early Global Route kernel           100.00%  8.68 sec  8.66 sec 
[12/06 00:28:39   1458s] (I)        1  Global Routing                       45.05%  3.91 sec  3.90 sec 
[12/06 00:28:39   1458s] (I)        1  Track Assignment (1T)                24.99%  2.17 sec  2.17 sec 
[12/06 00:28:39   1458s] (I)        1  Import and model                     15.29%  1.33 sec  1.32 sec 
[12/06 00:28:39   1458s] (I)        1  Export                               11.20%  0.97 sec  0.97 sec 
[12/06 00:28:39   1458s] (I)        1  Export 3D cong map                    2.39%  0.21 sec  0.21 sec 
[12/06 00:28:39   1458s] (I)        1  Extract Global 3D Wires               0.59%  0.05 sec  0.05 sec 
[12/06 00:28:39   1458s] (I)        1  Postprocess design                    0.06%  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)        2  Net group 1                          42.55%  3.69 sec  3.69 sec 
[12/06 00:28:39   1458s] (I)        2  Track Assignment Kernel              24.65%  2.14 sec  2.14 sec 
[12/06 00:28:39   1458s] (I)        2  Create route DB                       9.47%  0.82 sec  0.82 sec 
[12/06 00:28:39   1458s] (I)        2  Export DB wires                       6.38%  0.55 sec  0.55 sec 
[12/06 00:28:39   1458s] (I)        2  Create place DB                       4.89%  0.42 sec  0.42 sec 
[12/06 00:28:39   1458s] (I)        2  Update net boxes                      2.50%  0.22 sec  0.22 sec 
[12/06 00:28:39   1458s] (I)        2  Report wirelength                     2.31%  0.20 sec  0.20 sec 
[12/06 00:28:39   1458s] (I)        2  Initialization                        0.77%  0.07 sec  0.07 sec 
[12/06 00:28:39   1458s] (I)        2  Create route kernel                   0.61%  0.05 sec  0.05 sec 
[12/06 00:28:39   1458s] (I)        2  Export 2D cong map                    0.21%  0.02 sec  0.02 sec 
[12/06 00:28:39   1458s] (I)        2  Others data preparation               0.12%  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        3  Phase 1l                             20.15%  1.75 sec  1.75 sec 
[12/06 00:28:39   1458s] (I)        3  Import route data (1T)                9.47%  0.82 sec  0.82 sec 
[12/06 00:28:39   1458s] (I)        3  Phase 1a                              8.71%  0.76 sec  0.75 sec 
[12/06 00:28:39   1458s] (I)        3  Phase 1b                              6.53%  0.57 sec  0.57 sec 
[12/06 00:28:39   1458s] (I)        3  Import place data                     4.89%  0.42 sec  0.42 sec 
[12/06 00:28:39   1458s] (I)        3  Export all nets                       4.89%  0.42 sec  0.42 sec 
[12/06 00:28:39   1458s] (I)        3  Generate topology                     2.39%  0.21 sec  0.21 sec 
[12/06 00:28:39   1458s] (I)        3  Phase 1c                              1.98%  0.17 sec  0.17 sec 
[12/06 00:28:39   1458s] (I)        3  Phase 1d                              1.76%  0.15 sec  0.15 sec 
[12/06 00:28:39   1458s] (I)        3  Set wire vias                         1.19%  0.10 sec  0.10 sec 
[12/06 00:28:39   1458s] (I)        3  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        4  Layer assignment (1T)                19.53%  1.70 sec  1.69 sec 
[12/06 00:28:39   1458s] (I)        4  Pattern routing (1T)                  6.85%  0.59 sec  0.59 sec 
[12/06 00:28:39   1458s] (I)        4  Monotonic routing (1T)                6.49%  0.56 sec  0.56 sec 
[12/06 00:28:39   1458s] (I)        4  Model blockage capacity               5.16%  0.45 sec  0.45 sec 
[12/06 00:28:39   1458s] (I)        4  Read nets                             4.17%  0.36 sec  0.36 sec 
[12/06 00:28:39   1458s] (I)        4  Read blockages ( Layer 2-10 )         2.61%  0.23 sec  0.23 sec 
[12/06 00:28:39   1458s] (I)        4  Two level Routing                     1.98%  0.17 sec  0.17 sec 
[12/06 00:28:39   1458s] (I)        4  Detoured routing (1T)                 1.76%  0.15 sec  0.15 sec 
[12/06 00:28:39   1458s] (I)        4  Pattern Routing Avoiding Blockages    1.21%  0.10 sec  0.10 sec 
[12/06 00:28:39   1458s] (I)        4  Read instances and placement          1.16%  0.10 sec  0.10 sec 
[12/06 00:28:39   1458s] (I)        4  Add via demand to 2D                  0.62%  0.05 sec  0.05 sec 
[12/06 00:28:39   1458s] (I)        4  Read unlegalized nets                 0.29%  0.02 sec  0.02 sec 
[12/06 00:28:39   1458s] (I)        4  Initialize 3D grid graph              0.16%  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)        4  Read prerouted                        0.04%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        5  Initialize 3D capacity                4.89%  0.42 sec  0.42 sec 
[12/06 00:28:39   1458s] (I)        5  Read PG blockages                     2.38%  0.21 sec  0.21 sec 
[12/06 00:28:39   1458s] (I)        5  Two Level Routing (Regular)           1.79%  0.16 sec  0.16 sec 
[12/06 00:28:39   1458s] (I)        5  Read instance blockages               0.20%  0.02 sec  0.02 sec 
[12/06 00:28:39   1458s] (I)        5  Two Level Routing (Strong)            0.13%  0.01 sec  0.01 sec 
[12/06 00:28:39   1458s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 00:28:39   1458s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:09.1 real=0:00:09.2)
[12/06 00:28:39   1458s] Legalization setup...
[12/06 00:28:39   1458s] Using cell based legalization.
[12/06 00:28:39   1458s] Initializing placement interface...
[12/06 00:28:39   1458s]   Use check_library -place or consult logv if problems occur.
[12/06 00:28:39   1458s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 00:28:39   1458s] OPERPROF: Starting DPlace-Init at level 1, MEM:3010.1M, EPOCH TIME: 1733462919.489790
[12/06 00:28:39   1458s] Processing tracks to init pin-track alignment.
[12/06 00:28:39   1458s] z: 2, totalTracks: 1
[12/06 00:28:39   1458s] z: 4, totalTracks: 1
[12/06 00:28:39   1458s] z: 6, totalTracks: 1
[12/06 00:28:39   1458s] z: 8, totalTracks: 1
[12/06 00:28:39   1458s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:28:39   1458s] All LLGs are deleted
[12/06 00:28:39   1458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:39   1458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:39   1458s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3010.1M, EPOCH TIME: 1733462919.542142
[12/06 00:28:39   1458s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3010.1M, EPOCH TIME: 1733462919.542714
[12/06 00:28:39   1458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3010.1M, EPOCH TIME: 1733462919.567876
[12/06 00:28:39   1458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:39   1458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:39   1458s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3010.1M, EPOCH TIME: 1733462919.570655
[12/06 00:28:39   1458s] Max number of tech site patterns supported in site array is 256.
[12/06 00:28:39   1458s] Core basic site is core
[12/06 00:28:39   1458s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3010.1M, EPOCH TIME: 1733462919.591465
[12/06 00:28:39   1458s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 00:28:39   1458s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/06 00:28:39   1458s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.170, REAL:0.170, MEM:3010.1M, EPOCH TIME: 1733462919.761916
[12/06 00:28:39   1458s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:28:39   1458s] SiteArray: use 31,911,936 bytes
[12/06 00:28:39   1458s] SiteArray: current memory after site array memory allocation 3010.1M
[12/06 00:28:39   1458s] SiteArray: FP blocked sites are writable
[12/06 00:28:39   1458s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 00:28:39   1458s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3010.1M, EPOCH TIME: 1733462919.830840
[12/06 00:28:41   1460s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.576, REAL:1.578, MEM:3010.1M, EPOCH TIME: 1733462921.408972
[12/06 00:28:41   1460s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:28:41   1460s] Atter site array init, number of instance map data is 0.
[12/06 00:28:41   1460s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.893, REAL:1.896, MEM:3010.1M, EPOCH TIME: 1733462921.466673
[12/06 00:28:41   1460s] 
[12/06 00:28:41   1460s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:28:41   1460s] OPERPROF:     Starting CMU at level 3, MEM:3010.1M, EPOCH TIME: 1733462921.501075
[12/06 00:28:41   1460s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3010.1M, EPOCH TIME: 1733462921.506900
[12/06 00:28:41   1460s] 
[12/06 00:28:41   1460s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:28:41   1460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.954, REAL:1.957, MEM:3010.1M, EPOCH TIME: 1733462921.524753
[12/06 00:28:41   1460s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3010.1M, EPOCH TIME: 1733462921.524808
[12/06 00:28:41   1460s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3010.1M, EPOCH TIME: 1733462921.525230
[12/06 00:28:41   1460s] 
[12/06 00:28:41   1460s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=3010.1MB).
[12/06 00:28:41   1460s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.132, REAL:2.136, MEM:3010.1M, EPOCH TIME: 1733462921.625371
[12/06 00:28:41   1460s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/06 00:28:41   1460s] Initializing placement interface done.
[12/06 00:28:41   1460s] Leaving CCOpt scope - Cleaning up placement interface...
[12/06 00:28:41   1460s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3010.1M, EPOCH TIME: 1733462921.625563
[12/06 00:28:41   1460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:41   1460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:41   1460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:41   1460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:41   1460s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.262, REAL:0.263, MEM:3010.1M, EPOCH TIME: 1733462921.888203
[12/06 00:28:41   1460s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 00:28:41   1460s] Leaving CCOpt scope - Initializing placement interface...
[12/06 00:28:41   1460s] OPERPROF: Starting DPlace-Init at level 1, MEM:3010.1M, EPOCH TIME: 1733462921.936844
[12/06 00:28:41   1460s] Processing tracks to init pin-track alignment.
[12/06 00:28:41   1460s] z: 2, totalTracks: 1
[12/06 00:28:41   1460s] z: 4, totalTracks: 1
[12/06 00:28:41   1460s] z: 6, totalTracks: 1
[12/06 00:28:41   1460s] z: 8, totalTracks: 1
[12/06 00:28:41   1460s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:28:42   1460s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3010.1M, EPOCH TIME: 1733462922.011345
[12/06 00:28:42   1460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:42   1460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:42   1460s] 
[12/06 00:28:42   1460s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:28:42   1460s] OPERPROF:     Starting CMU at level 3, MEM:3010.1M, EPOCH TIME: 1733462922.089376
[12/06 00:28:42   1460s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3010.1M, EPOCH TIME: 1733462922.094648
[12/06 00:28:42   1460s] 
[12/06 00:28:42   1460s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:28:42   1460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.101, REAL:0.101, MEM:3010.1M, EPOCH TIME: 1733462922.112391
[12/06 00:28:42   1460s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3010.1M, EPOCH TIME: 1733462922.112447
[12/06 00:28:42   1460s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3010.1M, EPOCH TIME: 1733462922.112833
[12/06 00:28:42   1460s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3010.1MB).
[12/06 00:28:42   1460s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.202, REAL:0.203, MEM:3010.1M, EPOCH TIME: 1733462922.139450
[12/06 00:28:42   1460s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 00:28:42   1460s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:28:42   1460s] (I)      Load db... (mem=3010.1M)
[12/06 00:28:42   1460s] (I)      Read data from FE... (mem=3010.1M)
[12/06 00:28:42   1460s] (I)      Number of ignored instance 0
[12/06 00:28:42   1460s] (I)      Number of inbound cells 0
[12/06 00:28:42   1460s] (I)      Number of opened ILM blockages 0
[12/06 00:28:42   1460s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/06 00:28:42   1460s] (I)      numMoveCells=104284, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[12/06 00:28:42   1460s] (I)      cell height: 3600, count: 104284
[12/06 00:28:42   1460s] (I)      Read rows... (mem=3041.9M)
[12/06 00:28:42   1460s] (I)      rowRegion is not equal to core box, resetting core box
[12/06 00:28:42   1460s] (I)      rowRegion : (4000, 4000) - (2996000, 2995600)
[12/06 00:28:42   1460s] (I)      coreBox   : (4000, 4000) - (2996000, 2996000)
[12/06 00:28:42   1460s] (I)      Done Read rows (cpu=0.000s, mem=3041.9M)
[12/06 00:28:42   1460s] (I)      Done Read data from FE (cpu=0.111s, mem=3041.9M)
[12/06 00:28:42   1460s] (I)      Done Load db (cpu=0.111s, mem=3041.9M)
[12/06 00:28:42   1460s] (I)      Constructing placeable region... (mem=3041.9M)
[12/06 00:28:42   1460s] (I)      Constructing bin map
[12/06 00:28:42   1460s] (I)      Initialize bin information with width=36000 height=36000
[12/06 00:28:42   1460s] (I)      Done constructing bin map
[12/06 00:28:42   1460s] (I)      Compute region effective width... (mem=3041.9M)
[12/06 00:28:42   1460s] (I)      Done Compute region effective width (cpu=0.000s, mem=3041.9M)
[12/06 00:28:42   1460s] (I)      Done Constructing placeable region (cpu=0.033s, mem=3041.9M)
[12/06 00:28:42   1460s] Legalization setup done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/06 00:28:42   1460s] Validating CTS configuration...
[12/06 00:28:42   1460s] Checking module port directions...
[12/06 00:28:42   1460s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 00:28:42   1461s] Non-default CCOpt properties:
[12/06 00:28:42   1461s]   Public non-default CCOpt properties:
[12/06 00:28:42   1461s]     cts_merge_clock_gates is set for at least one object
[12/06 00:28:42   1461s]     cts_merge_clock_logic is set for at least one object
[12/06 00:28:42   1461s]     route_type is set for at least one object
[12/06 00:28:42   1461s]   No private non-default CCOpt properties
[12/06 00:28:42   1461s] Route type trimming info:
[12/06 00:28:42   1461s]   No route type modifications were made.
[12/06 00:28:42   1461s] 
[12/06 00:28:42   1461s] Trim Metal Layers:
[12/06 00:28:42   1461s] LayerId::1 widthSet size::4
[12/06 00:28:42   1461s] LayerId::2 widthSet size::4
[12/06 00:28:42   1461s] LayerId::3 widthSet size::4
[12/06 00:28:42   1461s] LayerId::4 widthSet size::4
[12/06 00:28:42   1461s] LayerId::5 widthSet size::4
[12/06 00:28:42   1461s] LayerId::6 widthSet size::4
[12/06 00:28:42   1461s] LayerId::7 widthSet size::4
[12/06 00:28:42   1461s] LayerId::8 widthSet size::4
[12/06 00:28:42   1461s] LayerId::9 widthSet size::4
[12/06 00:28:42   1461s] LayerId::10 widthSet size::2
[12/06 00:28:42   1461s] Updating RC grid for preRoute extraction ...
[12/06 00:28:42   1461s] eee: pegSigSF::1.070000
[12/06 00:28:42   1461s] Initializing multi-corner capacitance tables ... 
[12/06 00:28:42   1461s] Initializing multi-corner resistance tables ...
[12/06 00:28:43   1461s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 00:28:43   1461s] eee: l::2 avDens::0.220674 usedTrk::55907.834446 availTrk::253350.000000 sigTrk::55907.834446
[12/06 00:28:43   1461s] eee: l::3 avDens::0.260642 usedTrk::71968.344499 availTrk::276120.000000 sigTrk::71968.344499
[12/06 00:28:43   1461s] eee: l::4 avDens::0.217079 usedTrk::58865.403557 availTrk::271170.000000 sigTrk::58865.403557
[12/06 00:28:43   1461s] eee: l::5 avDens::0.025524 usedTrk::16208.705577 availTrk::635040.000000 sigTrk::16208.705577
[12/06 00:28:43   1461s] eee: l::6 avDens::0.041398 usedTrk::26289.597789 availTrk::635040.000000 sigTrk::26289.597789
[12/06 00:28:43   1461s] eee: l::7 avDens::0.208717 usedTrk::58833.283366 availTrk::281880.000000 sigTrk::58833.283366
[12/06 00:28:43   1461s] eee: l::8 avDens::0.182467 usedTrk::10349.972499 availTrk::56722.500000 sigTrk::10349.972499
[12/06 00:28:43   1461s] eee: l::9 avDens::0.103916 usedTrk::2798.705554 availTrk::26932.500000 sigTrk::2798.705554
[12/06 00:28:43   1461s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:28:43   1461s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:28:43   1461s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.356844 uaWl=1.000000 uaWlH=0.572199 aWlH=0.000000 lMod=0 pMax=0.900600 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 00:28:43   1462s] End AAE Lib Interpolated Model. (MEM=3041.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00017
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000199
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000223
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000246
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000268
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000291
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000313
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000335
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000357
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000379
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000401
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000422
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000443
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000464
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000487
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000508
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00053
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000552
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000573
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000595
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000619
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00064
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000661
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000683
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000704
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000725
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000748
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000769
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00079
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000813
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000834
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000855
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000876
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000896
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000913
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000931
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000947
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000964
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000982
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.000998
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00101
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00103
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00105
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00107
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00108
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0011
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00112
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00114
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00115
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00117
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00119
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0012
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00122
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00124
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00125
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00127
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00129
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0013
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00132
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00134
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00135
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00137
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00138
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0014
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00142
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00143
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00146
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00148
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0015
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00152
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00154
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00156
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00158
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0016
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00163
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00165
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00167
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00169
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00171
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00173
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00175
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00177
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00179
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00181
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00183
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00185
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00187
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00189
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00191
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00193
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00196
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00198
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.002
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00202
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00204
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00206
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00208
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0021
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00212
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00214
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00216
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00218
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00219
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00221
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00223
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00225
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00226
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00228
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0023
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00232
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00233
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00235
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00237
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00239
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0024
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00242
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00244
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00246
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00247
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00249
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00251
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00253
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00255
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00256
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00258
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0026
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00262
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00263
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00265
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00267
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00269
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00271
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00273
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00274
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00276
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00278
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00279
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00281
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00283
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00284
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00286
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00288
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00289
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00291
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00293
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00294
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00296
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00297
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00299
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00301
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00302
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00304
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00306
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00307
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00309
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00311
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00312
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00314
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00316
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00317
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00319
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00321
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00322
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00324
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00325
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00328
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0033
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00332
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00333
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00335
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00337
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00339
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00341
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00343
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00344
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00346
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00348
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0035
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00352
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00353
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00355
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00357
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00359
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0036
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00362
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00364
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00366
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00368
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00369
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00371
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00373
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00375
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00376
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00382
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00388
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00392
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00394
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00396
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00398
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00399
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00401
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00403
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00405
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00406
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00408
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0041
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00411
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00413
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00415
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00416
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00418
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0042
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00422
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00423
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00425
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00427
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00429
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0043
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00432
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00434
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00436
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00437
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00439
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00441
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00442
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00444
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00446
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00447
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00449
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00451
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00452
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00455
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00456
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00458
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0046
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00461
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00463
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00465
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00466
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00468
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0047
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00472
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00473
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00475
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00477
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00478
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0048
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00482
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00483
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00485
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00487
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00488
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0049
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00492
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00493
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00495
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00497
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00498
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.005
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00502
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00503
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00505
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00507
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00508
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0051
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00512
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00513
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00515
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00517
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00518
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0052
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00522
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00524
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00525
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00527
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00529
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0053
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00532
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00534
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00535
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00537
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00539
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.0054
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00542
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00544
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00545
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00547
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00549
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00551
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00552
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00554
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00556
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00557
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00559
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00561
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00562
[12/06 00:28:43   1462s] Accumulated time to calculate placeable region: 0.00564
[12/06 00:28:43   1462s] (I)      Initializing Steiner engine. 
[12/06 00:28:43   1462s] (I)      ==================== Layers =====================
[12/06 00:28:43   1462s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:43   1462s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:28:43   1462s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:43   1462s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:28:43   1462s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:28:43   1462s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:43   1462s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:28:43   1462s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:28:43   1462s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:28:45   1463s] Library trimming buffers in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/06 00:28:45   1463s] Original list had 9 cells:
[12/06 00:28:45   1463s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[12/06 00:28:45   1463s] Library trimming was not able to trim any cells:
[12/06 00:28:45   1463s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00576
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00579
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00581
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00582
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00584
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00586
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00588
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0059
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00592
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00594
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00596
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00597
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00599
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00601
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00603
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00605
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00606
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00608
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0061
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00612
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00613
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00615
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00617
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00619
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00621
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00622
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00624
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00626
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00628
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00629
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00631
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00633
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00634
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00638
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0064
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00642
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00644
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00646
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00648
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00651
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00653
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00655
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00657
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00659
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00661
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00663
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00665
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00668
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0067
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00672
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00674
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00676
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00678
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0068
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00682
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00684
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00686
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00688
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0069
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00693
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00695
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00697
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00699
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00701
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00703
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00705
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00707
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00709
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00711
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00713
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00714
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00716
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00718
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0072
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00721
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00723
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00725
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00727
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00728
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0073
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00732
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00734
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00736
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00737
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00739
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00741
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00743
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00745
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00746
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00748
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0075
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00752
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00753
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00755
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00757
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00759
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00761
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00762
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00764
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00766
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00768
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0077
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00772
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00774
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00776
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00778
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0078
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00782
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00784
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00786
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00788
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0079
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00793
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00795
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00796
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00799
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.008
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00802
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00804
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00806
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00808
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0081
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00812
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00814
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00816
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00818
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0082
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00822
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00824
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00826
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00828
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0083
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00832
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00834
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00836
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00837
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00839
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0084
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00842
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00844
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00845
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00847
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00849
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0085
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00852
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00853
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00855
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00857
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00858
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0086
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00862
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00863
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00865
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00867
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00868
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0087
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00872
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00873
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00875
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00877
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00878
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0088
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00882
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00883
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00885
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00887
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00889
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00891
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00892
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00894
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00896
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00897
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00899
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00901
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00902
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00904
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00906
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00907
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00909
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00911
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00913
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00914
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00916
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00918
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00919
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00921
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00923
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00925
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00926
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00928
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0093
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00931
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00933
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00935
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00936
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00938
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0094
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00941
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00943
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00945
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00947
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00948
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0095
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00952
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00953
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00955
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00957
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00959
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0096
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00962
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00964
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00965
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00967
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00969
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0097
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00972
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00974
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00975
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00977
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00979
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00981
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00982
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00984
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00986
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00987
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00989
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00991
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00992
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00994
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00996
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.00997
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.01
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.01
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.01
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.01
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0101
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0101
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0101
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0101
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0101
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0101
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0102
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0102
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0102
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0102
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0102
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0102
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0103
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0103
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0103
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0103
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0103
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0103
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0104
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0104
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0104
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0104
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0104
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0104
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0105
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0105
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0105
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0105
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0105
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0105
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0106
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0106
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0106
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0106
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0106
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0106
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0107
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0107
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0107
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0107
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0107
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0107
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0108
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0108
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0108
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0108
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0108
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0108
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0109
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0109
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0109
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0109
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0109
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0109
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.011
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.011
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.011
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.011
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.011
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.011
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0111
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0111
[12/06 00:28:45   1463s] Library trimming inverters in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/06 00:28:45   1463s] Original list had 9 cells:
[12/06 00:28:45   1463s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 00:28:45   1463s] Library trimming was not able to trim any cells:
[12/06 00:28:45   1463s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0111
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0112
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0112
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0112
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0113
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0113
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0113
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0114
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0114
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0114
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0114
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0115
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0115
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0115
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0116
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0116
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0116
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0116
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0117
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0117
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0117
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0118
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0118
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0118
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0118
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0119
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0119
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0119
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.012
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.012
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.012
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.012
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0121
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0121
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0121
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0122
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0122
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0122
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0122
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0123
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0123
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0123
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0124
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0124
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0124
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0124
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0125
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0125
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0125
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0125
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0126
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0126
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0126
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0127
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0127
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0127
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0127
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0128
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0128
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0128
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0129
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0129
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0129
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0129
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.013
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.013
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.013
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0131
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0131
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0131
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0131
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0132
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0132
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0132
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0133
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0133
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0133
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0133
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0134
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0134
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0134
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0135
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0135
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0135
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0136
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0136
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0136
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0136
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0137
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0137
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0137
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0138
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0138
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0138
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0138
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0139
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0139
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0139
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.014
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.014
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.014
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0141
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0141
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0141
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0141
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0142
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0142
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0142
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0143
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0143
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0143
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0143
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0144
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0144
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0144
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0145
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0145
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0145
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0145
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0146
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0146
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0146
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0147
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0147
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0147
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0148
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0148
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0148
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0148
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0149
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0149
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0149
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.015
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.015
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.015
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.015
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0151
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0151
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0151
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0152
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0152
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0152
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0153
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0153
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0153
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0153
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0154
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0154
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0154
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0155
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0155
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0155
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0155
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0156
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0156
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0156
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0157
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0157
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0157
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0157
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0158
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0158
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0158
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0159
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0159
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0159
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.016
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.016
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.016
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0161
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0161
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0161
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0162
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0162
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0162
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0162
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0163
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0163
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0163
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0164
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0164
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0164
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0165
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0165
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0165
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0166
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0166
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0166
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0167
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0167
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0167
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0167
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0168
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0168
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0168
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0169
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0169
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0169
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.017
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.017
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.017
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0171
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0171
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0171
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0171
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0172
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0172
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0172
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0173
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0173
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0173
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0174
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0174
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0174
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0175
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0175
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0175
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0175
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0176
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0176
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0176
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0177
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0177
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0177
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0178
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0178
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0178
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0178
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0179
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0179
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0179
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.018
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.018
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.018
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0181
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0181
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0181
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0181
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0182
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0182
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0182
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0183
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0183
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0183
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0184
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0184
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0184
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0184
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0185
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0185
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0185
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0186
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0186
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0186
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0186
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0187
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0187
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0187
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0188
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0188
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0188
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0188
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0189
[12/06 00:28:45   1463s] Accumulated time to calculate placeable region: 0.0189
[12/06 00:28:46   1464s] Clock tree balancer configuration for clock_tree ideal_clock:
[12/06 00:28:46   1464s] Non-default CCOpt properties:
[12/06 00:28:46   1464s]   Public non-default CCOpt properties:
[12/06 00:28:46   1464s]     cts_merge_clock_gates: true (default: false)
[12/06 00:28:46   1464s]     cts_merge_clock_logic: true (default: false)
[12/06 00:28:46   1464s]     route_type (leaf): default_route_type_leaf (default: default)
[12/06 00:28:46   1464s]     route_type (top): default_route_type_nonleaf (default: default)
[12/06 00:28:46   1464s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/06 00:28:46   1464s]   No private non-default CCOpt properties
[12/06 00:28:46   1464s] For power domain auto-default:
[12/06 00:28:46   1464s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[12/06 00:28:46   1464s]   Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 00:28:46   1464s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[12/06 00:28:46   1464s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
[12/06 00:28:46   1464s] Top Routing info:
[12/06 00:28:46   1464s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 00:28:46   1464s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 00:28:46   1464s] Trunk Routing info:
[12/06 00:28:46   1464s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 00:28:46   1464s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 00:28:46   1464s] Leaf Routing info:
[12/06 00:28:46   1464s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 00:28:46   1464s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 00:28:46   1464s] For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
[12/06 00:28:46   1464s]   Slew time target (leaf):    0.089ns
[12/06 00:28:46   1464s]   Slew time target (trunk):   0.089ns
[12/06 00:28:46   1464s]   Slew time target (top):     0.090ns (Note: no nets are considered top nets in this clock tree)
[12/06 00:28:46   1464s]   Buffer unit delay: 0.052ns
[12/06 00:28:46   1464s]   Buffer max distance: 588.732um
[12/06 00:28:46   1464s] Fastest wire driving cells and distances:
[12/06 00:28:46   1464s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=588.732um, saturatedSlew=0.077ns, speed=6283.159um per ns, cellArea=17.122um^2 per 1000um}
[12/06 00:28:46   1464s]   Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=544.127um, saturatedSlew=0.077ns, speed=8345.506um per ns, cellArea=14.555um^2 per 1000um}
[12/06 00:28:46   1464s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=435.385um, saturatedSlew=0.082ns, speed=2980.048um per ns, cellArea=34.728um^2 per 1000um}
[12/06 00:28:46   1464s] 
[12/06 00:28:46   1464s] 
[12/06 00:28:46   1464s] Logic Sizing Table:
[12/06 00:28:46   1464s] 
[12/06 00:28:46   1464s] ----------------------------------------------------------
[12/06 00:28:46   1464s] Cell    Instance count    Source    Eligible library cells
[12/06 00:28:46   1464s] ----------------------------------------------------------
[12/06 00:28:46   1464s]   (empty table)
[12/06 00:28:46   1464s] ----------------------------------------------------------
[12/06 00:28:46   1464s] 
[12/06 00:28:46   1464s] 
[12/06 00:28:46   1465s] Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
[12/06 00:28:46   1465s]   Sources:                     pin clk
[12/06 00:28:46   1465s]   Total number of sinks:       58160
[12/06 00:28:46   1465s]   Delay constrained sinks:     58160
[12/06 00:28:46   1465s]   Constrains:                  default
[12/06 00:28:46   1465s]   Non-leaf sinks:              0
[12/06 00:28:46   1465s]   Ignore pins:                 0
[12/06 00:28:46   1465s]  Timing corner delay_corner_wcl_slow:both.late:
[12/06 00:28:46   1465s]   Skew target:                 0.052ns
[12/06 00:28:46   1465s] Primary reporting skew groups are:
[12/06 00:28:46   1465s] skew_group ideal_clock/functional_wcl_fast with 58160 clock sinks
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Clock DAG stats initial state:
[12/06 00:28:46   1465s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 00:28:46   1465s]   sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:28:46   1465s]   misc counts      : r=1, pp=0
[12/06 00:28:46   1465s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 00:28:46   1465s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 00:28:46   1465s] Clock DAG hash initial state: 912262341501071837 3233369043094873591
[12/06 00:28:46   1465s] CTS services accumulated run-time stats initial state:
[12/06 00:28:46   1465s]   delay calculator: calls=9375, total_wall_time=0.198s, mean_wall_time=0.021ms
[12/06 00:28:46   1465s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 00:28:46   1465s]   steiner router: calls=6773, total_wall_time=0.057s, mean_wall_time=0.008ms
[12/06 00:28:46   1465s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 00:28:46   1465s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Layer information for route type default_route_type_leaf:
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 00:28:46   1465s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] M1       N            H          1.003         0.168         0.168
[12/06 00:28:46   1465s] M2       N            V          0.831         0.186         0.154
[12/06 00:28:46   1465s] M3       Y            H          0.831         0.185         0.154
[12/06 00:28:46   1465s] M4       Y            V          0.831         0.185         0.154
[12/06 00:28:46   1465s] M5       N            H          0.831         0.185         0.154
[12/06 00:28:46   1465s] M6       N            V          0.831         0.185         0.154
[12/06 00:28:46   1465s] M7       N            H          0.831         0.174         0.144
[12/06 00:28:46   1465s] M8       N            V          0.054         0.269         0.015
[12/06 00:28:46   1465s] M9       N            H          0.054         0.257         0.014
[12/06 00:28:46   1465s] AP       N            V          0.007         0.360         0.003
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 00:28:46   1465s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Layer information for route type default_route_type_nonleaf:
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 00:28:46   1465s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] M1       N            H          1.648         0.242         0.399
[12/06 00:28:46   1465s] M2       N            V          1.397         0.246         0.344
[12/06 00:28:46   1465s] M3       Y            H          1.397         0.246         0.343
[12/06 00:28:46   1465s] M4       Y            V          1.397         0.246         0.343
[12/06 00:28:46   1465s] M5       N            H          1.397         0.246         0.343
[12/06 00:28:46   1465s] M6       N            V          1.397         0.246         0.343
[12/06 00:28:46   1465s] M7       N            H          1.397         0.244         0.341
[12/06 00:28:46   1465s] M8       N            V          0.054         0.379         0.021
[12/06 00:28:46   1465s] M9       N            H          0.054         0.375         0.020
[12/06 00:28:46   1465s] AP       N            V          0.007         0.369         0.003
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 00:28:46   1465s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Layer information for route type default_route_type_nonleaf:
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 00:28:46   1465s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] M1       N            H          1.003         0.168         0.168
[12/06 00:28:46   1465s] M2       N            V          0.831         0.186         0.154
[12/06 00:28:46   1465s] M3       Y            H          0.831         0.185         0.154
[12/06 00:28:46   1465s] M4       Y            V          0.831         0.185         0.154
[12/06 00:28:46   1465s] M5       N            H          0.831         0.185         0.154
[12/06 00:28:46   1465s] M6       N            V          0.831         0.185         0.154
[12/06 00:28:46   1465s] M7       N            H          0.831         0.174         0.144
[12/06 00:28:46   1465s] M8       N            V          0.054         0.269         0.015
[12/06 00:28:46   1465s] M9       N            H          0.054         0.257         0.014
[12/06 00:28:46   1465s] AP       N            V          0.007         0.360         0.003
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Via selection for estimated routes (rule default):
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[12/06 00:28:46   1465s] Range                        (Ohm)    (fF)     (fs)     Only
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] M1-M2    VIA12_1cut          1.500    0.015    0.022    false
[12/06 00:28:46   1465s] M2-M3    VIA23_1cut          1.500    0.013    0.020    false
[12/06 00:28:46   1465s] M3-M4    VIA34_1cut          1.500    0.013    0.020    false
[12/06 00:28:46   1465s] M4-M5    VIA45_1cut          1.500    0.013    0.020    false
[12/06 00:28:46   1465s] M5-M6    VIA56_1cut          1.500    0.013    0.020    false
[12/06 00:28:46   1465s] M6-M7    VIA67_1cut          1.500    0.013    0.019    false
[12/06 00:28:46   1465s] M7-M8    VIA78_1cut_FAT_C    0.220    0.065    0.014    false
[12/06 00:28:46   1465s] M8-M9    VIA89_1cut_FAT_C    0.220    0.055    0.012    false
[12/06 00:28:46   1465s] M9-AP    VIA9AP_1cut         0.041    1.812    0.074    false
[12/06 00:28:46   1465s] --------------------------------------------------------------------
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] No ideal or dont_touch nets found in the clock tree
[12/06 00:28:46   1465s] No dont_touch hnets found in the clock tree
[12/06 00:28:46   1465s] No dont_touch hpins found in the clock network.
[12/06 00:28:46   1465s] Checking for illegal sizes of clock logic instances...
[12/06 00:28:46   1465s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Filtering reasons for cell type: buffer
[12/06 00:28:46   1465s] =======================================
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] ----------------------------------------------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s] Clock trees    Power domain    Reason                         Library cells
[12/06 00:28:46   1465s] ----------------------------------------------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[12/06 00:28:46   1465s] ----------------------------------------------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Filtering reasons for cell type: inverter
[12/06 00:28:46   1465s] =========================================
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] -------------------------------------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s] Clock trees    Power domain    Reason                         Library cells
[12/06 00:28:46   1465s] -------------------------------------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s] all            auto-default    Unbalanced rise/fall delays    { INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[12/06 00:28:46   1465s] -------------------------------------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] 
[12/06 00:28:46   1465s] Validating CTS configuration done. (took cpu=0:00:04.4 real=0:00:04.4)
[12/06 00:28:46   1465s] CCOpt configuration status: all checks passed.
[12/06 00:28:46   1465s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/06 00:28:46   1465s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/06 00:28:46   1465s]   No exclusion drivers are needed.
[12/06 00:28:46   1465s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/06 00:28:46   1465s] Antenna diode management...
[12/06 00:28:46   1465s]   Found 0 antenna diodes in the clock trees.
[12/06 00:28:46   1465s]   
[12/06 00:28:46   1465s] Antenna diode management done.
[12/06 00:28:46   1465s] Adding driver cells for primary IOs...
[12/06 00:28:46   1465s]   
[12/06 00:28:46   1465s]   ----------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/06 00:28:46   1465s]   ----------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s]     (empty table)
[12/06 00:28:46   1465s]   ----------------------------------------------------------------------------------------------
[12/06 00:28:46   1465s]   
[12/06 00:28:46   1465s]   
[12/06 00:28:46   1465s] Adding driver cells for primary IOs done.
[12/06 00:28:46   1465s] Adding driver cell for primary IO roots...
[12/06 00:28:46   1465s] Adding driver cell for primary IO roots done.
[12/06 00:28:46   1465s] Maximizing clock DAG abstraction...
[12/06 00:28:46   1465s]   Removing clock DAG drivers
[12/06 00:28:46   1465s] Maximizing clock DAG abstraction done.
[12/06 00:28:46   1465s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:16.7 real=0:00:16.7)
[12/06 00:28:46   1465s] Synthesizing clock trees...
[12/06 00:28:46   1465s]   Preparing To Balance...
[12/06 00:28:46   1465s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 00:28:46   1465s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3229.5M, EPOCH TIME: 1733462926.928263
[12/06 00:28:46   1465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:46   1465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:47   1465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:47   1465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:47   1465s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.254, REAL:0.254, MEM:3219.5M, EPOCH TIME: 1733462927.182458
[12/06 00:28:47   1465s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 00:28:47   1465s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 00:28:47   1465s] OPERPROF: Starting DPlace-Init at level 1, MEM:3210.0M, EPOCH TIME: 1733462927.183202
[12/06 00:28:47   1465s] Processing tracks to init pin-track alignment.
[12/06 00:28:47   1465s] z: 2, totalTracks: 1
[12/06 00:28:47   1465s] z: 4, totalTracks: 1
[12/06 00:28:47   1465s] z: 6, totalTracks: 1
[12/06 00:28:47   1465s] z: 8, totalTracks: 1
[12/06 00:28:47   1465s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:28:47   1465s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3210.0M, EPOCH TIME: 1733462927.255986
[12/06 00:28:47   1465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:47   1465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:28:47   1465s] 
[12/06 00:28:47   1465s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:28:47   1465s] OPERPROF:     Starting CMU at level 3, MEM:3210.0M, EPOCH TIME: 1733462927.339795
[12/06 00:28:47   1465s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3210.0M, EPOCH TIME: 1733462927.345082
[12/06 00:28:47   1465s] 
[12/06 00:28:47   1465s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:28:47   1465s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.107, MEM:3210.0M, EPOCH TIME: 1733462927.362839
[12/06 00:28:47   1465s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3210.0M, EPOCH TIME: 1733462927.362897
[12/06 00:28:47   1465s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3210.0M, EPOCH TIME: 1733462927.363493
[12/06 00:28:47   1466s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3210.0MB).
[12/06 00:28:47   1466s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.206, REAL:0.207, MEM:3210.0M, EPOCH TIME: 1733462927.390168
[12/06 00:28:47   1466s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 00:28:47   1466s]   Merging duplicate siblings in DAG...
[12/06 00:28:47   1466s]     Clock DAG stats before merging:
[12/06 00:28:47   1466s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 00:28:47   1466s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:28:47   1466s]       misc counts      : r=1, pp=0
[12/06 00:28:47   1466s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 00:28:47   1466s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 00:28:47   1466s]     Clock DAG hash before merging: 912262341501071837 3233369043094873591
[12/06 00:28:47   1466s]     CTS services accumulated run-time stats before merging:
[12/06 00:28:47   1466s]       delay calculator: calls=9375, total_wall_time=0.198s, mean_wall_time=0.021ms
[12/06 00:28:47   1466s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 00:28:47   1466s]       steiner router: calls=6773, total_wall_time=0.057s, mean_wall_time=0.008ms
[12/06 00:28:47   1466s]     Resynthesising clock tree into netlist...
[12/06 00:28:47   1466s]       Reset timing graph...
[12/06 00:28:47   1466s] Ignoring AAE DB Resetting ...
[12/06 00:28:47   1466s]       Reset timing graph done.
[12/06 00:28:47   1466s]     Resynthesising clock tree into netlist done.
[12/06 00:28:47   1466s]     Merging duplicate clock dag driver clones in DAG...
[12/06 00:28:47   1466s]     Merging duplicate clock dag driver clones in DAG done.
[12/06 00:28:47   1466s]     
[12/06 00:28:47   1466s]     Disconnecting clock tree from netlist...
[12/06 00:28:47   1466s]     Disconnecting clock tree from netlist done.
[12/06 00:28:47   1466s]   Merging duplicate siblings in DAG done.
[12/06 00:28:47   1466s]   Applying movement limits...
[12/06 00:28:47   1466s]   Applying movement limits done.
[12/06 00:28:47   1466s]   Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 00:28:47   1466s]   CCOpt::Phase::Construction...
[12/06 00:28:47   1466s]   Stage::Clustering...
[12/06 00:28:47   1466s]   Clustering...
[12/06 00:28:47   1466s]     Clock DAG hash before 'Clustering': 912262341501071837 3233369043094873591
[12/06 00:28:47   1466s]     CTS services accumulated run-time stats before 'Clustering':
[12/06 00:28:47   1466s]       delay calculator: calls=9375, total_wall_time=0.198s, mean_wall_time=0.021ms
[12/06 00:28:47   1466s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 00:28:47   1466s]       steiner router: calls=6773, total_wall_time=0.057s, mean_wall_time=0.008ms
[12/06 00:28:47   1466s]     Initialize for clustering...
[12/06 00:28:47   1466s]     Clock DAG stats before clustering:
[12/06 00:28:47   1466s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 00:28:47   1466s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:28:47   1466s]       misc counts      : r=1, pp=0
[12/06 00:28:47   1466s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 00:28:47   1466s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 00:28:47   1466s]     Clock DAG hash before clustering: 912262341501071837 3233369043094873591
[12/06 00:28:47   1466s]     CTS services accumulated run-time stats before clustering:
[12/06 00:28:47   1466s]       delay calculator: calls=9375, total_wall_time=0.198s, mean_wall_time=0.021ms
[12/06 00:28:47   1466s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 00:28:47   1466s]       steiner router: calls=6773, total_wall_time=0.057s, mean_wall_time=0.008ms
[12/06 00:28:47   1466s]     Computing max distances from locked parents...
[12/06 00:28:47   1466s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/06 00:28:47   1466s]     Computing max distances from locked parents done.
[12/06 00:28:47   1466s]     Computing optimal clock node locations...
[12/06 00:28:47   1466s]     : ...20% ...40% ...60% ...80% ...100% 
[12/06 00:28:47   1466s]     Optimal path computation stats:
[12/06 00:28:47   1466s]       Successful          : 0
[12/06 00:28:47   1466s]       Unsuccessful        : 0
[12/06 00:28:47   1466s]       Immovable           : 140316581560321
[12/06 00:28:47   1466s]       lockedParentLocation: 0
[12/06 00:28:47   1466s]       Region hash         : e4d0d11cb7a6f7ec
[12/06 00:28:47   1466s]     Unsuccessful details:
[12/06 00:28:47   1466s]     
[12/06 00:28:47   1466s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 00:28:47   1466s] End AAE Lib Interpolated Model. (MEM=3209.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:28:47   1466s]     Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 00:28:47   1466s]     Bottom-up phase...
[12/06 00:28:47   1466s]     Clustering bottom-up starting from leaves...
[12/06 00:28:47   1466s]       Clustering clock_tree ideal_clock...
[12/06 00:29:12   1491s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 00:29:13   1492s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 00:29:16   1494s]       Clustering clock_tree ideal_clock done.
[12/06 00:29:16   1494s]     Clustering bottom-up starting from leaves done.
[12/06 00:29:16   1494s]     Rebuilding the clock tree after clustering...
[12/06 00:29:16   1495s]     Rebuilding the clock tree after clustering done.
[12/06 00:29:16   1495s]     Clock DAG stats after bottom-up phase:
[12/06 00:29:16   1495s]       cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
[12/06 00:29:16   1495s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:29:16   1495s]       misc counts      : r=1, pp=0
[12/06 00:29:16   1495s]       cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
[12/06 00:29:16   1495s]       hp wire lengths  : top=0.000um, trunk=14755.200um, leaf=43660.600um, total=58415.800um
[12/06 00:29:16   1495s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/06 00:29:16   1495s]        Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
[12/06 00:29:16   1495s]     Clock DAG hash after bottom-up phase: 8125496450642322800 16257557982247918214
[12/06 00:29:16   1495s]     CTS services accumulated run-time stats after bottom-up phase:
[12/06 00:29:16   1495s]       delay calculator: calls=13518, total_wall_time=0.632s, mean_wall_time=0.047ms
[12/06 00:29:16   1495s]       legalizer: calls=8124, total_wall_time=0.172s, mean_wall_time=0.021ms
[12/06 00:29:16   1495s]       steiner router: calls=10373, total_wall_time=2.306s, mean_wall_time=0.222ms
[12/06 00:29:16   1495s]     Bottom-up phase done. (took cpu=0:00:28.8 real=0:00:28.8)
[12/06 00:29:16   1495s]     Legalizing clock trees...
[12/06 00:29:16   1495s]     Resynthesising clock tree into netlist...
[12/06 00:29:17   1495s]       Reset timing graph...
[12/06 00:29:17   1495s] Ignoring AAE DB Resetting ...
[12/06 00:29:17   1495s]       Reset timing graph done.
[12/06 00:29:17   1495s]     Resynthesising clock tree into netlist done.
[12/06 00:29:17   1495s]     Commiting net attributes....
[12/06 00:29:17   1496s]     Commiting net attributes. done.
[12/06 00:29:17   1496s]     Leaving CCOpt scope - ClockRefiner...
[12/06 00:29:17   1496s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3317.5M, EPOCH TIME: 1733462957.573207
[12/06 00:29:17   1496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:17   1496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:17   1496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:17   1496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:17   1496s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.301, REAL:0.302, MEM:3279.5M, EPOCH TIME: 1733462957.875287
[12/06 00:29:17   1496s]     Assigned high priority to 58881 instances.
[12/06 00:29:17   1496s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/06 00:29:17   1496s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/06 00:29:17   1496s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3279.5M, EPOCH TIME: 1733462957.937189
[12/06 00:29:17   1496s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3279.5M, EPOCH TIME: 1733462957.937285
[12/06 00:29:17   1496s] Processing tracks to init pin-track alignment.
[12/06 00:29:17   1496s] z: 2, totalTracks: 1
[12/06 00:29:17   1496s] z: 4, totalTracks: 1
[12/06 00:29:17   1496s] z: 6, totalTracks: 1
[12/06 00:29:17   1496s] z: 8, totalTracks: 1
[12/06 00:29:17   1496s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:29:18   1496s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3279.5M, EPOCH TIME: 1733462958.017254
[12/06 00:29:18   1496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:18   1496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:18   1496s] 
[12/06 00:29:18   1496s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:29:18   1496s] OPERPROF:       Starting CMU at level 4, MEM:3279.5M, EPOCH TIME: 1733462958.101115
[12/06 00:29:18   1496s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3279.5M, EPOCH TIME: 1733462958.106586
[12/06 00:29:18   1496s] 
[12/06 00:29:18   1496s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:29:18   1496s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.107, REAL:0.107, MEM:3279.5M, EPOCH TIME: 1733462958.124484
[12/06 00:29:18   1496s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3279.5M, EPOCH TIME: 1733462958.124543
[12/06 00:29:18   1496s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3279.5M, EPOCH TIME: 1733462958.124892
[12/06 00:29:18   1496s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3279.5MB).
[12/06 00:29:18   1496s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.214, REAL:0.214, MEM:3279.5M, EPOCH TIME: 1733462958.151751
[12/06 00:29:18   1496s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.214, REAL:0.215, MEM:3279.5M, EPOCH TIME: 1733462958.151781
[12/06 00:29:18   1496s] TDRefine: refinePlace mode is spiral
[12/06 00:29:18   1496s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1011052.3
[12/06 00:29:18   1496s] OPERPROF: Starting RefinePlace at level 1, MEM:3279.5M, EPOCH TIME: 1733462958.151861
[12/06 00:29:18   1496s] *** Starting refinePlace (0:24:57 mem=3279.5M) ***
[12/06 00:29:18   1496s] Total net bbox length = 4.297e+06 (2.144e+06 2.153e+06) (ext = 1.899e+04)
[12/06 00:29:18   1496s] 
[12/06 00:29:18   1496s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:29:18   1496s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:29:18   1496s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:29:18   1496s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:29:18   1496s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3279.5M, EPOCH TIME: 1733462958.311468
[12/06 00:29:18   1496s] Starting refinePlace ...
[12/06 00:29:18   1496s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:29:18   1496s] One DDP V2 for no tweak run.
[12/06 00:29:18   1497s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:29:18   1497s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3308.2M, EPOCH TIME: 1733462958.632234
[12/06 00:29:18   1497s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:29:18   1497s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3308.2M, EPOCH TIME: 1733462958.632339
[12/06 00:29:18   1497s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.010, MEM:3308.2M, EPOCH TIME: 1733462958.642011
[12/06 00:29:18   1497s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3308.2M, EPOCH TIME: 1733462958.642046
[12/06 00:29:18   1497s] DDP markSite nrRow 831 nrJob 831
[12/06 00:29:18   1497s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3308.2M, EPOCH TIME: 1733462958.662014
[12/06 00:29:18   1497s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.030, REAL:0.030, MEM:3308.2M, EPOCH TIME: 1733462958.662118
[12/06 00:29:18   1497s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3322.5M, EPOCH TIME: 1733462958.726009
[12/06 00:29:18   1497s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3322.5M, EPOCH TIME: 1733462958.726098
[12/06 00:29:18   1497s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.100, REAL:0.100, MEM:3322.5M, EPOCH TIME: 1733462958.825915
[12/06 00:29:18   1497s] ** Cut row section cpu time 0:00:00.1.
[12/06 00:29:18   1497s]  ** Cut row section real time 0:00:00.0.
[12/06 00:29:18   1497s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.100, REAL:0.101, MEM:3322.5M, EPOCH TIME: 1733462958.826627
[12/06 00:29:21   1500s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 00:29:21   1500s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.4, real=0:00:03.0, mem=3322.5MB) @(0:24:57 - 0:25:00).
[12/06 00:29:21   1500s] Move report: preRPlace moves 101293 insts, mean move: 6.53 um, max move: 35.40 um 
[12/06 00:29:21   1500s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]): (1304.20, 308.00) --> (1274.20, 313.40)
[12/06 00:29:21   1500s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/06 00:29:21   1500s] wireLenOptFixPriorityInst 58160 inst fixed
[12/06 00:29:22   1500s] 
[12/06 00:29:22   1500s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 00:29:26   1504s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9e601f4e08.
[12/06 00:29:26   1504s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 00:29:26   1504s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 00:29:26   1504s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:01.0)
[12/06 00:29:26   1504s] [CPU] RefinePlace/Commit (cpu=0:00:02.1, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.1, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 00:29:26   1504s] [CPU] RefinePlace/Legalization (cpu=0:00:04.3, real=0:00:05.0, mem=3298.5MB) @(0:25:00 - 0:25:05).
[12/06 00:29:26   1504s] Move report: Detail placement moves 101293 insts, mean move: 6.53 um, max move: 35.40 um 
[12/06 00:29:26   1504s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]): (1304.20, 308.00) --> (1274.20, 313.40)
[12/06 00:29:26   1504s] 	Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 3298.5MB
[12/06 00:29:26   1504s] Statistics of distance of Instance movement in refine placement:
[12/06 00:29:26   1504s]   maximum (X+Y) =        35.40 um
[12/06 00:29:26   1504s]   inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]) with max move: (1304.2, 308) -> (1274.2, 313.4)
[12/06 00:29:26   1504s]   mean    (X+Y) =         6.53 um
[12/06 00:29:26   1504s] Total instances flipped for legalization: 43
[12/06 00:29:26   1504s] Summary Report:
[12/06 00:29:26   1504s] Instances move: 101293 (out of 105005 movable)
[12/06 00:29:26   1504s] Instances flipped: 43
[12/06 00:29:26   1504s] Mean displacement: 6.53 um
[12/06 00:29:26   1504s] Max displacement: 35.40 um (Instance: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]) (1304.2, 308) -> (1274.2, 313.4)
[12/06 00:29:26   1504s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/06 00:29:26   1504s] Total instances moved : 101293
[12/06 00:29:26   1504s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.936, REAL:7.963, MEM:3298.5M, EPOCH TIME: 1733462966.274080
[12/06 00:29:26   1504s] Total net bbox length = 4.600e+06 (2.340e+06 2.260e+06) (ext = 1.900e+04)
[12/06 00:29:26   1504s] Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 3298.5MB
[12/06 00:29:26   1504s] [CPU] RefinePlace/total (cpu=0:00:08.1, real=0:00:08.0, mem=3298.5MB) @(0:24:57 - 0:25:05).
[12/06 00:29:26   1504s] *** Finished refinePlace (0:25:05 mem=3298.5M) ***
[12/06 00:29:26   1504s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1011052.3
[12/06 00:29:26   1504s] OPERPROF: Finished RefinePlace at level 1, CPU:8.148, REAL:8.175, MEM:3298.5M, EPOCH TIME: 1733462966.326980
[12/06 00:29:26   1504s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3298.5M, EPOCH TIME: 1733462966.327018
[12/06 00:29:26   1504s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:105005).
[12/06 00:29:26   1504s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:26   1505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:26   1505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:26   1505s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.290, REAL:0.291, MEM:3257.5M, EPOCH TIME: 1733462966.618087
[12/06 00:29:26   1505s]     ClockRefiner summary
[12/06 00:29:26   1505s]     All clock instances: Moved 56809, flipped 26750 and cell swapped 0 (out of a total of 58881).
[12/06 00:29:26   1505s]     The largest move was 35.4 um for ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29].
[12/06 00:29:26   1505s]     Non-sink clock instances: Moved 83, flipped 0 and cell swapped 0 (out of a total of 721).
[12/06 00:29:26   1505s]     The largest move was 7.2 um for ys[2].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00673.
[12/06 00:29:26   1505s]     Clock sinks: Moved 56726, flipped 26750 and cell swapped 0 (out of a total of 58160).
[12/06 00:29:26   1505s]     The largest move was 35.4 um for ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29].
[12/06 00:29:26   1505s]     Revert refine place priority changes on 0 instances.
[12/06 00:29:26   1505s] OPERPROF: Starting DPlace-Init at level 1, MEM:3257.5M, EPOCH TIME: 1733462966.673358
[12/06 00:29:26   1505s] Processing tracks to init pin-track alignment.
[12/06 00:29:26   1505s] z: 2, totalTracks: 1
[12/06 00:29:26   1505s] z: 4, totalTracks: 1
[12/06 00:29:26   1505s] z: 6, totalTracks: 1
[12/06 00:29:26   1505s] z: 8, totalTracks: 1
[12/06 00:29:26   1505s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:29:26   1505s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3257.5M, EPOCH TIME: 1733462966.751556
[12/06 00:29:26   1505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:26   1505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:26   1505s] 
[12/06 00:29:26   1505s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:29:26   1505s] OPERPROF:     Starting CMU at level 3, MEM:3257.5M, EPOCH TIME: 1733462966.836435
[12/06 00:29:26   1505s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3257.5M, EPOCH TIME: 1733462966.841665
[12/06 00:29:26   1505s] 
[12/06 00:29:26   1505s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:29:26   1505s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.108, MEM:3257.5M, EPOCH TIME: 1733462966.859577
[12/06 00:29:26   1505s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3257.5M, EPOCH TIME: 1733462966.859637
[12/06 00:29:26   1505s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3273.5M, EPOCH TIME: 1733462966.860673
[12/06 00:29:26   1505s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3273.5MB).
[12/06 00:29:26   1505s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.214, REAL:0.214, MEM:3273.5M, EPOCH TIME: 1733462966.887790
[12/06 00:29:26   1505s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:09.3 real=0:00:09.3)
[12/06 00:29:26   1505s]     Disconnecting clock tree from netlist...
[12/06 00:29:26   1505s]     Disconnecting clock tree from netlist done.
[12/06 00:29:26   1505s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/06 00:29:26   1505s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3273.5M, EPOCH TIME: 1733462966.965090
[12/06 00:29:26   1505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:26   1505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:27   1505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:27   1505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:27   1505s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.247, REAL:0.247, MEM:3273.5M, EPOCH TIME: 1733462967.212544
[12/06 00:29:27   1505s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 00:29:27   1505s]     Leaving CCOpt scope - Initializing placement interface...
[12/06 00:29:27   1505s] OPERPROF: Starting DPlace-Init at level 1, MEM:3273.5M, EPOCH TIME: 1733462967.214601
[12/06 00:29:27   1505s] Processing tracks to init pin-track alignment.
[12/06 00:29:27   1505s] z: 2, totalTracks: 1
[12/06 00:29:27   1505s] z: 4, totalTracks: 1
[12/06 00:29:27   1505s] z: 6, totalTracks: 1
[12/06 00:29:27   1505s] z: 8, totalTracks: 1
[12/06 00:29:27   1505s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:29:27   1505s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3273.5M, EPOCH TIME: 1733462967.291568
[12/06 00:29:27   1505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:27   1505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:27   1505s] 
[12/06 00:29:27   1505s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:29:27   1506s] OPERPROF:     Starting CMU at level 3, MEM:3273.5M, EPOCH TIME: 1733462967.470262
[12/06 00:29:27   1506s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.006, MEM:3273.5M, EPOCH TIME: 1733462967.475771
[12/06 00:29:27   1506s] 
[12/06 00:29:27   1506s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:29:27   1506s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.201, REAL:0.202, MEM:3273.5M, EPOCH TIME: 1733462967.493229
[12/06 00:29:27   1506s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3273.5M, EPOCH TIME: 1733462967.493290
[12/06 00:29:27   1506s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3273.5M, EPOCH TIME: 1733462967.493692
[12/06 00:29:27   1506s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3273.5MB).
[12/06 00:29:27   1506s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.299, REAL:0.299, MEM:3273.5M, EPOCH TIME: 1733462967.514079
[12/06 00:29:27   1506s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 00:29:27   1506s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 00:29:27   1506s] End AAE Lib Interpolated Model. (MEM=3273.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:29:29   1507s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 00:29:29   1507s]     
[12/06 00:29:29   1507s]     Clock tree legalization - Histogram:
[12/06 00:29:29   1507s]     ====================================
[12/06 00:29:29   1507s]     
[12/06 00:29:29   1507s]     --------------------------------
[12/06 00:29:29   1507s]     Movement (um)    Number of cells
[12/06 00:29:29   1507s]     --------------------------------
[12/06 00:29:29   1507s]     [0.2,0.9)               5
[12/06 00:29:29   1507s]     [0.9,1.6)               4
[12/06 00:29:29   1507s]     [1.6,2.3)               4
[12/06 00:29:29   1507s]     [2.3,3)                 6
[12/06 00:29:29   1507s]     [3,3.7)                56
[12/06 00:29:29   1507s]     [3.7,4.4)               1
[12/06 00:29:29   1507s]     [4.4,5.1)               2
[12/06 00:29:29   1507s]     [5.1,5.8)               0
[12/06 00:29:29   1507s]     [5.8,6.5)               3
[12/06 00:29:29   1507s]     [6.5,7.2)               2
[12/06 00:29:29   1507s]     --------------------------------
[12/06 00:29:29   1507s]     
[12/06 00:29:29   1507s]     
[12/06 00:29:29   1507s]     Clock tree legalization - Top 10 Movements:
[12/06 00:29:29   1507s]     ===========================================
[12/06 00:29:29   1507s]     
[12/06 00:29:29   1507s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:29:29   1507s]     Movement (um)    Desired                Achieved               Node
[12/06 00:29:29   1507s]                      location               location               
[12/06 00:29:29   1507s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:29:29   1507s]          7.2         (675.800,1357.400)     (675.800,1350.200)     CTS_ccl_a_buf_00673 (a lib_cell CKBD16) at (675.800,1350.200), in power domain auto-default
[12/06 00:29:29   1507s]          6.6         (675.800,1357.400)     (682.400,1357.400)     CTS_ccl_buf_00716 (a lib_cell CKBD16) at (682.400,1357.400), in power domain auto-default
[12/06 00:29:29   1507s]          6.4         (326.600,957.800)      (320.200,957.800)      CTS_ccl_a_buf_00469 (a lib_cell CKBD12) at (320.200,957.800), in power domain auto-default
[12/06 00:29:29   1507s]          6.2         (649.000,1397.000)     (651.600,1400.600)     CTS_ccl_a_buf_00189 (a lib_cell CKBD16) at (651.600,1400.600), in power domain auto-default
[12/06 00:29:29   1507s]          6.2         (1016.800,633.800)     (1023.000,633.800)     CTS_ccl_a_buf_00101 (a lib_cell CKBD16) at (1023.000,633.800), in power domain auto-default
[12/06 00:29:29   1507s]          5           (1013.400,1357.400)    (1018.400,1357.400)    CTS_ccl_a_buf_00257 (a lib_cell CKBD16) at (1018.400,1357.400), in power domain auto-default
[12/06 00:29:29   1507s]          4.6         (329.400,673.400)      (330.400,677.000)      CTS_ccl_a_buf_00137 (a lib_cell CKBD16) at (330.400,677.000), in power domain auto-default
[12/06 00:29:29   1507s]          4.2         (326.600,673.400)      (330.800,673.400)      CTS_ccl_a_buf_00668 (a lib_cell CKBD16) at (330.800,673.400), in power domain auto-default
[12/06 00:29:29   1507s]          3.6         (641.400,270.200)      (641.400,266.600)      CTS_ccl_a_buf_00695 (a lib_cell CKBD16) at (641.400,266.600), in power domain auto-default
[12/06 00:29:29   1507s]          3.6         (1291.600,633.800)     (1291.600,637.400)     CTS_ccl_a_buf_00663 (a lib_cell CKBD16) at (1291.600,637.400), in power domain auto-default
[12/06 00:29:29   1507s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:29:29   1507s]     
[12/06 00:29:29   1507s]     Legalizing clock trees done. (took cpu=0:00:12.6 real=0:00:12.7)
[12/06 00:29:29   1508s]     Clock DAG stats after 'Clustering':
[12/06 00:29:29   1508s]       cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
[12/06 00:29:29   1508s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:29:29   1508s]       misc counts      : r=1, pp=0
[12/06 00:29:29   1508s]       cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
[12/06 00:29:29   1508s]       cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
[12/06 00:29:29   1508s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:29:29   1508s]       wire capacitance : top=0.000pF, trunk=2.657pF, leaf=27.814pF, total=30.471pF
[12/06 00:29:29   1508s]       wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
[12/06 00:29:29   1508s]       hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
[12/06 00:29:29   1508s]     Clock DAG net violations after 'Clustering': none
[12/06 00:29:29   1508s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/06 00:29:29   1508s]       Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:29   1508s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:29   1508s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/06 00:29:29   1508s]        Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
[12/06 00:29:29   1508s]     Clock DAG hash after 'Clustering': 12665536557647643643 9408392647480633877
[12/06 00:29:29   1508s]     CTS services accumulated run-time stats after 'Clustering':
[12/06 00:29:29   1508s]       delay calculator: calls=14240, total_wall_time=0.723s, mean_wall_time=0.051ms
[12/06 00:29:29   1508s]       legalizer: calls=10287, total_wall_time=0.205s, mean_wall_time=0.020ms
[12/06 00:29:29   1508s]       steiner router: calls=11095, total_wall_time=2.819s, mean_wall_time=0.254ms
[12/06 00:29:30   1508s]     Primary reporting skew groups after 'Clustering':
[12/06 00:29:30   1508s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.446, avg=0.414, sd=0.014], skew [0.063 vs 0.052*], 96.5% {0.392, 0.444} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
[12/06 00:29:30   1509s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:29:30   1509s]           max path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[26][7]/CP
[12/06 00:29:30   1509s]     Skew group summary after 'Clustering':
[12/06 00:29:30   1509s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.446, avg=0.414, sd=0.014], skew [0.063 vs 0.052*], 96.5% {0.392, 0.444} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
[12/06 00:29:30   1509s]     Legalizer API calls during this step: 10287 succeeded with high effort: 10287 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:29:30   1509s]   Clustering done. (took cpu=0:00:43.2 real=0:00:43.3)
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   Post-Clustering Statistics Report
[12/06 00:29:30   1509s]   =================================
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   Fanout Statistics:
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   ---------------------------------------------------------------------------------------------------------------------
[12/06 00:29:30   1509s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/06 00:29:30   1509s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/06 00:29:30   1509s]   ---------------------------------------------------------------------------------------------------------------------
[12/06 00:29:30   1509s]   Trunk         65     11.108       1        18        4.681      {10 <= 4, 7 <= 8, 7 <= 12, 38 <= 16, 3 <= 20}
[12/06 00:29:30   1509s]   Leaf         658     88.389      47       100        9.982      {4 <= 57, 14 <= 68, 104 <= 79, 236 <= 90, 300 <= 101}
[12/06 00:29:30   1509s]   ---------------------------------------------------------------------------------------------------------------------
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   Clustering Failure Statistics:
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   ----------------------------------------------------------
[12/06 00:29:30   1509s]   Net Type    Clusters    Clusters    Net Skew    Transition
[12/06 00:29:30   1509s]               Tried       Failed      Failures    Failures
[12/06 00:29:30   1509s]   ----------------------------------------------------------
[12/06 00:29:30   1509s]   Trunk         1103        178          44          178
[12/06 00:29:30   1509s]   Leaf           658          0           0            0
[12/06 00:29:30   1509s]   ----------------------------------------------------------
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   Clustering Partition Statistics:
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   -----------------------------------------------------------------------------------------
[12/06 00:29:30   1509s]   Net Type    Case B      Case C      Partition    Mean         Min      Max      Std. Dev.
[12/06 00:29:30   1509s]               Fraction    Fraction    Count        Size         Size     Size     Size
[12/06 00:29:30   1509s]   -----------------------------------------------------------------------------------------
[12/06 00:29:30   1509s]   Trunk        0.000       1.000          5          144.000        2      658     287.959
[12/06 00:29:30   1509s]   Leaf         0.000       1.000          1        58160.000    58160    58160       0.000
[12/06 00:29:30   1509s]   -----------------------------------------------------------------------------------------
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   Longest 5 runtime clustering solutions:
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   ----------------------------------------------------------------------------------
[12/06 00:29:30   1509s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/06 00:29:30   1509s]   ----------------------------------------------------------------------------------
[12/06 00:29:30   1509s]    28.393      58160        0                  0          ideal_clock    ideal_clock
[12/06 00:29:30   1509s]   ----------------------------------------------------------------------------------
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   Bottom-up runtime statistics:
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   -----------------------------------------------
[12/06 00:29:30   1509s]   Mean      Min       Max       Std. Dev    Count
[12/06 00:29:30   1509s]   -----------------------------------------------
[12/06 00:29:30   1509s]   28.393    28.393    28.393     0.000         1
[12/06 00:29:30   1509s]   -----------------------------------------------
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   
[12/06 00:29:30   1509s]   Looking for fanout violations...
[12/06 00:29:30   1509s]   Looking for fanout violations done.
[12/06 00:29:31   1509s]   CongRepair After Initial Clustering...
[12/06 00:29:31   1510s]   Reset timing graph...
[12/06 00:29:31   1510s] Ignoring AAE DB Resetting ...
[12/06 00:29:31   1510s]   Reset timing graph done.
[12/06 00:29:31   1510s]   Leaving CCOpt scope - Early Global Route...
[12/06 00:29:31   1510s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3311.7M, EPOCH TIME: 1733462971.512427
[12/06 00:29:31   1510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/06 00:29:31   1510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:31   1510s] All LLGs are deleted
[12/06 00:29:31   1510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:31   1510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:31   1510s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3311.7M, EPOCH TIME: 1733462971.772922
[12/06 00:29:31   1510s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3281.2M, EPOCH TIME: 1733462971.773784
[12/06 00:29:31   1510s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.276, REAL:0.276, MEM:3243.2M, EPOCH TIME: 1733462971.788812
[12/06 00:29:32   1510s]   Clock implementation routing...
[12/06 00:29:32   1510s] Net route status summary:
[12/06 00:29:32   1510s]   Clock:       722 (unrouted=722, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:29:32   1510s]   Non-clock: 132569 (unrouted=27695, trialRouted=104874, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27676, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:29:33   1511s]     Routing using eGR only...
[12/06 00:29:33   1511s]       Early Global Route - eGR only step...
[12/06 00:29:33   1511s] (ccopt eGR): There are 722 nets to be routed. 0 nets have skip routing designation.
[12/06 00:29:33   1511s] (ccopt eGR): There are 722 nets for routing of which 722 have one or more fixed wires.
[12/06 00:29:33   1511s] (ccopt eGR): Start to route 722 all nets
[12/06 00:29:33   1512s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3253.26 MB )
[12/06 00:29:33   1512s] (I)      ==================== Layers =====================
[12/06 00:29:33   1512s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:29:33   1512s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:29:33   1512s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:29:33   1512s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:29:33   1512s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:29:33   1512s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:29:33   1512s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:29:33   1512s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:29:33   1512s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:29:33   1512s] (I)      Started Import and model ( Curr Mem: 3253.26 MB )
[12/06 00:29:33   1512s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:29:33   1512s] (I)      == Non-default Options ==
[12/06 00:29:33   1512s] (I)      Clean congestion better                            : true
[12/06 00:29:33   1512s] (I)      Estimate vias on DPT layer                         : true
[12/06 00:29:33   1512s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 00:29:33   1512s] (I)      Layer constraints as soft constraints              : true
[12/06 00:29:33   1512s] (I)      Soft top layer                                     : true
[12/06 00:29:33   1512s] (I)      Skip prospective layer relax nets                  : true
[12/06 00:29:33   1512s] (I)      Better NDR handling                                : true
[12/06 00:29:33   1512s] (I)      Improved NDR modeling in LA                        : true
[12/06 00:29:33   1512s] (I)      Routing cost fix for NDR handling                  : true
[12/06 00:29:33   1512s] (I)      Block tracks for preroutes                         : true
[12/06 00:29:33   1512s] (I)      Assign IRoute by net group key                     : true
[12/06 00:29:33   1512s] (I)      Block unroutable channels                          : true
[12/06 00:29:33   1512s] (I)      Block unroutable channels 3D                       : true
[12/06 00:29:33   1512s] (I)      Bound layer relaxed segment wl                     : true
[12/06 00:29:33   1512s] (I)      Blocked pin reach length threshold                 : 2
[12/06 00:29:33   1512s] (I)      Check blockage within NDR space in TA              : true
[12/06 00:29:33   1512s] (I)      Skip must join for term with via pillar            : true
[12/06 00:29:33   1512s] (I)      Model find APA for IO pin                          : true
[12/06 00:29:33   1512s] (I)      On pin location for off pin term                   : true
[12/06 00:29:33   1512s] (I)      Handle EOL spacing                                 : true
[12/06 00:29:33   1512s] (I)      Merge PG vias by gap                               : true
[12/06 00:29:33   1512s] (I)      Maximum routing layer                              : 10
[12/06 00:29:33   1512s] (I)      Route selected nets only                           : true
[12/06 00:29:33   1512s] (I)      Refine MST                                         : true
[12/06 00:29:33   1512s] (I)      Honor PRL                                          : true
[12/06 00:29:33   1512s] (I)      Strong congestion aware                            : true
[12/06 00:29:33   1512s] (I)      Improved initial location for IRoutes              : true
[12/06 00:29:33   1512s] (I)      Multi panel TA                                     : true
[12/06 00:29:33   1512s] (I)      Penalize wire overlap                              : true
[12/06 00:29:33   1512s] (I)      Expand small instance blockage                     : true
[12/06 00:29:33   1512s] (I)      Reduce via in TA                                   : true
[12/06 00:29:33   1512s] (I)      SS-aware routing                                   : true
[12/06 00:29:33   1512s] (I)      Improve tree edge sharing                          : true
[12/06 00:29:33   1512s] (I)      Improve 2D via estimation                          : true
[12/06 00:29:33   1512s] (I)      Refine Steiner tree                                : true
[12/06 00:29:33   1512s] (I)      Build spine tree                                   : true
[12/06 00:29:33   1512s] (I)      Model pass through capacity                        : true
[12/06 00:29:33   1512s] (I)      Extend blockages by a half GCell                   : true
[12/06 00:29:33   1512s] (I)      Consider pin shapes                                : true
[12/06 00:29:33   1512s] (I)      Consider pin shapes for all nodes                  : true
[12/06 00:29:33   1512s] (I)      Consider NR APA                                    : true
[12/06 00:29:33   1512s] (I)      Consider IO pin shape                              : true
[12/06 00:29:33   1512s] (I)      Fix pin connection bug                             : true
[12/06 00:29:33   1512s] (I)      Consider layer RC for local wires                  : true
[12/06 00:29:33   1512s] (I)      Route to clock mesh pin                            : true
[12/06 00:29:33   1512s] (I)      LA-aware pin escape length                         : 2
[12/06 00:29:33   1512s] (I)      Connect multiple ports                             : true
[12/06 00:29:33   1512s] (I)      Split for must join                                : true
[12/06 00:29:33   1512s] (I)      Number of threads                                  : 1
[12/06 00:29:33   1512s] (I)      Routing effort level                               : 10000
[12/06 00:29:33   1512s] (I)      Prefer layer length threshold                      : 8
[12/06 00:29:33   1512s] (I)      Overflow penalty cost                              : 10
[12/06 00:29:33   1512s] (I)      A-star cost                                        : 0.300000
[12/06 00:29:33   1512s] (I)      Misalignment cost                                  : 10.000000
[12/06 00:29:33   1512s] (I)      Threshold for short IRoute                         : 6
[12/06 00:29:33   1512s] (I)      Via cost during post routing                       : 1.000000
[12/06 00:29:33   1512s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 00:29:33   1512s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 00:29:33   1512s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 00:29:33   1512s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 00:29:33   1512s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 00:29:33   1512s] (I)      PG-aware similar topology routing                  : true
[12/06 00:29:33   1512s] (I)      Maze routing via cost fix                          : true
[12/06 00:29:33   1512s] (I)      Apply PRL on PG terms                              : true
[12/06 00:29:33   1512s] (I)      Apply PRL on obs objects                           : true
[12/06 00:29:33   1512s] (I)      Handle range-type spacing rules                    : true
[12/06 00:29:33   1512s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 00:29:33   1512s] (I)      Parallel spacing query fix                         : true
[12/06 00:29:33   1512s] (I)      Force source to root IR                            : true
[12/06 00:29:33   1512s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 00:29:33   1512s] (I)      Do not relax to DPT layer                          : true
[12/06 00:29:33   1512s] (I)      No DPT in post routing                             : true
[12/06 00:29:33   1512s] (I)      Modeling PG via merging fix                        : true
[12/06 00:29:33   1512s] (I)      Shield aware TA                                    : true
[12/06 00:29:33   1512s] (I)      Strong shield aware TA                             : true
[12/06 00:29:33   1512s] (I)      Overflow calculation fix in LA                     : true
[12/06 00:29:33   1512s] (I)      Post routing fix                                   : true
[12/06 00:29:33   1512s] (I)      Strong post routing                                : true
[12/06 00:29:33   1512s] (I)      NDR via pillar fix                                 : true
[12/06 00:29:33   1512s] (I)      Violation on path threshold                        : 1
[12/06 00:29:33   1512s] (I)      Pass through capacity modeling                     : true
[12/06 00:29:33   1512s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 00:29:33   1512s] (I)      Select term pin box for io pin                     : true
[12/06 00:29:33   1512s] (I)      Penalize NDR sharing                               : true
[12/06 00:29:33   1512s] (I)      Enable special modeling                            : false
[12/06 00:29:33   1512s] (I)      Keep fixed segments                                : true
[12/06 00:29:33   1512s] (I)      Reorder net groups by key                          : true
[12/06 00:29:33   1512s] (I)      Increase net scenic ratio                          : true
[12/06 00:29:33   1512s] (I)      Method to set GCell size                           : row
[12/06 00:29:33   1512s] (I)      Connect multiple ports and must join fix           : true
[12/06 00:29:33   1512s] (I)      Avoid high resistance layers                       : true
[12/06 00:29:33   1512s] (I)      Model find APA for IO pin fix                      : true
[12/06 00:29:33   1512s] (I)      Avoid connecting non-metal layers                  : true
[12/06 00:29:33   1512s] (I)      Use track pitch for NDR                            : true
[12/06 00:29:33   1512s] (I)      Enable layer relax to lower layer                  : true
[12/06 00:29:33   1512s] (I)      Enable layer relax to upper layer                  : true
[12/06 00:29:33   1512s] (I)      Top layer relaxation fix                           : true
[12/06 00:29:33   1512s] (I)      Handle non-default track width                     : false
[12/06 00:29:33   1512s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:29:33   1512s] (I)      Use row-based GCell size
[12/06 00:29:33   1512s] (I)      Use row-based GCell align
[12/06 00:29:33   1512s] (I)      layer 0 area = 168000
[12/06 00:29:33   1512s] (I)      layer 1 area = 208000
[12/06 00:29:33   1512s] (I)      layer 2 area = 208000
[12/06 00:29:33   1512s] (I)      layer 3 area = 208000
[12/06 00:29:33   1512s] (I)      layer 4 area = 208000
[12/06 00:29:33   1512s] (I)      layer 5 area = 208000
[12/06 00:29:33   1512s] (I)      layer 6 area = 208000
[12/06 00:29:33   1512s] (I)      layer 7 area = 2259999
[12/06 00:29:33   1512s] (I)      layer 8 area = 2259999
[12/06 00:29:33   1512s] (I)      layer 9 area = 0
[12/06 00:29:33   1512s] (I)      GCell unit size   : 3600
[12/06 00:29:33   1512s] (I)      GCell multiplier  : 1
[12/06 00:29:33   1512s] (I)      GCell row height  : 3600
[12/06 00:29:33   1512s] (I)      Actual row height : 3600
[12/06 00:29:33   1512s] (I)      GCell align ref   : 4000 4000
[12/06 00:29:33   1512s] [NR-eGR] Track table information for default rule: 
[12/06 00:29:33   1512s] [NR-eGR] M1 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] M2 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] M3 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] M4 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] M5 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] M6 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] M7 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] M8 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] M9 has single uniform track structure
[12/06 00:29:33   1512s] [NR-eGR] AP has single uniform track structure
[12/06 00:29:33   1512s] (I)      ================== Default via ==================
[12/06 00:29:33   1512s] (I)      +---+--------------------+----------------------+
[12/06 00:29:33   1512s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:29:33   1512s] (I)      +---+--------------------+----------------------+
[12/06 00:29:33   1512s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:29:33   1512s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:29:33   1512s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:29:33   1512s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:29:33   1512s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:29:33   1512s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:29:33   1512s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:29:33   1512s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:29:33   1512s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:29:33   1512s] (I)      +---+--------------------+----------------------+
[12/06 00:29:34   1512s] [NR-eGR] Read 2209622 PG shapes
[12/06 00:29:34   1512s] [NR-eGR] Read 0 clock shapes
[12/06 00:29:34   1512s] [NR-eGR] Read 0 other shapes
[12/06 00:29:34   1512s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:29:34   1512s] [NR-eGR] #Instance Blockages : 0
[12/06 00:29:34   1512s] [NR-eGR] #PG Blockages       : 2209622
[12/06 00:29:34   1512s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:29:34   1512s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:29:34   1512s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:29:34   1512s] [NR-eGR] #Other Blockages    : 0
[12/06 00:29:34   1512s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:29:34   1513s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:29:34   1513s] [NR-eGR] Read 105613 nets ( ignored 104892 )
[12/06 00:29:34   1513s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 00:29:34   1513s] (I)      early_global_route_priority property id does not exist.
[12/06 00:29:34   1513s] (I)      Read Num Blocks=2214276  Num Prerouted Wires=0  Num CS=0
[12/06 00:29:34   1513s] (I)      Layer 1 (V) : #blockages 897 : #preroutes 0
[12/06 00:29:34   1513s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 00:29:34   1513s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 00:29:34   1513s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 00:29:35   1513s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 00:29:35   1513s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:29:35   1513s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:29:35   1513s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:29:35   1513s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:29:35   1513s] (I)      Moved 0 terms for better access 
[12/06 00:29:35   1513s] (I)      Number of ignored nets                =      0
[12/06 00:29:35   1513s] (I)      Number of connected nets              =      0
[12/06 00:29:35   1513s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:29:35   1513s] (I)      Number of clock nets                  =    721.  Ignored: No
[12/06 00:29:35   1513s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:29:35   1513s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:29:35   1513s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:29:35   1513s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:29:35   1513s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:29:35   1513s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:29:35   1513s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:29:35   1513s] [NR-eGR] There are 721 clock nets ( 721 with NDR ).
[12/06 00:29:35   1513s] (I)      Ndr track 0 does not exist
[12/06 00:29:35   1513s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:29:35   1513s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:29:35   1513s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:29:35   1513s] (I)      Site width          :   400  (dbu)
[12/06 00:29:35   1513s] (I)      Row height          :  3600  (dbu)
[12/06 00:29:35   1513s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:29:35   1513s] (I)      GCell width         :  3600  (dbu)
[12/06 00:29:35   1513s] (I)      GCell height        :  3600  (dbu)
[12/06 00:29:35   1513s] (I)      Grid                :   834   834    10
[12/06 00:29:35   1513s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:29:35   1513s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 00:29:35   1513s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 00:29:35   1513s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:29:35   1513s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:29:35   1513s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:29:35   1513s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:29:35   1513s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:29:35   1513s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 00:29:35   1513s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:29:35   1513s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:29:35   1513s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:29:35   1513s] (I)      --------------------------------------------------------
[12/06 00:29:35   1513s] 
[12/06 00:29:35   1513s] [NR-eGR] ============ Routing rule table ============
[12/06 00:29:35   1513s] [NR-eGR] Rule id: 0  Nets: 721
[12/06 00:29:35   1513s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 00:29:35   1513s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:29:35   1513s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 00:29:35   1513s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 00:29:35   1513s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:29:35   1513s] [NR-eGR] ========================================
[12/06 00:29:35   1513s] [NR-eGR] 
[12/06 00:29:35   1513s] (I)      =============== Blocked Tracks ===============
[12/06 00:29:35   1513s] (I)      +-------+---------+----------+---------------+
[12/06 00:29:35   1513s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:29:35   1513s] (I)      +-------+---------+----------+---------------+
[12/06 00:29:35   1513s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:29:35   1513s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 00:29:35   1513s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 00:29:35   1513s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 00:29:35   1513s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 00:29:35   1513s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 00:29:35   1513s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 00:29:35   1513s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 00:29:35   1513s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 00:29:35   1513s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 00:29:35   1513s] (I)      +-------+---------+----------+---------------+
[12/06 00:29:35   1513s] (I)      Finished Import and model ( CPU: 1.81 sec, Real: 1.82 sec, Curr Mem: 3425.29 MB )
[12/06 00:29:35   1513s] (I)      Reset routing kernel
[12/06 00:29:35   1513s] (I)      Started Global Routing ( Curr Mem: 3425.29 MB )
[12/06 00:29:35   1513s] (I)      totalPins=59601  totalGlobalPin=59453 (99.75%)
[12/06 00:29:35   1514s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 00:29:35   1514s] [NR-eGR] Layer group 1: route 721 net(s) in layer range [3, 4]
[12/06 00:29:35   1514s] (I)      
[12/06 00:29:35   1514s] (I)      ============  Phase 1a Route ============
[12/06 00:29:35   1514s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:29:35   1514s] (I)      Usage: 112568 = (51693 H, 60875 V) = (1.23% H, 1.35% V) = (9.305e+04um H, 1.096e+05um V)
[12/06 00:29:35   1514s] (I)      
[12/06 00:29:35   1514s] (I)      ============  Phase 1b Route ============
[12/06 00:29:35   1514s] (I)      Usage: 112566 = (51691 H, 60875 V) = (1.23% H, 1.35% V) = (9.304e+04um H, 1.096e+05um V)
[12/06 00:29:35   1514s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.026188e+05um
[12/06 00:29:35   1514s] (I)      
[12/06 00:29:35   1514s] (I)      ============  Phase 1c Route ============
[12/06 00:29:35   1514s] (I)      Level2 Grid: 167 x 167
[12/06 00:29:35   1514s] (I)      Usage: 112566 = (51691 H, 60875 V) = (1.23% H, 1.35% V) = (9.304e+04um H, 1.096e+05um V)
[12/06 00:29:35   1514s] (I)      
[12/06 00:29:35   1514s] (I)      ============  Phase 1d Route ============
[12/06 00:29:35   1514s] (I)      Usage: 112724 = (51826 H, 60898 V) = (1.24% H, 1.35% V) = (9.329e+04um H, 1.096e+05um V)
[12/06 00:29:35   1514s] (I)      
[12/06 00:29:35   1514s] (I)      ============  Phase 1e Route ============
[12/06 00:29:35   1514s] (I)      Usage: 112724 = (51826 H, 60898 V) = (1.24% H, 1.35% V) = (9.329e+04um H, 1.096e+05um V)
[12/06 00:29:35   1514s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.029032e+05um
[12/06 00:29:35   1514s] (I)      
[12/06 00:29:35   1514s] (I)      ============  Phase 1f Route ============
[12/06 00:29:35   1514s] (I)      Usage: 112722 = (51825 H, 60897 V) = (1.24% H, 1.35% V) = (9.328e+04um H, 1.096e+05um V)
[12/06 00:29:35   1514s] (I)      
[12/06 00:29:35   1514s] (I)      ============  Phase 1g Route ============
[12/06 00:29:36   1514s] (I)      Usage: 111266 = (51001 H, 60265 V) = (1.22% H, 1.33% V) = (9.180e+04um H, 1.085e+05um V)
[12/06 00:29:36   1514s] (I)      #Nets         : 721
[12/06 00:29:36   1514s] (I)      #Relaxed nets : 222
[12/06 00:29:36   1514s] (I)      Wire length   : 77793
[12/06 00:29:36   1514s] [NR-eGR] Create a new net group with 222 nets and layer range [3, 6]
[12/06 00:29:36   1514s] (I)      
[12/06 00:29:36   1514s] (I)      ============  Phase 1h Route ============
[12/06 00:29:36   1514s] (I)      Usage: 110599 = (50715 H, 59884 V) = (1.21% H, 1.33% V) = (9.129e+04um H, 1.078e+05um V)
[12/06 00:29:36   1514s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 00:29:36   1514s] [NR-eGR] Layer group 2: route 222 net(s) in layer range [3, 6]
[12/06 00:29:36   1514s] (I)      
[12/06 00:29:36   1514s] (I)      ============  Phase 1a Route ============
[12/06 00:29:36   1514s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:29:36   1514s] (I)      Usage: 145225 = (66391 H, 78834 V) = (1.09% H, 1.05% V) = (1.195e+05um H, 1.419e+05um V)
[12/06 00:29:36   1514s] (I)      
[12/06 00:29:36   1514s] (I)      ============  Phase 1b Route ============
[12/06 00:29:36   1514s] (I)      Usage: 145223 = (66390 H, 78833 V) = (1.09% H, 1.05% V) = (1.195e+05um H, 1.419e+05um V)
[12/06 00:29:36   1514s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.614014e+05um
[12/06 00:29:36   1514s] (I)      
[12/06 00:29:36   1514s] (I)      ============  Phase 1c Route ============
[12/06 00:29:36   1514s] (I)      Level2 Grid: 167 x 167
[12/06 00:29:36   1514s] (I)      Usage: 145223 = (66390 H, 78833 V) = (1.09% H, 1.05% V) = (1.195e+05um H, 1.419e+05um V)
[12/06 00:29:36   1514s] (I)      
[12/06 00:29:36   1514s] (I)      ============  Phase 1d Route ============
[12/06 00:29:36   1515s] (I)      Usage: 145257 = (66419 H, 78838 V) = (1.09% H, 1.05% V) = (1.196e+05um H, 1.419e+05um V)
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1e Route ============
[12/06 00:29:36   1515s] (I)      Usage: 145257 = (66419 H, 78838 V) = (1.09% H, 1.05% V) = (1.196e+05um H, 1.419e+05um V)
[12/06 00:29:36   1515s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.614626e+05um
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1f Route ============
[12/06 00:29:36   1515s] (I)      Usage: 145257 = (66419 H, 78838 V) = (1.09% H, 1.05% V) = (1.196e+05um H, 1.419e+05um V)
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1g Route ============
[12/06 00:29:36   1515s] (I)      Usage: 144106 = (65793 H, 78313 V) = (1.08% H, 1.04% V) = (1.184e+05um H, 1.410e+05um V)
[12/06 00:29:36   1515s] (I)      #Nets         : 222
[12/06 00:29:36   1515s] (I)      #Relaxed nets : 216
[12/06 00:29:36   1515s] (I)      Wire length   : 878
[12/06 00:29:36   1515s] [NR-eGR] Create a new net group with 216 nets and layer range [3, 8]
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1h Route ============
[12/06 00:29:36   1515s] (I)      Usage: 143460 = (65503 H, 77957 V) = (1.08% H, 1.04% V) = (1.179e+05um H, 1.403e+05um V)
[12/06 00:29:36   1515s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 00:29:36   1515s] [NR-eGR] Layer group 3: route 216 net(s) in layer range [3, 8]
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1a Route ============
[12/06 00:29:36   1515s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:29:36   1515s] (I)      Usage: 177206 = (80773 H, 96433 V) = (0.65% H, 1.06% V) = (1.454e+05um H, 1.736e+05um V)
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1b Route ============
[12/06 00:29:36   1515s] (I)      Usage: 177206 = (80773 H, 96433 V) = (0.65% H, 1.06% V) = (1.454e+05um H, 1.736e+05um V)
[12/06 00:29:36   1515s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.189708e+05um
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1c Route ============
[12/06 00:29:36   1515s] (I)      Level2 Grid: 167 x 167
[12/06 00:29:36   1515s] (I)      Usage: 177206 = (80773 H, 96433 V) = (0.65% H, 1.06% V) = (1.454e+05um H, 1.736e+05um V)
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1d Route ============
[12/06 00:29:36   1515s] (I)      Usage: 177210 = (80776 H, 96434 V) = (0.65% H, 1.06% V) = (1.454e+05um H, 1.736e+05um V)
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1e Route ============
[12/06 00:29:36   1515s] (I)      Usage: 177210 = (80776 H, 96434 V) = (0.65% H, 1.06% V) = (1.454e+05um H, 1.736e+05um V)
[12/06 00:29:36   1515s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.189780e+05um
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1f Route ============
[12/06 00:29:36   1515s] (I)      Usage: 177210 = (80776 H, 96434 V) = (0.65% H, 1.06% V) = (1.454e+05um H, 1.736e+05um V)
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1g Route ============
[12/06 00:29:36   1515s] (I)      Usage: 176128 = (80347 H, 95781 V) = (0.65% H, 1.06% V) = (1.446e+05um H, 1.724e+05um V)
[12/06 00:29:36   1515s] (I)      #Nets         : 216
[12/06 00:29:36   1515s] (I)      #Relaxed nets : 206
[12/06 00:29:36   1515s] (I)      Wire length   : 1613
[12/06 00:29:36   1515s] [NR-eGR] Create a new net group with 206 nets and layer range [3, 10]
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1h Route ============
[12/06 00:29:36   1515s] (I)      Usage: 175661 = (80145 H, 95516 V) = (0.65% H, 1.05% V) = (1.443e+05um H, 1.719e+05um V)
[12/06 00:29:36   1515s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 00:29:36   1515s] [NR-eGR] Layer group 4: route 206 net(s) in layer range [3, 10]
[12/06 00:29:36   1515s] (I)      
[12/06 00:29:36   1515s] (I)      ============  Phase 1a Route ============
[12/06 00:29:37   1515s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:29:37   1515s] (I)      Usage: 207791 = (94659 H, 113132 V) = (0.68% H, 1.22% V) = (1.704e+05um H, 2.036e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1b Route ============
[12/06 00:29:37   1515s] (I)      Usage: 207791 = (94659 H, 113132 V) = (0.68% H, 1.22% V) = (1.704e+05um H, 2.036e+05um V)
[12/06 00:29:37   1515s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.740238e+05um
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1c Route ============
[12/06 00:29:37   1515s] (I)      Level2 Grid: 167 x 167
[12/06 00:29:37   1515s] (I)      Usage: 207791 = (94659 H, 113132 V) = (0.68% H, 1.22% V) = (1.704e+05um H, 2.036e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1d Route ============
[12/06 00:29:37   1515s] (I)      Usage: 207792 = (94660 H, 113132 V) = (0.68% H, 1.22% V) = (1.704e+05um H, 2.036e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1e Route ============
[12/06 00:29:37   1515s] (I)      Usage: 207792 = (94660 H, 113132 V) = (0.68% H, 1.22% V) = (1.704e+05um H, 2.036e+05um V)
[12/06 00:29:37   1515s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.740256e+05um
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1f Route ============
[12/06 00:29:37   1515s] (I)      Usage: 207792 = (94660 H, 113132 V) = (0.68% H, 1.22% V) = (1.704e+05um H, 2.036e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1g Route ============
[12/06 00:29:37   1515s] (I)      Usage: 206723 = (94237 H, 112486 V) = (0.68% H, 1.22% V) = (1.696e+05um H, 2.025e+05um V)
[12/06 00:29:37   1515s] (I)      #Nets         : 206
[12/06 00:29:37   1515s] (I)      #Relaxed nets : 202
[12/06 00:29:37   1515s] (I)      Wire length   : 618
[12/06 00:29:37   1515s] [NR-eGR] Create a new net group with 202 nets and layer range [2, 10]
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1h Route ============
[12/06 00:29:37   1515s] (I)      Usage: 206722 = (94239 H, 112483 V) = (0.68% H, 1.22% V) = (1.696e+05um H, 2.025e+05um V)
[12/06 00:29:37   1515s] (I)      total 2D Cap : 27680926 = (13910794 H, 13770132 V)
[12/06 00:29:37   1515s] [NR-eGR] Layer group 5: route 202 net(s) in layer range [2, 10]
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1a Route ============
[12/06 00:29:37   1515s] (I)      Usage: 269037 = (122606 H, 146431 V) = (0.88% H, 1.06% V) = (2.207e+05um H, 2.636e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1b Route ============
[12/06 00:29:37   1515s] (I)      Usage: 269037 = (122606 H, 146431 V) = (0.88% H, 1.06% V) = (2.207e+05um H, 2.636e+05um V)
[12/06 00:29:37   1515s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.842666e+05um
[12/06 00:29:37   1515s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 00:29:37   1515s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1c Route ============
[12/06 00:29:37   1515s] (I)      Usage: 269037 = (122606 H, 146431 V) = (0.88% H, 1.06% V) = (2.207e+05um H, 2.636e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1d Route ============
[12/06 00:29:37   1515s] (I)      Usage: 269037 = (122606 H, 146431 V) = (0.88% H, 1.06% V) = (2.207e+05um H, 2.636e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1e Route ============
[12/06 00:29:37   1515s] (I)      Usage: 269037 = (122606 H, 146431 V) = (0.88% H, 1.06% V) = (2.207e+05um H, 2.636e+05um V)
[12/06 00:29:37   1515s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.842666e+05um
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1f Route ============
[12/06 00:29:37   1515s] (I)      Usage: 269037 = (122606 H, 146431 V) = (0.88% H, 1.06% V) = (2.207e+05um H, 2.636e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1g Route ============
[12/06 00:29:37   1515s] (I)      Usage: 268965 = (122604 H, 146361 V) = (0.88% H, 1.06% V) = (2.207e+05um H, 2.634e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] (I)      ============  Phase 1h Route ============
[12/06 00:29:37   1515s] (I)      Usage: 268972 = (122607 H, 146365 V) = (0.88% H, 1.06% V) = (2.207e+05um H, 2.635e+05um V)
[12/06 00:29:37   1515s] (I)      
[12/06 00:29:37   1515s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 00:29:37   1515s] [NR-eGR]                        OverCon            
[12/06 00:29:37   1515s] [NR-eGR]                         #Gcell     %Gcell
[12/06 00:29:37   1515s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 00:29:37   1515s] [NR-eGR] ----------------------------------------------
[12/06 00:29:37   1515s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      M4 ( 4)        19( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR] ----------------------------------------------
[12/06 00:29:37   1515s] [NR-eGR]        Total        22( 0.00%)   ( 0.00%) 
[12/06 00:29:37   1515s] [NR-eGR] 
[12/06 00:29:37   1515s] (I)      Finished Global Routing ( CPU: 2.12 sec, Real: 2.13 sec, Curr Mem: 3425.29 MB )
[12/06 00:29:37   1516s] (I)      total 2D Cap : 28288724 = (14218329 H, 14070395 V)
[12/06 00:29:37   1516s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 00:29:37   1516s] (I)      ============= Track Assignment ============
[12/06 00:29:37   1516s] (I)      Started Track Assignment (1T) ( Curr Mem: 3425.29 MB )
[12/06 00:29:37   1516s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 00:29:37   1516s] (I)      Run Multi-thread track assignment
[12/06 00:29:38   1516s] (I)      Finished Track Assignment (1T) ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 3425.29 MB )
[12/06 00:29:38   1516s] (I)      Started Export ( Curr Mem: 3425.29 MB )
[12/06 00:29:38   1516s] [NR-eGR]             Length (um)     Vias 
[12/06 00:29:38   1516s] [NR-eGR] ---------------------------------
[12/06 00:29:38   1516s] [NR-eGR]  M1  (1H)             0   460687 
[12/06 00:29:38   1516s] [NR-eGR]  M2  (2V)        956393   703400 
[12/06 00:29:38   1516s] [NR-eGR]  M3  (3H)       1320547   184632 
[12/06 00:29:38   1516s] [NR-eGR]  M4  (4V)       1117472    84109 
[12/06 00:29:38   1516s] [NR-eGR]  M5  (5H)        271024    53598 
[12/06 00:29:38   1516s] [NR-eGR]  M6  (6V)        452467    50545 
[12/06 00:29:38   1516s] [NR-eGR]  M7  (7H)       1059207     7287 
[12/06 00:29:38   1516s] [NR-eGR]  M8  (8V)        186373      896 
[12/06 00:29:38   1516s] [NR-eGR]  M9  (9H)         50377        0 
[12/06 00:29:38   1516s] [NR-eGR]  AP  (10V)            0        0 
[12/06 00:29:38   1516s] [NR-eGR] ---------------------------------
[12/06 00:29:38   1516s] [NR-eGR]      Total      5413859  1545154 
[12/06 00:29:38   1516s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:38   1516s] [NR-eGR] Total half perimeter of net bounding box: 4599608um
[12/06 00:29:38   1516s] [NR-eGR] Total length: 5413859um, number of vias: 1545154
[12/06 00:29:38   1516s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:38   1517s] [NR-eGR] Total eGR-routed clock nets wire length: 214381um, number of vias: 166185
[12/06 00:29:38   1517s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:38   1517s] [NR-eGR] Report for selected net(s) only.
[12/06 00:29:38   1517s] [NR-eGR]             Length (um)    Vias 
[12/06 00:29:38   1517s] [NR-eGR] --------------------------------
[12/06 00:29:38   1517s] [NR-eGR]  M1  (1H)             0   59601 
[12/06 00:29:38   1517s] [NR-eGR]  M2  (2V)         54602   76725 
[12/06 00:29:38   1517s] [NR-eGR]  M3  (3H)        101437   29616 
[12/06 00:29:38   1517s] [NR-eGR]  M4  (4V)         58012      89 
[12/06 00:29:38   1517s] [NR-eGR]  M5  (5H)            30      62 
[12/06 00:29:38   1517s] [NR-eGR]  M6  (6V)            17      61 
[12/06 00:29:38   1517s] [NR-eGR]  M7  (7H)           208      31 
[12/06 00:29:38   1517s] [NR-eGR]  M8  (8V)            73       0 
[12/06 00:29:38   1517s] [NR-eGR]  M9  (9H)             0       0 
[12/06 00:29:38   1517s] [NR-eGR]  AP  (10V)            0       0 
[12/06 00:29:38   1517s] [NR-eGR] --------------------------------
[12/06 00:29:38   1517s] [NR-eGR]      Total       214381  166185 
[12/06 00:29:38   1517s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:38   1517s] [NR-eGR] Total half perimeter of net bounding box: 65783um
[12/06 00:29:38   1517s] [NR-eGR] Total length: 214381um, number of vias: 166185
[12/06 00:29:38   1517s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:38   1517s] [NR-eGR] Total routed clock nets wire length: 214381um, number of vias: 166185
[12/06 00:29:38   1517s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:38   1517s] (I)      Finished Export ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 3425.29 MB )
[12/06 00:29:38   1517s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.32 sec, Real: 5.34 sec, Curr Mem: 3298.29 MB )
[12/06 00:29:38   1517s] (I)      ========================================= Runtime Summary =========================================
[12/06 00:29:38   1517s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 00:29:38   1517s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 00:29:38   1517s] (I)       Early Global Route kernel                   100.00%  1127.40 sec  1132.74 sec  5.34 sec  5.32 sec 
[12/06 00:29:38   1517s] (I)       +-Import and model                           33.99%  1127.41 sec  1129.22 sec  1.82 sec  1.81 sec 
[12/06 00:29:38   1517s] (I)       | +-Create place DB                           8.15%  1127.41 sec  1127.84 sec  0.44 sec  0.43 sec 
[12/06 00:29:38   1517s] (I)       | | +-Import place data                       8.15%  1127.41 sec  1127.84 sec  0.44 sec  0.43 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Read instances and placement          1.89%  1127.41 sec  1127.51 sec  0.10 sec  0.10 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Read nets                             6.25%  1127.51 sec  1127.84 sec  0.33 sec  0.33 sec 
[12/06 00:29:38   1517s] (I)       | +-Create route DB                          24.52%  1127.84 sec  1129.15 sec  1.31 sec  1.31 sec 
[12/06 00:29:38   1517s] (I)       | | +-Import route data (1T)                 24.49%  1127.85 sec  1129.15 sec  1.31 sec  1.30 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.37%  1127.89 sec  1128.39 sec  0.50 sec  0.50 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Read routing blockages              0.00%  1127.89 sec  1127.89 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Read instance blockages             0.33%  1127.89 sec  1127.91 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Read PG blockages                   8.98%  1127.91 sec  1128.39 sec  0.48 sec  0.48 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Read clock blockages                0.00%  1128.39 sec  1128.39 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Read other blockages                0.00%  1128.39 sec  1128.39 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Read halo blockages                 0.04%  1128.39 sec  1128.39 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Read boundary cut boxes             0.00%  1128.39 sec  1128.39 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Read blackboxes                       0.00%  1128.39 sec  1128.39 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Read prerouted                        0.64%  1128.39 sec  1128.43 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Read unlegalized nets                 0.54%  1128.43 sec  1128.46 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Read nets                             0.09%  1128.46 sec  1128.46 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Set up via pillars                    0.00%  1128.47 sec  1128.47 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Initialize 3D grid graph              0.48%  1128.47 sec  1128.50 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Model blockage capacity              11.73%  1128.50 sec  1129.12 sec  0.63 sec  0.63 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Initialize 3D capacity             11.03%  1128.50 sec  1129.09 sec  0.59 sec  0.59 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Move terms for access (1T)            0.53%  1129.12 sec  1129.15 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | +-Read aux data                             0.00%  1129.15 sec  1129.15 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | +-Others data preparation                   0.04%  1129.15 sec  1129.16 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | +-Create route kernel                       0.96%  1129.16 sec  1129.21 sec  0.05 sec  0.05 sec 
[12/06 00:29:38   1517s] (I)       +-Global Routing                             39.82%  1129.22 sec  1131.35 sec  2.13 sec  2.12 sec 
[12/06 00:29:38   1517s] (I)       | +-Initialization                            0.18%  1129.22 sec  1129.23 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | +-Net group 1                              17.33%  1129.23 sec  1130.16 sec  0.93 sec  0.92 sec 
[12/06 00:29:38   1517s] (I)       | | +-Generate topology                       6.13%  1129.23 sec  1129.56 sec  0.33 sec  0.33 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1a                                1.03%  1129.61 sec  1129.66 sec  0.06 sec  0.05 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern routing (1T)                  0.34%  1129.63 sec  1129.64 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.33%  1129.64 sec  1129.66 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1b                                0.82%  1129.66 sec  1129.71 sec  0.04 sec  0.04 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Monotonic routing (1T)                0.41%  1129.66 sec  1129.68 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1c                                0.29%  1129.71 sec  1129.72 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Two level Routing                     0.28%  1129.71 sec  1129.72 sec  0.02 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  1129.71 sec  1129.72 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  1129.72 sec  1129.72 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1d                                2.54%  1129.72 sec  1129.86 sec  0.14 sec  0.14 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Detoured routing (1T)                 2.54%  1129.72 sec  1129.86 sec  0.14 sec  0.13 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1e                                0.05%  1129.86 sec  1129.86 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Route legalization                    0.00%  1129.86 sec  1129.86 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1f                                0.38%  1129.86 sec  1129.88 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Congestion clean                      0.38%  1129.86 sec  1129.88 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1g                                1.80%  1129.88 sec  1129.98 sec  0.10 sec  0.10 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          1.80%  1129.88 sec  1129.98 sec  0.10 sec  0.10 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1h                                1.43%  1129.99 sec  1130.07 sec  0.08 sec  0.08 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          1.42%  1129.99 sec  1130.07 sec  0.08 sec  0.08 sec 
[12/06 00:29:38   1517s] (I)       | | +-Layer assignment (1T)                   1.62%  1130.07 sec  1130.16 sec  0.09 sec  0.09 sec 
[12/06 00:29:38   1517s] (I)       | +-Net group 2                               5.70%  1130.16 sec  1130.46 sec  0.30 sec  0.30 sec 
[12/06 00:29:38   1517s] (I)       | | +-Generate topology                       2.16%  1130.16 sec  1130.27 sec  0.12 sec  0.12 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1a                                0.42%  1130.33 sec  1130.35 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern routing (1T)                  0.13%  1130.34 sec  1130.34 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  1130.34 sec  1130.35 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1b                                0.28%  1130.35 sec  1130.37 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Monotonic routing (1T)                0.13%  1130.35 sec  1130.36 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1c                                0.22%  1130.37 sec  1130.38 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Two level Routing                     0.22%  1130.37 sec  1130.38 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1130.37 sec  1130.38 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1130.38 sec  1130.38 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1d                                0.78%  1130.38 sec  1130.42 sec  0.04 sec  0.04 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Detoured routing (1T)                 0.78%  1130.38 sec  1130.42 sec  0.04 sec  0.04 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1e                                0.04%  1130.42 sec  1130.42 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Route legalization                    0.00%  1130.42 sec  1130.42 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1f                                0.00%  1130.42 sec  1130.42 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1g                                0.55%  1130.42 sec  1130.45 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          0.55%  1130.42 sec  1130.45 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1h                                0.07%  1130.46 sec  1130.46 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          0.07%  1130.46 sec  1130.46 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Layer assignment (1T)                   0.06%  1130.46 sec  1130.46 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | +-Net group 3                               5.32%  1130.46 sec  1130.75 sec  0.28 sec  0.28 sec 
[12/06 00:29:38   1517s] (I)       | | +-Generate topology                       2.04%  1130.46 sec  1130.57 sec  0.11 sec  0.11 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1a                                0.39%  1130.65 sec  1130.67 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern routing (1T)                  0.12%  1130.65 sec  1130.66 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  1130.66 sec  1130.67 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1b                                0.27%  1130.67 sec  1130.68 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Monotonic routing (1T)                0.12%  1130.67 sec  1130.67 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1c                                0.22%  1130.68 sec  1130.69 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Two level Routing                     0.21%  1130.68 sec  1130.69 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1130.69 sec  1130.69 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1130.69 sec  1130.69 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1d                                0.15%  1130.69 sec  1130.70 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Detoured routing (1T)                 0.14%  1130.69 sec  1130.70 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1e                                0.04%  1130.70 sec  1130.70 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Route legalization                    0.00%  1130.70 sec  1130.70 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1f                                0.00%  1130.70 sec  1130.70 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1g                                0.60%  1130.70 sec  1130.74 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          0.60%  1130.70 sec  1130.74 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1h                                0.08%  1130.74 sec  1130.74 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          0.08%  1130.74 sec  1130.74 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Layer assignment (1T)                   0.08%  1130.74 sec  1130.75 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | +-Net group 4                               5.42%  1130.75 sec  1131.04 sec  0.29 sec  0.29 sec 
[12/06 00:29:38   1517s] (I)       | | +-Generate topology                       1.95%  1130.75 sec  1130.85 sec  0.10 sec  0.10 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1a                                0.39%  1130.95 sec  1130.97 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern routing (1T)                  0.12%  1130.95 sec  1130.96 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  1130.96 sec  1130.97 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1b                                0.27%  1130.97 sec  1130.98 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Monotonic routing (1T)                0.12%  1130.97 sec  1130.97 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1c                                0.22%  1130.98 sec  1130.99 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Two level Routing                     0.21%  1130.98 sec  1130.99 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1130.99 sec  1130.99 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1130.99 sec  1130.99 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1d                                0.14%  1130.99 sec  1131.00 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Detoured routing (1T)                 0.14%  1130.99 sec  1131.00 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1e                                0.04%  1131.00 sec  1131.00 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Route legalization                    0.00%  1131.00 sec  1131.00 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1f                                0.00%  1131.00 sec  1131.00 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1g                                0.51%  1131.00 sec  1131.03 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          0.50%  1131.00 sec  1131.03 sec  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1h                                0.07%  1131.03 sec  1131.03 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          0.07%  1131.03 sec  1131.03 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Layer assignment (1T)                   0.04%  1131.03 sec  1131.04 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | +-Net group 5                               4.44%  1131.04 sec  1131.27 sec  0.24 sec  0.24 sec 
[12/06 00:29:38   1517s] (I)       | | +-Generate topology                       0.00%  1131.04 sec  1131.04 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1a                                0.19%  1131.14 sec  1131.15 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Pattern routing (1T)                  0.07%  1131.15 sec  1131.15 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Add via demand to 2D                  0.09%  1131.15 sec  1131.15 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1b                                0.14%  1131.15 sec  1131.16 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1c                                0.00%  1131.16 sec  1131.16 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1d                                0.00%  1131.16 sec  1131.16 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1e                                0.04%  1131.16 sec  1131.16 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Route legalization                    0.00%  1131.16 sec  1131.16 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1f                                0.00%  1131.16 sec  1131.16 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1g                                0.08%  1131.16 sec  1131.17 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          0.08%  1131.16 sec  1131.17 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Phase 1h                                0.08%  1131.17 sec  1131.17 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | | +-Post Routing                          0.08%  1131.17 sec  1131.17 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | | +-Layer assignment (1T)                   0.83%  1131.23 sec  1131.27 sec  0.04 sec  0.04 sec 
[12/06 00:29:38   1517s] (I)       +-Export 3D cong map                          3.93%  1131.35 sec  1131.56 sec  0.21 sec  0.21 sec 
[12/06 00:29:38   1517s] (I)       | +-Export 2D cong map                        0.30%  1131.54 sec  1131.56 sec  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)       +-Extract Global 3D Wires                     0.04%  1131.56 sec  1131.56 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       +-Track Assignment (1T)                      12.20%  1131.56 sec  1132.21 sec  0.65 sec  0.65 sec 
[12/06 00:29:38   1517s] (I)       | +-Initialization                            0.00%  1131.56 sec  1131.56 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       | +-Track Assignment Kernel                  12.18%  1131.56 sec  1132.21 sec  0.65 sec  0.65 sec 
[12/06 00:29:38   1517s] (I)       | +-Free Memory                               0.00%  1132.21 sec  1132.21 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       +-Export                                      9.70%  1132.21 sec  1132.73 sec  0.52 sec  0.52 sec 
[12/06 00:29:38   1517s] (I)       | +-Export DB wires                           1.14%  1132.21 sec  1132.28 sec  0.06 sec  0.06 sec 
[12/06 00:29:38   1517s] (I)       | | +-Export all nets                         0.91%  1132.22 sec  1132.27 sec  0.05 sec  0.05 sec 
[12/06 00:29:38   1517s] (I)       | | +-Set wire vias                           0.18%  1132.27 sec  1132.27 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)       | +-Report wirelength                         3.94%  1132.28 sec  1132.49 sec  0.21 sec  0.21 sec 
[12/06 00:29:38   1517s] (I)       | +-Update net boxes                          4.61%  1132.49 sec  1132.73 sec  0.25 sec  0.25 sec 
[12/06 00:29:38   1517s] (I)       | +-Update timing                             0.00%  1132.73 sec  1132.73 sec  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)       +-Postprocess design                          0.15%  1132.73 sec  1132.74 sec  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)      ======================= Summary by functions ========================
[12/06 00:29:38   1517s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 00:29:38   1517s] (I)      ---------------------------------------------------------------------
[12/06 00:29:38   1517s] (I)        0  Early Global Route kernel           100.00%  5.34 sec  5.32 sec 
[12/06 00:29:38   1517s] (I)        1  Global Routing                       39.82%  2.13 sec  2.12 sec 
[12/06 00:29:38   1517s] (I)        1  Import and model                     33.99%  1.82 sec  1.81 sec 
[12/06 00:29:38   1517s] (I)        1  Track Assignment (1T)                12.20%  0.65 sec  0.65 sec 
[12/06 00:29:38   1517s] (I)        1  Export                                9.70%  0.52 sec  0.52 sec 
[12/06 00:29:38   1517s] (I)        1  Export 3D cong map                    3.93%  0.21 sec  0.21 sec 
[12/06 00:29:38   1517s] (I)        1  Postprocess design                    0.15%  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        2  Create route DB                      24.52%  1.31 sec  1.31 sec 
[12/06 00:29:38   1517s] (I)        2  Net group 1                          17.33%  0.93 sec  0.92 sec 
[12/06 00:29:38   1517s] (I)        2  Track Assignment Kernel              12.18%  0.65 sec  0.65 sec 
[12/06 00:29:38   1517s] (I)        2  Create place DB                       8.15%  0.44 sec  0.43 sec 
[12/06 00:29:38   1517s] (I)        2  Net group 2                           5.70%  0.30 sec  0.30 sec 
[12/06 00:29:38   1517s] (I)        2  Net group 4                           5.42%  0.29 sec  0.29 sec 
[12/06 00:29:38   1517s] (I)        2  Net group 3                           5.32%  0.28 sec  0.28 sec 
[12/06 00:29:38   1517s] (I)        2  Update net boxes                      4.61%  0.25 sec  0.25 sec 
[12/06 00:29:38   1517s] (I)        2  Net group 5                           4.44%  0.24 sec  0.24 sec 
[12/06 00:29:38   1517s] (I)        2  Report wirelength                     3.94%  0.21 sec  0.21 sec 
[12/06 00:29:38   1517s] (I)        2  Export DB wires                       1.14%  0.06 sec  0.06 sec 
[12/06 00:29:38   1517s] (I)        2  Create route kernel                   0.96%  0.05 sec  0.05 sec 
[12/06 00:29:38   1517s] (I)        2  Export 2D cong map                    0.30%  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)        2  Initialization                        0.18%  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        3  Import route data (1T)               24.49%  1.31 sec  1.30 sec 
[12/06 00:29:38   1517s] (I)        3  Generate topology                    12.28%  0.66 sec  0.65 sec 
[12/06 00:29:38   1517s] (I)        3  Import place data                     8.15%  0.44 sec  0.43 sec 
[12/06 00:29:38   1517s] (I)        3  Phase 1d                              3.61%  0.19 sec  0.19 sec 
[12/06 00:29:38   1517s] (I)        3  Phase 1g                              3.54%  0.19 sec  0.19 sec 
[12/06 00:29:38   1517s] (I)        3  Layer assignment (1T)                 2.63%  0.14 sec  0.14 sec 
[12/06 00:29:38   1517s] (I)        3  Phase 1a                              2.42%  0.13 sec  0.13 sec 
[12/06 00:29:38   1517s] (I)        3  Phase 1b                              1.78%  0.09 sec  0.09 sec 
[12/06 00:29:38   1517s] (I)        3  Phase 1h                              1.73%  0.09 sec  0.09 sec 
[12/06 00:29:38   1517s] (I)        3  Phase 1c                              0.94%  0.05 sec  0.05 sec 
[12/06 00:29:38   1517s] (I)        3  Export all nets                       0.91%  0.05 sec  0.05 sec 
[12/06 00:29:38   1517s] (I)        3  Phase 1f                              0.38%  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)        3  Phase 1e                              0.20%  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)        3  Set wire vias                         0.18%  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)        4  Model blockage capacity              11.73%  0.63 sec  0.63 sec 
[12/06 00:29:38   1517s] (I)        4  Read blockages ( Layer 2-10 )         9.37%  0.50 sec  0.50 sec 
[12/06 00:29:38   1517s] (I)        4  Read nets                             6.34%  0.34 sec  0.34 sec 
[12/06 00:29:38   1517s] (I)        4  Post Routing                          5.24%  0.28 sec  0.28 sec 
[12/06 00:29:38   1517s] (I)        4  Detoured routing (1T)                 3.60%  0.19 sec  0.19 sec 
[12/06 00:29:38   1517s] (I)        4  Read instances and placement          1.89%  0.10 sec  0.10 sec 
[12/06 00:29:38   1517s] (I)        4  Two level Routing                     0.93%  0.05 sec  0.05 sec 
[12/06 00:29:38   1517s] (I)        4  Pattern Routing Avoiding Blockages    0.86%  0.05 sec  0.05 sec 
[12/06 00:29:38   1517s] (I)        4  Monotonic routing (1T)                0.79%  0.04 sec  0.04 sec 
[12/06 00:29:38   1517s] (I)        4  Pattern routing (1T)                  0.78%  0.04 sec  0.04 sec 
[12/06 00:29:38   1517s] (I)        4  Read prerouted                        0.64%  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)        4  Read unlegalized nets                 0.54%  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)        4  Move terms for access (1T)            0.53%  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)        4  Initialize 3D grid graph              0.48%  0.03 sec  0.03 sec 
[12/06 00:29:38   1517s] (I)        4  Congestion clean                      0.38%  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)        4  Add via demand to 2D                  0.09%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        5  Initialize 3D capacity               11.03%  0.59 sec  0.59 sec 
[12/06 00:29:38   1517s] (I)        5  Read PG blockages                     8.98%  0.48 sec  0.48 sec 
[12/06 00:29:38   1517s] (I)        5  Read instance blockages               0.33%  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)        5  Two Level Routing (Regular)           0.31%  0.02 sec  0.02 sec 
[12/06 00:29:38   1517s] (I)        5  Two Level Routing (Strong)            0.25%  0.01 sec  0.01 sec 
[12/06 00:29:38   1517s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 00:29:38   1517s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 00:29:39   1517s]       Early Global Route - eGR only step done. (took cpu=0:00:05.9 real=0:00:05.9)
[12/06 00:29:39   1517s]     Routing using eGR only done.
[12/06 00:29:39   1517s] Net route status summary:
[12/06 00:29:39   1517s]   Clock:       722 (unrouted=1, trialRouted=0, noStatus=0, routed=721, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:29:39   1517s]   Non-clock: 132569 (unrouted=27695, trialRouted=104874, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27676, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:29:39   1517s] 
[12/06 00:29:39   1517s] CCOPT: Done with clock implementation routing.
[12/06 00:29:39   1517s] 
[12/06 00:29:39   1517s]   Clock implementation routing done.
[12/06 00:29:39   1517s]   Fixed 721 wires.
[12/06 00:29:39   1517s]   CCOpt: Starting congestion repair using flow wrapper...
[12/06 00:29:39   1517s]     Congestion Repair...
[12/06 00:29:39   1517s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:25:17.9/0:25:26.4 (1.0), mem = 3298.3M
[12/06 00:29:39   1517s] Info: Disable timing driven in postCTS congRepair.
[12/06 00:29:39   1517s] 
[12/06 00:29:39   1517s] Starting congRepair ...
[12/06 00:29:39   1517s] User Input Parameters:
[12/06 00:29:39   1517s] - Congestion Driven    : On
[12/06 00:29:39   1517s] - Timing Driven        : Off
[12/06 00:29:39   1517s] - Area-Violation Based : On
[12/06 00:29:39   1517s] - Start Rollback Level : -5
[12/06 00:29:39   1517s] - Legalized            : On
[12/06 00:29:39   1517s] - Window Based         : Off
[12/06 00:29:39   1517s] - eDen incr mode       : Off
[12/06 00:29:39   1517s] - Small incr mode      : Off
[12/06 00:29:39   1517s] 
[12/06 00:29:39   1517s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3298.3M, EPOCH TIME: 1733462979.386793
[12/06 00:29:39   1517s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.024, REAL:0.024, MEM:3298.3M, EPOCH TIME: 1733462979.410944
[12/06 00:29:39   1517s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3298.3M, EPOCH TIME: 1733462979.411021
[12/06 00:29:39   1517s] Starting Early Global Route congestion estimation: mem = 3298.3M
[12/06 00:29:39   1517s] (I)      ==================== Layers =====================
[12/06 00:29:39   1517s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:29:39   1517s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:29:39   1517s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:29:39   1517s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:29:39   1517s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:29:39   1517s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:29:39   1517s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:29:39   1517s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:29:39   1517s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:29:39   1517s] (I)      Started Import and model ( Curr Mem: 3298.29 MB )
[12/06 00:29:39   1517s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:29:39   1518s] (I)      == Non-default Options ==
[12/06 00:29:39   1518s] (I)      Maximum routing layer                              : 10
[12/06 00:29:39   1518s] (I)      Number of threads                                  : 1
[12/06 00:29:39   1518s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 00:29:39   1518s] (I)      Method to set GCell size                           : row
[12/06 00:29:39   1518s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:29:39   1518s] (I)      Use row-based GCell size
[12/06 00:29:39   1518s] (I)      Use row-based GCell align
[12/06 00:29:39   1518s] (I)      layer 0 area = 168000
[12/06 00:29:39   1518s] (I)      layer 1 area = 208000
[12/06 00:29:39   1518s] (I)      layer 2 area = 208000
[12/06 00:29:39   1518s] (I)      layer 3 area = 208000
[12/06 00:29:39   1518s] (I)      layer 4 area = 208000
[12/06 00:29:39   1518s] (I)      layer 5 area = 208000
[12/06 00:29:39   1518s] (I)      layer 6 area = 208000
[12/06 00:29:39   1518s] (I)      layer 7 area = 2259999
[12/06 00:29:39   1518s] (I)      layer 8 area = 2259999
[12/06 00:29:39   1518s] (I)      layer 9 area = 0
[12/06 00:29:39   1518s] (I)      GCell unit size   : 3600
[12/06 00:29:39   1518s] (I)      GCell multiplier  : 1
[12/06 00:29:39   1518s] (I)      GCell row height  : 3600
[12/06 00:29:39   1518s] (I)      Actual row height : 3600
[12/06 00:29:39   1518s] (I)      GCell align ref   : 4000 4000
[12/06 00:29:39   1518s] [NR-eGR] Track table information for default rule: 
[12/06 00:29:39   1518s] [NR-eGR] M1 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] M2 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] M3 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] M4 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] M5 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] M6 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] M7 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] M8 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] M9 has single uniform track structure
[12/06 00:29:39   1518s] [NR-eGR] AP has single uniform track structure
[12/06 00:29:39   1518s] (I)      ================== Default via ==================
[12/06 00:29:39   1518s] (I)      +---+--------------------+----------------------+
[12/06 00:29:39   1518s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:29:39   1518s] (I)      +---+--------------------+----------------------+
[12/06 00:29:39   1518s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:29:39   1518s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:29:39   1518s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:29:39   1518s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:29:39   1518s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:29:39   1518s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:29:39   1518s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:29:39   1518s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:29:39   1518s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:29:39   1518s] (I)      +---+--------------------+----------------------+
[12/06 00:29:40   1518s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:29:40   1518s] [NR-eGR] Read 0 clock shapes
[12/06 00:29:40   1518s] [NR-eGR] Read 0 other shapes
[12/06 00:29:40   1518s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:29:40   1518s] [NR-eGR] #Instance Blockages : 0
[12/06 00:29:40   1518s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:29:40   1518s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:29:40   1518s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:29:40   1518s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:29:40   1518s] [NR-eGR] #Other Blockages    : 0
[12/06 00:29:40   1518s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:29:40   1518s] [NR-eGR] Num Prerouted Nets = 721  Num Prerouted Wires = 168476
[12/06 00:29:40   1518s] [NR-eGR] Read 105613 nets ( ignored 721 )
[12/06 00:29:40   1518s] (I)      early_global_route_priority property id does not exist.
[12/06 00:29:40   1518s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=168476  Num CS=0
[12/06 00:29:40   1518s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 94292
[12/06 00:29:40   1518s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 65963
[12/06 00:29:40   1519s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 7977
[12/06 00:29:40   1519s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 75
[12/06 00:29:40   1519s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 83
[12/06 00:29:40   1519s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 71
[12/06 00:29:40   1519s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 15
[12/06 00:29:40   1519s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:29:40   1519s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:29:40   1519s] (I)      Number of ignored nets                =    721
[12/06 00:29:40   1519s] (I)      Number of connected nets              =      0
[12/06 00:29:40   1519s] (I)      Number of fixed nets                  =    721.  Ignored: Yes
[12/06 00:29:40   1519s] (I)      Number of clock nets                  =    721.  Ignored: No
[12/06 00:29:40   1519s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:29:40   1519s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:29:40   1519s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:29:40   1519s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:29:40   1519s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:29:40   1519s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:29:40   1519s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:29:40   1519s] (I)      Ndr track 0 does not exist
[12/06 00:29:40   1519s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:29:40   1519s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:29:40   1519s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:29:40   1519s] (I)      Site width          :   400  (dbu)
[12/06 00:29:40   1519s] (I)      Row height          :  3600  (dbu)
[12/06 00:29:40   1519s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:29:40   1519s] (I)      GCell width         :  3600  (dbu)
[12/06 00:29:40   1519s] (I)      GCell height        :  3600  (dbu)
[12/06 00:29:40   1519s] (I)      Grid                :   834   834    10
[12/06 00:29:40   1519s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:29:40   1519s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 00:29:40   1519s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 00:29:40   1519s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:29:40   1519s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:29:40   1519s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:29:40   1519s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:29:40   1519s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:29:40   1519s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 00:29:40   1519s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:29:40   1519s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:29:40   1519s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:29:40   1519s] (I)      --------------------------------------------------------
[12/06 00:29:40   1519s] 
[12/06 00:29:40   1519s] [NR-eGR] ============ Routing rule table ============
[12/06 00:29:40   1519s] [NR-eGR] Rule id: 1  Nets: 104892
[12/06 00:29:40   1519s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:29:40   1519s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:29:40   1519s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:29:40   1519s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:29:40   1519s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:29:40   1519s] [NR-eGR] ========================================
[12/06 00:29:40   1519s] [NR-eGR] 
[12/06 00:29:40   1519s] (I)      =============== Blocked Tracks ===============
[12/06 00:29:40   1519s] (I)      +-------+---------+----------+---------------+
[12/06 00:29:40   1519s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:29:40   1519s] (I)      +-------+---------+----------+---------------+
[12/06 00:29:40   1519s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:29:40   1519s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 00:29:40   1519s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 00:29:40   1519s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 00:29:40   1519s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 00:29:40   1519s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 00:29:40   1519s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 00:29:40   1519s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 00:29:40   1519s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 00:29:40   1519s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 00:29:40   1519s] (I)      +-------+---------+----------+---------------+
[12/06 00:29:40   1519s] (I)      Finished Import and model ( CPU: 1.40 sec, Real: 1.40 sec, Curr Mem: 3472.27 MB )
[12/06 00:29:40   1519s] (I)      Reset routing kernel
[12/06 00:29:40   1519s] (I)      Started Global Routing ( Curr Mem: 3472.27 MB )
[12/06 00:29:40   1519s] (I)      totalPins=401382  totalGlobalPin=395834 (98.62%)
[12/06 00:29:41   1519s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 00:29:41   1519s] [NR-eGR] Layer group 1: route 104892 net(s) in layer range [2, 10]
[12/06 00:29:41   1519s] (I)      
[12/06 00:29:41   1519s] (I)      ============  Phase 1a Route ============
[12/06 00:29:41   1520s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:29:41   1520s] (I)      Usage: 3027548 = (1535680 H, 1491868 V) = (8.82% H, 8.76% V) = (2.764e+06um H, 2.685e+06um V)
[12/06 00:29:41   1520s] (I)      
[12/06 00:29:41   1520s] (I)      ============  Phase 1b Route ============
[12/06 00:29:42   1520s] (I)      Usage: 3031334 = (1537833 H, 1493501 V) = (8.83% H, 8.77% V) = (2.768e+06um H, 2.688e+06um V)
[12/06 00:29:42   1520s] (I)      Overflow of layer group 1: 0.24% H + 0.23% V. EstWL: 5.456401e+06um
[12/06 00:29:42   1520s] (I)      Congestion metric : 0.24%H 0.23%V, 0.47%HV
[12/06 00:29:42   1520s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 00:29:42   1520s] (I)      
[12/06 00:29:42   1520s] (I)      ============  Phase 1c Route ============
[12/06 00:29:42   1520s] (I)      Level2 Grid: 167 x 167
[12/06 00:29:42   1521s] (I)      Usage: 3031370 = (1537852 H, 1493518 V) = (8.83% H, 8.77% V) = (2.768e+06um H, 2.688e+06um V)
[12/06 00:29:42   1521s] (I)      
[12/06 00:29:42   1521s] (I)      ============  Phase 1d Route ============
[12/06 00:29:42   1521s] (I)      Usage: 3031370 = (1537852 H, 1493518 V) = (8.83% H, 8.77% V) = (2.768e+06um H, 2.688e+06um V)
[12/06 00:29:42   1521s] (I)      
[12/06 00:29:42   1521s] (I)      ============  Phase 1e Route ============
[12/06 00:29:42   1521s] (I)      Usage: 3031370 = (1537852 H, 1493518 V) = (8.83% H, 8.77% V) = (2.768e+06um H, 2.688e+06um V)
[12/06 00:29:42   1521s] [NR-eGR] Early Global Route overflow of layer group 1: 0.24% H + 0.23% V. EstWL: 5.456466e+06um
[12/06 00:29:42   1521s] (I)      
[12/06 00:29:42   1521s] (I)      ============  Phase 1l Route ============
[12/06 00:29:44   1522s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 00:29:44   1522s] (I)      Layer  2:    5655432    807614      4999           0     6252498    ( 0.00%) 
[12/06 00:29:44   1522s] (I)      Layer  3:    5717469    864954      3516           0     6252498    ( 0.00%) 
[12/06 00:29:44   1523s] (I)      Layer  4:    5655432    746595      1719           0     6252498    ( 0.00%) 
[12/06 00:29:44   1523s] (I)      Layer  5:    4127728    241101      4516           0     6252498    ( 0.00%) 
[12/06 00:29:44   1523s] (I)      Layer  6:    4332235    347290      7487           0     6252498    ( 0.00%) 
[12/06 00:29:44   1523s] (I)      Layer  7:    6246667    748310      1938           0     6252498    ( 0.00%) 
[12/06 00:29:44   1523s] (I)      Layer  8:    1561875    127258        57           0     1563124    ( 0.00%) 
[12/06 00:29:44   1523s] (I)      Layer  9:    1561875     48675         0           0     1563124    ( 0.00%) 
[12/06 00:29:44   1523s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 00:29:44   1523s] (I)      Total:      35050303   3931797     24232      139328    40694291    ( 0.34%) 
[12/06 00:29:44   1523s] (I)      
[12/06 00:29:44   1523s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 00:29:44   1523s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 00:29:44   1523s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 00:29:44   1523s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/06 00:29:44   1523s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 00:29:44   1523s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:44   1523s] [NR-eGR]      M2 ( 2)      3400( 0.49%)        14( 0.00%)         0( 0.00%)   ( 0.49%) 
[12/06 00:29:44   1523s] [NR-eGR]      M3 ( 3)      2512( 0.36%)         7( 0.00%)         0( 0.00%)   ( 0.36%) 
[12/06 00:29:44   1523s] [NR-eGR]      M4 ( 4)      1224( 0.18%)         4( 0.00%)         0( 0.00%)   ( 0.18%) 
[12/06 00:29:44   1523s] [NR-eGR]      M5 ( 5)      3578( 0.52%)         3( 0.00%)         0( 0.00%)   ( 0.52%) 
[12/06 00:29:44   1523s] [NR-eGR]      M6 ( 6)      5336( 0.77%)        20( 0.00%)         0( 0.00%)   ( 0.77%) 
[12/06 00:29:44   1523s] [NR-eGR]      M7 ( 7)      1227( 0.18%)        16( 0.00%)         1( 0.00%)   ( 0.18%) 
[12/06 00:29:44   1523s] [NR-eGR]      M8 ( 8)        56( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/06 00:29:44   1523s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:44   1523s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:29:44   1523s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 00:29:44   1523s] [NR-eGR]        Total     17333( 0.30%)        64( 0.00%)         1( 0.00%)   ( 0.30%) 
[12/06 00:29:44   1523s] [NR-eGR] 
[12/06 00:29:44   1523s] (I)      Finished Global Routing ( CPU: 3.79 sec, Real: 3.80 sec, Curr Mem: 3520.27 MB )
[12/06 00:29:44   1523s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 00:29:44   1523s] [NR-eGR] Overflow after Early Global Route 0.04% H + 0.07% V
[12/06 00:29:44   1523s] Early Global Route congestion estimation runtime: 5.42 seconds, mem = 3520.3M
[12/06 00:29:44   1523s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:5.444, REAL:5.416, MEM:3520.3M, EPOCH TIME: 1733462984.826803
[12/06 00:29:44   1523s] OPERPROF: Starting HotSpotCal at level 1, MEM:3520.3M, EPOCH TIME: 1733462984.826844
[12/06 00:29:44   1523s] [hotspot] +------------+---------------+---------------+
[12/06 00:29:44   1523s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 00:29:44   1523s] [hotspot] +------------+---------------+---------------+
[12/06 00:29:44   1523s] [hotspot] | normalized |          4.51 |         11.49 |
[12/06 00:29:44   1523s] [hotspot] +------------+---------------+---------------+
[12/06 00:29:44   1523s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.51, normalized total congestion hotspot area = 11.49 (area is in unit of 4 std-cell row bins)
[12/06 00:29:44   1523s] [hotspot] max/total 4.51/11.49, big hotspot (>10) total 3.47
[12/06 00:29:44   1523s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 00:29:44   1523s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:29:44   1523s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 00:29:44   1523s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:29:44   1523s] [hotspot] |  1  |  1296.20  1353.80  1353.80  1411.40 |        4.86   |
[12/06 00:29:44   1523s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:29:44   1523s] [hotspot] |  2  |   921.80   979.40   979.40  1037.00 |        2.82   |
[12/06 00:29:44   1523s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:29:44   1523s] [hotspot] |  3  |   921.80  1353.80   979.40  1411.40 |        1.91   |
[12/06 00:29:44   1523s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:29:44   1523s] [hotspot] |  4  |   230.60   950.60   288.20  1008.20 |        1.21   |
[12/06 00:29:44   1523s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:29:44   1523s] [hotspot] |  5  |   893.00   288.20   950.60   345.80 |        0.17   |
[12/06 00:29:44   1523s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 00:29:44   1523s] Top 5 hotspots total area: 10.97
[12/06 00:29:44   1523s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.047, REAL:0.047, MEM:3520.3M, EPOCH TIME: 1733462984.873735
[12/06 00:29:44   1523s] Skipped repairing congestion.
[12/06 00:29:44   1523s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3520.3M, EPOCH TIME: 1733462984.874119
[12/06 00:29:44   1523s] Starting Early Global Route wiring: mem = 3520.3M
[12/06 00:29:45   1523s] (I)      ============= Track Assignment ============
[12/06 00:29:45   1523s] (I)      Started Track Assignment (1T) ( Curr Mem: 3520.27 MB )
[12/06 00:29:45   1523s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 00:29:45   1523s] (I)      Run Multi-thread track assignment
[12/06 00:29:46   1525s] (I)      Finished Track Assignment (1T) ( CPU: 1.81 sec, Real: 1.82 sec, Curr Mem: 3523.27 MB )
[12/06 00:29:46   1525s] (I)      Started Export ( Curr Mem: 3523.27 MB )
[12/06 00:29:47   1526s] [NR-eGR]             Length (um)     Vias 
[12/06 00:29:47   1526s] [NR-eGR] ---------------------------------
[12/06 00:29:47   1526s] [NR-eGR]  M1  (1H)             0   460983 
[12/06 00:29:47   1526s] [NR-eGR]  M2  (2V)        947723   689734 
[12/06 00:29:47   1526s] [NR-eGR]  M3  (3H)       1204990   216102 
[12/06 00:29:47   1526s] [NR-eGR]  M4  (4V)       1107098   123415 
[12/06 00:29:47   1526s] [NR-eGR]  M5  (5H)        333899    76336 
[12/06 00:29:47   1526s] [NR-eGR]  M6  (6V)        567761    72214 
[12/06 00:29:47   1526s] [NR-eGR]  M7  (7H)       1300978    10523 
[12/06 00:29:47   1526s] [NR-eGR]  M8  (8V)        227882     1530 
[12/06 00:29:47   1526s] [NR-eGR]  M9  (9H)         87707        0 
[12/06 00:29:47   1526s] [NR-eGR]  AP  (10V)            0        0 
[12/06 00:29:47   1526s] [NR-eGR] ---------------------------------
[12/06 00:29:47   1526s] [NR-eGR]      Total      5778038  1650837 
[12/06 00:29:47   1526s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:47   1526s] [NR-eGR] Total half perimeter of net bounding box: 4599608um
[12/06 00:29:47   1526s] [NR-eGR] Total length: 5778038um, number of vias: 1650837
[12/06 00:29:47   1526s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:47   1526s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 00:29:47   1526s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:29:47   1526s] (I)      Finished Export ( CPU: 0.94 sec, Real: 0.95 sec, Curr Mem: 3523.27 MB )
[12/06 00:29:47   1526s] Early Global Route wiring runtime: 2.96 seconds, mem = 3473.3M
[12/06 00:29:47   1526s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.958, REAL:2.964, MEM:3473.3M, EPOCH TIME: 1733462987.838514
[12/06 00:29:47   1526s] Tdgp not successfully inited but do clear! skip clearing
[12/06 00:29:47   1526s] End of congRepair (cpu=0:00:08.5, real=0:00:08.0)
[12/06 00:29:47   1526s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:08.5/0:00:08.5 (1.0), totSession cpu/real = 0:25:26.4/0:25:34.9 (1.0), mem = 3473.3M
[12/06 00:29:47   1526s] 
[12/06 00:29:47   1526s] =============================================================================================
[12/06 00:29:47   1526s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[12/06 00:29:47   1526s] =============================================================================================
[12/06 00:29:47   1526s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 00:29:47   1526s] ---------------------------------------------------------------------------------------------
[12/06 00:29:47   1526s] [ MISC                   ]          0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:08.5    1.0
[12/06 00:29:47   1526s] ---------------------------------------------------------------------------------------------
[12/06 00:29:47   1526s]  IncrReplace #1 TOTAL               0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:08.5    1.0
[12/06 00:29:47   1526s] ---------------------------------------------------------------------------------------------
[12/06 00:29:47   1526s] 
[12/06 00:29:47   1526s]     Congestion Repair done. (took cpu=0:00:08.5 real=0:00:08.5)
[12/06 00:29:47   1526s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/06 00:29:47   1526s] OPERPROF: Starting DPlace-Init at level 1, MEM:3473.3M, EPOCH TIME: 1733462987.947636
[12/06 00:29:47   1526s] Processing tracks to init pin-track alignment.
[12/06 00:29:47   1526s] z: 2, totalTracks: 1
[12/06 00:29:47   1526s] z: 4, totalTracks: 1
[12/06 00:29:47   1526s] z: 6, totalTracks: 1
[12/06 00:29:47   1526s] z: 8, totalTracks: 1
[12/06 00:29:47   1526s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:29:48   1526s] All LLGs are deleted
[12/06 00:29:48   1526s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:48   1526s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:48   1526s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3473.3M, EPOCH TIME: 1733462988.000428
[12/06 00:29:48   1526s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3473.3M, EPOCH TIME: 1733462988.001043
[12/06 00:29:48   1526s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 00:29:48   1526s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3473.3M, EPOCH TIME: 1733462988.028719
[12/06 00:29:48   1526s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:48   1526s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:29:48   1526s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3473.3M, EPOCH TIME: 1733462988.031547
[12/06 00:29:48   1526s] Max number of tech site patterns supported in site array is 256.
[12/06 00:29:48   1526s] Core basic site is core
[12/06 00:29:48   1526s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3473.3M, EPOCH TIME: 1733462988.053517
[12/06 00:29:48   1526s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 00:29:48   1526s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:29:48   1526s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.171, REAL:0.171, MEM:3473.3M, EPOCH TIME: 1733462988.224706
[12/06 00:29:48   1526s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:29:48   1526s] SiteArray: use 31,911,936 bytes
[12/06 00:29:48   1526s] SiteArray: current memory after site array memory allocation 3503.7M
[12/06 00:29:48   1526s] SiteArray: FP blocked sites are writable
[12/06 00:29:48   1526s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 00:29:48   1526s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3503.7M, EPOCH TIME: 1733462988.297484
[12/06 00:29:49   1528s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.577, REAL:1.579, MEM:3503.7M, EPOCH TIME: 1733462989.876366
[12/06 00:29:49   1528s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:29:49   1528s] Atter site array init, number of instance map data is 0.
[12/06 00:29:49   1528s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.901, REAL:1.904, MEM:3503.7M, EPOCH TIME: 1733462989.935719
[12/06 00:29:49   1528s] 
[12/06 00:29:49   1528s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:29:50   1528s] OPERPROF:     Starting CMU at level 3, MEM:3503.7M, EPOCH TIME: 1733462990.060616
[12/06 00:29:50   1528s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3503.7M, EPOCH TIME: 1733462990.066439
[12/06 00:29:50   1528s] 
[12/06 00:29:50   1528s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:29:50   1528s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.052, REAL:2.055, MEM:3503.7M, EPOCH TIME: 1733462990.083930
[12/06 00:29:50   1528s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3503.7M, EPOCH TIME: 1733462990.083989
[12/06 00:29:50   1528s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3503.7M, EPOCH TIME: 1733462990.084338
[12/06 00:29:50   1528s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:03.0, mem=3503.7MB).
[12/06 00:29:50   1528s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.153, REAL:2.157, MEM:3503.7M, EPOCH TIME: 1733462990.104703
[12/06 00:29:50   1528s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:18.6 real=0:00:18.6)
[12/06 00:29:50   1528s]   Leaving CCOpt scope - extractRC...
[12/06 00:29:50   1528s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 00:29:50   1528s] Extraction called for design 'torus_credit_D_W32' of instances=105005 and nets=133291 using extraction engine 'preRoute' .
[12/06 00:29:50   1528s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 00:29:50   1528s] Type 'man IMPEXT-3530' for more detail.
[12/06 00:29:50   1528s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 00:29:50   1528s] RC Extraction called in multi-corner(1) mode.
[12/06 00:29:50   1528s] RCMode: PreRoute
[12/06 00:29:50   1528s]       RC Corner Indexes            0   
[12/06 00:29:50   1528s] Capacitance Scaling Factor   : 1.00000 
[12/06 00:29:50   1528s] Resistance Scaling Factor    : 1.00000 
[12/06 00:29:50   1528s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 00:29:50   1528s] Clock Res. Scaling Factor    : 1.00000 
[12/06 00:29:50   1528s] Shrink Factor                : 1.00000
[12/06 00:29:50   1528s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 00:29:50   1528s] Using capacitance table file ...
[12/06 00:29:50   1528s] 
[12/06 00:29:50   1528s] Trim Metal Layers:
[12/06 00:29:50   1528s] LayerId::1 widthSet size::4
[12/06 00:29:50   1528s] LayerId::2 widthSet size::4
[12/06 00:29:50   1528s] LayerId::3 widthSet size::4
[12/06 00:29:50   1528s] LayerId::4 widthSet size::4
[12/06 00:29:50   1528s] LayerId::5 widthSet size::4
[12/06 00:29:50   1528s] LayerId::6 widthSet size::4
[12/06 00:29:50   1528s] LayerId::7 widthSet size::4
[12/06 00:29:50   1528s] LayerId::8 widthSet size::4
[12/06 00:29:50   1528s] LayerId::9 widthSet size::4
[12/06 00:29:50   1528s] LayerId::10 widthSet size::2
[12/06 00:29:50   1528s] Updating RC grid for preRoute extraction ...
[12/06 00:29:50   1528s] eee: pegSigSF::1.070000
[12/06 00:29:50   1528s] Initializing multi-corner capacitance tables ... 
[12/06 00:29:50   1528s] Initializing multi-corner resistance tables ...
[12/06 00:29:50   1529s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 00:29:50   1529s] eee: l::2 avDens::0.196248 usedTrk::52651.297578 availTrk::268290.000000 sigTrk::52651.297578
[12/06 00:29:50   1529s] eee: l::3 avDens::0.244598 usedTrk::66944.072254 availTrk::273690.000000 sigTrk::66944.072254
[12/06 00:29:50   1529s] eee: l::4 avDens::0.216607 usedTrk::61505.427500 availTrk::283950.000000 sigTrk::61505.427500
[12/06 00:29:50   1529s] eee: l::5 avDens::0.031028 usedTrk::19703.727786 availTrk::635040.000000 sigTrk::19703.727786
[12/06 00:29:50   1529s] eee: l::6 avDens::0.051501 usedTrk::32705.352262 availTrk::635040.000000 sigTrk::32705.352262
[12/06 00:29:50   1529s] eee: l::7 avDens::0.242478 usedTrk::72277.711103 availTrk::298080.000000 sigTrk::72277.711103
[12/06 00:29:50   1529s] eee: l::8 avDens::0.216412 usedTrk::12660.100009 availTrk::58500.000000 sigTrk::12660.100009
[12/06 00:29:50   1529s] eee: l::9 avDens::0.133845 usedTrk::4872.633339 availTrk::36405.000000 sigTrk::4872.633339
[12/06 00:29:50   1529s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:29:50   1529s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:29:50   1529s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.353405 uaWl=1.000000 uaWlH=0.641122 aWlH=0.000000 lMod=0 pMax=0.915100 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 00:29:51   1530s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3503.703M)
[12/06 00:29:51   1530s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 00:29:51   1530s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 00:29:51   1530s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 00:29:51   1530s] End AAE Lib Interpolated Model. (MEM=3503.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:29:52   1531s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 00:29:53   1531s]   Clock DAG stats after clustering cong repair call:
[12/06 00:29:53   1531s]     cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
[12/06 00:29:53   1531s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:29:53   1531s]     misc counts      : r=1, pp=0
[12/06 00:29:53   1531s]     cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
[12/06 00:29:53   1531s]     cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
[12/06 00:29:53   1531s]     sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:29:53   1531s]     wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
[12/06 00:29:53   1531s]     wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
[12/06 00:29:53   1531s]     hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
[12/06 00:29:53   1531s]   Clock DAG net violations after clustering cong repair call: none
[12/06 00:29:53   1531s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/06 00:29:53   1531s]     Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:53   1531s]     Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:53   1531s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/06 00:29:53   1531s]      Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
[12/06 00:29:53   1532s]   Clock DAG hash after clustering cong repair call: 12665536557647643643 9408392647480633877
[12/06 00:29:53   1532s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/06 00:29:53   1532s]     delay calculator: calls=14962, total_wall_time=0.815s, mean_wall_time=0.054ms
[12/06 00:29:53   1532s]     legalizer: calls=10287, total_wall_time=0.205s, mean_wall_time=0.020ms
[12/06 00:29:53   1532s]     steiner router: calls=12539, total_wall_time=3.814s, mean_wall_time=0.304ms
[12/06 00:29:54   1532s]   Primary reporting skew groups after clustering cong repair call:
[12/06 00:29:54   1532s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445, avg=0.413, sd=0.014], skew [0.062 vs 0.052*], 97% {0.391, 0.443} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
[12/06 00:29:54   1532s]         min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:29:54   1532s]         max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[6][35]/CP
[12/06 00:29:54   1533s]   Skew group summary after clustering cong repair call:
[12/06 00:29:54   1533s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445, avg=0.413, sd=0.014], skew [0.062 vs 0.052*], 97% {0.391, 0.443} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
[12/06 00:29:54   1533s]   CongRepair After Initial Clustering done. (took cpu=0:00:23.5 real=0:00:23.5)
[12/06 00:29:54   1533s]   Stage::Clustering done. (took cpu=0:01:07 real=0:01:07)
[12/06 00:29:54   1533s]   Stage::DRV Fixing...
[12/06 00:29:54   1533s]   Fixing clock tree slew time and max cap violations...
[12/06 00:29:54   1533s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 12665536557647643643 9408392647480633877
[12/06 00:29:54   1533s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/06 00:29:54   1533s]       delay calculator: calls=14962, total_wall_time=0.815s, mean_wall_time=0.054ms
[12/06 00:29:54   1533s]       legalizer: calls=10287, total_wall_time=0.205s, mean_wall_time=0.020ms
[12/06 00:29:54   1533s]       steiner router: calls=12539, total_wall_time=3.814s, mean_wall_time=0.304ms
[12/06 00:29:54   1533s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:29:55   1533s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/06 00:29:55   1533s]       cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
[12/06 00:29:55   1533s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:29:55   1533s]       misc counts      : r=1, pp=0
[12/06 00:29:55   1533s]       cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
[12/06 00:29:55   1533s]       cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
[12/06 00:29:55   1533s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:29:55   1533s]       wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
[12/06 00:29:55   1533s]       wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
[12/06 00:29:55   1533s]       hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
[12/06 00:29:55   1533s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/06 00:29:55   1533s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/06 00:29:55   1533s]       Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:55   1533s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:55   1533s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/06 00:29:55   1533s]        Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
[12/06 00:29:55   1533s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12665536557647643643 9408392647480633877
[12/06 00:29:55   1533s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/06 00:29:55   1533s]       delay calculator: calls=14962, total_wall_time=0.815s, mean_wall_time=0.054ms
[12/06 00:29:55   1533s]       legalizer: calls=10287, total_wall_time=0.205s, mean_wall_time=0.020ms
[12/06 00:29:55   1533s]       steiner router: calls=12539, total_wall_time=3.814s, mean_wall_time=0.304ms
[12/06 00:29:55   1534s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/06 00:29:55   1534s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
[12/06 00:29:55   1534s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:29:55   1534s]           max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[6][35]/CP
[12/06 00:29:55   1534s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/06 00:29:55   1534s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
[12/06 00:29:55   1534s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:29:55   1534s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/06 00:29:55   1534s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/06 00:29:55   1534s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 12665536557647643643 9408392647480633877
[12/06 00:29:55   1534s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 00:29:55   1534s]       delay calculator: calls=14962, total_wall_time=0.815s, mean_wall_time=0.054ms
[12/06 00:29:55   1534s]       legalizer: calls=10287, total_wall_time=0.205s, mean_wall_time=0.020ms
[12/06 00:29:55   1534s]       steiner router: calls=12539, total_wall_time=3.814s, mean_wall_time=0.304ms
[12/06 00:29:55   1534s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:29:56   1534s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 00:29:56   1534s]       cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
[12/06 00:29:56   1534s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:29:56   1534s]       misc counts      : r=1, pp=0
[12/06 00:29:56   1534s]       cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
[12/06 00:29:56   1534s]       cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
[12/06 00:29:56   1534s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:29:56   1534s]       wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
[12/06 00:29:56   1534s]       wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
[12/06 00:29:56   1534s]       hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
[12/06 00:29:56   1534s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/06 00:29:56   1534s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 00:29:56   1534s]       Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:56   1534s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:56   1534s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/06 00:29:56   1534s]        Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
[12/06 00:29:56   1534s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12665536557647643643 9408392647480633877
[12/06 00:29:56   1534s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 00:29:56   1534s]       delay calculator: calls=14962, total_wall_time=0.815s, mean_wall_time=0.054ms
[12/06 00:29:56   1534s]       legalizer: calls=10287, total_wall_time=0.205s, mean_wall_time=0.020ms
[12/06 00:29:56   1534s]       steiner router: calls=12539, total_wall_time=3.814s, mean_wall_time=0.304ms
[12/06 00:29:56   1535s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 00:29:56   1535s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445, avg=0.413, sd=0.014], skew [0.062 vs 0.052*], 97% {0.391, 0.443} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
[12/06 00:29:56   1535s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:29:56   1535s]           max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[6][35]/CP
[12/06 00:29:56   1535s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 00:29:56   1535s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445, avg=0.413, sd=0.014], skew [0.062 vs 0.052*], 97% {0.391, 0.443} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
[12/06 00:29:56   1535s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:29:56   1535s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 00:29:56   1535s]   Stage::DRV Fixing done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/06 00:29:56   1535s]   Stage::Insertion Delay Reduction...
[12/06 00:29:56   1535s]   Removing unnecessary root buffering...
[12/06 00:29:56   1535s]     Clock DAG hash before 'Removing unnecessary root buffering': 12665536557647643643 9408392647480633877
[12/06 00:29:56   1535s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/06 00:29:56   1535s]       delay calculator: calls=14962, total_wall_time=0.815s, mean_wall_time=0.054ms
[12/06 00:29:56   1535s]       legalizer: calls=10287, total_wall_time=0.205s, mean_wall_time=0.020ms
[12/06 00:29:56   1535s]       steiner router: calls=12539, total_wall_time=3.814s, mean_wall_time=0.304ms
[12/06 00:29:57   1535s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/06 00:29:57   1535s]       cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
[12/06 00:29:57   1535s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:29:57   1535s]       misc counts      : r=1, pp=0
[12/06 00:29:57   1535s]       cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
[12/06 00:29:57   1535s]       cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
[12/06 00:29:57   1535s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:29:57   1535s]       wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
[12/06 00:29:57   1535s]       wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
[12/06 00:29:57   1535s]       hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
[12/06 00:29:57   1535s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/06 00:29:57   1535s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/06 00:29:57   1535s]       Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:57   1535s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:57   1535s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/06 00:29:57   1535s]        Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
[12/06 00:29:57   1535s]     Clock DAG hash after 'Removing unnecessary root buffering': 12665536557647643643 9408392647480633877
[12/06 00:29:57   1535s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/06 00:29:57   1535s]       delay calculator: calls=15070, total_wall_time=0.820s, mean_wall_time=0.054ms
[12/06 00:29:57   1535s]       legalizer: calls=10306, total_wall_time=0.207s, mean_wall_time=0.020ms
[12/06 00:29:57   1535s]       steiner router: calls=12584, total_wall_time=3.832s, mean_wall_time=0.305ms
[12/06 00:29:57   1535s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/06 00:29:57   1535s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
[12/06 00:29:57   1535s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:29:57   1535s]           max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[6][35]/CP
[12/06 00:29:57   1535s]     Skew group summary after 'Removing unnecessary root buffering':
[12/06 00:29:57   1535s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
[12/06 00:29:57   1535s]     Legalizer API calls during this step: 18 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
[12/06 00:29:57   1535s]   Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 00:29:57   1535s]   Removing unconstrained drivers...
[12/06 00:29:57   1536s]     Clock DAG hash before 'Removing unconstrained drivers': 12665536557647643643 9408392647480633877
[12/06 00:29:57   1536s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/06 00:29:57   1536s]       delay calculator: calls=15070, total_wall_time=0.820s, mean_wall_time=0.054ms
[12/06 00:29:57   1536s]       legalizer: calls=10306, total_wall_time=0.207s, mean_wall_time=0.020ms
[12/06 00:29:57   1536s]       steiner router: calls=12584, total_wall_time=3.832s, mean_wall_time=0.305ms
[12/06 00:29:57   1536s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/06 00:29:57   1536s]       cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
[12/06 00:29:57   1536s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:29:57   1536s]       misc counts      : r=1, pp=0
[12/06 00:29:57   1536s]       cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
[12/06 00:29:57   1536s]       cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
[12/06 00:29:57   1536s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:29:57   1536s]       wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
[12/06 00:29:57   1536s]       wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
[12/06 00:29:57   1536s]       hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
[12/06 00:29:57   1536s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/06 00:29:57   1536s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/06 00:29:57   1536s]       Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:57   1536s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:57   1536s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/06 00:29:57   1536s]        Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
[12/06 00:29:58   1536s]     Clock DAG hash after 'Removing unconstrained drivers': 12665536557647643643 9408392647480633877
[12/06 00:29:58   1536s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/06 00:29:58   1536s]       delay calculator: calls=15070, total_wall_time=0.820s, mean_wall_time=0.054ms
[12/06 00:29:58   1536s]       legalizer: calls=10306, total_wall_time=0.207s, mean_wall_time=0.020ms
[12/06 00:29:58   1536s]       steiner router: calls=12584, total_wall_time=3.832s, mean_wall_time=0.305ms
[12/06 00:29:58   1536s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/06 00:29:58   1536s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
[12/06 00:29:58   1536s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:29:58   1536s]           max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[6][35]/CP
[12/06 00:29:58   1536s]     Skew group summary after 'Removing unconstrained drivers':
[12/06 00:29:58   1536s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
[12/06 00:29:58   1536s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:29:58   1536s]   Removing unconstrained drivers done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 00:29:58   1536s]   Reducing insertion delay 1...
[12/06 00:29:58   1536s]     Clock DAG hash before 'Reducing insertion delay 1': 12665536557647643643 9408392647480633877
[12/06 00:29:58   1536s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/06 00:29:58   1536s]       delay calculator: calls=15070, total_wall_time=0.820s, mean_wall_time=0.054ms
[12/06 00:29:58   1536s]       legalizer: calls=10306, total_wall_time=0.207s, mean_wall_time=0.020ms
[12/06 00:29:58   1536s]       steiner router: calls=12584, total_wall_time=3.832s, mean_wall_time=0.305ms
[12/06 00:29:58   1537s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/06 00:29:58   1537s]       cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
[12/06 00:29:58   1537s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:29:58   1537s]       misc counts      : r=1, pp=0
[12/06 00:29:58   1537s]       cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
[12/06 00:29:58   1537s]       cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
[12/06 00:29:58   1537s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:29:58   1537s]       wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
[12/06 00:29:58   1537s]       wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
[12/06 00:29:58   1537s]       hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
[12/06 00:29:58   1537s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/06 00:29:58   1537s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/06 00:29:58   1537s]       Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:58   1537s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:29:58   1537s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/06 00:29:58   1537s]        Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
[12/06 00:29:58   1537s]     Clock DAG hash after 'Reducing insertion delay 1': 12665536557647643643 9408392647480633877
[12/06 00:29:58   1537s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/06 00:29:58   1537s]       delay calculator: calls=15123, total_wall_time=0.822s, mean_wall_time=0.054ms
[12/06 00:29:58   1537s]       legalizer: calls=10315, total_wall_time=0.207s, mean_wall_time=0.020ms
[12/06 00:29:58   1537s]       steiner router: calls=12603, total_wall_time=3.839s, mean_wall_time=0.305ms
[12/06 00:29:58   1537s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/06 00:29:58   1537s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
[12/06 00:29:58   1537s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:29:58   1537s]           max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[6][35]/CP
[12/06 00:29:58   1537s]     Skew group summary after 'Reducing insertion delay 1':
[12/06 00:29:58   1537s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
[12/06 00:29:58   1537s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:29:58   1537s]   Reducing insertion delay 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 00:29:58   1537s]   Removing longest path buffering...
[12/06 00:29:58   1537s]     Clock DAG hash before 'Removing longest path buffering': 12665536557647643643 9408392647480633877
[12/06 00:29:58   1537s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/06 00:29:58   1537s]       delay calculator: calls=15123, total_wall_time=0.822s, mean_wall_time=0.054ms
[12/06 00:29:58   1537s]       legalizer: calls=10315, total_wall_time=0.207s, mean_wall_time=0.020ms
[12/06 00:29:58   1537s]       steiner router: calls=12603, total_wall_time=3.839s, mean_wall_time=0.305ms
[12/06 00:30:00   1538s]     Clock DAG stats after 'Removing longest path buffering':
[12/06 00:30:00   1538s]       cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:00   1538s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:00   1538s]       misc counts      : r=1, pp=0
[12/06 00:30:00   1538s]       cell areas       : b=7061.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7061.760um^2
[12/06 00:30:00   1538s]       cell capacitance : b=3.320pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.320pF
[12/06 00:30:00   1538s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:00   1538s]       wire capacitance : top=0.000pF, trunk=2.723pF, leaf=27.828pF, total=30.551pF
[12/06 00:30:00   1538s]       wire lengths     : top=0.000um, trunk=21725.970um, leaf=192960.059um, total=214686.028um
[12/06 00:30:00   1538s]       hp wire lengths  : top=0.000um, trunk=15607.400um, leaf=50594.100um, total=66201.500um
[12/06 00:30:00   1538s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/06 00:30:00   1538s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/06 00:30:00   1538s]       Trunk : target=0.089ns count=62 avg=0.066ns sd=0.014ns min=0.004ns max=0.089ns {4 <= 0.054ns, 46 <= 0.072ns, 4 <= 0.081ns, 1 <= 0.085ns, 7 <= 0.089ns}
[12/06 00:30:00   1538s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:30:00   1538s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/06 00:30:00   1538s]        Bufs: CKBD16: 634 CKBD12: 84 CKBD8: 1 
[12/06 00:30:00   1538s]     Clock DAG hash after 'Removing longest path buffering': 6219608992843179447 12524683378610924969
[12/06 00:30:00   1538s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/06 00:30:00   1538s]       delay calculator: calls=16754, total_wall_time=0.950s, mean_wall_time=0.057ms
[12/06 00:30:00   1538s]       legalizer: calls=10463, total_wall_time=0.213s, mean_wall_time=0.020ms
[12/06 00:30:00   1538s]       steiner router: calls=12928, total_wall_time=4.009s, mean_wall_time=0.310ms
[12/06 00:30:00   1538s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/06 00:30:00   1538s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.443], skew [0.087 vs 0.052*]
[12/06 00:30:00   1538s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:30:00   1538s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][3]/CP
[12/06 00:30:00   1538s]     Skew group summary after 'Removing longest path buffering':
[12/06 00:30:00   1538s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.443], skew [0.087 vs 0.052*]
[12/06 00:30:00   1538s]     Legalizer API calls during this step: 143 succeeded with high effort: 138 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 5
[12/06 00:30:00   1538s]   Removing longest path buffering done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 00:30:00   1538s]   Reducing insertion delay 2...
[12/06 00:30:00   1538s]     Clock DAG hash before 'Reducing insertion delay 2': 6219608992843179447 12524683378610924969
[12/06 00:30:00   1538s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/06 00:30:00   1538s]       delay calculator: calls=16754, total_wall_time=0.950s, mean_wall_time=0.057ms
[12/06 00:30:00   1538s]       legalizer: calls=10463, total_wall_time=0.213s, mean_wall_time=0.020ms
[12/06 00:30:00   1538s]       steiner router: calls=12928, total_wall_time=4.009s, mean_wall_time=0.310ms
[12/06 00:30:01   1540s]     Path optimization required 495 stage delay updates 
[12/06 00:30:02   1540s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/06 00:30:02   1540s]       cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:02   1540s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:02   1540s]       misc counts      : r=1, pp=0
[12/06 00:30:02   1540s]       cell areas       : b=7068.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7068.240um^2
[12/06 00:30:02   1540s]       cell capacitance : b=3.323pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.323pF
[12/06 00:30:02   1540s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:02   1540s]       wire capacitance : top=0.000pF, trunk=2.720pF, leaf=27.832pF, total=30.552pF
[12/06 00:30:02   1540s]       wire lengths     : top=0.000um, trunk=21707.570um, leaf=192991.758um, total=214699.329um
[12/06 00:30:02   1540s]       hp wire lengths  : top=0.000um, trunk=15611.000um, leaf=50623.100um, total=66234.100um
[12/06 00:30:02   1540s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/06 00:30:02   1540s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/06 00:30:02   1540s]       Trunk : target=0.089ns count=62 avg=0.066ns sd=0.014ns min=0.004ns max=0.089ns {4 <= 0.054ns, 46 <= 0.072ns, 4 <= 0.081ns, 1 <= 0.085ns, 7 <= 0.089ns}
[12/06 00:30:02   1540s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 439 <= 0.072ns, 218 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:30:02   1540s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/06 00:30:02   1540s]        Bufs: CKBD16: 637 CKBD12: 81 CKBD8: 1 
[12/06 00:30:02   1540s]     Clock DAG hash after 'Reducing insertion delay 2': 13728432070152222624 5445254533811296694
[12/06 00:30:02   1540s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/06 00:30:02   1540s]       delay calculator: calls=18367, total_wall_time=1.091s, mean_wall_time=0.059ms
[12/06 00:30:02   1540s]       legalizer: calls=10747, total_wall_time=0.223s, mean_wall_time=0.021ms
[12/06 00:30:02   1540s]       steiner router: calls=13428, total_wall_time=4.187s, mean_wall_time=0.312ms
[12/06 00:30:02   1540s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/06 00:30:02   1540s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.434, avg=0.390, sd=0.023], skew [0.078 vs 0.052*], 71.6% {0.360, 0.412} (wid=0.078 ws=0.061) (gid=0.406 gs=0.100)
[12/06 00:30:02   1540s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:30:02   1540s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][15]/CP
[12/06 00:30:02   1541s]     Skew group summary after 'Reducing insertion delay 2':
[12/06 00:30:02   1541s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.434, avg=0.390, sd=0.023], skew [0.078 vs 0.052*], 71.6% {0.360, 0.412} (wid=0.078 ws=0.061) (gid=0.406 gs=0.100)
[12/06 00:30:02   1541s]     Legalizer API calls during this step: 281 succeeded with high effort: 278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[12/06 00:30:02   1541s]   Reducing insertion delay 2 done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/06 00:30:02   1541s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:05.9 real=0:00:05.9)
[12/06 00:30:02   1541s]   CCOpt::Phase::Construction done. (took cpu=0:01:15 real=0:01:15)
[12/06 00:30:02   1541s]   CCOpt::Phase::Implementation...
[12/06 00:30:02   1541s]   Stage::Reducing Power...
[12/06 00:30:02   1541s]   Improving clock tree routing...
[12/06 00:30:02   1541s]     Clock DAG hash before 'Improving clock tree routing': 13728432070152222624 5445254533811296694
[12/06 00:30:02   1541s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/06 00:30:02   1541s]       delay calculator: calls=18367, total_wall_time=1.091s, mean_wall_time=0.059ms
[12/06 00:30:02   1541s]       legalizer: calls=10747, total_wall_time=0.223s, mean_wall_time=0.021ms
[12/06 00:30:02   1541s]       steiner router: calls=13428, total_wall_time=4.187s, mean_wall_time=0.312ms
[12/06 00:30:02   1541s]     Iteration 1...
[12/06 00:30:03   1541s]     Iteration 1 done.
[12/06 00:30:03   1542s]     Clock DAG stats after 'Improving clock tree routing':
[12/06 00:30:03   1542s]       cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:03   1542s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:03   1542s]       misc counts      : r=1, pp=0
[12/06 00:30:03   1542s]       cell areas       : b=7068.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7068.240um^2
[12/06 00:30:03   1542s]       cell capacitance : b=3.323pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.323pF
[12/06 00:30:03   1542s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:03   1542s]       wire capacitance : top=0.000pF, trunk=2.716pF, leaf=27.832pF, total=30.547pF
[12/06 00:30:03   1542s]       wire lengths     : top=0.000um, trunk=21669.370um, leaf=192991.758um, total=214661.128um
[12/06 00:30:03   1542s]       hp wire lengths  : top=0.000um, trunk=15613.000um, leaf=50623.100um, total=66236.100um
[12/06 00:30:03   1542s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/06 00:30:03   1542s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/06 00:30:03   1542s]       Trunk : target=0.089ns count=62 avg=0.065ns sd=0.014ns min=0.004ns max=0.089ns {4 <= 0.054ns, 46 <= 0.072ns, 4 <= 0.081ns, 1 <= 0.085ns, 7 <= 0.089ns}
[12/06 00:30:03   1542s]       Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 439 <= 0.072ns, 218 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 00:30:03   1542s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/06 00:30:03   1542s]        Bufs: CKBD16: 637 CKBD12: 81 CKBD8: 1 
[12/06 00:30:03   1542s]     Clock DAG hash after 'Improving clock tree routing': 15956918129561775122 4129884516449428324
[12/06 00:30:03   1542s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/06 00:30:03   1542s]       delay calculator: calls=18713, total_wall_time=1.122s, mean_wall_time=0.060ms
[12/06 00:30:03   1542s]       legalizer: calls=10971, total_wall_time=0.232s, mean_wall_time=0.021ms
[12/06 00:30:03   1542s]       steiner router: calls=13698, total_wall_time=4.285s, mean_wall_time=0.313ms
[12/06 00:30:03   1542s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/06 00:30:03   1542s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.434], skew [0.078 vs 0.052*]
[12/06 00:30:03   1542s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[22][9]/CP
[12/06 00:30:03   1542s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][15]/CP
[12/06 00:30:03   1542s]     Skew group summary after 'Improving clock tree routing':
[12/06 00:30:03   1542s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.434], skew [0.078 vs 0.052*]
[12/06 00:30:03   1542s]     Legalizer API calls during this step: 216 succeeded with high effort: 208 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 8
[12/06 00:30:03   1542s]   Improving clock tree routing done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/06 00:30:03   1542s]   Reducing clock tree power 1...
[12/06 00:30:03   1542s]     Clock DAG hash before 'Reducing clock tree power 1': 15956918129561775122 4129884516449428324
[12/06 00:30:03   1542s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/06 00:30:03   1542s]       delay calculator: calls=18713, total_wall_time=1.122s, mean_wall_time=0.060ms
[12/06 00:30:03   1542s]       legalizer: calls=10971, total_wall_time=0.232s, mean_wall_time=0.021ms
[12/06 00:30:03   1542s]       steiner router: calls=13698, total_wall_time=4.285s, mean_wall_time=0.313ms
[12/06 00:30:03   1542s]     Resizing gates: 
[12/06 00:30:03   1542s]     Legalizer releasing space for clock trees
[12/06 00:30:04   1543s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 00:30:13   1551s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 00:30:13   1551s]     100% 
[12/06 00:30:13   1552s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/06 00:30:13   1552s]       cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:13   1552s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:13   1552s]       misc counts      : r=1, pp=0
[12/06 00:30:13   1552s]       cell areas       : b=6336.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6336.360um^2
[12/06 00:30:13   1552s]       cell capacitance : b=2.989pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.989pF
[12/06 00:30:13   1552s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:13   1552s]       wire capacitance : top=0.000pF, trunk=2.716pF, leaf=27.829pF, total=30.545pF
[12/06 00:30:13   1552s]       wire lengths     : top=0.000um, trunk=21670.909um, leaf=192977.457um, total=214648.367um
[12/06 00:30:13   1552s]       hp wire lengths  : top=0.000um, trunk=15613.000um, leaf=50623.100um, total=66236.100um
[12/06 00:30:13   1552s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/06 00:30:13   1552s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/06 00:30:13   1552s]       Trunk : target=0.089ns count=62 avg=0.069ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 32 <= 0.072ns, 17 <= 0.081ns, 4 <= 0.085ns, 6 <= 0.089ns}
[12/06 00:30:13   1552s]       Leaf  : target=0.089ns count=658 avg=0.076ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 131 <= 0.072ns, 349 <= 0.081ns, 103 <= 0.085ns, 75 <= 0.089ns}
[12/06 00:30:13   1552s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/06 00:30:13   1552s]        Bufs: CKBD16: 306 CKBD12: 406 CKBD8: 5 CKBD6: 1 CKBD4: 1 
[12/06 00:30:14   1552s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 1638943713524002362 4996197760205307556
[12/06 00:30:14   1552s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[12/06 00:30:14   1552s]       delay calculator: calls=26890, total_wall_time=2.003s, mean_wall_time=0.074ms
[12/06 00:30:14   1552s]       legalizer: calls=12837, total_wall_time=0.273s, mean_wall_time=0.021ms
[12/06 00:30:14   1552s]       steiner router: calls=14733, total_wall_time=4.791s, mean_wall_time=0.325ms
[12/06 00:30:14   1552s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/06 00:30:14   1552s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.372, max=0.450], skew [0.078 vs 0.052*]
[12/06 00:30:14   1552s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[26][31]/CP
[12/06 00:30:14   1552s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:14   1552s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/06 00:30:14   1552s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.372, max=0.450], skew [0.078 vs 0.052*]
[12/06 00:30:14   1552s]     Resizing gates: 
[12/06 00:30:14   1552s]     Legalizer releasing space for clock trees
[12/06 00:30:14   1553s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 00:30:20   1558s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 00:30:20   1558s]     100% 
[12/06 00:30:20   1558s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/06 00:30:20   1558s]       cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:20   1558s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:20   1558s]       misc counts      : r=1, pp=0
[12/06 00:30:20   1558s]       cell areas       : b=6291.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6291.000um^2
[12/06 00:30:20   1558s]       cell capacitance : b=2.968pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.968pF
[12/06 00:30:20   1558s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:20   1558s]       wire capacitance : top=0.000pF, trunk=2.715pF, leaf=27.826pF, total=30.541pF
[12/06 00:30:20   1558s]       wire lengths     : top=0.000um, trunk=21665.209um, leaf=192953.158um, total=214618.367um
[12/06 00:30:20   1558s]       hp wire lengths  : top=0.000um, trunk=15613.000um, leaf=50623.100um, total=66236.100um
[12/06 00:30:20   1558s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/06 00:30:20   1558s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/06 00:30:20   1558s]       Trunk : target=0.089ns count=62 avg=0.071ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 8 <= 0.085ns, 6 <= 0.089ns}
[12/06 00:30:20   1558s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 117 <= 0.072ns, 357 <= 0.081ns, 108 <= 0.085ns, 76 <= 0.089ns}
[12/06 00:30:20   1558s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/06 00:30:20   1558s]        Bufs: CKBD16: 285 CKBD12: 427 CKBD8: 5 CKBD6: 1 CKBD4: 1 
[12/06 00:30:20   1559s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 2324649820815341208 3580159659639505710
[12/06 00:30:20   1559s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[12/06 00:30:20   1559s]       delay calculator: calls=32726, total_wall_time=2.604s, mean_wall_time=0.080ms
[12/06 00:30:20   1559s]       legalizer: calls=14365, total_wall_time=0.302s, mean_wall_time=0.021ms
[12/06 00:30:20   1559s]       steiner router: calls=15050, total_wall_time=4.942s, mean_wall_time=0.328ms
[12/06 00:30:20   1559s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/06 00:30:20   1559s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.377, max=0.450], skew [0.073 vs 0.052*]
[12/06 00:30:20   1559s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[27][9]/CP
[12/06 00:30:20   1559s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:20   1559s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/06 00:30:20   1559s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.377, max=0.450], skew [0.073 vs 0.052*]
[12/06 00:30:20   1559s]     Resizing gates: 
[12/06 00:30:20   1559s]     Legalizer releasing space for clock trees
[12/06 00:30:20   1559s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 00:30:26   1564s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 00:30:26   1564s]     100% 
[12/06 00:30:26   1564s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/06 00:30:26   1564s]       cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:26   1564s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:26   1564s]       misc counts      : r=1, pp=0
[12/06 00:30:26   1564s]       cell areas       : b=6284.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6284.520um^2
[12/06 00:30:26   1564s]       cell capacitance : b=2.965pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.965pF
[12/06 00:30:26   1564s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:26   1564s]       wire capacitance : top=0.000pF, trunk=2.715pF, leaf=27.826pF, total=30.541pF
[12/06 00:30:26   1564s]       wire lengths     : top=0.000um, trunk=21665.209um, leaf=192949.358um, total=214614.567um
[12/06 00:30:26   1564s]       hp wire lengths  : top=0.000um, trunk=15613.000um, leaf=50623.100um, total=66236.100um
[12/06 00:30:26   1564s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/06 00:30:26   1564s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/06 00:30:26   1564s]       Trunk : target=0.089ns count=62 avg=0.071ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 24 <= 0.072ns, 21 <= 0.081ns, 8 <= 0.085ns, 6 <= 0.089ns}
[12/06 00:30:26   1564s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:26   1564s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/06 00:30:26   1564s]        Bufs: CKBD16: 282 CKBD12: 430 CKBD8: 5 CKBD6: 1 CKBD4: 1 
[12/06 00:30:26   1565s]     Clock DAG hash after 'Reducing clock tree power 1': 17869101837636402219 14251952813107337957
[12/06 00:30:26   1565s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/06 00:30:26   1565s]       delay calculator: calls=38298, total_wall_time=3.176s, mean_wall_time=0.083ms
[12/06 00:30:26   1565s]       legalizer: calls=15872, total_wall_time=0.334s, mean_wall_time=0.021ms
[12/06 00:30:26   1565s]       steiner router: calls=15319, total_wall_time=5.072s, mean_wall_time=0.331ms
[12/06 00:30:26   1565s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/06 00:30:26   1565s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.379, max=0.450], skew [0.071 vs 0.052*]
[12/06 00:30:26   1565s]           min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[7][29]/CP
[12/06 00:30:26   1565s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:26   1565s]     Skew group summary after 'Reducing clock tree power 1':
[12/06 00:30:26   1565s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.379, max=0.450], skew [0.071 vs 0.052*]
[12/06 00:30:26   1565s]     Legalizer API calls during this step: 4901 succeeded with high effort: 4901 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:26   1565s]   Reducing clock tree power 1 done. (took cpu=0:00:22.8 real=0:00:22.9)
[12/06 00:30:26   1565s]   Reducing clock tree power 2...
[12/06 00:30:26   1565s]     Clock DAG hash before 'Reducing clock tree power 2': 17869101837636402219 14251952813107337957
[12/06 00:30:26   1565s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/06 00:30:26   1565s]       delay calculator: calls=38298, total_wall_time=3.176s, mean_wall_time=0.083ms
[12/06 00:30:26   1565s]       legalizer: calls=15872, total_wall_time=0.334s, mean_wall_time=0.021ms
[12/06 00:30:26   1565s]       steiner router: calls=15319, total_wall_time=5.072s, mean_wall_time=0.331ms
[12/06 00:30:28   1566s]     Path optimization required 764 stage delay updates 
[12/06 00:30:28   1567s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/06 00:30:28   1567s]       cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:28   1567s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:28   1567s]       misc counts      : r=1, pp=0
[12/06 00:30:28   1567s]       cell areas       : b=6284.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6284.520um^2
[12/06 00:30:28   1567s]       cell capacitance : b=2.965pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.965pF
[12/06 00:30:28   1567s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:28   1567s]       wire capacitance : top=0.000pF, trunk=2.726pF, leaf=27.826pF, total=30.552pF
[12/06 00:30:28   1567s]       wire lengths     : top=0.000um, trunk=21789.209um, leaf=192949.358um, total=214738.567um
[12/06 00:30:28   1567s]       hp wire lengths  : top=0.000um, trunk=15829.800um, leaf=50623.100um, total=66452.900um
[12/06 00:30:28   1567s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/06 00:30:28   1567s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/06 00:30:28   1567s]       Trunk : target=0.089ns count=62 avg=0.072ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:28   1567s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:28   1567s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/06 00:30:28   1567s]        Bufs: CKBD16: 282 CKBD12: 430 CKBD8: 5 CKBD6: 1 CKBD4: 1 
[12/06 00:30:28   1567s]     Clock DAG hash after 'Reducing clock tree power 2': 14891314135928669178 16604012120810212988
[12/06 00:30:28   1567s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/06 00:30:28   1567s]       delay calculator: calls=40620, total_wall_time=3.352s, mean_wall_time=0.083ms
[12/06 00:30:28   1567s]       legalizer: calls=16255, total_wall_time=0.348s, mean_wall_time=0.021ms
[12/06 00:30:28   1567s]       steiner router: calls=16085, total_wall_time=5.345s, mean_wall_time=0.332ms
[12/06 00:30:29   1567s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/06 00:30:29   1567s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.392, max=0.448, avg=0.419, sd=0.016], skew [0.056 vs 0.052*], 98.6% {0.394, 0.446} (wid=0.076 ws=0.059) (gid=0.427 gs=0.094)
[12/06 00:30:29   1567s]           min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[25][35]/CP
[12/06 00:30:29   1567s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:29   1567s]     Skew group summary after 'Reducing clock tree power 2':
[12/06 00:30:29   1567s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.392, max=0.448, avg=0.419, sd=0.016], skew [0.056 vs 0.052*], 98.6% {0.394, 0.446} (wid=0.076 ws=0.059) (gid=0.427 gs=0.094)
[12/06 00:30:29   1567s]     Legalizer API calls during this step: 383 succeeded with high effort: 383 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:29   1567s]   Reducing clock tree power 2 done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/06 00:30:29   1567s]   Stage::Reducing Power done. (took cpu=0:00:26.6 real=0:00:26.6)
[12/06 00:30:29   1567s]   Stage::Balancing...
[12/06 00:30:29   1567s]   Approximately balancing fragments step...
[12/06 00:30:29   1567s]     Clock DAG hash before 'Approximately balancing fragments step': 14891314135928669178 16604012120810212988
[12/06 00:30:29   1567s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/06 00:30:29   1567s]       delay calculator: calls=40620, total_wall_time=3.352s, mean_wall_time=0.083ms
[12/06 00:30:29   1567s]       legalizer: calls=16255, total_wall_time=0.348s, mean_wall_time=0.021ms
[12/06 00:30:29   1567s]       steiner router: calls=16085, total_wall_time=5.345s, mean_wall_time=0.332ms
[12/06 00:30:29   1567s]     Resolve constraints - Approximately balancing fragments...
[12/06 00:30:29   1567s]     Resolving skew group constraints...
[12/06 00:30:31   1570s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 00:30:32   1571s]     Resolving skew group constraints done.
[12/06 00:30:32   1571s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:03.5 real=0:00:03.5)
[12/06 00:30:32   1571s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/06 00:30:34   1572s]     Trial balancer estimated the amount of delay to be added in balancing: 0.009ns
[12/06 00:30:34   1572s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/06 00:30:34   1572s]     Approximately balancing fragments...
[12/06 00:30:34   1572s]       Moving gates to improve sub-tree skew...
[12/06 00:30:34   1572s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 14891314135928669178 16604012120810212988
[12/06 00:30:34   1572s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/06 00:30:34   1572s]           delay calculator: calls=40668, total_wall_time=3.353s, mean_wall_time=0.082ms
[12/06 00:30:34   1572s]           legalizer: calls=16255, total_wall_time=0.348s, mean_wall_time=0.021ms
[12/06 00:30:34   1572s]           steiner router: calls=16133, total_wall_time=5.345s, mean_wall_time=0.331ms
[12/06 00:30:34   1572s]         Tried: 721 Succeeded: 0
[12/06 00:30:34   1572s]         Topology Tried: 0 Succeeded: 0
[12/06 00:30:34   1572s]         0 Succeeded with SS ratio
[12/06 00:30:34   1572s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/06 00:30:34   1572s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/06 00:30:34   1573s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/06 00:30:34   1573s]           cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:34   1573s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:34   1573s]           misc counts      : r=1, pp=0
[12/06 00:30:34   1573s]           cell areas       : b=6284.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6284.520um^2
[12/06 00:30:34   1573s]           cell capacitance : b=2.965pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.965pF
[12/06 00:30:34   1573s]           sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:34   1573s]           wire capacitance : top=0.000pF, trunk=2.726pF, leaf=27.826pF, total=30.552pF
[12/06 00:30:34   1573s]           wire lengths     : top=0.000um, trunk=21789.209um, leaf=192949.358um, total=214738.567um
[12/06 00:30:34   1573s]           hp wire lengths  : top=0.000um, trunk=15829.800um, leaf=50623.100um, total=66452.900um
[12/06 00:30:34   1573s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/06 00:30:34   1573s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/06 00:30:34   1573s]           Trunk : target=0.089ns count=62 avg=0.072ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:34   1573s]           Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:34   1573s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/06 00:30:34   1573s]            Bufs: CKBD16: 282 CKBD12: 430 CKBD8: 5 CKBD6: 1 CKBD4: 1 
[12/06 00:30:35   1573s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 14891314135928669178 16604012120810212988
[12/06 00:30:35   1573s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/06 00:30:35   1573s]           delay calculator: calls=40668, total_wall_time=3.353s, mean_wall_time=0.082ms
[12/06 00:30:35   1573s]           legalizer: calls=16255, total_wall_time=0.348s, mean_wall_time=0.021ms
[12/06 00:30:35   1573s]           steiner router: calls=16133, total_wall_time=5.345s, mean_wall_time=0.331ms
[12/06 00:30:35   1573s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:35   1573s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 00:30:35   1573s]       Approximately balancing fragments bottom up...
[12/06 00:30:35   1573s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 14891314135928669178 16604012120810212988
[12/06 00:30:35   1573s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/06 00:30:35   1573s]           delay calculator: calls=40668, total_wall_time=3.353s, mean_wall_time=0.082ms
[12/06 00:30:35   1573s]           legalizer: calls=16255, total_wall_time=0.348s, mean_wall_time=0.021ms
[12/06 00:30:35   1573s]           steiner router: calls=16133, total_wall_time=5.345s, mean_wall_time=0.331ms
[12/06 00:30:35   1573s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:30:40   1578s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/06 00:30:40   1578s]           cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
[12/06 00:30:40   1578s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:40   1578s]           misc counts      : r=1, pp=0
[12/06 00:30:40   1578s]           cell areas       : b=6284.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6284.520um^2
[12/06 00:30:40   1578s]           cell capacitance : b=2.965pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.965pF
[12/06 00:30:40   1578s]           sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:40   1578s]           wire capacitance : top=0.000pF, trunk=2.726pF, leaf=27.826pF, total=30.552pF
[12/06 00:30:40   1578s]           wire lengths     : top=0.000um, trunk=21789.209um, leaf=192949.358um, total=214738.567um
[12/06 00:30:40   1578s]           hp wire lengths  : top=0.000um, trunk=15829.800um, leaf=50623.100um, total=66452.900um
[12/06 00:30:40   1578s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/06 00:30:40   1578s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/06 00:30:40   1578s]           Trunk : target=0.089ns count=62 avg=0.072ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:40   1578s]           Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:40   1578s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/06 00:30:40   1578s]            Bufs: CKBD16: 282 CKBD12: 430 CKBD8: 5 CKBD6: 1 CKBD4: 1 
[12/06 00:30:40   1578s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 14891314135928669178 16604012120810212988
[12/06 00:30:40   1578s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/06 00:30:40   1578s]           delay calculator: calls=46139, total_wall_time=3.903s, mean_wall_time=0.085ms
[12/06 00:30:40   1578s]           legalizer: calls=16322, total_wall_time=0.352s, mean_wall_time=0.022ms
[12/06 00:30:40   1578s]           steiner router: calls=16404, total_wall_time=5.470s, mean_wall_time=0.333ms
[12/06 00:30:40   1578s]         Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:40   1578s]       Approximately balancing fragments bottom up done. (took cpu=0:00:05.1 real=0:00:05.1)
[12/06 00:30:40   1578s]       Approximately balancing fragments, wire and cell delays...
[12/06 00:30:40   1578s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/06 00:30:41   1580s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 00:30:41   1580s]           cell counts      : b=730, i=0, icg=0, dcg=0, l=0, total=730
[12/06 00:30:41   1580s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:41   1580s]           misc counts      : r=1, pp=0
[12/06 00:30:41   1580s]           cell areas       : b=6314.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6314.760um^2
[12/06 00:30:41   1580s]           cell capacitance : b=2.980pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.980pF
[12/06 00:30:41   1580s]           sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:41   1580s]           wire capacitance : top=0.000pF, trunk=2.762pF, leaf=27.826pF, total=30.587pF
[12/06 00:30:41   1580s]           wire lengths     : top=0.000um, trunk=22111.508um, leaf=192949.359um, total=215060.867um
[12/06 00:30:41   1580s]           hp wire lengths  : top=0.000um, trunk=16123.600um, leaf=50623.100um, total=66746.700um
[12/06 00:30:41   1580s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/06 00:30:41   1580s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 00:30:41   1580s]           Trunk : target=0.089ns count=73 avg=0.066ns sd=0.018ns min=0.004ns max=0.089ns {14 <= 0.054ns, 24 <= 0.072ns, 21 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:41   1580s]           Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:41   1580s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/06 00:30:41   1580s]            Bufs: CKBD16: 282 CKBD12: 431 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:41   1580s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 3518333350100198348 7311554088537911278
[12/06 00:30:41   1580s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 00:30:41   1580s]           delay calculator: calls=47397, total_wall_time=4.000s, mean_wall_time=0.084ms
[12/06 00:30:41   1580s]           legalizer: calls=16594, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:41   1580s]           steiner router: calls=16978, total_wall_time=5.586s, mean_wall_time=0.329ms
[12/06 00:30:41   1580s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/06 00:30:41   1580s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/06 00:30:42   1580s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 00:30:42   1580s]           cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:42   1580s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:42   1580s]           misc counts      : r=1, pp=0
[12/06 00:30:42   1580s]           cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:42   1580s]           cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:42   1580s]           sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:42   1580s]           wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:42   1580s]           wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:42   1580s]           hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:42   1580s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/06 00:30:42   1580s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 00:30:42   1580s]           Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:42   1580s]           Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:42   1580s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/06 00:30:42   1580s]            Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:42   1580s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 15964947698238832961 9871747857978152099
[12/06 00:30:42   1580s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 00:30:42   1580s]           delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:42   1580s]           legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:42   1580s]           steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:42   1580s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/06 00:30:42   1580s]       Approximately balancing fragments, wire and cell delays, iteration 3...
[12/06 00:30:43   1581s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 3:
[12/06 00:30:43   1581s]           cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:43   1581s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:43   1581s]           misc counts      : r=1, pp=0
[12/06 00:30:43   1581s]           cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:43   1581s]           cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:43   1581s]           sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:43   1581s]           wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:43   1581s]           wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:43   1581s]           hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:43   1581s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 3: none
[12/06 00:30:43   1581s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 3:
[12/06 00:30:43   1581s]           Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:43   1581s]           Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:43   1581s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 3 {count}:
[12/06 00:30:43   1581s]            Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:43   1581s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 3: 15964947698238832961 9871747857978152099
[12/06 00:30:43   1581s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 3:
[12/06 00:30:43   1581s]           delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:43   1581s]           legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:43   1581s]           steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:43   1581s]       Approximately balancing fragments, wire and cell delays, iteration 3 done.
[12/06 00:30:43   1581s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:03.2 real=0:00:03.2)
[12/06 00:30:43   1581s]     Approximately balancing fragments done.
[12/06 00:30:43   1582s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/06 00:30:43   1582s]       cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:43   1582s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:43   1582s]       misc counts      : r=1, pp=0
[12/06 00:30:43   1582s]       cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:43   1582s]       cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:43   1582s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:43   1582s]       wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:43   1582s]       wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:43   1582s]       hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:43   1582s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/06 00:30:43   1582s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/06 00:30:43   1582s]       Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:43   1582s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:43   1582s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/06 00:30:43   1582s]        Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:43   1582s]     Clock DAG hash after 'Approximately balancing fragments step': 15964947698238832961 9871747857978152099
[12/06 00:30:43   1582s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/06 00:30:43   1582s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:43   1582s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:43   1582s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:43   1582s]     Legalizer API calls during this step: 342 succeeded with high effort: 342 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:43   1582s]   Approximately balancing fragments step done. (took cpu=0:00:14.4 real=0:00:14.4)
[12/06 00:30:44   1582s]   Clock DAG stats after Approximately balancing fragments:
[12/06 00:30:44   1582s]     cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:44   1582s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:44   1582s]     misc counts      : r=1, pp=0
[12/06 00:30:44   1582s]     cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:44   1582s]     cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:44   1582s]     sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:44   1582s]     wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:44   1582s]     wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:44   1582s]     hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:44   1582s]   Clock DAG net violations after Approximately balancing fragments: none
[12/06 00:30:44   1582s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/06 00:30:44   1582s]     Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:44   1582s]     Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:44   1582s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/06 00:30:44   1582s]      Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:44   1582s]   Clock DAG hash after Approximately balancing fragments: 15964947698238832961 9871747857978152099
[12/06 00:30:44   1582s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/06 00:30:44   1582s]     delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:44   1582s]     legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:44   1582s]     steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:44   1583s]   Primary reporting skew groups after Approximately balancing fragments:
[12/06 00:30:44   1583s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
[12/06 00:30:44   1583s]         min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][33]/CP
[12/06 00:30:44   1583s]         max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:44   1583s]   Skew group summary after Approximately balancing fragments:
[12/06 00:30:44   1583s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
[12/06 00:30:44   1583s]   Improving fragments clock skew...
[12/06 00:30:45   1583s]     Clock DAG hash before 'Improving fragments clock skew': 15964947698238832961 9871747857978152099
[12/06 00:30:45   1583s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/06 00:30:45   1583s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:45   1583s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:45   1583s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:45   1584s]     Clock DAG stats after 'Improving fragments clock skew':
[12/06 00:30:45   1584s]       cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:45   1584s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:45   1584s]       misc counts      : r=1, pp=0
[12/06 00:30:45   1584s]       cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:45   1584s]       cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:45   1584s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:45   1584s]       wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:45   1584s]       wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:45   1584s]       hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:45   1584s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/06 00:30:45   1584s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/06 00:30:45   1584s]       Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:45   1584s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:45   1584s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/06 00:30:45   1584s]        Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:46   1584s]     Clock DAG hash after 'Improving fragments clock skew': 15964947698238832961 9871747857978152099
[12/06 00:30:46   1584s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/06 00:30:46   1584s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:46   1584s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:46   1584s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:46   1584s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/06 00:30:46   1584s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
[12/06 00:30:46   1584s]           min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][33]/CP
[12/06 00:30:46   1584s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:46   1584s]     Skew group summary after 'Improving fragments clock skew':
[12/06 00:30:46   1584s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
[12/06 00:30:46   1584s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:46   1584s]   Improving fragments clock skew done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 00:30:46   1584s]   Approximately balancing step...
[12/06 00:30:46   1584s]     Clock DAG hash before 'Approximately balancing step': 15964947698238832961 9871747857978152099
[12/06 00:30:46   1584s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/06 00:30:46   1584s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:46   1584s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:46   1584s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:46   1584s]     Resolve constraints - Approximately balancing...
[12/06 00:30:46   1584s]     Resolving skew group constraints...
[12/06 00:30:48   1586s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 00:30:48   1586s]     Resolving skew group constraints done.
[12/06 00:30:48   1586s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/06 00:30:48   1586s]     Approximately balancing...
[12/06 00:30:48   1586s]       Approximately balancing, wire and cell delays...
[12/06 00:30:48   1586s]       Approximately balancing, wire and cell delays, iteration 1...
[12/06 00:30:48   1587s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 00:30:48   1587s]           cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:48   1587s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:48   1587s]           misc counts      : r=1, pp=0
[12/06 00:30:48   1587s]           cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:48   1587s]           cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:48   1587s]           sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:48   1587s]           wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:48   1587s]           wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:48   1587s]           hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:48   1587s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/06 00:30:48   1587s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/06 00:30:48   1587s]           Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:48   1587s]           Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:48   1587s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/06 00:30:48   1587s]            Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:49   1587s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 15964947698238832961 9871747857978152099
[12/06 00:30:49   1587s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 00:30:49   1587s]           delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:49   1587s]           legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:49   1587s]           steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:49   1587s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/06 00:30:49   1587s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/06 00:30:49   1587s]     Approximately balancing done.
[12/06 00:30:49   1587s]     Clock DAG stats after 'Approximately balancing step':
[12/06 00:30:49   1587s]       cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:49   1587s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:49   1587s]       misc counts      : r=1, pp=0
[12/06 00:30:49   1587s]       cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:49   1587s]       cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:49   1587s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:49   1587s]       wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:49   1587s]       wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:49   1587s]       hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:49   1587s]     Clock DAG net violations after 'Approximately balancing step': none
[12/06 00:30:49   1587s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/06 00:30:49   1587s]       Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:49   1587s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:49   1587s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/06 00:30:49   1587s]        Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:49   1587s]     Clock DAG hash after 'Approximately balancing step': 15964947698238832961 9871747857978152099
[12/06 00:30:49   1587s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/06 00:30:49   1587s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:49   1587s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:49   1587s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:49   1587s]     Primary reporting skew groups after 'Approximately balancing step':
[12/06 00:30:49   1587s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
[12/06 00:30:49   1587s]           min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][33]/CP
[12/06 00:30:49   1587s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:49   1587s]     Skew group summary after 'Approximately balancing step':
[12/06 00:30:49   1587s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
[12/06 00:30:49   1587s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:49   1587s]   Approximately balancing step done. (took cpu=0:00:03.2 real=0:00:03.2)
[12/06 00:30:49   1587s]   Fixing clock tree overload...
[12/06 00:30:49   1588s]     Clock DAG hash before 'Fixing clock tree overload': 15964947698238832961 9871747857978152099
[12/06 00:30:49   1588s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/06 00:30:49   1588s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:49   1588s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:49   1588s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:49   1588s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:30:50   1588s]     Clock DAG stats after 'Fixing clock tree overload':
[12/06 00:30:50   1588s]       cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:50   1588s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:50   1588s]       misc counts      : r=1, pp=0
[12/06 00:30:50   1588s]       cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:50   1588s]       cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:50   1588s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:50   1588s]       wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:50   1588s]       wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:50   1588s]       hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:50   1588s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/06 00:30:50   1588s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/06 00:30:50   1588s]       Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:50   1588s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:50   1588s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/06 00:30:50   1588s]        Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:50   1588s]     Clock DAG hash after 'Fixing clock tree overload': 15964947698238832961 9871747857978152099
[12/06 00:30:50   1588s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/06 00:30:50   1588s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:50   1588s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:50   1588s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:50   1588s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/06 00:30:50   1588s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
[12/06 00:30:50   1588s]           min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][33]/CP
[12/06 00:30:50   1588s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:50   1588s]     Skew group summary after 'Fixing clock tree overload':
[12/06 00:30:50   1588s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
[12/06 00:30:50   1588s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:50   1588s]   Fixing clock tree overload done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 00:30:50   1588s]   Approximately balancing paths...
[12/06 00:30:50   1588s]     Clock DAG hash before 'Approximately balancing paths': 15964947698238832961 9871747857978152099
[12/06 00:30:50   1588s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/06 00:30:50   1588s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:50   1588s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:50   1588s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:50   1588s]     Added 0 buffers.
[12/06 00:30:50   1589s]     Clock DAG stats after 'Approximately balancing paths':
[12/06 00:30:50   1589s]       cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:50   1589s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:50   1589s]       misc counts      : r=1, pp=0
[12/06 00:30:50   1589s]       cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:50   1589s]       cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:50   1589s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:50   1589s]       wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:50   1589s]       wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:50   1589s]       hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:50   1589s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/06 00:30:50   1589s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/06 00:30:50   1589s]       Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:50   1589s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
[12/06 00:30:50   1589s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/06 00:30:50   1589s]        Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:50   1589s]     Clock DAG hash after 'Approximately balancing paths': 15964947698238832961 9871747857978152099
[12/06 00:30:50   1589s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/06 00:30:50   1589s]       delay calculator: calls=47452, total_wall_time=4.003s, mean_wall_time=0.084ms
[12/06 00:30:50   1589s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:50   1589s]       steiner router: calls=16987, total_wall_time=5.588s, mean_wall_time=0.329ms
[12/06 00:30:51   1589s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/06 00:30:51   1589s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448, avg=0.428, sd=0.013], skew [0.052 vs 0.052], 100% {0.396, 0.448} (wid=0.075 ws=0.058) (gid=0.427 gs=0.088)
[12/06 00:30:51   1589s]           min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][33]/CP
[12/06 00:30:51   1589s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[10][19]/CP
[12/06 00:30:51   1589s]     Skew group summary after 'Approximately balancing paths':
[12/06 00:30:51   1589s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448, avg=0.428, sd=0.013], skew [0.052 vs 0.052], 100% {0.396, 0.448} (wid=0.075 ws=0.058) (gid=0.427 gs=0.088)
[12/06 00:30:51   1589s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:51   1589s]   Approximately balancing paths done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/06 00:30:51   1589s]   Stage::Balancing done. (took cpu=0:00:21.9 real=0:00:21.9)
[12/06 00:30:51   1589s]   Stage::Polishing...
[12/06 00:30:51   1589s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 00:30:52   1591s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 00:30:53   1591s]   Clock DAG stats before polishing:
[12/06 00:30:53   1591s]     cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
[12/06 00:30:53   1591s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:53   1591s]     misc counts      : r=1, pp=0
[12/06 00:30:53   1591s]     cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
[12/06 00:30:53   1591s]     cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
[12/06 00:30:53   1591s]     sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:53   1591s]     wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
[12/06 00:30:53   1591s]     wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
[12/06 00:30:53   1591s]     hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
[12/06 00:30:53   1591s]   Clock DAG net violations before polishing: none
[12/06 00:30:53   1591s]   Clock DAG primary half-corner transition distribution before polishing:
[12/06 00:30:53   1591s]     Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:53   1591s]     Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 114 <= 0.072ns, 358 <= 0.081ns, 108 <= 0.085ns, 78 <= 0.089ns}
[12/06 00:30:53   1591s]   Clock DAG library cell distribution before polishing {count}:
[12/06 00:30:53   1591s]      Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
[12/06 00:30:53   1591s]   Clock DAG hash before polishing: 15964947698238832961 9871747857978152099
[12/06 00:30:53   1591s]   CTS services accumulated run-time stats before polishing:
[12/06 00:30:53   1591s]     delay calculator: calls=48184, total_wall_time=4.090s, mean_wall_time=0.085ms
[12/06 00:30:53   1591s]     legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:53   1591s]     steiner router: calls=17719, total_wall_time=6.098s, mean_wall_time=0.344ms
[12/06 00:30:53   1592s]   Primary reporting skew groups before polishing:
[12/06 00:30:53   1592s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
[12/06 00:30:53   1592s]         min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][33]/CP
[12/06 00:30:53   1592s]         max path sink: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][30]/CP
[12/06 00:30:53   1592s]   Skew group summary before polishing:
[12/06 00:30:53   1592s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
[12/06 00:30:53   1592s]   Merging balancing drivers for power...
[12/06 00:30:53   1592s]     Clock DAG hash before 'Merging balancing drivers for power': 15964947698238832961 9871747857978152099
[12/06 00:30:53   1592s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/06 00:30:53   1592s]       delay calculator: calls=48184, total_wall_time=4.090s, mean_wall_time=0.085ms
[12/06 00:30:53   1592s]       legalizer: calls=16597, total_wall_time=0.361s, mean_wall_time=0.022ms
[12/06 00:30:53   1592s]       steiner router: calls=17719, total_wall_time=6.098s, mean_wall_time=0.344ms
[12/06 00:30:55   1593s]     Tried: 727 Succeeded: 2
[12/06 00:30:55   1594s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/06 00:30:55   1594s]       cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:30:55   1594s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:55   1594s]       misc counts      : r=1, pp=0
[12/06 00:30:55   1594s]       cell areas       : b=6314.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6314.400um^2
[12/06 00:30:55   1594s]       cell capacitance : b=2.980pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.980pF
[12/06 00:30:55   1594s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:55   1594s]       wire capacitance : top=0.000pF, trunk=2.757pF, leaf=27.826pF, total=30.582pF
[12/06 00:30:55   1594s]       wire lengths     : top=0.000um, trunk=22057.209um, leaf=192949.359um, total=215006.567um
[12/06 00:30:55   1594s]       hp wire lengths  : top=0.000um, trunk=16055.200um, leaf=50623.100um, total=66678.300um
[12/06 00:30:55   1594s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/06 00:30:55   1594s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/06 00:30:55   1594s]       Trunk : target=0.089ns count=68 avg=0.067ns sd=0.018ns min=0.004ns max=0.089ns {9 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:55   1594s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 114 <= 0.072ns, 358 <= 0.081ns, 108 <= 0.085ns, 78 <= 0.089ns}
[12/06 00:30:55   1594s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/06 00:30:55   1594s]        Bufs: CKBD16: 284 CKBD12: 429 CKBD8: 6 CKBD6: 1 CKBD4: 4 CKBD2: 1 
[12/06 00:30:55   1594s]     Clock DAG hash after 'Merging balancing drivers for power': 9668077429788561132 14892608311130672450
[12/06 00:30:55   1594s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/06 00:30:55   1594s]       delay calculator: calls=49463, total_wall_time=4.223s, mean_wall_time=0.085ms
[12/06 00:30:55   1594s]       legalizer: calls=16655, total_wall_time=0.364s, mean_wall_time=0.022ms
[12/06 00:30:55   1594s]       steiner router: calls=17870, total_wall_time=6.132s, mean_wall_time=0.343ms
[12/06 00:30:55   1594s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/06 00:30:55   1594s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
[12/06 00:30:55   1594s]           min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][33]/CP
[12/06 00:30:55   1594s]           max path sink: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][30]/CP
[12/06 00:30:55   1594s]     Skew group summary after 'Merging balancing drivers for power':
[12/06 00:30:55   1594s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
[12/06 00:30:55   1594s]     Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:55   1594s]   Merging balancing drivers for power done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/06 00:30:55   1594s]   Improving clock skew...
[12/06 00:30:56   1594s]     Clock DAG hash before 'Improving clock skew': 9668077429788561132 14892608311130672450
[12/06 00:30:56   1594s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/06 00:30:56   1594s]       delay calculator: calls=49463, total_wall_time=4.223s, mean_wall_time=0.085ms
[12/06 00:30:56   1594s]       legalizer: calls=16655, total_wall_time=0.364s, mean_wall_time=0.022ms
[12/06 00:30:56   1594s]       steiner router: calls=17870, total_wall_time=6.132s, mean_wall_time=0.343ms
[12/06 00:30:56   1594s]     Iteration 1...
[12/06 00:30:56   1594s]       Path optimization required 18 stage delay updates 
[12/06 00:30:56   1594s]       Path optimization required 0 stage delay updates 
[12/06 00:30:56   1594s]     Iteration 1 done.
[12/06 00:30:56   1595s]     Clock DAG stats after 'Improving clock skew':
[12/06 00:30:56   1595s]       cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:30:56   1595s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:30:56   1595s]       misc counts      : r=1, pp=0
[12/06 00:30:56   1595s]       cell areas       : b=6314.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6314.400um^2
[12/06 00:30:56   1595s]       cell capacitance : b=2.980pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.980pF
[12/06 00:30:56   1595s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:30:56   1595s]       wire capacitance : top=0.000pF, trunk=2.756pF, leaf=27.826pF, total=30.581pF
[12/06 00:30:56   1595s]       wire lengths     : top=0.000um, trunk=22052.608um, leaf=192949.359um, total=215001.967um
[12/06 00:30:56   1595s]       hp wire lengths  : top=0.000um, trunk=16042.800um, leaf=50623.100um, total=66665.900um
[12/06 00:30:56   1595s]     Clock DAG net violations after 'Improving clock skew': none
[12/06 00:30:56   1595s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/06 00:30:56   1595s]       Trunk : target=0.089ns count=68 avg=0.067ns sd=0.018ns min=0.004ns max=0.089ns {9 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
[12/06 00:30:56   1595s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 114 <= 0.072ns, 358 <= 0.081ns, 108 <= 0.085ns, 78 <= 0.089ns}
[12/06 00:30:56   1595s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/06 00:30:56   1595s]        Bufs: CKBD16: 284 CKBD12: 429 CKBD8: 6 CKBD6: 1 CKBD4: 4 CKBD2: 1 
[12/06 00:30:56   1595s]     Clock DAG hash after 'Improving clock skew': 9156715197037335694 9705459598144807936
[12/06 00:30:56   1595s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/06 00:30:56   1595s]       delay calculator: calls=49529, total_wall_time=4.226s, mean_wall_time=0.085ms
[12/06 00:30:56   1595s]       legalizer: calls=16663, total_wall_time=0.364s, mean_wall_time=0.022ms
[12/06 00:30:56   1595s]       steiner router: calls=17888, total_wall_time=6.138s, mean_wall_time=0.343ms
[12/06 00:30:56   1595s]     Primary reporting skew groups after 'Improving clock skew':
[12/06 00:30:56   1595s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.392, max=0.444, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.392, 0.444} (wid=0.075 ws=0.057) (gid=0.423 gs=0.088)
[12/06 00:30:56   1595s]           min path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][33]/CP
[12/06 00:30:56   1595s]           max path sink: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][30]/CP
[12/06 00:30:57   1595s]     Skew group summary after 'Improving clock skew':
[12/06 00:30:57   1595s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.392, max=0.444, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.392, 0.444} (wid=0.075 ws=0.057) (gid=0.423 gs=0.088)
[12/06 00:30:57   1595s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:57   1595s]   Improving clock skew done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/06 00:30:57   1595s]   Moving gates to reduce wire capacitance...
[12/06 00:30:57   1595s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 9156715197037335694 9705459598144807936
[12/06 00:30:57   1595s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/06 00:30:57   1595s]       delay calculator: calls=49529, total_wall_time=4.226s, mean_wall_time=0.085ms
[12/06 00:30:57   1595s]       legalizer: calls=16663, total_wall_time=0.364s, mean_wall_time=0.022ms
[12/06 00:30:57   1595s]       steiner router: calls=17888, total_wall_time=6.138s, mean_wall_time=0.343ms
[12/06 00:30:57   1595s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/06 00:30:57   1595s]     Iteration 1...
[12/06 00:30:57   1595s]       Artificially removing short and long paths...
[12/06 00:30:57   1596s]         Clock DAG hash before 'Artificially removing short and long paths': 9156715197037335694 9705459598144807936
[12/06 00:30:57   1596s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 00:30:57   1596s]           delay calculator: calls=49529, total_wall_time=4.226s, mean_wall_time=0.085ms
[12/06 00:30:57   1596s]           legalizer: calls=16663, total_wall_time=0.364s, mean_wall_time=0.022ms
[12/06 00:30:57   1596s]           steiner router: calls=17888, total_wall_time=6.138s, mean_wall_time=0.343ms
[12/06 00:30:57   1596s]         For skew_group ideal_clock/functional_wcl_fast target band (0.392, 0.444)
[12/06 00:30:57   1596s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:30:57   1596s]       Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 00:30:57   1596s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/06 00:30:58   1596s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 9156715197037335694 9705459598144807936
[12/06 00:30:58   1596s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/06 00:30:58   1596s]           delay calculator: calls=49529, total_wall_time=4.226s, mean_wall_time=0.085ms
[12/06 00:30:58   1596s]           legalizer: calls=16663, total_wall_time=0.364s, mean_wall_time=0.022ms
[12/06 00:30:58   1596s]           steiner router: calls=17888, total_wall_time=6.138s, mean_wall_time=0.343ms
[12/06 00:30:58   1596s]         Legalizer releasing space for clock trees
[12/06 00:31:09   1607s]         Legalizing clock trees...
[12/06 00:31:09   1607s]         Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 00:31:09   1607s]         Legalizer API calls during this step: 4678 succeeded with high effort: 4678 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:31:09   1607s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:11.3 real=0:00:11.3)
[12/06 00:31:09   1607s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/06 00:31:09   1607s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4219012207736345168 11424960091034010550
[12/06 00:31:09   1607s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/06 00:31:09   1607s]           delay calculator: calls=54804, total_wall_time=4.815s, mean_wall_time=0.088ms
[12/06 00:31:09   1607s]           legalizer: calls=21341, total_wall_time=0.483s, mean_wall_time=0.023ms
[12/06 00:31:09   1607s]           steiner router: calls=21896, total_wall_time=8.010s, mean_wall_time=0.366ms
[12/06 00:31:09   1607s]         Moving gates: 
[12/06 00:31:09   1607s]         Legalizer releasing space for clock trees
[12/06 00:31:10   1609s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 00:31:30   1628s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 00:31:30   1628s]         100% 
[12/06 00:31:30   1628s]         Legalizer API calls during this step: 10150 succeeded with high effort: 10149 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
[12/06 00:31:30   1628s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:21.1 real=0:00:21.1)
[12/06 00:31:30   1628s]     Iteration 1 done.
[12/06 00:31:30   1628s]     Iteration 2...
[12/06 00:31:30   1628s]       Artificially removing short and long paths...
[12/06 00:31:30   1628s]         Clock DAG hash before 'Artificially removing short and long paths': 7529200719351319011 3361703891453259853
[12/06 00:31:30   1628s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 00:31:30   1628s]           delay calculator: calls=64018, total_wall_time=5.817s, mean_wall_time=0.091ms
[12/06 00:31:30   1628s]           legalizer: calls=31492, total_wall_time=0.725s, mean_wall_time=0.023ms
[12/06 00:31:30   1628s]           steiner router: calls=30926, total_wall_time=12.040s, mean_wall_time=0.389ms
[12/06 00:31:31   1629s]         For skew_group ideal_clock/functional_wcl_fast target band (0.394, 0.445)
[12/06 00:31:31   1629s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:31:31   1629s]       Artificially removing short and long paths done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 00:31:31   1629s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/06 00:31:31   1629s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 7529200719351319011 3361703891453259853
[12/06 00:31:31   1629s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/06 00:31:31   1629s]           delay calculator: calls=64392, total_wall_time=5.859s, mean_wall_time=0.091ms
[12/06 00:31:31   1629s]           legalizer: calls=31492, total_wall_time=0.725s, mean_wall_time=0.023ms
[12/06 00:31:31   1629s]           steiner router: calls=31055, total_wall_time=12.110s, mean_wall_time=0.390ms
[12/06 00:31:31   1629s]         Legalizer releasing space for clock trees
[12/06 00:31:38   1637s]         Legalizing clock trees...
[12/06 00:31:39   1637s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 00:31:39   1637s]         Legalizer API calls during this step: 4510 succeeded with high effort: 4510 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:31:39   1637s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:07.7 real=0:00:07.7)
[12/06 00:31:39   1637s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/06 00:31:39   1637s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 10385633049429383827 7929868036715600245
[12/06 00:31:39   1637s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/06 00:31:39   1637s]           delay calculator: calls=67396, total_wall_time=6.184s, mean_wall_time=0.092ms
[12/06 00:31:39   1637s]           legalizer: calls=36002, total_wall_time=0.836s, mean_wall_time=0.023ms
[12/06 00:31:39   1637s]           steiner router: calls=34457, total_wall_time=13.666s, mean_wall_time=0.397ms
[12/06 00:31:39   1637s]         Moving gates: 
[12/06 00:31:39   1637s]         Legalizer releasing space for clock trees
[12/06 00:31:40   1638s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 00:31:56   1655s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 00:31:56   1655s]         100% 
[12/06 00:31:56   1655s]         Legalizer API calls during this step: 10150 succeeded with high effort: 10150 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:31:56   1655s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:17.8 real=0:00:17.8)
[12/06 00:31:56   1655s]     Iteration 2 done.
[12/06 00:31:57   1655s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/06 00:31:57   1656s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/06 00:31:57   1656s]       cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:31:57   1656s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:31:57   1656s]       misc counts      : r=1, pp=0
[12/06 00:31:57   1656s]       cell areas       : b=6314.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6314.400um^2
[12/06 00:31:57   1656s]       cell capacitance : b=2.980pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.980pF
[12/06 00:31:57   1656s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:31:57   1656s]       wire capacitance : top=0.000pF, trunk=2.613pF, leaf=27.531pF, total=30.143pF
[12/06 00:31:57   1656s]       wire lengths     : top=0.000um, trunk=20927.306um, leaf=190623.128um, total=211550.434um
[12/06 00:31:57   1656s]       hp wire lengths  : top=0.000um, trunk=15880.000um, leaf=50494.600um, total=66374.600um
[12/06 00:31:57   1656s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/06 00:31:57   1656s]       Remaining Transition : {count=2, worst=[0.003ns, 0.002ns]} avg=0.002ns sd=0.001ns sum=0.004ns
[12/06 00:31:57   1656s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/06 00:31:57   1656s]       Trunk : target=0.089ns count=68 avg=0.066ns sd=0.018ns min=0.004ns max=0.092ns {10 <= 0.054ns, 26 <= 0.072ns, 21 <= 0.081ns, 6 <= 0.085ns, 3 <= 0.089ns} {2 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:31:57   1656s]       Leaf  : target=0.089ns count=658 avg=0.076ns sd=0.006ns min=0.055ns max=0.089ns {0 <= 0.054ns, 130 <= 0.072ns, 357 <= 0.081ns, 104 <= 0.085ns, 67 <= 0.089ns}
[12/06 00:31:57   1656s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/06 00:31:57   1656s]        Bufs: CKBD16: 284 CKBD12: 429 CKBD8: 6 CKBD6: 1 CKBD4: 4 CKBD2: 1 
[12/06 00:31:57   1656s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 11190571201797482166 18430460876379842912
[12/06 00:31:57   1656s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/06 00:31:57   1656s]       delay calculator: calls=74775, total_wall_time=6.971s, mean_wall_time=0.093ms
[12/06 00:31:57   1656s]       legalizer: calls=46152, total_wall_time=1.063s, mean_wall_time=0.023ms
[12/06 00:31:57   1656s]       steiner router: calls=43553, total_wall_time=17.719s, mean_wall_time=0.407ms
[12/06 00:31:58   1656s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/06 00:31:58   1656s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.443, avg=0.420, sd=0.011], skew [0.048 vs 0.052], 100% {0.394, 0.443} (wid=0.076 ws=0.061) (gid=0.422 gs=0.089)
[12/06 00:31:58   1656s]           min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:31:58   1656s]           max path sink: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[14][34]/CP
[12/06 00:31:58   1657s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/06 00:31:58   1657s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.443, avg=0.420, sd=0.011], skew [0.048 vs 0.052], 100% {0.394, 0.443} (wid=0.076 ws=0.061) (gid=0.422 gs=0.089)
[12/06 00:31:58   1657s]     Legalizer API calls during this step: 29488 succeeded with high effort: 29487 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
[12/06 00:31:58   1657s]   Moving gates to reduce wire capacitance done. (took cpu=0:01:01 real=0:01:02)
[12/06 00:31:58   1657s]   Reducing clock tree power 3...
[12/06 00:31:58   1657s]     Clock DAG hash before 'Reducing clock tree power 3': 11190571201797482166 18430460876379842912
[12/06 00:31:58   1657s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/06 00:31:58   1657s]       delay calculator: calls=74775, total_wall_time=6.971s, mean_wall_time=0.093ms
[12/06 00:31:58   1657s]       legalizer: calls=46152, total_wall_time=1.063s, mean_wall_time=0.023ms
[12/06 00:31:58   1657s]       steiner router: calls=43553, total_wall_time=17.719s, mean_wall_time=0.407ms
[12/06 00:31:58   1657s]     Artificially removing short and long paths...
[12/06 00:31:59   1657s]       Clock DAG hash before 'Artificially removing short and long paths': 11190571201797482166 18430460876379842912
[12/06 00:31:59   1657s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 00:31:59   1657s]         delay calculator: calls=74775, total_wall_time=6.971s, mean_wall_time=0.093ms
[12/06 00:31:59   1657s]         legalizer: calls=46152, total_wall_time=1.063s, mean_wall_time=0.023ms
[12/06 00:31:59   1657s]         steiner router: calls=43553, total_wall_time=17.719s, mean_wall_time=0.407ms
[12/06 00:31:59   1657s]       For skew_group ideal_clock/functional_wcl_fast target band (0.394, 0.443)
[12/06 00:31:59   1657s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:31:59   1657s]     Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 00:31:59   1657s]     Initial gate capacitance is (rise=44.916pF fall=44.054pF).
[12/06 00:31:59   1657s]     Resizing gates: 
[12/06 00:31:59   1657s]     Legalizer releasing space for clock trees
[12/06 00:31:59   1658s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 00:32:06   1665s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 00:32:06   1665s]     100% 
[12/06 00:32:06   1665s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/06 00:32:06   1665s]     Iteration 1: gate capacitance is (rise=44.885pF fall=44.024pF).
[12/06 00:32:07   1665s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/06 00:32:07   1665s]       cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:07   1665s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:07   1665s]       misc counts      : r=1, pp=0
[12/06 00:32:07   1665s]       cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
[12/06 00:32:07   1665s]       cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
[12/06 00:32:07   1665s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:07   1665s]       wire capacitance : top=0.000pF, trunk=2.613pF, leaf=27.533pF, total=30.146pF
[12/06 00:32:07   1665s]       wire lengths     : top=0.000um, trunk=20926.707um, leaf=190639.527um, total=211566.234um
[12/06 00:32:07   1665s]       hp wire lengths  : top=0.000um, trunk=15880.000um, leaf=50494.600um, total=66374.600um
[12/06 00:32:07   1665s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/06 00:32:07   1665s]       Remaining Transition : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.003ns
[12/06 00:32:07   1665s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/06 00:32:07   1665s]       Trunk : target=0.089ns count=68 avg=0.068ns sd=0.017ns min=0.004ns max=0.091ns {10 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 8 <= 0.085ns, 4 <= 0.089ns} {2 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:07   1665s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.089ns {0 <= 0.054ns, 109 <= 0.072ns, 362 <= 0.081ns, 104 <= 0.085ns, 83 <= 0.089ns}
[12/06 00:32:07   1665s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/06 00:32:07   1665s]        Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:32:07   1665s]     Clock DAG hash after 'Reducing clock tree power 3': 11583343676999612652 8696532367141187074
[12/06 00:32:07   1665s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/06 00:32:07   1665s]       delay calculator: calls=81737, total_wall_time=7.652s, mean_wall_time=0.094ms
[12/06 00:32:07   1665s]       legalizer: calls=47719, total_wall_time=1.092s, mean_wall_time=0.023ms
[12/06 00:32:07   1665s]       steiner router: calls=43916, total_wall_time=17.875s, mean_wall_time=0.407ms
[12/06 00:32:07   1666s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/06 00:32:07   1666s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.446, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.394, 0.446} (wid=0.075 ws=0.061) (gid=0.424 gs=0.091)
[12/06 00:32:07   1666s]           min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:32:07   1666s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][3]/CP
[12/06 00:32:08   1666s]     Skew group summary after 'Reducing clock tree power 3':
[12/06 00:32:08   1666s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.446, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.394, 0.446} (wid=0.075 ws=0.061) (gid=0.424 gs=0.091)
[12/06 00:32:08   1666s]     Legalizer API calls during this step: 1567 succeeded with high effort: 1567 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:32:08   1666s]   Reducing clock tree power 3 done. (took cpu=0:00:09.3 real=0:00:09.3)
[12/06 00:32:08   1666s]   Improving insertion delay...
[12/06 00:32:08   1666s]     Clock DAG hash before 'Improving insertion delay': 11583343676999612652 8696532367141187074
[12/06 00:32:08   1666s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/06 00:32:08   1666s]       delay calculator: calls=81737, total_wall_time=7.652s, mean_wall_time=0.094ms
[12/06 00:32:08   1666s]       legalizer: calls=47719, total_wall_time=1.092s, mean_wall_time=0.023ms
[12/06 00:32:08   1666s]       steiner router: calls=43916, total_wall_time=17.875s, mean_wall_time=0.407ms
[12/06 00:32:08   1666s]     Clock DAG stats after 'Improving insertion delay':
[12/06 00:32:08   1666s]       cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:08   1666s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:08   1666s]       misc counts      : r=1, pp=0
[12/06 00:32:08   1666s]       cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
[12/06 00:32:08   1666s]       cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
[12/06 00:32:08   1666s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:08   1666s]       wire capacitance : top=0.000pF, trunk=2.613pF, leaf=27.533pF, total=30.146pF
[12/06 00:32:08   1666s]       wire lengths     : top=0.000um, trunk=20926.707um, leaf=190639.527um, total=211566.234um
[12/06 00:32:08   1666s]       hp wire lengths  : top=0.000um, trunk=15880.000um, leaf=50494.600um, total=66374.600um
[12/06 00:32:08   1666s]     Clock DAG net violations after 'Improving insertion delay':
[12/06 00:32:08   1666s]       Remaining Transition : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.003ns
[12/06 00:32:08   1666s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/06 00:32:08   1666s]       Trunk : target=0.089ns count=68 avg=0.068ns sd=0.017ns min=0.004ns max=0.091ns {10 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 8 <= 0.085ns, 4 <= 0.089ns} {2 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:08   1666s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.089ns {0 <= 0.054ns, 109 <= 0.072ns, 362 <= 0.081ns, 104 <= 0.085ns, 83 <= 0.089ns}
[12/06 00:32:08   1666s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/06 00:32:08   1666s]        Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:32:08   1667s]     Clock DAG hash after 'Improving insertion delay': 11714461435088560198 775391232178734872
[12/06 00:32:08   1667s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/06 00:32:08   1667s]       delay calculator: calls=81907, total_wall_time=7.657s, mean_wall_time=0.093ms
[12/06 00:32:08   1667s]       legalizer: calls=47761, total_wall_time=1.093s, mean_wall_time=0.023ms
[12/06 00:32:08   1667s]       steiner router: calls=44012, total_wall_time=17.879s, mean_wall_time=0.406ms
[12/06 00:32:08   1667s]     Primary reporting skew groups after 'Improving insertion delay':
[12/06 00:32:08   1667s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.447, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.395, 0.447} (wid=0.075 ws=0.061) (gid=0.425 gs=0.091)
[12/06 00:32:08   1667s]           min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:32:08   1667s]           max path sink: ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][3]/CP
[12/06 00:32:09   1667s]     Skew group summary after 'Improving insertion delay':
[12/06 00:32:09   1667s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.447, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.395, 0.447} (wid=0.075 ws=0.061) (gid=0.425 gs=0.091)
[12/06 00:32:09   1667s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:32:09   1667s]   Improving insertion delay done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/06 00:32:09   1667s]   Wire Opt OverFix...
[12/06 00:32:09   1667s]     Clock DAG hash before 'Wire Opt OverFix': 11714461435088560198 775391232178734872
[12/06 00:32:09   1667s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/06 00:32:09   1667s]       delay calculator: calls=81907, total_wall_time=7.657s, mean_wall_time=0.093ms
[12/06 00:32:09   1667s]       legalizer: calls=47761, total_wall_time=1.093s, mean_wall_time=0.023ms
[12/06 00:32:09   1667s]       steiner router: calls=44012, total_wall_time=17.879s, mean_wall_time=0.406ms
[12/06 00:32:09   1667s]     Wire Reduction extra effort...
[12/06 00:32:09   1667s]       Clock DAG hash before 'Wire Reduction extra effort': 11714461435088560198 775391232178734872
[12/06 00:32:09   1667s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/06 00:32:09   1667s]         delay calculator: calls=81907, total_wall_time=7.657s, mean_wall_time=0.093ms
[12/06 00:32:09   1667s]         legalizer: calls=47761, total_wall_time=1.093s, mean_wall_time=0.023ms
[12/06 00:32:09   1667s]         steiner router: calls=44012, total_wall_time=17.879s, mean_wall_time=0.406ms
[12/06 00:32:09   1667s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/06 00:32:09   1667s]       Artificially removing short and long paths...
[12/06 00:32:09   1667s]         Clock DAG hash before 'Artificially removing short and long paths': 11714461435088560198 775391232178734872
[12/06 00:32:09   1667s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 00:32:09   1667s]           delay calculator: calls=81907, total_wall_time=7.657s, mean_wall_time=0.093ms
[12/06 00:32:09   1667s]           legalizer: calls=47761, total_wall_time=1.093s, mean_wall_time=0.023ms
[12/06 00:32:09   1667s]           steiner router: calls=44012, total_wall_time=17.879s, mean_wall_time=0.406ms
[12/06 00:32:09   1668s]         For skew_group ideal_clock/functional_wcl_fast target band (0.395, 0.447)
[12/06 00:32:09   1668s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:32:09   1668s]       Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 00:32:09   1668s]       Global shorten wires A0...
[12/06 00:32:10   1668s]         Clock DAG hash before 'Global shorten wires A0': 11714461435088560198 775391232178734872
[12/06 00:32:10   1668s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/06 00:32:10   1668s]           delay calculator: calls=81907, total_wall_time=7.657s, mean_wall_time=0.093ms
[12/06 00:32:10   1668s]           legalizer: calls=47761, total_wall_time=1.093s, mean_wall_time=0.023ms
[12/06 00:32:10   1668s]           steiner router: calls=44012, total_wall_time=17.879s, mean_wall_time=0.406ms
[12/06 00:32:10   1668s]         Legalizer API calls during this step: 260 succeeded with high effort: 259 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
[12/06 00:32:10   1668s]       Global shorten wires A0 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 00:32:10   1668s]       Move For Wirelength - core...
[12/06 00:32:10   1668s]         Clock DAG hash before 'Move For Wirelength - core': 3845221675085046566 10753224651662539752
[12/06 00:32:10   1668s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/06 00:32:10   1668s]           delay calculator: calls=82102, total_wall_time=7.672s, mean_wall_time=0.093ms
[12/06 00:32:10   1668s]           legalizer: calls=48022, total_wall_time=1.101s, mean_wall_time=0.023ms
[12/06 00:32:10   1668s]           steiner router: calls=44186, total_wall_time=17.944s, mean_wall_time=0.406ms
[12/06 00:32:16   1674s]         Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=36, computed=689, moveTooSmall=628, resolved=0, predictFail=440, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=1015, ignoredLeafDriver=0, worse=1318, accepted=112
[12/06 00:32:16   1674s]         Max accepted move=82.200um, total accepted move=1855.800um, average move=16.570um
[12/06 00:32:21   1679s]         Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=37, computed=688, moveTooSmall=635, resolved=0, predictFail=451, currentlyIllegal=0, legalizationFail=10, legalizedMoveTooSmall=1193, ignoredLeafDriver=0, worse=1403, accepted=46
[12/06 00:32:21   1679s]         Max accepted move=90.000um, total accepted move=821.000um, average move=17.848um
[12/06 00:32:26   1684s]         Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=38, computed=687, moveTooSmall=628, resolved=0, predictFail=479, currentlyIllegal=0, legalizationFail=12, legalizedMoveTooSmall=1254, ignoredLeafDriver=0, worse=1433, accepted=26
[12/06 00:32:26   1684s]         Max accepted move=122.400um, total accepted move=446.000um, average move=17.154um
[12/06 00:32:26   1684s]         Legalizer API calls during this step: 9201 succeeded with high effort: 9145 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 56
[12/06 00:32:26   1684s]       Move For Wirelength - core done. (took cpu=0:00:15.7 real=0:00:15.7)
[12/06 00:32:26   1684s]       Global shorten wires A1...
[12/06 00:32:26   1684s]         Clock DAG hash before 'Global shorten wires A1': 4379767620196338219 2073349128139859573
[12/06 00:32:26   1684s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/06 00:32:26   1684s]           delay calculator: calls=88006, total_wall_time=8.294s, mean_wall_time=0.094ms
[12/06 00:32:26   1684s]           legalizer: calls=57279, total_wall_time=1.397s, mean_wall_time=0.024ms
[12/06 00:32:26   1684s]           steiner router: calls=55926, total_wall_time=23.249s, mean_wall_time=0.416ms
[12/06 00:32:26   1684s]         Legalizer API calls during this step: 262 succeeded with high effort: 260 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
[12/06 00:32:26   1684s]       Global shorten wires A1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 00:32:26   1684s]       Move For Wirelength - core...
[12/06 00:32:26   1684s]         Clock DAG hash before 'Move For Wirelength - core': 5315543834578260047 15102340747127745273
[12/06 00:32:26   1684s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/06 00:32:26   1684s]           delay calculator: calls=88236, total_wall_time=8.312s, mean_wall_time=0.094ms
[12/06 00:32:26   1684s]           legalizer: calls=57543, total_wall_time=1.406s, mean_wall_time=0.024ms
[12/06 00:32:26   1684s]           steiner router: calls=56142, total_wall_time=23.321s, mean_wall_time=0.415ms
[12/06 00:32:27   1685s]         Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=627, computed=98, moveTooSmall=1091, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=115, ignoredLeafDriver=0, worse=24, accepted=2
[12/06 00:32:27   1685s]         Max accepted move=6.800um, total accepted move=9.400um, average move=4.700um
[12/06 00:32:27   1685s]         Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=629, computed=96, moveTooSmall=1093, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=115, ignoredLeafDriver=0, worse=24, accepted=0
[12/06 00:32:27   1685s]         Max accepted move=0.000um, total accepted move=0.000um
[12/06 00:32:27   1686s]         Legalizer API calls during this step: 288 succeeded with high effort: 286 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
[12/06 00:32:27   1686s]       Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 00:32:27   1686s]       Global shorten wires B...
[12/06 00:32:27   1686s]         Clock DAG hash before 'Global shorten wires B': 14699054601898910848 10103649850322405678
[12/06 00:32:27   1686s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/06 00:32:27   1686s]           delay calculator: calls=88359, total_wall_time=8.324s, mean_wall_time=0.094ms
[12/06 00:32:27   1686s]           legalizer: calls=57833, total_wall_time=1.415s, mean_wall_time=0.024ms
[12/06 00:32:27   1686s]           steiner router: calls=56330, total_wall_time=23.409s, mean_wall_time=0.416ms
[12/06 00:32:30   1688s]         Legalizer API calls during this step: 3494 succeeded with high effort: 3458 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 36
[12/06 00:32:30   1688s]       Global shorten wires B done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/06 00:32:30   1688s]       Move For Wirelength - branch...
[12/06 00:32:30   1689s]         Clock DAG hash before 'Move For Wirelength - branch': 1763978708271099277 15389907247155271035
[12/06 00:32:30   1689s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/06 00:32:30   1689s]           delay calculator: calls=89376, total_wall_time=8.430s, mean_wall_time=0.094ms
[12/06 00:32:30   1689s]           legalizer: calls=61363, total_wall_time=1.512s, mean_wall_time=0.025ms
[12/06 00:32:30   1689s]           steiner router: calls=57942, total_wall_time=24.138s, mean_wall_time=0.417ms
[12/06 00:32:31   1690s]         Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=0, computed=725, moveTooSmall=0, resolved=0, predictFail=23, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=728, accepted=24
[12/06 00:32:31   1690s]         Max accepted move=1.400um, total accepted move=13.000um, average move=0.541um
[12/06 00:32:32   1690s]         Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=682, computed=43, moveTooSmall=0, resolved=0, predictFail=1253, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=25, accepted=0
[12/06 00:32:32   1690s]         Max accepted move=0.000um, total accepted move=0.000um
[12/06 00:32:32   1690s]         Legalizer API calls during this step: 826 succeeded with high effort: 825 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
[12/06 00:32:32   1690s]       Move For Wirelength - branch done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/06 00:32:32   1690s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/06 00:32:32   1691s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/06 00:32:32   1691s]         cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:32   1691s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:32   1691s]         misc counts      : r=1, pp=0
[12/06 00:32:32   1691s]         cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
[12/06 00:32:32   1691s]         cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
[12/06 00:32:32   1691s]         sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:32   1691s]         wire capacitance : top=0.000pF, trunk=2.516pF, leaf=27.527pF, total=30.044pF
[12/06 00:32:32   1691s]         wire lengths     : top=0.000um, trunk=20149.507um, leaf=190584.629um, total=210734.136um
[12/06 00:32:32   1691s]         hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
[12/06 00:32:32   1691s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/06 00:32:32   1691s]         Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/06 00:32:32   1691s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/06 00:32:32   1691s]         Trunk : target=0.089ns count=68 avg=0.067ns sd=0.017ns min=0.004ns max=0.092ns {12 <= 0.054ns, 28 <= 0.072ns, 17 <= 0.081ns, 9 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:32   1691s]         Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.089ns {0 <= 0.054ns, 111 <= 0.072ns, 359 <= 0.081ns, 106 <= 0.085ns, 82 <= 0.089ns}
[12/06 00:32:32   1691s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/06 00:32:32   1691s]          Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:32:33   1691s]       Clock DAG hash after 'Wire Reduction extra effort': 11883720591255235735 12927847262474660097
[12/06 00:32:33   1691s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/06 00:32:33   1691s]         delay calculator: calls=89603, total_wall_time=8.454s, mean_wall_time=0.094ms
[12/06 00:32:33   1691s]         legalizer: calls=62190, total_wall_time=1.536s, mean_wall_time=0.025ms
[12/06 00:32:33   1691s]         steiner router: calls=58234, total_wall_time=24.276s, mean_wall_time=0.417ms
[12/06 00:32:33   1691s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/06 00:32:33   1691s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.447, avg=0.421, sd=0.011], skew [0.052 vs 0.052], 100% {0.396, 0.447} (wid=0.069 ws=0.061) (gid=0.418 gs=0.085)
[12/06 00:32:33   1691s]             min path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][33]/CP
[12/06 00:32:33   1691s]             max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][4]/CP
[12/06 00:32:33   1692s]       Skew group summary after 'Wire Reduction extra effort':
[12/06 00:32:33   1692s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.447, avg=0.421, sd=0.011], skew [0.052 vs 0.052], 100% {0.396, 0.447} (wid=0.069 ws=0.061) (gid=0.418 gs=0.085)
[12/06 00:32:33   1692s]       Legalizer API calls during this step: 14331 succeeded with high effort: 14233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 98
[12/06 00:32:33   1692s]     Wire Reduction extra effort done. (took cpu=0:00:24.5 real=0:00:24.5)
[12/06 00:32:33   1692s]     Optimizing orientation...
[12/06 00:32:33   1692s]     FlipOpt...
[12/06 00:32:33   1692s]     Disconnecting clock tree from netlist...
[12/06 00:32:33   1692s]     Disconnecting clock tree from netlist done.
[12/06 00:32:33   1692s]     Performing Single Threaded FlipOpt
[12/06 00:32:33   1692s]     Optimizing orientation on clock cells...
[12/06 00:32:35   1693s]       Orientation Wirelength Optimization: Attempted = 727 , Succeeded = 129 , Constraints Broken = 596 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/06 00:32:35   1693s]     Optimizing orientation on clock cells done.
[12/06 00:32:35   1693s]     Resynthesising clock tree into netlist...
[12/06 00:32:35   1694s]       Reset timing graph...
[12/06 00:32:35   1694s] Ignoring AAE DB Resetting ...
[12/06 00:32:35   1694s]       Reset timing graph done.
[12/06 00:32:36   1694s]     Resynthesising clock tree into netlist done.
[12/06 00:32:36   1694s]     FlipOpt done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/06 00:32:36   1694s]     Optimizing orientation done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/06 00:32:36   1694s] End AAE Lib Interpolated Model. (MEM=3526.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:32:37   1696s]     Clock DAG stats after 'Wire Opt OverFix':
[12/06 00:32:37   1696s]       cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:37   1696s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:37   1696s]       misc counts      : r=1, pp=0
[12/06 00:32:37   1696s]       cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
[12/06 00:32:37   1696s]       cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
[12/06 00:32:37   1696s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:37   1696s]       wire capacitance : top=0.000pF, trunk=2.484pF, leaf=27.517pF, total=30.001pF
[12/06 00:32:37   1696s]       wire lengths     : top=0.000um, trunk=19892.508um, leaf=190508.428um, total=210400.936um
[12/06 00:32:37   1696s]       hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
[12/06 00:32:37   1696s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/06 00:32:37   1696s]       Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/06 00:32:37   1696s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/06 00:32:37   1696s]       Trunk : target=0.089ns count=68 avg=0.066ns sd=0.017ns min=0.004ns max=0.092ns {12 <= 0.054ns, 28 <= 0.072ns, 18 <= 0.081ns, 9 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:37   1696s]       Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.089ns {0 <= 0.054ns, 111 <= 0.072ns, 360 <= 0.081ns, 106 <= 0.085ns, 81 <= 0.089ns}
[12/06 00:32:38   1696s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/06 00:32:38   1696s]        Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:32:38   1696s]     Clock DAG hash after 'Wire Opt OverFix': 4365487974250733907 11243782060519871629
[12/06 00:32:38   1696s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/06 00:32:38   1696s]       delay calculator: calls=90329, total_wall_time=8.540s, mean_wall_time=0.095ms
[12/06 00:32:38   1696s]       legalizer: calls=62190, total_wall_time=1.536s, mean_wall_time=0.025ms
[12/06 00:32:38   1696s]       steiner router: calls=61013, total_wall_time=25.586s, mean_wall_time=0.419ms
[12/06 00:32:38   1696s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/06 00:32:38   1696s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.447, avg=0.420, sd=0.011], skew [0.052 vs 0.052], 100% {0.396, 0.447} (wid=0.069 ws=0.061) (gid=0.418 gs=0.084)
[12/06 00:32:38   1697s]           min path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][33]/CP
[12/06 00:32:38   1697s]           max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][4]/CP
[12/06 00:32:39   1697s]     Skew group summary after 'Wire Opt OverFix':
[12/06 00:32:39   1697s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.447, avg=0.420, sd=0.011], skew [0.052 vs 0.052], 100% {0.396, 0.447} (wid=0.069 ws=0.061) (gid=0.418 gs=0.084)
[12/06 00:32:39   1697s]     Legalizer API calls during this step: 14331 succeeded with high effort: 14233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 98
[12/06 00:32:39   1697s]   Wire Opt OverFix done. (took cpu=0:00:29.8 real=0:00:29.9)
[12/06 00:32:39   1697s]   Total capacitance is (rise=74.886pF fall=74.025pF), of which (rise=30.001pF fall=30.001pF) is wire, and (rise=44.885pF fall=44.024pF) is gate.
[12/06 00:32:39   1697s]   Stage::Polishing done. (took cpu=0:01:48 real=0:01:48)
[12/06 00:32:39   1697s]   Stage::Updating netlist...
[12/06 00:32:39   1697s]   Reset timing graph...
[12/06 00:32:39   1697s] Ignoring AAE DB Resetting ...
[12/06 00:32:39   1697s]   Reset timing graph done.
[12/06 00:32:39   1697s]   Setting non-default rules before calling refine place.
[12/06 00:32:39   1697s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 00:32:39   1697s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3527.7M, EPOCH TIME: 1733463159.507327
[12/06 00:32:39   1697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/06 00:32:39   1697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:39   1698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:39   1698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:39   1698s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.346, REAL:0.346, MEM:3472.7M, EPOCH TIME: 1733463159.853669
[12/06 00:32:39   1698s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 00:32:39   1698s]   Leaving CCOpt scope - ClockRefiner...
[12/06 00:32:39   1698s]   Assigned high priority to 725 instances.
[12/06 00:32:39   1698s]   Soft fixed 725 clock instances.
[12/06 00:32:39   1698s]   Performing Clock Only Refine Place.
[12/06 00:32:39   1698s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/06 00:32:39   1698s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3472.7M, EPOCH TIME: 1733463159.911169
[12/06 00:32:39   1698s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3472.7M, EPOCH TIME: 1733463159.911264
[12/06 00:32:39   1698s] Processing tracks to init pin-track alignment.
[12/06 00:32:39   1698s] z: 2, totalTracks: 1
[12/06 00:32:39   1698s] z: 4, totalTracks: 1
[12/06 00:32:39   1698s] z: 6, totalTracks: 1
[12/06 00:32:39   1698s] z: 8, totalTracks: 1
[12/06 00:32:39   1698s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:32:39   1698s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3472.7M, EPOCH TIME: 1733463159.993441
[12/06 00:32:39   1698s] Info: 725 insts are soft-fixed.
[12/06 00:32:39   1698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:39   1698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:40   1698s] 
[12/06 00:32:40   1698s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:32:40   1698s] OPERPROF:       Starting CMU at level 4, MEM:3472.7M, EPOCH TIME: 1733463160.073932
[12/06 00:32:40   1698s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3472.7M, EPOCH TIME: 1733463160.079383
[12/06 00:32:40   1698s] 
[12/06 00:32:40   1698s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:32:40   1698s] Info: 725 insts are soft-fixed.
[12/06 00:32:40   1698s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.106, REAL:0.107, MEM:3472.7M, EPOCH TIME: 1733463160.100121
[12/06 00:32:40   1698s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3472.7M, EPOCH TIME: 1733463160.100173
[12/06 00:32:40   1698s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3472.7M, EPOCH TIME: 1733463160.101036
[12/06 00:32:40   1698s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3472.7MB).
[12/06 00:32:40   1698s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.216, REAL:0.216, MEM:3472.7M, EPOCH TIME: 1733463160.127763
[12/06 00:32:40   1698s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.216, REAL:0.217, MEM:3472.7M, EPOCH TIME: 1733463160.127793
[12/06 00:32:40   1698s] TDRefine: refinePlace mode is spiral
[12/06 00:32:40   1698s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1011052.4
[12/06 00:32:40   1698s] OPERPROF: Starting RefinePlace at level 1, MEM:3472.7M, EPOCH TIME: 1733463160.127872
[12/06 00:32:40   1698s] *** Starting refinePlace (0:28:18 mem=3472.7M) ***
[12/06 00:32:40   1698s] Total net bbox length = 4.600e+06 (2.340e+06 2.261e+06) (ext = 1.904e+04)
[12/06 00:32:40   1698s] 
[12/06 00:32:40   1698s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:32:40   1698s] Info: 725 insts are soft-fixed.
[12/06 00:32:40   1698s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:32:40   1698s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:32:40   1698s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:32:40   1698s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:32:40   1698s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:32:40   1698s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3472.7M, EPOCH TIME: 1733463160.324646
[12/06 00:32:40   1698s] Starting refinePlace ...
[12/06 00:32:40   1698s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:32:40   1698s] One DDP V2 for no tweak run.
[12/06 00:32:40   1698s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:32:40   1698s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3472.7MB
[12/06 00:32:40   1698s] Statistics of distance of Instance movement in refine placement:
[12/06 00:32:40   1698s]   maximum (X+Y) =         0.00 um
[12/06 00:32:40   1698s]   mean    (X+Y) =         0.00 um
[12/06 00:32:40   1698s] Summary Report:
[12/06 00:32:40   1698s] Instances move: 0 (out of 105009 movable)
[12/06 00:32:40   1698s] Instances flipped: 0
[12/06 00:32:40   1698s] Mean displacement: 0.00 um
[12/06 00:32:40   1698s] Max displacement: 0.00 um 
[12/06 00:32:40   1698s] Total instances moved : 0
[12/06 00:32:40   1698s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.046, REAL:0.047, MEM:3472.7M, EPOCH TIME: 1733463160.371251
[12/06 00:32:40   1698s] Total net bbox length = 4.600e+06 (2.340e+06 2.261e+06) (ext = 1.904e+04)
[12/06 00:32:40   1698s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3472.7MB
[12/06 00:32:40   1698s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3472.7MB) @(0:28:18 - 0:28:19).
[12/06 00:32:40   1698s] *** Finished refinePlace (0:28:19 mem=3472.7M) ***
[12/06 00:32:40   1698s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1011052.4
[12/06 00:32:40   1698s] OPERPROF: Finished RefinePlace at level 1, CPU:0.295, REAL:0.296, MEM:3472.7M, EPOCH TIME: 1733463160.423784
[12/06 00:32:40   1698s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3472.7M, EPOCH TIME: 1733463160.423823
[12/06 00:32:40   1698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:725).
[12/06 00:32:40   1698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:40   1698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:40   1698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:40   1698s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.251, REAL:0.252, MEM:3472.7M, EPOCH TIME: 1733463160.675696
[12/06 00:32:40   1698s]   ClockRefiner summary
[12/06 00:32:40   1698s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 58885).
[12/06 00:32:40   1698s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 725).
[12/06 00:32:40   1698s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 58160).
[12/06 00:32:40   1698s]   Restoring pStatusCts on 725 clock instances.
[12/06 00:32:40   1698s]   Revert refine place priority changes on 0 instances.
[12/06 00:32:40   1698s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/06 00:32:40   1698s]   Stage::Updating netlist done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 00:32:40   1698s]   CCOpt::Phase::Implementation done. (took cpu=0:02:38 real=0:02:38)
[12/06 00:32:40   1698s]   CCOpt::Phase::eGRPC...
[12/06 00:32:40   1698s]   eGR Post Conditioning loop iteration 0...
[12/06 00:32:40   1699s]     Clock implementation routing...
[12/06 00:32:40   1699s]       Leaving CCOpt scope - Routing Tools...
[12/06 00:32:41   1699s] Net route status summary:
[12/06 00:32:41   1699s]   Clock:       726 (unrouted=726, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:32:41   1699s]   Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:32:42   1700s]       Routing using eGR only...
[12/06 00:32:42   1700s]         Early Global Route - eGR only step...
[12/06 00:32:42   1700s] (ccopt eGR): There are 726 nets to be routed. 0 nets have skip routing designation.
[12/06 00:32:42   1700s] (ccopt eGR): There are 726 nets for routing of which 726 have one or more fixed wires.
[12/06 00:32:42   1700s] (ccopt eGR): Start to route 726 all nets
[12/06 00:32:42   1700s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3482.79 MB )
[12/06 00:32:42   1700s] (I)      ==================== Layers =====================
[12/06 00:32:42   1700s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:32:42   1700s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:32:42   1700s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:32:42   1700s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:32:42   1700s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:32:42   1700s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:32:42   1700s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:32:42   1700s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:32:42   1700s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:32:42   1700s] (I)      Started Import and model ( Curr Mem: 3482.79 MB )
[12/06 00:32:42   1700s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:32:42   1701s] (I)      == Non-default Options ==
[12/06 00:32:42   1701s] (I)      Clean congestion better                            : true
[12/06 00:32:42   1701s] (I)      Estimate vias on DPT layer                         : true
[12/06 00:32:42   1701s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 00:32:42   1701s] (I)      Layer constraints as soft constraints              : true
[12/06 00:32:42   1701s] (I)      Soft top layer                                     : true
[12/06 00:32:42   1701s] (I)      Skip prospective layer relax nets                  : true
[12/06 00:32:42   1701s] (I)      Better NDR handling                                : true
[12/06 00:32:42   1701s] (I)      Improved NDR modeling in LA                        : true
[12/06 00:32:42   1701s] (I)      Routing cost fix for NDR handling                  : true
[12/06 00:32:42   1701s] (I)      Block tracks for preroutes                         : true
[12/06 00:32:42   1701s] (I)      Assign IRoute by net group key                     : true
[12/06 00:32:42   1701s] (I)      Block unroutable channels                          : true
[12/06 00:32:42   1701s] (I)      Block unroutable channels 3D                       : true
[12/06 00:32:42   1701s] (I)      Bound layer relaxed segment wl                     : true
[12/06 00:32:42   1701s] (I)      Blocked pin reach length threshold                 : 2
[12/06 00:32:42   1701s] (I)      Check blockage within NDR space in TA              : true
[12/06 00:32:42   1701s] (I)      Skip must join for term with via pillar            : true
[12/06 00:32:42   1701s] (I)      Model find APA for IO pin                          : true
[12/06 00:32:42   1701s] (I)      On pin location for off pin term                   : true
[12/06 00:32:42   1701s] (I)      Handle EOL spacing                                 : true
[12/06 00:32:42   1701s] (I)      Merge PG vias by gap                               : true
[12/06 00:32:42   1701s] (I)      Maximum routing layer                              : 10
[12/06 00:32:42   1701s] (I)      Route selected nets only                           : true
[12/06 00:32:42   1701s] (I)      Refine MST                                         : true
[12/06 00:32:42   1701s] (I)      Honor PRL                                          : true
[12/06 00:32:42   1701s] (I)      Strong congestion aware                            : true
[12/06 00:32:42   1701s] (I)      Improved initial location for IRoutes              : true
[12/06 00:32:42   1701s] (I)      Multi panel TA                                     : true
[12/06 00:32:42   1701s] (I)      Penalize wire overlap                              : true
[12/06 00:32:42   1701s] (I)      Expand small instance blockage                     : true
[12/06 00:32:42   1701s] (I)      Reduce via in TA                                   : true
[12/06 00:32:42   1701s] (I)      SS-aware routing                                   : true
[12/06 00:32:42   1701s] (I)      Improve tree edge sharing                          : true
[12/06 00:32:42   1701s] (I)      Improve 2D via estimation                          : true
[12/06 00:32:42   1701s] (I)      Refine Steiner tree                                : true
[12/06 00:32:42   1701s] (I)      Build spine tree                                   : true
[12/06 00:32:42   1701s] (I)      Model pass through capacity                        : true
[12/06 00:32:42   1701s] (I)      Extend blockages by a half GCell                   : true
[12/06 00:32:42   1701s] (I)      Consider pin shapes                                : true
[12/06 00:32:42   1701s] (I)      Consider pin shapes for all nodes                  : true
[12/06 00:32:42   1701s] (I)      Consider NR APA                                    : true
[12/06 00:32:42   1701s] (I)      Consider IO pin shape                              : true
[12/06 00:32:42   1701s] (I)      Fix pin connection bug                             : true
[12/06 00:32:42   1701s] (I)      Consider layer RC for local wires                  : true
[12/06 00:32:42   1701s] (I)      Route to clock mesh pin                            : true
[12/06 00:32:42   1701s] (I)      LA-aware pin escape length                         : 2
[12/06 00:32:42   1701s] (I)      Connect multiple ports                             : true
[12/06 00:32:42   1701s] (I)      Split for must join                                : true
[12/06 00:32:42   1701s] (I)      Number of threads                                  : 1
[12/06 00:32:42   1701s] (I)      Routing effort level                               : 10000
[12/06 00:32:42   1701s] (I)      Prefer layer length threshold                      : 8
[12/06 00:32:42   1701s] (I)      Overflow penalty cost                              : 10
[12/06 00:32:42   1701s] (I)      A-star cost                                        : 0.300000
[12/06 00:32:42   1701s] (I)      Misalignment cost                                  : 10.000000
[12/06 00:32:42   1701s] (I)      Threshold for short IRoute                         : 6
[12/06 00:32:42   1701s] (I)      Via cost during post routing                       : 1.000000
[12/06 00:32:42   1701s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 00:32:42   1701s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 00:32:42   1701s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 00:32:42   1701s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 00:32:42   1701s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 00:32:42   1701s] (I)      PG-aware similar topology routing                  : true
[12/06 00:32:42   1701s] (I)      Maze routing via cost fix                          : true
[12/06 00:32:42   1701s] (I)      Apply PRL on PG terms                              : true
[12/06 00:32:42   1701s] (I)      Apply PRL on obs objects                           : true
[12/06 00:32:42   1701s] (I)      Handle range-type spacing rules                    : true
[12/06 00:32:42   1701s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 00:32:42   1701s] (I)      Parallel spacing query fix                         : true
[12/06 00:32:42   1701s] (I)      Force source to root IR                            : true
[12/06 00:32:42   1701s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 00:32:42   1701s] (I)      Do not relax to DPT layer                          : true
[12/06 00:32:42   1701s] (I)      No DPT in post routing                             : true
[12/06 00:32:42   1701s] (I)      Modeling PG via merging fix                        : true
[12/06 00:32:42   1701s] (I)      Shield aware TA                                    : true
[12/06 00:32:42   1701s] (I)      Strong shield aware TA                             : true
[12/06 00:32:42   1701s] (I)      Overflow calculation fix in LA                     : true
[12/06 00:32:42   1701s] (I)      Post routing fix                                   : true
[12/06 00:32:42   1701s] (I)      Strong post routing                                : true
[12/06 00:32:42   1701s] (I)      NDR via pillar fix                                 : true
[12/06 00:32:42   1701s] (I)      Violation on path threshold                        : 1
[12/06 00:32:42   1701s] (I)      Pass through capacity modeling                     : true
[12/06 00:32:42   1701s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 00:32:42   1701s] (I)      Select term pin box for io pin                     : true
[12/06 00:32:42   1701s] (I)      Penalize NDR sharing                               : true
[12/06 00:32:42   1701s] (I)      Enable special modeling                            : false
[12/06 00:32:42   1701s] (I)      Keep fixed segments                                : true
[12/06 00:32:42   1701s] (I)      Reorder net groups by key                          : true
[12/06 00:32:42   1701s] (I)      Increase net scenic ratio                          : true
[12/06 00:32:42   1701s] (I)      Method to set GCell size                           : row
[12/06 00:32:42   1701s] (I)      Connect multiple ports and must join fix           : true
[12/06 00:32:42   1701s] (I)      Avoid high resistance layers                       : true
[12/06 00:32:42   1701s] (I)      Model find APA for IO pin fix                      : true
[12/06 00:32:42   1701s] (I)      Avoid connecting non-metal layers                  : true
[12/06 00:32:42   1701s] (I)      Use track pitch for NDR                            : true
[12/06 00:32:42   1701s] (I)      Enable layer relax to lower layer                  : true
[12/06 00:32:42   1701s] (I)      Enable layer relax to upper layer                  : true
[12/06 00:32:42   1701s] (I)      Top layer relaxation fix                           : true
[12/06 00:32:42   1701s] (I)      Handle non-default track width                     : false
[12/06 00:32:42   1701s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:32:42   1701s] (I)      Use row-based GCell size
[12/06 00:32:42   1701s] (I)      Use row-based GCell align
[12/06 00:32:42   1701s] (I)      layer 0 area = 168000
[12/06 00:32:42   1701s] (I)      layer 1 area = 208000
[12/06 00:32:42   1701s] (I)      layer 2 area = 208000
[12/06 00:32:42   1701s] (I)      layer 3 area = 208000
[12/06 00:32:42   1701s] (I)      layer 4 area = 208000
[12/06 00:32:42   1701s] (I)      layer 5 area = 208000
[12/06 00:32:42   1701s] (I)      layer 6 area = 208000
[12/06 00:32:42   1701s] (I)      layer 7 area = 2259999
[12/06 00:32:42   1701s] (I)      layer 8 area = 2259999
[12/06 00:32:42   1701s] (I)      layer 9 area = 0
[12/06 00:32:42   1701s] (I)      GCell unit size   : 3600
[12/06 00:32:42   1701s] (I)      GCell multiplier  : 1
[12/06 00:32:42   1701s] (I)      GCell row height  : 3600
[12/06 00:32:42   1701s] (I)      Actual row height : 3600
[12/06 00:32:42   1701s] (I)      GCell align ref   : 4000 4000
[12/06 00:32:42   1701s] [NR-eGR] Track table information for default rule: 
[12/06 00:32:42   1701s] [NR-eGR] M1 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] M2 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] M3 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] M4 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] M5 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] M6 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] M7 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] M8 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] M9 has single uniform track structure
[12/06 00:32:42   1701s] [NR-eGR] AP has single uniform track structure
[12/06 00:32:42   1701s] (I)      ================== Default via ==================
[12/06 00:32:42   1701s] (I)      +---+--------------------+----------------------+
[12/06 00:32:42   1701s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:32:42   1701s] (I)      +---+--------------------+----------------------+
[12/06 00:32:42   1701s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:32:42   1701s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:32:42   1701s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:32:42   1701s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:32:42   1701s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:32:42   1701s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:32:42   1701s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:32:42   1701s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:32:42   1701s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:32:42   1701s] (I)      +---+--------------------+----------------------+
[12/06 00:32:43   1701s] [NR-eGR] Read 2209622 PG shapes
[12/06 00:32:43   1701s] [NR-eGR] Read 0 clock shapes
[12/06 00:32:43   1701s] [NR-eGR] Read 0 other shapes
[12/06 00:32:43   1701s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:32:43   1701s] [NR-eGR] #Instance Blockages : 0
[12/06 00:32:43   1701s] [NR-eGR] #PG Blockages       : 2209622
[12/06 00:32:43   1701s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:32:43   1701s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:32:43   1701s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:32:43   1701s] [NR-eGR] #Other Blockages    : 0
[12/06 00:32:43   1701s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:32:43   1701s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:32:43   1701s] [NR-eGR] Read 105617 nets ( ignored 104892 )
[12/06 00:32:43   1701s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 00:32:43   1701s] (I)      early_global_route_priority property id does not exist.
[12/06 00:32:43   1701s] (I)      Read Num Blocks=2214276  Num Prerouted Wires=0  Num CS=0
[12/06 00:32:43   1701s] (I)      Layer 1 (V) : #blockages 897 : #preroutes 0
[12/06 00:32:43   1701s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 00:32:43   1701s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 00:32:43   1702s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 00:32:43   1702s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 00:32:43   1702s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:32:44   1702s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:32:44   1702s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:32:44   1702s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:32:44   1702s] (I)      Moved 0 terms for better access 
[12/06 00:32:44   1702s] (I)      Number of ignored nets                =      0
[12/06 00:32:44   1702s] (I)      Number of connected nets              =      0
[12/06 00:32:44   1702s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:32:44   1702s] (I)      Number of clock nets                  =    725.  Ignored: No
[12/06 00:32:44   1702s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:32:44   1702s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:32:44   1702s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:32:44   1702s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:32:44   1702s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:32:44   1702s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:32:44   1702s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:32:44   1702s] [NR-eGR] There are 725 clock nets ( 725 with NDR ).
[12/06 00:32:44   1702s] (I)      Ndr track 0 does not exist
[12/06 00:32:44   1702s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:32:44   1702s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:32:44   1702s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:32:44   1702s] (I)      Site width          :   400  (dbu)
[12/06 00:32:44   1702s] (I)      Row height          :  3600  (dbu)
[12/06 00:32:44   1702s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:32:44   1702s] (I)      GCell width         :  3600  (dbu)
[12/06 00:32:44   1702s] (I)      GCell height        :  3600  (dbu)
[12/06 00:32:44   1702s] (I)      Grid                :   834   834    10
[12/06 00:32:44   1702s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:32:44   1702s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 00:32:44   1702s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 00:32:44   1702s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:32:44   1702s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:32:44   1702s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:32:44   1702s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:32:44   1702s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:32:44   1702s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 00:32:44   1702s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:32:44   1702s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:32:44   1702s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:32:44   1702s] (I)      --------------------------------------------------------
[12/06 00:32:44   1702s] 
[12/06 00:32:44   1702s] [NR-eGR] ============ Routing rule table ============
[12/06 00:32:44   1702s] [NR-eGR] Rule id: 0  Nets: 725
[12/06 00:32:44   1702s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 00:32:44   1702s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:32:44   1702s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 00:32:44   1702s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 00:32:44   1702s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:32:44   1702s] [NR-eGR] ========================================
[12/06 00:32:44   1702s] [NR-eGR] 
[12/06 00:32:44   1702s] (I)      =============== Blocked Tracks ===============
[12/06 00:32:44   1702s] (I)      +-------+---------+----------+---------------+
[12/06 00:32:44   1702s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:32:44   1702s] (I)      +-------+---------+----------+---------------+
[12/06 00:32:44   1702s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:32:44   1702s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 00:32:44   1702s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 00:32:44   1702s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 00:32:44   1702s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 00:32:44   1702s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 00:32:44   1702s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 00:32:44   1702s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 00:32:44   1702s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 00:32:44   1702s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 00:32:44   1702s] (I)      +-------+---------+----------+---------------+
[12/06 00:32:44   1702s] (I)      Finished Import and model ( CPU: 1.84 sec, Real: 1.84 sec, Curr Mem: 3678.44 MB )
[12/06 00:32:44   1702s] (I)      Reset routing kernel
[12/06 00:32:44   1702s] (I)      Started Global Routing ( Curr Mem: 3678.44 MB )
[12/06 00:32:44   1702s] (I)      totalPins=59609  totalGlobalPin=59461 (99.75%)
[12/06 00:32:44   1702s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 00:32:44   1702s] [NR-eGR] Layer group 1: route 725 net(s) in layer range [3, 4]
[12/06 00:32:44   1702s] (I)      
[12/06 00:32:44   1702s] (I)      ============  Phase 1a Route ============
[12/06 00:32:44   1702s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:32:44   1702s] (I)      Usage: 111424 = (50706 H, 60718 V) = (1.21% H, 1.34% V) = (9.127e+04um H, 1.093e+05um V)
[12/06 00:32:44   1702s] (I)      
[12/06 00:32:44   1702s] (I)      ============  Phase 1b Route ============
[12/06 00:32:44   1702s] (I)      Usage: 111416 = (50699 H, 60717 V) = (1.21% H, 1.34% V) = (9.126e+04um H, 1.093e+05um V)
[12/06 00:32:44   1702s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.005488e+05um
[12/06 00:32:44   1702s] (I)      
[12/06 00:32:44   1702s] (I)      ============  Phase 1c Route ============
[12/06 00:32:44   1702s] (I)      Level2 Grid: 167 x 167
[12/06 00:32:44   1702s] (I)      Usage: 111416 = (50699 H, 60717 V) = (1.21% H, 1.34% V) = (9.126e+04um H, 1.093e+05um V)
[12/06 00:32:44   1702s] (I)      
[12/06 00:32:44   1702s] (I)      ============  Phase 1d Route ============
[12/06 00:32:44   1703s] (I)      Usage: 111522 = (50808 H, 60714 V) = (1.21% H, 1.34% V) = (9.145e+04um H, 1.093e+05um V)
[12/06 00:32:44   1703s] (I)      
[12/06 00:32:44   1703s] (I)      ============  Phase 1e Route ============
[12/06 00:32:44   1703s] (I)      Usage: 111522 = (50808 H, 60714 V) = (1.21% H, 1.34% V) = (9.145e+04um H, 1.093e+05um V)
[12/06 00:32:44   1703s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.007396e+05um
[12/06 00:32:44   1703s] (I)      
[12/06 00:32:44   1703s] (I)      ============  Phase 1f Route ============
[12/06 00:32:44   1703s] (I)      Usage: 111520 = (50807 H, 60713 V) = (1.21% H, 1.34% V) = (9.145e+04um H, 1.093e+05um V)
[12/06 00:32:44   1703s] (I)      
[12/06 00:32:44   1703s] (I)      ============  Phase 1g Route ============
[12/06 00:32:44   1703s] (I)      Usage: 110121 = (49957 H, 60164 V) = (1.19% H, 1.33% V) = (8.992e+04um H, 1.083e+05um V)
[12/06 00:32:44   1703s] (I)      #Nets         : 725
[12/06 00:32:44   1703s] (I)      #Relaxed nets : 226
[12/06 00:32:44   1703s] (I)      Wire length   : 76262
[12/06 00:32:44   1703s] [NR-eGR] Create a new net group with 226 nets and layer range [3, 6]
[12/06 00:32:44   1703s] (I)      
[12/06 00:32:44   1703s] (I)      ============  Phase 1h Route ============
[12/06 00:32:45   1703s] (I)      Usage: 109387 = (49642 H, 59745 V) = (1.19% H, 1.32% V) = (8.936e+04um H, 1.075e+05um V)
[12/06 00:32:45   1703s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 00:32:45   1703s] [NR-eGR] Layer group 2: route 226 net(s) in layer range [3, 6]
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1a Route ============
[12/06 00:32:45   1703s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:32:45   1703s] (I)      Usage: 144379 = (65464 H, 78915 V) = (1.07% H, 1.05% V) = (1.178e+05um H, 1.420e+05um V)
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1b Route ============
[12/06 00:32:45   1703s] (I)      Usage: 144377 = (65461 H, 78916 V) = (1.07% H, 1.05% V) = (1.178e+05um H, 1.420e+05um V)
[12/06 00:32:45   1703s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.598786e+05um
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1c Route ============
[12/06 00:32:45   1703s] (I)      Level2 Grid: 167 x 167
[12/06 00:32:45   1703s] (I)      Usage: 144377 = (65461 H, 78916 V) = (1.07% H, 1.05% V) = (1.178e+05um H, 1.420e+05um V)
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1d Route ============
[12/06 00:32:45   1703s] (I)      Usage: 144402 = (65483 H, 78919 V) = (1.07% H, 1.05% V) = (1.179e+05um H, 1.421e+05um V)
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1e Route ============
[12/06 00:32:45   1703s] (I)      Usage: 144402 = (65483 H, 78919 V) = (1.07% H, 1.05% V) = (1.179e+05um H, 1.421e+05um V)
[12/06 00:32:45   1703s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.599236e+05um
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1f Route ============
[12/06 00:32:45   1703s] (I)      Usage: 144403 = (65484 H, 78919 V) = (1.07% H, 1.05% V) = (1.179e+05um H, 1.421e+05um V)
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1g Route ============
[12/06 00:32:45   1703s] (I)      Usage: 143266 = (64842 H, 78424 V) = (1.06% H, 1.05% V) = (1.167e+05um H, 1.412e+05um V)
[12/06 00:32:45   1703s] (I)      #Nets         : 226
[12/06 00:32:45   1703s] (I)      #Relaxed nets : 220
[12/06 00:32:45   1703s] (I)      Wire length   : 892
[12/06 00:32:45   1703s] [NR-eGR] Create a new net group with 220 nets and layer range [3, 8]
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1h Route ============
[12/06 00:32:45   1703s] (I)      Usage: 142579 = (64533 H, 78046 V) = (1.06% H, 1.04% V) = (1.162e+05um H, 1.405e+05um V)
[12/06 00:32:45   1703s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 00:32:45   1703s] [NR-eGR] Layer group 3: route 220 net(s) in layer range [3, 8]
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1a Route ============
[12/06 00:32:45   1703s] (I)      Usage: 176675 = (79949 H, 96726 V) = (0.65% H, 1.07% V) = (1.439e+05um H, 1.741e+05um V)
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1b Route ============
[12/06 00:32:45   1703s] (I)      Usage: 176675 = (79949 H, 96726 V) = (0.65% H, 1.07% V) = (1.439e+05um H, 1.741e+05um V)
[12/06 00:32:45   1703s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.180150e+05um
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1c Route ============
[12/06 00:32:45   1703s] (I)      Usage: 176675 = (79949 H, 96726 V) = (0.65% H, 1.07% V) = (1.439e+05um H, 1.741e+05um V)
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1d Route ============
[12/06 00:32:45   1703s] (I)      Usage: 176675 = (79949 H, 96726 V) = (0.65% H, 1.07% V) = (1.439e+05um H, 1.741e+05um V)
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1e Route ============
[12/06 00:32:45   1703s] (I)      Usage: 176675 = (79949 H, 96726 V) = (0.65% H, 1.07% V) = (1.439e+05um H, 1.741e+05um V)
[12/06 00:32:45   1703s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.180150e+05um
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1f Route ============
[12/06 00:32:45   1703s] (I)      Usage: 176675 = (79949 H, 96726 V) = (0.65% H, 1.07% V) = (1.439e+05um H, 1.741e+05um V)
[12/06 00:32:45   1703s] (I)      
[12/06 00:32:45   1703s] (I)      ============  Phase 1g Route ============
[12/06 00:32:45   1704s] (I)      Usage: 175629 = (79518 H, 96111 V) = (0.64% H, 1.06% V) = (1.431e+05um H, 1.730e+05um V)
[12/06 00:32:45   1704s] (I)      #Nets         : 220
[12/06 00:32:45   1704s] (I)      #Relaxed nets : 209
[12/06 00:32:45   1704s] (I)      Wire length   : 1704
[12/06 00:32:45   1704s] [NR-eGR] Create a new net group with 209 nets and layer range [3, 10]
[12/06 00:32:45   1704s] (I)      
[12/06 00:32:45   1704s] (I)      ============  Phase 1h Route ============
[12/06 00:32:45   1704s] (I)      Usage: 174941 = (79207 H, 95734 V) = (0.64% H, 1.06% V) = (1.426e+05um H, 1.723e+05um V)
[12/06 00:32:45   1704s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 00:32:45   1704s] [NR-eGR] Layer group 4: route 209 net(s) in layer range [3, 10]
[12/06 00:32:45   1704s] (I)      
[12/06 00:32:45   1704s] (I)      ============  Phase 1a Route ============
[12/06 00:32:45   1704s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:32:45   1704s] (I)      Usage: 207328 = (93850 H, 113478 V) = (0.67% H, 1.23% V) = (1.689e+05um H, 2.043e+05um V)
[12/06 00:32:45   1704s] (I)      
[12/06 00:32:45   1704s] (I)      ============  Phase 1b Route ============
[12/06 00:32:46   1704s] (I)      Usage: 207328 = (93850 H, 113478 V) = (0.67% H, 1.23% V) = (1.689e+05um H, 2.043e+05um V)
[12/06 00:32:46   1704s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.731904e+05um
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1c Route ============
[12/06 00:32:46   1704s] (I)      Level2 Grid: 167 x 167
[12/06 00:32:46   1704s] (I)      Usage: 207328 = (93850 H, 113478 V) = (0.67% H, 1.23% V) = (1.689e+05um H, 2.043e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1d Route ============
[12/06 00:32:46   1704s] (I)      Usage: 207328 = (93850 H, 113478 V) = (0.67% H, 1.23% V) = (1.689e+05um H, 2.043e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1e Route ============
[12/06 00:32:46   1704s] (I)      Usage: 207328 = (93850 H, 113478 V) = (0.67% H, 1.23% V) = (1.689e+05um H, 2.043e+05um V)
[12/06 00:32:46   1704s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.731904e+05um
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1f Route ============
[12/06 00:32:46   1704s] (I)      Usage: 207328 = (93850 H, 113478 V) = (0.67% H, 1.23% V) = (1.689e+05um H, 2.043e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1g Route ============
[12/06 00:32:46   1704s] (I)      Usage: 206286 = (93423 H, 112863 V) = (0.67% H, 1.22% V) = (1.682e+05um H, 2.032e+05um V)
[12/06 00:32:46   1704s] (I)      #Nets         : 209
[12/06 00:32:46   1704s] (I)      #Relaxed nets : 204
[12/06 00:32:46   1704s] (I)      Wire length   : 687
[12/06 00:32:46   1704s] [NR-eGR] Create a new net group with 204 nets and layer range [2, 10]
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1h Route ============
[12/06 00:32:46   1704s] (I)      Usage: 206286 = (93423 H, 112863 V) = (0.67% H, 1.22% V) = (1.682e+05um H, 2.032e+05um V)
[12/06 00:32:46   1704s] (I)      total 2D Cap : 27680926 = (13910794 H, 13770132 V)
[12/06 00:32:46   1704s] [NR-eGR] Layer group 5: route 204 net(s) in layer range [2, 10]
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1a Route ============
[12/06 00:32:46   1704s] (I)      Usage: 268936 = (121951 H, 146985 V) = (0.88% H, 1.07% V) = (2.195e+05um H, 2.646e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1b Route ============
[12/06 00:32:46   1704s] (I)      Usage: 268936 = (121951 H, 146985 V) = (0.88% H, 1.07% V) = (2.195e+05um H, 2.646e+05um V)
[12/06 00:32:46   1704s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.840848e+05um
[12/06 00:32:46   1704s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 00:32:46   1704s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1c Route ============
[12/06 00:32:46   1704s] (I)      Usage: 268936 = (121951 H, 146985 V) = (0.88% H, 1.07% V) = (2.195e+05um H, 2.646e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1d Route ============
[12/06 00:32:46   1704s] (I)      Usage: 268936 = (121951 H, 146985 V) = (0.88% H, 1.07% V) = (2.195e+05um H, 2.646e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1e Route ============
[12/06 00:32:46   1704s] (I)      Usage: 268936 = (121951 H, 146985 V) = (0.88% H, 1.07% V) = (2.195e+05um H, 2.646e+05um V)
[12/06 00:32:46   1704s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.840848e+05um
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1f Route ============
[12/06 00:32:46   1704s] (I)      Usage: 268936 = (121951 H, 146985 V) = (0.88% H, 1.07% V) = (2.195e+05um H, 2.646e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1g Route ============
[12/06 00:32:46   1704s] (I)      Usage: 268867 = (121919 H, 146948 V) = (0.88% H, 1.07% V) = (2.195e+05um H, 2.645e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] (I)      ============  Phase 1h Route ============
[12/06 00:32:46   1704s] (I)      Usage: 268873 = (121919 H, 146954 V) = (0.88% H, 1.07% V) = (2.195e+05um H, 2.645e+05um V)
[12/06 00:32:46   1704s] (I)      
[12/06 00:32:46   1704s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 00:32:46   1704s] [NR-eGR]                        OverCon            
[12/06 00:32:46   1704s] [NR-eGR]                         #Gcell     %Gcell
[12/06 00:32:46   1704s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 00:32:46   1704s] [NR-eGR] ----------------------------------------------
[12/06 00:32:46   1704s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      M4 ( 4)        19( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR] ----------------------------------------------
[12/06 00:32:46   1704s] [NR-eGR]        Total        23( 0.00%)   ( 0.00%) 
[12/06 00:32:46   1704s] [NR-eGR] 
[12/06 00:32:46   1704s] (I)      Finished Global Routing ( CPU: 2.23 sec, Real: 2.20 sec, Curr Mem: 3678.44 MB )
[12/06 00:32:46   1704s] (I)      total 2D Cap : 28288724 = (14218329 H, 14070395 V)
[12/06 00:32:46   1704s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 00:32:46   1704s] (I)      ============= Track Assignment ============
[12/06 00:32:46   1704s] (I)      Started Track Assignment (1T) ( Curr Mem: 3678.44 MB )
[12/06 00:32:46   1704s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 00:32:46   1704s] (I)      Run Multi-thread track assignment
[12/06 00:32:47   1705s] (I)      Finished Track Assignment (1T) ( CPU: 0.66 sec, Real: 0.66 sec, Curr Mem: 3678.44 MB )
[12/06 00:32:47   1705s] (I)      Started Export ( Curr Mem: 3678.44 MB )
[12/06 00:32:47   1705s] [NR-eGR]             Length (um)     Vias 
[12/06 00:32:47   1705s] [NR-eGR] ---------------------------------
[12/06 00:32:47   1705s] [NR-eGR]  M1  (1H)             0   460991 
[12/06 00:32:47   1705s] [NR-eGR]  M2  (2V)        947544   689897 
[12/06 00:32:47   1705s] [NR-eGR]  M3  (3H)       1203068   216006 
[12/06 00:32:47   1705s] [NR-eGR]  M4  (4V)       1107010   123423 
[12/06 00:32:47   1705s] [NR-eGR]  M5  (5H)        333903    76337 
[12/06 00:32:47   1705s] [NR-eGR]  M6  (6V)        567762    72214 
[12/06 00:32:47   1705s] [NR-eGR]  M7  (7H)       1300992    10522 
[12/06 00:32:47   1705s] [NR-eGR]  M8  (8V)        227879     1530 
[12/06 00:32:47   1705s] [NR-eGR]  M9  (9H)         87707        0 
[12/06 00:32:47   1705s] [NR-eGR]  AP  (10V)            0        0 
[12/06 00:32:47   1705s] [NR-eGR] ---------------------------------
[12/06 00:32:47   1705s] [NR-eGR]      Total      5775865  1650920 
[12/06 00:32:47   1705s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:32:47   1705s] [NR-eGR] Total half perimeter of net bounding box: 4600171um
[12/06 00:32:47   1705s] [NR-eGR] Total length: 5775865um, number of vias: 1650920
[12/06 00:32:47   1705s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:32:47   1705s] [NR-eGR] Total eGR-routed clock nets wire length: 212208um, number of vias: 166268
[12/06 00:32:47   1705s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:32:47   1705s] [NR-eGR] Report for selected net(s) only.
[12/06 00:32:47   1705s] [NR-eGR]             Length (um)    Vias 
[12/06 00:32:47   1705s] [NR-eGR] --------------------------------
[12/06 00:32:47   1705s] [NR-eGR]  M1  (1H)             0   59609 
[12/06 00:32:47   1705s] [NR-eGR]  M2  (2V)         54423   76888 
[12/06 00:32:47   1705s] [NR-eGR]  M3  (3H)         99515   29520 
[12/06 00:32:47   1705s] [NR-eGR]  M4  (4V)         57925      97 
[12/06 00:32:47   1705s] [NR-eGR]  M5  (5H)            35      63 
[12/06 00:32:47   1705s] [NR-eGR]  M6  (6V)            18      61 
[12/06 00:32:47   1705s] [NR-eGR]  M7  (7H)           222      30 
[12/06 00:32:47   1705s] [NR-eGR]  M8  (8V)            71       0 
[12/06 00:32:47   1705s] [NR-eGR]  M9  (9H)             0       0 
[12/06 00:32:47   1705s] [NR-eGR]  AP  (10V)            0       0 
[12/06 00:32:47   1705s] [NR-eGR] --------------------------------
[12/06 00:32:47   1705s] [NR-eGR]      Total       212208  166268 
[12/06 00:32:47   1705s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:32:47   1705s] [NR-eGR] Total half perimeter of net bounding box: 66313um
[12/06 00:32:47   1705s] [NR-eGR] Total length: 212208um, number of vias: 166268
[12/06 00:32:47   1705s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:32:47   1705s] [NR-eGR] Total routed clock nets wire length: 212208um, number of vias: 166268
[12/06 00:32:47   1705s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:32:47   1706s] (I)      Finished Export ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 3678.44 MB )
[12/06 00:32:47   1706s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.50 sec, Real: 5.47 sec, Curr Mem: 3505.44 MB )
[12/06 00:32:47   1706s] (I)      ========================================= Runtime Summary =========================================
[12/06 00:32:47   1706s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 00:32:47   1706s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 00:32:47   1706s] (I)       Early Global Route kernel                   100.00%  1316.31 sec  1321.78 sec  5.47 sec  5.50 sec 
[12/06 00:32:47   1706s] (I)       +-Import and model                           33.70%  1316.31 sec  1318.15 sec  1.84 sec  1.84 sec 
[12/06 00:32:47   1706s] (I)       | +-Create place DB                           8.25%  1316.31 sec  1316.76 sec  0.45 sec  0.45 sec 
[12/06 00:32:47   1706s] (I)       | | +-Import place data                       8.25%  1316.31 sec  1316.76 sec  0.45 sec  0.45 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Read instances and placement          1.97%  1316.31 sec  1316.42 sec  0.11 sec  0.11 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Read nets                             6.27%  1316.42 sec  1316.76 sec  0.34 sec  0.34 sec 
[12/06 00:32:47   1706s] (I)       | +-Create route DB                          24.01%  1316.76 sec  1318.08 sec  1.31 sec  1.31 sec 
[12/06 00:32:47   1706s] (I)       | | +-Import route data (1T)                 23.98%  1316.76 sec  1318.08 sec  1.31 sec  1.31 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.06%  1316.81 sec  1317.31 sec  0.50 sec  0.49 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Read routing blockages              0.00%  1316.81 sec  1316.81 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Read instance blockages             0.33%  1316.81 sec  1316.83 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Read PG blockages                   8.68%  1316.83 sec  1317.30 sec  0.48 sec  0.47 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Read clock blockages                0.00%  1317.30 sec  1317.30 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Read other blockages                0.00%  1317.30 sec  1317.30 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Read halo blockages                 0.04%  1317.30 sec  1317.31 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Read boundary cut boxes             0.00%  1317.31 sec  1317.31 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Read blackboxes                       0.00%  1317.31 sec  1317.31 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Read prerouted                        0.71%  1317.31 sec  1317.35 sec  0.04 sec  0.04 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Read unlegalized nets                 0.52%  1317.35 sec  1317.37 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Read nets                             0.09%  1317.38 sec  1317.38 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Set up via pillars                    0.00%  1317.39 sec  1317.39 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Initialize 3D grid graph              0.56%  1317.39 sec  1317.42 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Model blockage capacity              11.41%  1317.42 sec  1318.05 sec  0.62 sec  0.62 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Initialize 3D capacity             10.73%  1317.42 sec  1318.01 sec  0.59 sec  0.59 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Move terms for access (1T)            0.52%  1318.05 sec  1318.07 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | +-Read aux data                             0.00%  1318.08 sec  1318.08 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | +-Others data preparation                   0.04%  1318.08 sec  1318.08 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | +-Create route kernel                       1.07%  1318.08 sec  1318.14 sec  0.06 sec  0.06 sec 
[12/06 00:32:47   1706s] (I)       +-Global Routing                             40.11%  1318.15 sec  1320.35 sec  2.20 sec  2.23 sec 
[12/06 00:32:47   1706s] (I)       | +-Initialization                            0.17%  1318.15 sec  1318.16 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | +-Net group 1                              17.43%  1318.16 sec  1319.12 sec  0.95 sec  1.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Generate topology                       5.95%  1318.16 sec  1318.49 sec  0.33 sec  0.33 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1a                                1.01%  1318.53 sec  1318.59 sec  0.06 sec  0.05 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Pattern routing (1T)                  0.33%  1318.55 sec  1318.57 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.31%  1318.57 sec  1318.59 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1b                                0.78%  1318.59 sec  1318.63 sec  0.04 sec  0.04 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Monotonic routing (1T)                0.39%  1318.59 sec  1318.61 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1c                                0.28%  1318.63 sec  1318.65 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Two level Routing                     0.28%  1318.63 sec  1318.65 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  1318.64 sec  1318.64 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  1318.64 sec  1318.65 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1d                                2.20%  1318.65 sec  1318.77 sec  0.12 sec  0.12 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Detoured routing (1T)                 2.19%  1318.65 sec  1318.77 sec  0.12 sec  0.12 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1e                                0.08%  1318.77 sec  1318.77 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Route legalization                    0.00%  1318.77 sec  1318.77 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1f                                0.36%  1318.77 sec  1318.79 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Congestion clean                      0.36%  1318.77 sec  1318.79 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1g                                2.00%  1318.79 sec  1318.90 sec  0.11 sec  0.13 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          2.00%  1318.79 sec  1318.90 sec  0.11 sec  0.13 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1h                                1.99%  1318.92 sec  1319.03 sec  0.11 sec  0.11 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          1.98%  1318.92 sec  1319.03 sec  0.11 sec  0.11 sec 
[12/06 00:32:47   1706s] (I)       | | +-Layer assignment (1T)                   1.57%  1319.03 sec  1319.12 sec  0.09 sec  0.09 sec 
[12/06 00:32:47   1706s] (I)       | +-Net group 2                               6.65%  1319.12 sec  1319.48 sec  0.36 sec  0.36 sec 
[12/06 00:32:47   1706s] (I)       | | +-Generate topology                       2.12%  1319.12 sec  1319.23 sec  0.12 sec  0.12 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1a                                0.42%  1319.29 sec  1319.31 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Pattern routing (1T)                  0.13%  1319.29 sec  1319.30 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  1319.30 sec  1319.31 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1b                                0.28%  1319.31 sec  1319.33 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Monotonic routing (1T)                0.13%  1319.31 sec  1319.32 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1c                                0.21%  1319.33 sec  1319.34 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Two level Routing                     0.21%  1319.33 sec  1319.34 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1319.33 sec  1319.33 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1319.33 sec  1319.34 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1d                                1.16%  1319.34 sec  1319.40 sec  0.06 sec  0.06 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Detoured routing (1T)                 1.16%  1319.34 sec  1319.40 sec  0.06 sec  0.06 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1e                                0.04%  1319.40 sec  1319.40 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Route legalization                    0.00%  1319.40 sec  1319.40 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1f                                0.56%  1319.40 sec  1319.43 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Congestion clean                      0.55%  1319.40 sec  1319.43 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1g                                0.62%  1319.43 sec  1319.47 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          0.62%  1319.43 sec  1319.47 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1h                                0.13%  1319.47 sec  1319.48 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          0.12%  1319.47 sec  1319.48 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Layer assignment (1T)                   0.06%  1319.48 sec  1319.48 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | +-Net group 3                               4.56%  1319.48 sec  1319.73 sec  0.25 sec  0.25 sec 
[12/06 00:32:47   1706s] (I)       | | +-Generate topology                       2.02%  1319.48 sec  1319.59 sec  0.11 sec  0.11 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1a                                0.22%  1319.66 sec  1319.68 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Pattern routing (1T)                  0.12%  1319.67 sec  1319.68 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1b                                0.14%  1319.68 sec  1319.68 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1c                                0.00%  1319.68 sec  1319.68 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1d                                0.00%  1319.69 sec  1319.69 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1e                                0.04%  1319.69 sec  1319.69 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Route legalization                    0.00%  1319.69 sec  1319.69 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1f                                0.00%  1319.69 sec  1319.69 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1g                                0.59%  1319.69 sec  1319.72 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          0.59%  1319.69 sec  1319.72 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1h                                0.08%  1319.72 sec  1319.73 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          0.08%  1319.72 sec  1319.73 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Layer assignment (1T)                   0.08%  1319.73 sec  1319.73 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | +-Net group 4                               5.55%  1319.73 sec  1320.04 sec  0.30 sec  0.30 sec 
[12/06 00:32:47   1706s] (I)       | | +-Generate topology                       1.93%  1319.73 sec  1319.84 sec  0.11 sec  0.11 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1a                                0.39%  1319.93 sec  1319.95 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Pattern routing (1T)                  0.12%  1319.94 sec  1319.94 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  1319.94 sec  1319.95 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1b                                0.26%  1319.95 sec  1319.97 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Monotonic routing (1T)                0.12%  1319.95 sec  1319.96 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1c                                0.21%  1319.97 sec  1319.98 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Two level Routing                     0.21%  1319.97 sec  1319.98 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1319.97 sec  1319.97 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1319.97 sec  1319.98 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1d                                0.14%  1319.98 sec  1319.98 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Detoured routing (1T)                 0.14%  1319.98 sec  1319.98 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1e                                0.04%  1319.98 sec  1319.99 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Route legalization                    0.00%  1319.99 sec  1319.99 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1f                                0.13%  1319.99 sec  1319.99 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Congestion clean                      0.13%  1319.99 sec  1319.99 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1g                                0.56%  1319.99 sec  1320.03 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          0.56%  1319.99 sec  1320.03 sec  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1h                                0.12%  1320.03 sec  1320.03 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          0.12%  1320.03 sec  1320.03 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Layer assignment (1T)                   0.04%  1320.03 sec  1320.04 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | +-Net group 5                               4.34%  1320.04 sec  1320.27 sec  0.24 sec  0.24 sec 
[12/06 00:32:47   1706s] (I)       | | +-Generate topology                       0.00%  1320.04 sec  1320.04 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1a                                0.19%  1320.14 sec  1320.15 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Pattern routing (1T)                  0.07%  1320.14 sec  1320.15 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Add via demand to 2D                  0.09%  1320.15 sec  1320.15 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1b                                0.14%  1320.15 sec  1320.16 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1c                                0.00%  1320.16 sec  1320.16 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1d                                0.00%  1320.16 sec  1320.16 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1e                                0.04%  1320.16 sec  1320.16 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Route legalization                    0.00%  1320.16 sec  1320.16 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1f                                0.00%  1320.16 sec  1320.16 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1g                                0.08%  1320.16 sec  1320.17 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          0.08%  1320.16 sec  1320.17 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Phase 1h                                0.08%  1320.17 sec  1320.17 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | | +-Post Routing                          0.07%  1320.17 sec  1320.17 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | | +-Layer assignment (1T)                   0.83%  1320.22 sec  1320.27 sec  0.05 sec  0.05 sec 
[12/06 00:32:47   1706s] (I)       +-Export 3D cong map                          3.84%  1320.35 sec  1320.56 sec  0.21 sec  0.21 sec 
[12/06 00:32:47   1706s] (I)       | +-Export 2D cong map                        0.30%  1320.54 sec  1320.56 sec  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)       +-Extract Global 3D Wires                     0.03%  1320.56 sec  1320.56 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       +-Track Assignment (1T)                      12.04%  1320.56 sec  1321.22 sec  0.66 sec  0.66 sec 
[12/06 00:32:47   1706s] (I)       | +-Initialization                            0.00%  1320.56 sec  1320.56 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       | +-Track Assignment Kernel                  12.01%  1320.56 sec  1321.22 sec  0.66 sec  0.66 sec 
[12/06 00:32:47   1706s] (I)       | +-Free Memory                               0.00%  1321.22 sec  1321.22 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       +-Export                                      9.93%  1321.22 sec  1321.77 sec  0.54 sec  0.54 sec 
[12/06 00:32:47   1706s] (I)       | +-Export DB wires                           1.24%  1321.22 sec  1321.29 sec  0.07 sec  0.07 sec 
[12/06 00:32:47   1706s] (I)       | | +-Export all nets                         0.98%  1321.23 sec  1321.28 sec  0.05 sec  0.05 sec 
[12/06 00:32:47   1706s] (I)       | | +-Set wire vias                           0.17%  1321.28 sec  1321.29 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)       | +-Report wirelength                         4.13%  1321.29 sec  1321.52 sec  0.23 sec  0.22 sec 
[12/06 00:32:47   1706s] (I)       | +-Update net boxes                          4.55%  1321.52 sec  1321.77 sec  0.25 sec  0.25 sec 
[12/06 00:32:47   1706s] (I)       | +-Update timing                             0.00%  1321.77 sec  1321.77 sec  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)       +-Postprocess design                          0.17%  1321.77 sec  1321.77 sec  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)      ======================= Summary by functions ========================
[12/06 00:32:47   1706s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 00:32:47   1706s] (I)      ---------------------------------------------------------------------
[12/06 00:32:47   1706s] (I)        0  Early Global Route kernel           100.00%  5.47 sec  5.50 sec 
[12/06 00:32:47   1706s] (I)        1  Global Routing                       40.11%  2.20 sec  2.23 sec 
[12/06 00:32:47   1706s] (I)        1  Import and model                     33.70%  1.84 sec  1.84 sec 
[12/06 00:32:47   1706s] (I)        1  Track Assignment (1T)                12.04%  0.66 sec  0.66 sec 
[12/06 00:32:47   1706s] (I)        1  Export                                9.93%  0.54 sec  0.54 sec 
[12/06 00:32:47   1706s] (I)        1  Export 3D cong map                    3.84%  0.21 sec  0.21 sec 
[12/06 00:32:47   1706s] (I)        1  Postprocess design                    0.17%  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        2  Create route DB                      24.01%  1.31 sec  1.31 sec 
[12/06 00:32:47   1706s] (I)        2  Net group 1                          17.43%  0.95 sec  1.00 sec 
[12/06 00:32:47   1706s] (I)        2  Track Assignment Kernel              12.01%  0.66 sec  0.66 sec 
[12/06 00:32:47   1706s] (I)        2  Create place DB                       8.25%  0.45 sec  0.45 sec 
[12/06 00:32:47   1706s] (I)        2  Net group 2                           6.65%  0.36 sec  0.36 sec 
[12/06 00:32:47   1706s] (I)        2  Net group 4                           5.55%  0.30 sec  0.30 sec 
[12/06 00:32:47   1706s] (I)        2  Net group 3                           4.56%  0.25 sec  0.25 sec 
[12/06 00:32:47   1706s] (I)        2  Update net boxes                      4.55%  0.25 sec  0.25 sec 
[12/06 00:32:47   1706s] (I)        2  Net group 5                           4.34%  0.24 sec  0.24 sec 
[12/06 00:32:47   1706s] (I)        2  Report wirelength                     4.13%  0.23 sec  0.22 sec 
[12/06 00:32:47   1706s] (I)        2  Export DB wires                       1.24%  0.07 sec  0.07 sec 
[12/06 00:32:47   1706s] (I)        2  Create route kernel                   1.07%  0.06 sec  0.06 sec 
[12/06 00:32:47   1706s] (I)        2  Export 2D cong map                    0.30%  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)        2  Initialization                        0.17%  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        3  Import route data (1T)               23.98%  1.31 sec  1.31 sec 
[12/06 00:32:47   1706s] (I)        3  Generate topology                    12.03%  0.66 sec  0.66 sec 
[12/06 00:32:47   1706s] (I)        3  Import place data                     8.25%  0.45 sec  0.45 sec 
[12/06 00:32:47   1706s] (I)        3  Phase 1g                              3.85%  0.21 sec  0.23 sec 
[12/06 00:32:47   1706s] (I)        3  Phase 1d                              3.50%  0.19 sec  0.19 sec 
[12/06 00:32:47   1706s] (I)        3  Layer assignment (1T)                 2.59%  0.14 sec  0.14 sec 
[12/06 00:32:47   1706s] (I)        3  Phase 1h                              2.40%  0.13 sec  0.14 sec 
[12/06 00:32:47   1706s] (I)        3  Phase 1a                              2.22%  0.12 sec  0.12 sec 
[12/06 00:32:47   1706s] (I)        3  Phase 1b                              1.60%  0.09 sec  0.09 sec 
[12/06 00:32:47   1706s] (I)        3  Phase 1f                              1.05%  0.06 sec  0.06 sec 
[12/06 00:32:47   1706s] (I)        3  Export all nets                       0.98%  0.05 sec  0.05 sec 
[12/06 00:32:47   1706s] (I)        3  Phase 1c                              0.71%  0.04 sec  0.04 sec 
[12/06 00:32:47   1706s] (I)        3  Phase 1e                              0.23%  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)        3  Set wire vias                         0.17%  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)        4  Model blockage capacity              11.41%  0.62 sec  0.62 sec 
[12/06 00:32:47   1706s] (I)        4  Read blockages ( Layer 2-10 )         9.06%  0.50 sec  0.49 sec 
[12/06 00:32:47   1706s] (I)        4  Read nets                             6.36%  0.35 sec  0.35 sec 
[12/06 00:32:47   1706s] (I)        4  Post Routing                          6.22%  0.34 sec  0.37 sec 
[12/06 00:32:47   1706s] (I)        4  Detoured routing (1T)                 3.49%  0.19 sec  0.19 sec 
[12/06 00:32:47   1706s] (I)        4  Read instances and placement          1.97%  0.11 sec  0.11 sec 
[12/06 00:32:47   1706s] (I)        4  Congestion clean                      1.04%  0.06 sec  0.06 sec 
[12/06 00:32:47   1706s] (I)        4  Pattern routing (1T)                  0.76%  0.04 sec  0.04 sec 
[12/06 00:32:47   1706s] (I)        4  Read prerouted                        0.71%  0.04 sec  0.04 sec 
[12/06 00:32:47   1706s] (I)        4  Two level Routing                     0.70%  0.04 sec  0.04 sec 
[12/06 00:32:47   1706s] (I)        4  Pattern Routing Avoiding Blockages    0.67%  0.04 sec  0.04 sec 
[12/06 00:32:47   1706s] (I)        4  Monotonic routing (1T)                0.63%  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)        4  Initialize 3D grid graph              0.56%  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)        4  Read unlegalized nets                 0.52%  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)        4  Move terms for access (1T)            0.52%  0.03 sec  0.03 sec 
[12/06 00:32:47   1706s] (I)        4  Add via demand to 2D                  0.09%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        5  Initialize 3D capacity               10.73%  0.59 sec  0.59 sec 
[12/06 00:32:47   1706s] (I)        5  Read PG blockages                     8.68%  0.48 sec  0.47 sec 
[12/06 00:32:47   1706s] (I)        5  Read instance blockages               0.33%  0.02 sec  0.02 sec 
[12/06 00:32:47   1706s] (I)        5  Two Level Routing (Regular)           0.25%  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)        5  Two Level Routing (Strong)            0.19%  0.01 sec  0.01 sec 
[12/06 00:32:47   1706s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 00:32:47   1706s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 00:32:48   1706s]         Early Global Route - eGR only step done. (took cpu=0:00:06.1 real=0:00:06.1)
[12/06 00:32:48   1706s]       Routing using eGR only done.
[12/06 00:32:48   1706s] Net route status summary:
[12/06 00:32:48   1706s]   Clock:       726 (unrouted=1, trialRouted=0, noStatus=0, routed=725, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:32:48   1706s]   Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:32:48   1706s] 
[12/06 00:32:48   1706s] CCOPT: Done with clock implementation routing.
[12/06 00:32:48   1706s] 
[12/06 00:32:48   1706s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.5 real=0:00:07.5)
[12/06 00:32:48   1706s]     Clock implementation routing done.
[12/06 00:32:48   1706s]     Leaving CCOpt scope - extractRC...
[12/06 00:32:48   1706s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 00:32:48   1706s] Extraction called for design 'torus_credit_D_W32' of instances=105009 and nets=133293 using extraction engine 'preRoute' .
[12/06 00:32:48   1706s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 00:32:48   1706s] Type 'man IMPEXT-3530' for more detail.
[12/06 00:32:48   1706s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 00:32:48   1706s] RC Extraction called in multi-corner(1) mode.
[12/06 00:32:48   1706s] RCMode: PreRoute
[12/06 00:32:48   1706s]       RC Corner Indexes            0   
[12/06 00:32:48   1706s] Capacitance Scaling Factor   : 1.00000 
[12/06 00:32:48   1706s] Resistance Scaling Factor    : 1.00000 
[12/06 00:32:48   1706s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 00:32:48   1706s] Clock Res. Scaling Factor    : 1.00000 
[12/06 00:32:48   1706s] Shrink Factor                : 1.00000
[12/06 00:32:48   1706s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 00:32:48   1706s] Using capacitance table file ...
[12/06 00:32:48   1706s] 
[12/06 00:32:48   1706s] Trim Metal Layers:
[12/06 00:32:48   1706s] LayerId::1 widthSet size::4
[12/06 00:32:48   1706s] LayerId::2 widthSet size::4
[12/06 00:32:48   1706s] LayerId::3 widthSet size::4
[12/06 00:32:48   1706s] LayerId::4 widthSet size::4
[12/06 00:32:48   1706s] LayerId::5 widthSet size::4
[12/06 00:32:48   1706s] LayerId::6 widthSet size::4
[12/06 00:32:48   1706s] LayerId::7 widthSet size::4
[12/06 00:32:48   1706s] LayerId::8 widthSet size::4
[12/06 00:32:48   1706s] LayerId::9 widthSet size::4
[12/06 00:32:48   1706s] LayerId::10 widthSet size::2
[12/06 00:32:48   1706s] Updating RC grid for preRoute extraction ...
[12/06 00:32:48   1706s] eee: pegSigSF::1.070000
[12/06 00:32:48   1706s] Initializing multi-corner capacitance tables ... 
[12/06 00:32:48   1706s] Initializing multi-corner resistance tables ...
[12/06 00:32:48   1707s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 00:32:48   1707s] eee: l::2 avDens::0.196079 usedTrk::52641.319718 availTrk::268470.000000 sigTrk::52641.319718
[12/06 00:32:48   1707s] eee: l::3 avDens::0.239792 usedTrk::66837.288891 availTrk::278730.000000 sigTrk::66837.288891
[12/06 00:32:48   1707s] eee: l::4 avDens::0.212415 usedTrk::61500.572004 availTrk::289530.000000 sigTrk::61500.572004
[12/06 00:32:48   1707s] eee: l::5 avDens::0.031028 usedTrk::19703.977785 availTrk::635040.000000 sigTrk::19703.977785
[12/06 00:32:48   1707s] eee: l::6 avDens::0.051501 usedTrk::32705.396704 availTrk::635040.000000 sigTrk::32705.396704
[12/06 00:32:48   1707s] eee: l::7 avDens::0.242480 usedTrk::72278.466668 availTrk::298080.000000 sigTrk::72278.466668
[12/06 00:32:48   1707s] eee: l::8 avDens::0.216493 usedTrk::12659.944457 availTrk::58477.500000 sigTrk::12659.944457
[12/06 00:32:48   1707s] eee: l::9 avDens::0.133845 usedTrk::4872.633339 availTrk::36405.000000 sigTrk::4872.633339
[12/06 00:32:48   1707s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:32:48   1707s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:32:49   1707s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.353351 uaWl=1.000000 uaWlH=0.641122 aWlH=0.000000 lMod=0 pMax=0.915100 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 00:32:49   1707s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3505.438M)
[12/06 00:32:49   1707s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 00:32:49   1707s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 00:32:49   1708s]     Leaving CCOpt scope - Initializing placement interface...
[12/06 00:32:49   1708s] OPERPROF: Starting DPlace-Init at level 1, MEM:3505.4M, EPOCH TIME: 1733463169.810156
[12/06 00:32:49   1708s] Processing tracks to init pin-track alignment.
[12/06 00:32:49   1708s] z: 2, totalTracks: 1
[12/06 00:32:49   1708s] z: 4, totalTracks: 1
[12/06 00:32:49   1708s] z: 6, totalTracks: 1
[12/06 00:32:49   1708s] z: 8, totalTracks: 1
[12/06 00:32:49   1708s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:32:49   1708s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3505.4M, EPOCH TIME: 1733463169.893219
[12/06 00:32:49   1708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:49   1708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:32:49   1708s] 
[12/06 00:32:49   1708s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:32:49   1708s] OPERPROF:     Starting CMU at level 3, MEM:3505.4M, EPOCH TIME: 1733463169.980429
[12/06 00:32:49   1708s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3505.4M, EPOCH TIME: 1733463169.985789
[12/06 00:32:49   1708s] 
[12/06 00:32:49   1708s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:32:50   1708s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:3505.4M, EPOCH TIME: 1733463170.003514
[12/06 00:32:50   1708s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3505.4M, EPOCH TIME: 1733463170.003573
[12/06 00:32:50   1708s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3505.4M, EPOCH TIME: 1733463170.004034
[12/06 00:32:50   1708s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3505.4MB).
[12/06 00:32:50   1708s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.221, MEM:3505.4M, EPOCH TIME: 1733463170.030741
[12/06 00:32:50   1708s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 00:32:50   1708s]     Legalizer reserving space for clock trees
[12/06 00:32:50   1708s]     Calling post conditioning for eGRPC...
[12/06 00:32:50   1708s]       eGRPC...
[12/06 00:32:50   1708s]         eGRPC active optimizations:
[12/06 00:32:50   1708s]          - Move Down
[12/06 00:32:50   1708s]          - Downsizing before DRV sizing
[12/06 00:32:50   1708s]          - DRV fixing with sizing
[12/06 00:32:50   1708s]          - Move to fanout
[12/06 00:32:50   1708s]          - Cloning
[12/06 00:32:50   1708s]         
[12/06 00:32:50   1708s]         Currently running CTS, using active skew data
[12/06 00:32:50   1708s]         Reset bufferability constraints...
[12/06 00:32:50   1708s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/06 00:32:50   1708s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 00:32:50   1708s] End AAE Lib Interpolated Model. (MEM=3505.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:32:51   1709s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 00:32:51   1709s]         Reset bufferability constraints done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 00:32:51   1710s]         Clock DAG stats eGRPC initial state:
[12/06 00:32:51   1710s]           cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:51   1710s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:51   1710s]           misc counts      : r=1, pp=0
[12/06 00:32:51   1710s]           cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
[12/06 00:32:51   1710s]           cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
[12/06 00:32:51   1710s]           sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:51   1710s]           wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
[12/06 00:32:51   1710s]           wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
[12/06 00:32:51   1710s]           hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
[12/06 00:32:51   1710s]         Clock DAG net violations eGRPC initial state:
[12/06 00:32:51   1710s]           Remaining Transition : {count=11, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, ...]} avg=0.000ns sd=0.000ns sum=0.005ns
[12/06 00:32:51   1710s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/06 00:32:51   1710s]           Trunk : target=0.089ns count=68 avg=0.066ns sd=0.017ns min=0.004ns max=0.091ns {11 <= 0.054ns, 29 <= 0.072ns, 18 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:51   1710s]           Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.090ns {0 <= 0.054ns, 94 <= 0.072ns, 366 <= 0.081ns, 113 <= 0.085ns, 75 <= 0.089ns} {10 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:51   1710s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/06 00:32:51   1710s]            Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:32:52   1710s]         Clock DAG hash eGRPC initial state: 4365487974250733907 11243782060519871629
[12/06 00:32:52   1710s]         CTS services accumulated run-time stats eGRPC initial state:
[12/06 00:32:52   1710s]           delay calculator: calls=91055, total_wall_time=8.623s, mean_wall_time=0.095ms
[12/06 00:32:52   1710s]           legalizer: calls=62915, total_wall_time=1.546s, mean_wall_time=0.025ms
[12/06 00:32:52   1710s]           steiner router: calls=61740, total_wall_time=26.077s, mean_wall_time=0.422ms
[12/06 00:32:52   1710s]         Primary reporting skew groups eGRPC initial state:
[12/06 00:32:52   1710s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.448, avg=0.421, sd=0.012], skew [0.054 vs 0.052*], 99.9% {0.394, 0.446} (wid=0.070 ws=0.062) (gid=0.419 gs=0.084)
[12/06 00:32:52   1711s]               min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:32:52   1711s]               max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][4]/CP
[12/06 00:32:53   1711s]         Skew group summary eGRPC initial state:
[12/06 00:32:53   1711s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.448, avg=0.421, sd=0.012], skew [0.054 vs 0.052*], 99.9% {0.394, 0.446} (wid=0.070 ws=0.062) (gid=0.419 gs=0.084)
[12/06 00:32:53   1711s]         eGRPC Moving buffers...
[12/06 00:32:53   1711s]           Clock DAG hash before 'eGRPC Moving buffers': 4365487974250733907 11243782060519871629
[12/06 00:32:53   1711s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/06 00:32:53   1711s]             delay calculator: calls=91055, total_wall_time=8.623s, mean_wall_time=0.095ms
[12/06 00:32:53   1711s]             legalizer: calls=62915, total_wall_time=1.546s, mean_wall_time=0.025ms
[12/06 00:32:53   1711s]             steiner router: calls=61740, total_wall_time=26.077s, mean_wall_time=0.422ms
[12/06 00:32:53   1711s]           Violation analysis...
[12/06 00:32:53   1711s]           Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 00:32:53   1711s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:32:53   1712s]           
[12/06 00:32:53   1712s]             Nodes to move:         1
[12/06 00:32:53   1712s]             Processed:             1
[12/06 00:32:53   1712s]             Moved (slew improved): 0
[12/06 00:32:53   1712s]             Moved (slew fixed):    0
[12/06 00:32:53   1712s]             Not moved:             1
[12/06 00:32:54   1712s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/06 00:32:54   1712s]             cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:54   1712s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:54   1712s]             misc counts      : r=1, pp=0
[12/06 00:32:54   1712s]             cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
[12/06 00:32:54   1712s]             cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
[12/06 00:32:54   1712s]             sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:54   1712s]             wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
[12/06 00:32:54   1712s]             wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
[12/06 00:32:54   1712s]             hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
[12/06 00:32:54   1712s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/06 00:32:54   1712s]             Remaining Transition : {count=11, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, ...]} avg=0.000ns sd=0.000ns sum=0.005ns
[12/06 00:32:54   1712s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/06 00:32:54   1712s]             Trunk : target=0.089ns count=68 avg=0.066ns sd=0.017ns min=0.004ns max=0.091ns {11 <= 0.054ns, 29 <= 0.072ns, 18 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:54   1712s]             Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.090ns {0 <= 0.054ns, 94 <= 0.072ns, 366 <= 0.081ns, 113 <= 0.085ns, 75 <= 0.089ns} {10 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:54   1712s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/06 00:32:54   1712s]              Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:32:54   1712s]           Clock DAG hash after 'eGRPC Moving buffers': 4365487974250733907 11243782060519871629
[12/06 00:32:54   1712s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/06 00:32:54   1712s]             delay calculator: calls=91058, total_wall_time=8.623s, mean_wall_time=0.095ms
[12/06 00:32:54   1712s]             legalizer: calls=62918, total_wall_time=1.548s, mean_wall_time=0.025ms
[12/06 00:32:54   1712s]             steiner router: calls=61741, total_wall_time=26.077s, mean_wall_time=0.422ms
[12/06 00:32:54   1712s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/06 00:32:54   1712s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.448], skew [0.054 vs 0.052*]
[12/06 00:32:54   1712s]                 min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:32:54   1712s]                 max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][4]/CP
[12/06 00:32:54   1712s]           Skew group summary after 'eGRPC Moving buffers':
[12/06 00:32:54   1712s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.448], skew [0.054 vs 0.052*]
[12/06 00:32:54   1712s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:32:54   1712s]         eGRPC Moving buffers done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 00:32:54   1712s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/06 00:32:54   1712s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4365487974250733907 11243782060519871629
[12/06 00:32:54   1712s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 00:32:54   1712s]             delay calculator: calls=91058, total_wall_time=8.623s, mean_wall_time=0.095ms
[12/06 00:32:54   1712s]             legalizer: calls=62918, total_wall_time=1.548s, mean_wall_time=0.025ms
[12/06 00:32:54   1712s]             steiner router: calls=61741, total_wall_time=26.077s, mean_wall_time=0.422ms
[12/06 00:32:54   1712s]           Artificially removing long paths...
[12/06 00:32:54   1712s]             Clock DAG hash before 'Artificially removing long paths': 4365487974250733907 11243782060519871629
[12/06 00:32:54   1712s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/06 00:32:54   1712s]               delay calculator: calls=91058, total_wall_time=8.623s, mean_wall_time=0.095ms
[12/06 00:32:54   1712s]               legalizer: calls=62918, total_wall_time=1.548s, mean_wall_time=0.025ms
[12/06 00:32:54   1712s]               steiner router: calls=61741, total_wall_time=26.077s, mean_wall_time=0.422ms
[12/06 00:32:54   1713s]             Artificially shortened 167 long paths. The largest offset applied was 0.004ns.
[12/06 00:32:54   1713s]             
[12/06 00:32:54   1713s]             
[12/06 00:32:54   1713s]             Skew Group Offsets:
[12/06 00:32:54   1713s]             
[12/06 00:32:54   1713s]             -------------------------------------------------------------------------------------------------------------
[12/06 00:32:54   1713s]             Skew Group                         Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/06 00:32:54   1713s]                                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/06 00:32:54   1713s]             -------------------------------------------------------------------------------------------------------------
[12/06 00:32:54   1713s]             ideal_clock/functional_wcl_fast    58160      167        0.287%      0.004ns       0.448ns         0.444ns
[12/06 00:32:54   1713s]             -------------------------------------------------------------------------------------------------------------
[12/06 00:32:54   1713s]             
[12/06 00:32:54   1713s]             Offsets Histogram:
[12/06 00:32:54   1713s]             
[12/06 00:32:54   1713s]             -------------------------------
[12/06 00:32:54   1713s]             From (ns)    To (ns)      Count
[12/06 00:32:54   1713s]             -------------------------------
[12/06 00:32:54   1713s]             below          0.000        16
[12/06 00:32:54   1713s]               0.000      and above     151
[12/06 00:32:54   1713s]             -------------------------------
[12/06 00:32:54   1713s]             
[12/06 00:32:54   1713s]             Mean=0.002ns Median=0.001ns Std.Dev=0.002ns
[12/06 00:32:54   1713s]             
[12/06 00:32:54   1713s]             
[12/06 00:32:54   1713s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:32:54   1713s]           Artificially removing long paths done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 00:32:54   1713s]           Modifying slew-target multiplier from 1 to 0.9
[12/06 00:32:54   1713s]           Downsizing prefiltering...
[12/06 00:32:55   1713s]           Downsizing prefiltering done.
[12/06 00:32:55   1713s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:32:56   1714s]           DoDownSizing Summary : numSized = 8, numUnchanged = 135, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 543, numSkippedDueToCloseToSkewTarget = 40
[12/06 00:32:56   1714s]           CCOpt-eGRPC Downsizing: considered: 143, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 143, unsuccessful: 0, sized: 8
[12/06 00:32:56   1714s]           Downsizing prefiltering...
[12/06 00:32:56   1714s]           Downsizing prefiltering done.
[12/06 00:32:56   1714s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:32:56   1714s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 5, numSkippedDueToCloseToSkewTarget = 1
[12/06 00:32:56   1714s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[12/06 00:32:56   1714s]           Reverting slew-target multiplier from 0.9 to 1
[12/06 00:32:56   1714s]           Reverting Artificially removing long paths...
[12/06 00:32:56   1714s]             Clock DAG hash before 'Reverting Artificially removing long paths': 7186195036715260170 15538347866114230596
[12/06 00:32:56   1714s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[12/06 00:32:56   1714s]               delay calculator: calls=94102, total_wall_time=8.704s, mean_wall_time=0.092ms
[12/06 00:32:56   1714s]               legalizer: calls=63074, total_wall_time=1.554s, mean_wall_time=0.025ms
[12/06 00:32:56   1714s]               steiner router: calls=64315, total_wall_time=26.090s, mean_wall_time=0.406ms
[12/06 00:32:56   1714s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:32:56   1714s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 00:32:56   1715s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 00:32:56   1715s]             cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:56   1715s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:56   1715s]             misc counts      : r=1, pp=0
[12/06 00:32:56   1715s]             cell areas       : b=6228.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6228.720um^2
[12/06 00:32:56   1715s]             cell capacitance : b=2.941pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.941pF
[12/06 00:32:56   1715s]             sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:56   1715s]             wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
[12/06 00:32:56   1715s]             wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
[12/06 00:32:56   1715s]             hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
[12/06 00:32:56   1715s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 00:32:56   1715s]             Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.005ns
[12/06 00:32:56   1715s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 00:32:56   1715s]             Trunk : target=0.089ns count=68 avg=0.067ns sd=0.016ns min=0.004ns max=0.091ns {10 <= 0.054ns, 31 <= 0.072ns, 17 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:56   1715s]             Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.063ns max=0.090ns {0 <= 0.054ns, 89 <= 0.072ns, 371 <= 0.081ns, 113 <= 0.085ns, 76 <= 0.089ns} {9 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:56   1715s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/06 00:32:56   1715s]              Bufs: CKBD16: 251 CKBD12: 457 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:32:56   1715s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7186195036715260170 15538347866114230596
[12/06 00:32:56   1715s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 00:32:56   1715s]             delay calculator: calls=94102, total_wall_time=8.704s, mean_wall_time=0.092ms
[12/06 00:32:56   1715s]             legalizer: calls=63074, total_wall_time=1.554s, mean_wall_time=0.025ms
[12/06 00:32:56   1715s]             steiner router: calls=64315, total_wall_time=26.090s, mean_wall_time=0.406ms
[12/06 00:32:56   1715s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 00:32:56   1715s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
[12/06 00:32:57   1715s]                 min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:32:57   1715s]                 max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][4]/CP
[12/06 00:32:57   1715s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 00:32:57   1715s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
[12/06 00:32:57   1715s]           Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:32:57   1715s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/06 00:32:57   1715s]         eGRPC Fixing DRVs...
[12/06 00:32:57   1715s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7186195036715260170 15538347866114230596
[12/06 00:32:57   1715s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/06 00:32:57   1715s]             delay calculator: calls=94102, total_wall_time=8.704s, mean_wall_time=0.092ms
[12/06 00:32:57   1715s]             legalizer: calls=63074, total_wall_time=1.554s, mean_wall_time=0.025ms
[12/06 00:32:57   1715s]             steiner router: calls=64315, total_wall_time=26.090s, mean_wall_time=0.406ms
[12/06 00:32:57   1715s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:32:57   1715s]           CCOpt-eGRPC: considered: 726, tested: 726, violation detected: 10, violation ignored (due to small violation): 10, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/06 00:32:57   1715s]           
[12/06 00:32:57   1715s]           Statistics: Fix DRVs (cell sizing):
[12/06 00:32:57   1715s]           ===================================
[12/06 00:32:57   1715s]           
[12/06 00:32:57   1715s]           Cell changes by Net Type:
[12/06 00:32:57   1715s]           
[12/06 00:32:57   1715s]           -------------------------------------------------------------------------------------------------
[12/06 00:32:57   1715s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/06 00:32:57   1715s]           -------------------------------------------------------------------------------------------------
[12/06 00:32:57   1715s]           top                0            0           0            0                    0                0
[12/06 00:32:57   1715s]           trunk              0            0           0            0                    0                0
[12/06 00:32:57   1715s]           leaf               0            0           0            0                    0                0
[12/06 00:32:57   1715s]           -------------------------------------------------------------------------------------------------
[12/06 00:32:57   1715s]           Total              0            0           0            0                    0                0
[12/06 00:32:57   1715s]           -------------------------------------------------------------------------------------------------
[12/06 00:32:57   1715s]           
[12/06 00:32:57   1715s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/06 00:32:57   1715s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/06 00:32:57   1715s]           
[12/06 00:32:57   1715s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/06 00:32:57   1715s]             cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:57   1715s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:57   1715s]             misc counts      : r=1, pp=0
[12/06 00:32:57   1715s]             cell areas       : b=6228.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6228.720um^2
[12/06 00:32:57   1715s]             cell capacitance : b=2.941pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.941pF
[12/06 00:32:57   1715s]             sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:57   1715s]             wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
[12/06 00:32:57   1715s]             wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
[12/06 00:32:57   1715s]             hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
[12/06 00:32:57   1715s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/06 00:32:57   1715s]             Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.005ns
[12/06 00:32:57   1715s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/06 00:32:57   1715s]             Trunk : target=0.089ns count=68 avg=0.067ns sd=0.016ns min=0.004ns max=0.091ns {10 <= 0.054ns, 31 <= 0.072ns, 17 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:57   1715s]             Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.063ns max=0.090ns {0 <= 0.054ns, 89 <= 0.072ns, 371 <= 0.081ns, 113 <= 0.085ns, 76 <= 0.089ns} {9 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:57   1715s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/06 00:32:57   1715s]              Bufs: CKBD16: 251 CKBD12: 457 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:32:57   1716s]           Clock DAG hash after 'eGRPC Fixing DRVs': 7186195036715260170 15538347866114230596
[12/06 00:32:57   1716s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/06 00:32:57   1716s]             delay calculator: calls=94102, total_wall_time=8.704s, mean_wall_time=0.092ms
[12/06 00:32:57   1716s]             legalizer: calls=63074, total_wall_time=1.554s, mean_wall_time=0.025ms
[12/06 00:32:57   1716s]             steiner router: calls=64315, total_wall_time=26.090s, mean_wall_time=0.406ms
[12/06 00:32:57   1716s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/06 00:32:57   1716s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
[12/06 00:32:57   1716s]                 min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:32:57   1716s]                 max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][4]/CP
[12/06 00:32:57   1716s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/06 00:32:57   1716s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
[12/06 00:32:57   1716s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:32:57   1716s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         Slew Diagnostics: After DRV fixing
[12/06 00:32:57   1716s]         ==================================
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         Global Causes:
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         -------------------------------------
[12/06 00:32:57   1716s]         Cause
[12/06 00:32:57   1716s]         -------------------------------------
[12/06 00:32:57   1716s]         DRV fixing with buffering is disabled
[12/06 00:32:57   1716s]         -------------------------------------
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         Top 5 overslews:
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         ----------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:32:57   1716s]         Overslew    Causes                                      Driving Pin
[12/06 00:32:57   1716s]         ----------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:32:57   1716s]         0.001ns     Violation below threshold for DRV sizing    CTS_ccl_buf_00720/Z
[12/06 00:32:57   1716s]         0.001ns     Violation below threshold for DRV sizing    ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00425/Z
[12/06 00:32:57   1716s]         0.001ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00086/Z
[12/06 00:32:57   1716s]         0.001ns     Violation below threshold for DRV sizing    ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00437/Z
[12/06 00:32:57   1716s]         0.000ns     Violation below threshold for DRV sizing    ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_00552/Z
[12/06 00:32:57   1716s]         ----------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         ------------------------------------------------------
[12/06 00:32:57   1716s]         Cause                                       Occurences
[12/06 00:32:57   1716s]         ------------------------------------------------------
[12/06 00:32:57   1716s]         Violation below threshold for DRV sizing        10
[12/06 00:32:57   1716s]         ------------------------------------------------------
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         Violation diagnostics counts from the 10 nodes that have violations:
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         ------------------------------------------------------
[12/06 00:32:57   1716s]         Cause                                       Occurences
[12/06 00:32:57   1716s]         ------------------------------------------------------
[12/06 00:32:57   1716s]         Violation below threshold for DRV sizing        10
[12/06 00:32:57   1716s]         ------------------------------------------------------
[12/06 00:32:57   1716s]         
[12/06 00:32:57   1716s]         Reconnecting optimized routes...
[12/06 00:32:57   1716s]         Reset timing graph...
[12/06 00:32:57   1716s] Ignoring AAE DB Resetting ...
[12/06 00:32:57   1716s]         Reset timing graph done.
[12/06 00:32:58   1716s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/06 00:32:58   1716s]         Reconnecting optimized routes done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 00:32:58   1716s]         Violation analysis...
[12/06 00:32:58   1716s] End AAE Lib Interpolated Model. (MEM=3543.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:32:58   1716s]         Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 00:32:58   1716s]         Moving clock insts towards fanout...
[12/06 00:32:59   1717s]         Move to sink centre: considered=10, unsuccessful=0, alreadyClose=0, noImprovementFound=10, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[12/06 00:32:59   1717s]         Moving clock insts towards fanout done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 00:32:59   1717s]         Clock instances to consider for cloning: 0
[12/06 00:32:59   1717s]         Reset timing graph...
[12/06 00:32:59   1717s] Ignoring AAE DB Resetting ...
[12/06 00:32:59   1717s]         Reset timing graph done.
[12/06 00:32:59   1717s]         Set dirty flag on 8 instances, 16 nets
[12/06 00:32:59   1717s] End AAE Lib Interpolated Model. (MEM=3543.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:32:59   1718s]         Clock DAG stats before routing clock trees:
[12/06 00:32:59   1718s]           cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:32:59   1718s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:32:59   1718s]           misc counts      : r=1, pp=0
[12/06 00:32:59   1718s]           cell areas       : b=6228.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6228.720um^2
[12/06 00:32:59   1718s]           cell capacitance : b=2.941pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.941pF
[12/06 00:32:59   1718s]           sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:32:59   1718s]           wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
[12/06 00:32:59   1718s]           wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
[12/06 00:32:59   1718s]           hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
[12/06 00:32:59   1718s]         Clock DAG net violations before routing clock trees:
[12/06 00:32:59   1718s]           Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.005ns
[12/06 00:32:59   1718s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/06 00:32:59   1718s]           Trunk : target=0.089ns count=68 avg=0.067ns sd=0.016ns min=0.004ns max=0.091ns {10 <= 0.054ns, 31 <= 0.072ns, 17 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:59   1718s]           Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.063ns max=0.090ns {0 <= 0.054ns, 89 <= 0.072ns, 371 <= 0.081ns, 113 <= 0.085ns, 76 <= 0.089ns} {9 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:32:59   1718s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/06 00:32:59   1718s]            Bufs: CKBD16: 251 CKBD12: 457 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:33:00   1718s]         Clock DAG hash before routing clock trees: 7186195036715260170 15538347866114230596
[12/06 00:33:00   1718s]         CTS services accumulated run-time stats before routing clock trees:
[12/06 00:33:00   1718s]           delay calculator: calls=94762, total_wall_time=8.774s, mean_wall_time=0.093ms
[12/06 00:33:00   1718s]           legalizer: calls=63122, total_wall_time=1.555s, mean_wall_time=0.025ms
[12/06 00:33:00   1718s]           steiner router: calls=64432, total_wall_time=26.144s, mean_wall_time=0.406ms
[12/06 00:33:00   1718s]         Primary reporting skew groups before routing clock trees:
[12/06 00:33:00   1718s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447, avg=0.422, sd=0.012], skew [0.053 vs 0.052*], 99.9% {0.394, 0.446} (wid=0.070 ws=0.062) (gid=0.429 gs=0.095)
[12/06 00:33:00   1718s]               min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:33:00   1718s]               max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[2][4]/CP
[12/06 00:33:00   1718s]         Skew group summary before routing clock trees:
[12/06 00:33:00   1718s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447, avg=0.422, sd=0.012], skew [0.053 vs 0.052*], 99.9% {0.394, 0.446} (wid=0.070 ws=0.062) (gid=0.429 gs=0.095)
[12/06 00:33:00   1718s]       eGRPC done.
[12/06 00:33:00   1718s]     Calling post conditioning for eGRPC done.
[12/06 00:33:00   1718s]   eGR Post Conditioning loop iteration 0 done.
[12/06 00:33:00   1718s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/06 00:33:00   1718s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 00:33:00   1718s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3553.1M, EPOCH TIME: 1733463180.595022
[12/06 00:33:00   1718s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:00   1718s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:00   1719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:00   1719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:00   1719s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.285, REAL:0.285, MEM:3507.1M, EPOCH TIME: 1733463180.880306
[12/06 00:33:00   1719s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 00:33:00   1719s]   Leaving CCOpt scope - ClockRefiner...
[12/06 00:33:00   1719s]   Assigned high priority to 0 instances.
[12/06 00:33:00   1719s]   Soft fixed 725 clock instances.
[12/06 00:33:00   1719s]   Performing Single Pass Refine Place.
[12/06 00:33:00   1719s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/06 00:33:00   1719s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3497.6M, EPOCH TIME: 1733463180.937308
[12/06 00:33:00   1719s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3497.6M, EPOCH TIME: 1733463180.937402
[12/06 00:33:00   1719s] Processing tracks to init pin-track alignment.
[12/06 00:33:00   1719s] z: 2, totalTracks: 1
[12/06 00:33:00   1719s] z: 4, totalTracks: 1
[12/06 00:33:00   1719s] z: 6, totalTracks: 1
[12/06 00:33:00   1719s] z: 8, totalTracks: 1
[12/06 00:33:00   1719s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:33:01   1719s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3497.6M, EPOCH TIME: 1733463181.015652
[12/06 00:33:01   1719s] Info: 725 insts are soft-fixed.
[12/06 00:33:01   1719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:01   1719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:01   1719s] 
[12/06 00:33:01   1719s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:33:01   1719s] OPERPROF:       Starting CMU at level 4, MEM:3497.6M, EPOCH TIME: 1733463181.104010
[12/06 00:33:01   1719s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3497.6M, EPOCH TIME: 1733463181.109305
[12/06 00:33:01   1719s] 
[12/06 00:33:01   1719s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:33:01   1719s] Info: 725 insts are soft-fixed.
[12/06 00:33:01   1719s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.114, REAL:0.114, MEM:3497.6M, EPOCH TIME: 1733463181.129957
[12/06 00:33:01   1719s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3497.6M, EPOCH TIME: 1733463181.130008
[12/06 00:33:01   1719s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3497.6M, EPOCH TIME: 1733463181.130659
[12/06 00:33:01   1719s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3497.6MB).
[12/06 00:33:01   1719s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.219, REAL:0.220, MEM:3497.6M, EPOCH TIME: 1733463181.157164
[12/06 00:33:01   1719s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.219, REAL:0.220, MEM:3497.6M, EPOCH TIME: 1733463181.157195
[12/06 00:33:01   1719s] TDRefine: refinePlace mode is spiral
[12/06 00:33:01   1719s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1011052.5
[12/06 00:33:01   1719s] OPERPROF: Starting RefinePlace at level 1, MEM:3497.6M, EPOCH TIME: 1733463181.157281
[12/06 00:33:01   1719s] *** Starting refinePlace (0:28:39 mem=3497.6M) ***
[12/06 00:33:01   1719s] Total net bbox length = 4.600e+06 (2.340e+06 2.261e+06) (ext = 1.904e+04)
[12/06 00:33:01   1719s] 
[12/06 00:33:01   1719s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:33:01   1719s] Info: 725 insts are soft-fixed.
[12/06 00:33:01   1719s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:33:01   1719s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:33:01   1719s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:33:01   1719s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:33:01   1719s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:33:01   1719s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3497.6M, EPOCH TIME: 1733463181.352817
[12/06 00:33:01   1719s] Starting refinePlace ...
[12/06 00:33:01   1719s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:33:01   1719s] One DDP V2 for no tweak run.
[12/06 00:33:01   1719s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:33:01   1719s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3497.6M, EPOCH TIME: 1733463181.636535
[12/06 00:33:01   1719s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:33:01   1719s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3497.6M, EPOCH TIME: 1733463181.636646
[12/06 00:33:01   1719s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3497.6M, EPOCH TIME: 1733463181.648457
[12/06 00:33:01   1719s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3497.6M, EPOCH TIME: 1733463181.648547
[12/06 00:33:01   1719s] DDP markSite nrRow 831 nrJob 831
[12/06 00:33:01   1719s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3497.6M, EPOCH TIME: 1733463181.668666
[12/06 00:33:01   1719s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3497.6M, EPOCH TIME: 1733463181.668763
[12/06 00:33:01   1719s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3497.6M, EPOCH TIME: 1733463181.733693
[12/06 00:33:01   1719s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3497.6M, EPOCH TIME: 1733463181.733788
[12/06 00:33:01   1720s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.101, REAL:0.102, MEM:3497.6M, EPOCH TIME: 1733463181.835540
[12/06 00:33:01   1720s] ** Cut row section cpu time 0:00:00.1.
[12/06 00:33:01   1720s]  ** Cut row section real time 0:00:00.0.
[12/06 00:33:01   1720s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.102, REAL:0.103, MEM:3497.6M, EPOCH TIME: 1733463181.836362
[12/06 00:33:04   1722s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 00:33:04   1722s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.2, real=0:00:03.0, mem=3497.6MB) @(0:28:40 - 0:28:43).
[12/06 00:33:04   1722s] Move report: preRPlace moves 50387 insts, mean move: 0.98 um, max move: 10.40 um 
[12/06 00:33:04   1722s] 	Max move on inst (ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1055): (714.80, 1001.00) --> (721.60, 997.40)
[12/06 00:33:04   1722s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
[12/06 00:33:04   1722s] wireLenOptFixPriorityInst 58160 inst fixed
[12/06 00:33:04   1723s] 
[12/06 00:33:04   1723s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 00:33:08   1727s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9e601f4e08.
[12/06 00:33:08   1727s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 00:33:08   1727s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 00:33:08   1727s] [CPU] RefinePlace/Spiral (cpu=0:00:01.9, real=0:00:02.0)
[12/06 00:33:08   1727s] [CPU] RefinePlace/Commit (cpu=0:00:02.2, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.2, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 00:33:08   1727s] [CPU] RefinePlace/Legalization (cpu=0:00:04.3, real=0:00:04.0, mem=3481.6MB) @(0:28:43 - 0:28:47).
[12/06 00:33:08   1727s] Move report: Detail placement moves 50387 insts, mean move: 0.98 um, max move: 10.40 um 
[12/06 00:33:08   1727s] 	Max move on inst (ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1055): (714.80, 1001.00) --> (721.60, 997.40)
[12/06 00:33:08   1727s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 3481.6MB
[12/06 00:33:08   1727s] Statistics of distance of Instance movement in refine placement:
[12/06 00:33:08   1727s]   maximum (X+Y) =        10.40 um
[12/06 00:33:08   1727s]   inst (ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1055) with max move: (714.8, 1001) -> (721.6, 997.4)
[12/06 00:33:08   1727s]   mean    (X+Y) =         0.98 um
[12/06 00:33:08   1727s] Summary Report:
[12/06 00:33:08   1727s] Instances move: 50387 (out of 105009 movable)
[12/06 00:33:08   1727s] Instances flipped: 0
[12/06 00:33:08   1727s] Mean displacement: 0.98 um
[12/06 00:33:08   1727s] Max displacement: 10.40 um (Instance: ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1055) (714.8, 1001) -> (721.6, 997.4)
[12/06 00:33:08   1727s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
[12/06 00:33:08   1727s] Total instances moved : 50387
[12/06 00:33:09   1727s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.631, REAL:7.656, MEM:3481.6M, EPOCH TIME: 1733463189.008680
[12/06 00:33:09   1727s] Total net bbox length = 4.621e+06 (2.355e+06 2.266e+06) (ext = 1.903e+04)
[12/06 00:33:09   1727s] Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 3481.6MB
[12/06 00:33:09   1727s] [CPU] RefinePlace/total (cpu=0:00:07.8, real=0:00:08.0, mem=3481.6MB) @(0:28:39 - 0:28:47).
[12/06 00:33:09   1727s] *** Finished refinePlace (0:28:47 mem=3481.6M) ***
[12/06 00:33:09   1727s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1011052.5
[12/06 00:33:09   1727s] OPERPROF: Finished RefinePlace at level 1, CPU:7.878, REAL:7.903, MEM:3481.6M, EPOCH TIME: 1733463189.060573
[12/06 00:33:09   1727s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3481.6M, EPOCH TIME: 1733463189.060621
[12/06 00:33:09   1727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:105009).
[12/06 00:33:09   1727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:09   1727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:09   1727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:33:09   1727s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.314, REAL:0.315, MEM:3432.6M, EPOCH TIME: 1733463189.375683
[12/06 00:33:09   1727s]   ClockRefiner summary
[12/06 00:33:09   1727s]   All clock instances: Moved 28217, flipped 3277 and cell swapped 0 (out of a total of 58885).
[12/06 00:33:09   1727s]   The largest move was 8.8 um for ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[3].
[12/06 00:33:09   1727s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 725).
[12/06 00:33:09   1727s]   Clock sinks: Moved 28217, flipped 3277 and cell swapped 0 (out of a total of 58160).
[12/06 00:33:09   1727s]   The largest move was 8.8 um for ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[3].
[12/06 00:33:09   1727s]   Restoring pStatusCts on 725 clock instances.
[12/06 00:33:09   1727s]   Revert refine place priority changes on 0 instances.
[12/06 00:33:09   1727s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.5 real=0:00:08.5)
[12/06 00:33:09   1727s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:28.7 real=0:00:28.7)
[12/06 00:33:09   1727s]   CCOpt::Phase::Routing...
[12/06 00:33:09   1727s]   Clock implementation routing...
[12/06 00:33:09   1727s]     Leaving CCOpt scope - Routing Tools...
[12/06 00:33:09   1728s] Net route status summary:
[12/06 00:33:09   1728s]   Clock:       726 (unrouted=0, trialRouted=0, noStatus=0, routed=726, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:33:09   1728s]   Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:33:11   1729s]     Routing using eGR in eGR->NR Step...
[12/06 00:33:11   1729s]       Early Global Route - eGR->Nr High Frequency step...
[12/06 00:33:11   1729s] (ccopt eGR): There are 726 nets to be routed. 0 nets have skip routing designation.
[12/06 00:33:11   1729s] (ccopt eGR): There are 726 nets for routing of which 726 have one or more fixed wires.
[12/06 00:33:11   1729s] (ccopt eGR): Start to route 726 all nets
[12/06 00:33:11   1729s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3442.68 MB )
[12/06 00:33:11   1729s] (I)      ==================== Layers =====================
[12/06 00:33:11   1729s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:33:11   1729s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:33:11   1729s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:33:11   1729s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:33:11   1729s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:33:11   1729s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:33:11   1729s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:33:11   1729s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:33:11   1729s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:33:11   1729s] (I)      Started Import and model ( Curr Mem: 3442.68 MB )
[12/06 00:33:11   1729s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:33:11   1729s] (I)      == Non-default Options ==
[12/06 00:33:11   1729s] (I)      Clean congestion better                            : true
[12/06 00:33:11   1729s] (I)      Estimate vias on DPT layer                         : true
[12/06 00:33:11   1729s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 00:33:11   1729s] (I)      Layer constraints as soft constraints              : true
[12/06 00:33:11   1729s] (I)      Soft top layer                                     : true
[12/06 00:33:11   1729s] (I)      Skip prospective layer relax nets                  : true
[12/06 00:33:11   1729s] (I)      Better NDR handling                                : true
[12/06 00:33:11   1729s] (I)      Improved NDR modeling in LA                        : true
[12/06 00:33:11   1729s] (I)      Routing cost fix for NDR handling                  : true
[12/06 00:33:11   1729s] (I)      Block tracks for preroutes                         : true
[12/06 00:33:11   1729s] (I)      Assign IRoute by net group key                     : true
[12/06 00:33:11   1729s] (I)      Block unroutable channels                          : true
[12/06 00:33:11   1729s] (I)      Block unroutable channels 3D                       : true
[12/06 00:33:11   1729s] (I)      Bound layer relaxed segment wl                     : true
[12/06 00:33:11   1729s] (I)      Blocked pin reach length threshold                 : 2
[12/06 00:33:11   1729s] (I)      Check blockage within NDR space in TA              : true
[12/06 00:33:11   1729s] (I)      Skip must join for term with via pillar            : true
[12/06 00:33:11   1729s] (I)      Model find APA for IO pin                          : true
[12/06 00:33:11   1729s] (I)      On pin location for off pin term                   : true
[12/06 00:33:11   1729s] (I)      Handle EOL spacing                                 : true
[12/06 00:33:11   1729s] (I)      Merge PG vias by gap                               : true
[12/06 00:33:11   1729s] (I)      Maximum routing layer                              : 10
[12/06 00:33:11   1729s] (I)      Route selected nets only                           : true
[12/06 00:33:11   1729s] (I)      Refine MST                                         : true
[12/06 00:33:11   1729s] (I)      Honor PRL                                          : true
[12/06 00:33:11   1729s] (I)      Strong congestion aware                            : true
[12/06 00:33:11   1729s] (I)      Improved initial location for IRoutes              : true
[12/06 00:33:11   1729s] (I)      Multi panel TA                                     : true
[12/06 00:33:11   1729s] (I)      Penalize wire overlap                              : true
[12/06 00:33:11   1729s] (I)      Expand small instance blockage                     : true
[12/06 00:33:11   1729s] (I)      Reduce via in TA                                   : true
[12/06 00:33:11   1729s] (I)      SS-aware routing                                   : true
[12/06 00:33:11   1729s] (I)      Improve tree edge sharing                          : true
[12/06 00:33:11   1729s] (I)      Improve 2D via estimation                          : true
[12/06 00:33:11   1729s] (I)      Refine Steiner tree                                : true
[12/06 00:33:11   1729s] (I)      Build spine tree                                   : true
[12/06 00:33:11   1729s] (I)      Model pass through capacity                        : true
[12/06 00:33:11   1729s] (I)      Extend blockages by a half GCell                   : true
[12/06 00:33:11   1729s] (I)      Consider pin shapes                                : true
[12/06 00:33:11   1729s] (I)      Consider pin shapes for all nodes                  : true
[12/06 00:33:11   1729s] (I)      Consider NR APA                                    : true
[12/06 00:33:11   1729s] (I)      Consider IO pin shape                              : true
[12/06 00:33:11   1729s] (I)      Fix pin connection bug                             : true
[12/06 00:33:11   1729s] (I)      Consider layer RC for local wires                  : true
[12/06 00:33:11   1729s] (I)      Route to clock mesh pin                            : true
[12/06 00:33:11   1729s] (I)      LA-aware pin escape length                         : 2
[12/06 00:33:11   1729s] (I)      Connect multiple ports                             : true
[12/06 00:33:11   1729s] (I)      Split for must join                                : true
[12/06 00:33:11   1729s] (I)      Number of threads                                  : 1
[12/06 00:33:11   1729s] (I)      Routing effort level                               : 10000
[12/06 00:33:11   1729s] (I)      Prefer layer length threshold                      : 8
[12/06 00:33:11   1729s] (I)      Overflow penalty cost                              : 10
[12/06 00:33:11   1729s] (I)      A-star cost                                        : 0.300000
[12/06 00:33:11   1729s] (I)      Misalignment cost                                  : 10.000000
[12/06 00:33:11   1729s] (I)      Threshold for short IRoute                         : 6
[12/06 00:33:11   1729s] (I)      Via cost during post routing                       : 1.000000
[12/06 00:33:11   1729s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 00:33:11   1729s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 00:33:11   1729s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 00:33:11   1729s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 00:33:11   1729s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 00:33:11   1729s] (I)      PG-aware similar topology routing                  : true
[12/06 00:33:11   1729s] (I)      Maze routing via cost fix                          : true
[12/06 00:33:11   1729s] (I)      Apply PRL on PG terms                              : true
[12/06 00:33:11   1729s] (I)      Apply PRL on obs objects                           : true
[12/06 00:33:11   1729s] (I)      Handle range-type spacing rules                    : true
[12/06 00:33:11   1729s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 00:33:11   1729s] (I)      Parallel spacing query fix                         : true
[12/06 00:33:11   1729s] (I)      Force source to root IR                            : true
[12/06 00:33:11   1729s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 00:33:11   1729s] (I)      Do not relax to DPT layer                          : true
[12/06 00:33:11   1729s] (I)      No DPT in post routing                             : true
[12/06 00:33:11   1729s] (I)      Modeling PG via merging fix                        : true
[12/06 00:33:11   1729s] (I)      Shield aware TA                                    : true
[12/06 00:33:11   1729s] (I)      Strong shield aware TA                             : true
[12/06 00:33:11   1729s] (I)      Overflow calculation fix in LA                     : true
[12/06 00:33:11   1729s] (I)      Post routing fix                                   : true
[12/06 00:33:11   1729s] (I)      Strong post routing                                : true
[12/06 00:33:11   1729s] (I)      NDR via pillar fix                                 : true
[12/06 00:33:11   1729s] (I)      Violation on path threshold                        : 1
[12/06 00:33:11   1729s] (I)      Pass through capacity modeling                     : true
[12/06 00:33:11   1729s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 00:33:11   1729s] (I)      Select term pin box for io pin                     : true
[12/06 00:33:11   1729s] (I)      Penalize NDR sharing                               : true
[12/06 00:33:11   1729s] (I)      Enable special modeling                            : false
[12/06 00:33:11   1729s] (I)      Keep fixed segments                                : true
[12/06 00:33:11   1729s] (I)      Reorder net groups by key                          : true
[12/06 00:33:11   1729s] (I)      Increase net scenic ratio                          : true
[12/06 00:33:11   1729s] (I)      Method to set GCell size                           : row
[12/06 00:33:11   1729s] (I)      Connect multiple ports and must join fix           : true
[12/06 00:33:11   1729s] (I)      Avoid high resistance layers                       : true
[12/06 00:33:11   1729s] (I)      Model find APA for IO pin fix                      : true
[12/06 00:33:11   1729s] (I)      Avoid connecting non-metal layers                  : true
[12/06 00:33:11   1729s] (I)      Use track pitch for NDR                            : true
[12/06 00:33:11   1729s] (I)      Enable layer relax to lower layer                  : true
[12/06 00:33:11   1729s] (I)      Enable layer relax to upper layer                  : true
[12/06 00:33:11   1729s] (I)      Top layer relaxation fix                           : true
[12/06 00:33:11   1729s] (I)      Handle non-default track width                     : false
[12/06 00:33:11   1729s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:33:11   1729s] (I)      Use row-based GCell size
[12/06 00:33:11   1729s] (I)      Use row-based GCell align
[12/06 00:33:11   1729s] (I)      layer 0 area = 168000
[12/06 00:33:11   1729s] (I)      layer 1 area = 208000
[12/06 00:33:11   1729s] (I)      layer 2 area = 208000
[12/06 00:33:11   1729s] (I)      layer 3 area = 208000
[12/06 00:33:11   1729s] (I)      layer 4 area = 208000
[12/06 00:33:11   1729s] (I)      layer 5 area = 208000
[12/06 00:33:11   1729s] (I)      layer 6 area = 208000
[12/06 00:33:11   1729s] (I)      layer 7 area = 2259999
[12/06 00:33:11   1729s] (I)      layer 8 area = 2259999
[12/06 00:33:11   1729s] (I)      layer 9 area = 0
[12/06 00:33:11   1729s] (I)      GCell unit size   : 3600
[12/06 00:33:11   1729s] (I)      GCell multiplier  : 1
[12/06 00:33:11   1729s] (I)      GCell row height  : 3600
[12/06 00:33:11   1729s] (I)      Actual row height : 3600
[12/06 00:33:11   1729s] (I)      GCell align ref   : 4000 4000
[12/06 00:33:11   1729s] [NR-eGR] Track table information for default rule: 
[12/06 00:33:11   1729s] [NR-eGR] M1 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] M2 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] M3 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] M4 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] M5 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] M6 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] M7 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] M8 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] M9 has single uniform track structure
[12/06 00:33:11   1729s] [NR-eGR] AP has single uniform track structure
[12/06 00:33:11   1729s] (I)      ================== Default via ==================
[12/06 00:33:11   1729s] (I)      +---+--------------------+----------------------+
[12/06 00:33:11   1729s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 00:33:11   1729s] (I)      +---+--------------------+----------------------+
[12/06 00:33:11   1729s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 00:33:11   1729s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 00:33:11   1729s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 00:33:11   1729s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 00:33:11   1729s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 00:33:11   1729s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 00:33:11   1729s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 00:33:11   1729s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 00:33:11   1729s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 00:33:11   1729s] (I)      +---+--------------------+----------------------+
[12/06 00:33:12   1730s] [NR-eGR] Read 2209622 PG shapes
[12/06 00:33:12   1730s] [NR-eGR] Read 0 clock shapes
[12/06 00:33:12   1730s] [NR-eGR] Read 0 other shapes
[12/06 00:33:12   1730s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:33:12   1730s] [NR-eGR] #Instance Blockages : 0
[12/06 00:33:12   1730s] [NR-eGR] #PG Blockages       : 2209622
[12/06 00:33:12   1730s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:33:12   1730s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:33:12   1730s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:33:12   1730s] [NR-eGR] #Other Blockages    : 0
[12/06 00:33:12   1730s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:33:12   1730s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 00:33:12   1730s] [NR-eGR] Read 105617 nets ( ignored 104892 )
[12/06 00:33:12   1730s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 00:33:12   1730s] (I)      early_global_route_priority property id does not exist.
[12/06 00:33:12   1730s] (I)      Read Num Blocks=2214276  Num Prerouted Wires=0  Num CS=0
[12/06 00:33:12   1730s] (I)      Layer 1 (V) : #blockages 897 : #preroutes 0
[12/06 00:33:12   1730s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 00:33:12   1730s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 00:33:12   1730s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 00:33:12   1731s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 00:33:12   1731s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 00:33:12   1731s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 00:33:12   1731s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:33:13   1731s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:33:13   1731s] (I)      Moved 0 terms for better access 
[12/06 00:33:13   1731s] (I)      Number of ignored nets                =      0
[12/06 00:33:13   1731s] (I)      Number of connected nets              =      0
[12/06 00:33:13   1731s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 00:33:13   1731s] (I)      Number of clock nets                  =    725.  Ignored: No
[12/06 00:33:13   1731s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:33:13   1731s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:33:13   1731s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:33:13   1731s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:33:13   1731s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:33:13   1731s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:33:13   1731s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:33:13   1731s] [NR-eGR] There are 725 clock nets ( 725 with NDR ).
[12/06 00:33:13   1731s] (I)      Ndr track 0 does not exist
[12/06 00:33:13   1731s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:33:13   1731s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:33:13   1731s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:33:13   1731s] (I)      Site width          :   400  (dbu)
[12/06 00:33:13   1731s] (I)      Row height          :  3600  (dbu)
[12/06 00:33:13   1731s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:33:13   1731s] (I)      GCell width         :  3600  (dbu)
[12/06 00:33:13   1731s] (I)      GCell height        :  3600  (dbu)
[12/06 00:33:13   1731s] (I)      Grid                :   834   834    10
[12/06 00:33:13   1731s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:33:13   1731s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 00:33:13   1731s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 00:33:13   1731s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:33:13   1731s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:33:13   1731s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:33:13   1731s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:33:13   1731s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:33:13   1731s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 00:33:13   1731s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:33:13   1731s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:33:13   1731s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:33:13   1731s] (I)      --------------------------------------------------------
[12/06 00:33:13   1731s] 
[12/06 00:33:13   1731s] [NR-eGR] ============ Routing rule table ============
[12/06 00:33:13   1731s] [NR-eGR] Rule id: 0  Nets: 725
[12/06 00:33:13   1731s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 00:33:13   1731s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:33:13   1731s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 00:33:13   1731s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 00:33:13   1731s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:33:13   1731s] [NR-eGR] ========================================
[12/06 00:33:13   1731s] [NR-eGR] 
[12/06 00:33:13   1731s] (I)      =============== Blocked Tracks ===============
[12/06 00:33:13   1731s] (I)      +-------+---------+----------+---------------+
[12/06 00:33:13   1731s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:33:13   1731s] (I)      +-------+---------+----------+---------------+
[12/06 00:33:13   1731s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:33:13   1731s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 00:33:13   1731s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 00:33:13   1731s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 00:33:13   1731s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 00:33:13   1731s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 00:33:13   1731s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 00:33:13   1731s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 00:33:13   1731s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 00:33:13   1731s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 00:33:13   1731s] (I)      +-------+---------+----------+---------------+
[12/06 00:33:13   1731s] (I)      Finished Import and model ( CPU: 1.83 sec, Real: 1.84 sec, Curr Mem: 3630.52 MB )
[12/06 00:33:13   1731s] (I)      Reset routing kernel
[12/06 00:33:13   1731s] (I)      Started Global Routing ( Curr Mem: 3630.52 MB )
[12/06 00:33:13   1731s] (I)      totalPins=59609  totalGlobalPin=59464 (99.76%)
[12/06 00:33:13   1731s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 00:33:13   1731s] [NR-eGR] Layer group 1: route 725 net(s) in layer range [3, 4]
[12/06 00:33:13   1731s] (I)      
[12/06 00:33:13   1731s] (I)      ============  Phase 1a Route ============
[12/06 00:33:13   1731s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:33:13   1731s] (I)      Usage: 112380 = (51462 H, 60918 V) = (1.23% H, 1.35% V) = (9.263e+04um H, 1.097e+05um V)
[12/06 00:33:13   1731s] (I)      
[12/06 00:33:13   1731s] (I)      ============  Phase 1b Route ============
[12/06 00:33:13   1731s] (I)      Usage: 112373 = (51453 H, 60920 V) = (1.23% H, 1.35% V) = (9.262e+04um H, 1.097e+05um V)
[12/06 00:33:13   1731s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.022714e+05um
[12/06 00:33:13   1731s] (I)      
[12/06 00:33:13   1731s] (I)      ============  Phase 1c Route ============
[12/06 00:33:13   1731s] (I)      Level2 Grid: 167 x 167
[12/06 00:33:13   1731s] (I)      Usage: 112373 = (51453 H, 60920 V) = (1.23% H, 1.35% V) = (9.262e+04um H, 1.097e+05um V)
[12/06 00:33:13   1731s] (I)      
[12/06 00:33:13   1731s] (I)      ============  Phase 1d Route ============
[12/06 00:33:13   1731s] (I)      Usage: 112543 = (51630 H, 60913 V) = (1.23% H, 1.35% V) = (9.293e+04um H, 1.096e+05um V)
[12/06 00:33:13   1731s] (I)      
[12/06 00:33:13   1731s] (I)      ============  Phase 1e Route ============
[12/06 00:33:13   1731s] (I)      Usage: 112543 = (51630 H, 60913 V) = (1.23% H, 1.35% V) = (9.293e+04um H, 1.096e+05um V)
[12/06 00:33:13   1731s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.025774e+05um
[12/06 00:33:13   1731s] (I)      
[12/06 00:33:13   1731s] (I)      ============  Phase 1f Route ============
[12/06 00:33:13   1731s] (I)      Usage: 112541 = (51631 H, 60910 V) = (1.23% H, 1.35% V) = (9.294e+04um H, 1.096e+05um V)
[12/06 00:33:13   1731s] (I)      
[12/06 00:33:13   1731s] (I)      ============  Phase 1g Route ============
[12/06 00:33:13   1732s] (I)      Usage: 111152 = (50782 H, 60370 V) = (1.21% H, 1.34% V) = (9.141e+04um H, 1.087e+05um V)
[12/06 00:33:13   1732s] (I)      #Nets         : 725
[12/06 00:33:13   1732s] (I)      #Relaxed nets : 231
[12/06 00:33:13   1732s] (I)      Wire length   : 76370
[12/06 00:33:13   1732s] [NR-eGR] Create a new net group with 231 nets and layer range [3, 6]
[12/06 00:33:13   1732s] (I)      
[12/06 00:33:13   1732s] (I)      ============  Phase 1h Route ============
[12/06 00:33:14   1732s] (I)      Usage: 110356 = (50457 H, 59899 V) = (1.21% H, 1.33% V) = (9.082e+04um H, 1.078e+05um V)
[12/06 00:33:14   1732s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 00:33:14   1732s] [NR-eGR] Layer group 2: route 231 net(s) in layer range [3, 6]
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1a Route ============
[12/06 00:33:14   1732s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:33:14   1732s] (I)      Usage: 146206 = (66822 H, 79384 V) = (1.10% H, 1.06% V) = (1.203e+05um H, 1.429e+05um V)
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1b Route ============
[12/06 00:33:14   1732s] (I)      Usage: 146205 = (66820 H, 79385 V) = (1.10% H, 1.06% V) = (1.203e+05um H, 1.429e+05um V)
[12/06 00:33:14   1732s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.631690e+05um
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1c Route ============
[12/06 00:33:14   1732s] (I)      Level2 Grid: 167 x 167
[12/06 00:33:14   1732s] (I)      Usage: 146205 = (66820 H, 79385 V) = (1.10% H, 1.06% V) = (1.203e+05um H, 1.429e+05um V)
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1d Route ============
[12/06 00:33:14   1732s] (I)      Usage: 146224 = (66837 H, 79387 V) = (1.10% H, 1.06% V) = (1.203e+05um H, 1.429e+05um V)
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1e Route ============
[12/06 00:33:14   1732s] (I)      Usage: 146224 = (66837 H, 79387 V) = (1.10% H, 1.06% V) = (1.203e+05um H, 1.429e+05um V)
[12/06 00:33:14   1732s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.632032e+05um
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1f Route ============
[12/06 00:33:14   1732s] (I)      Usage: 146225 = (66838 H, 79387 V) = (1.10% H, 1.06% V) = (1.203e+05um H, 1.429e+05um V)
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1g Route ============
[12/06 00:33:14   1732s] (I)      Usage: 145135 = (66252 H, 78883 V) = (1.09% H, 1.05% V) = (1.193e+05um H, 1.420e+05um V)
[12/06 00:33:14   1732s] (I)      #Nets         : 231
[12/06 00:33:14   1732s] (I)      #Relaxed nets : 220
[12/06 00:33:14   1732s] (I)      Wire length   : 1709
[12/06 00:33:14   1732s] [NR-eGR] Create a new net group with 220 nets and layer range [3, 8]
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1h Route ============
[12/06 00:33:14   1732s] (I)      Usage: 144471 = (65953 H, 78518 V) = (1.08% H, 1.05% V) = (1.187e+05um H, 1.413e+05um V)
[12/06 00:33:14   1732s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 00:33:14   1732s] [NR-eGR] Layer group 3: route 220 net(s) in layer range [3, 8]
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1a Route ============
[12/06 00:33:14   1732s] (I)      Usage: 178610 = (81492 H, 97118 V) = (0.66% H, 1.07% V) = (1.467e+05um H, 1.748e+05um V)
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1b Route ============
[12/06 00:33:14   1732s] (I)      Usage: 178610 = (81492 H, 97118 V) = (0.66% H, 1.07% V) = (1.467e+05um H, 1.748e+05um V)
[12/06 00:33:14   1732s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.214980e+05um
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1c Route ============
[12/06 00:33:14   1732s] (I)      Usage: 178610 = (81492 H, 97118 V) = (0.66% H, 1.07% V) = (1.467e+05um H, 1.748e+05um V)
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1d Route ============
[12/06 00:33:14   1732s] (I)      Usage: 178610 = (81492 H, 97118 V) = (0.66% H, 1.07% V) = (1.467e+05um H, 1.748e+05um V)
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1e Route ============
[12/06 00:33:14   1732s] (I)      Usage: 178610 = (81492 H, 97118 V) = (0.66% H, 1.07% V) = (1.467e+05um H, 1.748e+05um V)
[12/06 00:33:14   1732s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.214980e+05um
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1f Route ============
[12/06 00:33:14   1732s] (I)      Usage: 178610 = (81492 H, 97118 V) = (0.66% H, 1.07% V) = (1.467e+05um H, 1.748e+05um V)
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1g Route ============
[12/06 00:33:14   1732s] (I)      Usage: 177562 = (81088 H, 96474 V) = (0.66% H, 1.06% V) = (1.460e+05um H, 1.737e+05um V)
[12/06 00:33:14   1732s] (I)      #Nets         : 220
[12/06 00:33:14   1732s] (I)      #Relaxed nets : 212
[12/06 00:33:14   1732s] (I)      Wire length   : 1226
[12/06 00:33:14   1732s] [NR-eGR] Create a new net group with 212 nets and layer range [3, 10]
[12/06 00:33:14   1732s] (I)      
[12/06 00:33:14   1732s] (I)      ============  Phase 1h Route ============
[12/06 00:33:14   1732s] (I)      Usage: 176902 = (80789 H, 96113 V) = (0.65% H, 1.06% V) = (1.454e+05um H, 1.730e+05um V)
[12/06 00:33:14   1733s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 00:33:14   1733s] [NR-eGR] Layer group 4: route 212 net(s) in layer range [3, 10]
[12/06 00:33:14   1733s] (I)      
[12/06 00:33:14   1733s] (I)      ============  Phase 1a Route ============
[12/06 00:33:14   1733s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:33:14   1733s] (I)      Usage: 209810 = (95811 H, 113999 V) = (0.69% H, 1.23% V) = (1.725e+05um H, 2.052e+05um V)
[12/06 00:33:14   1733s] (I)      
[12/06 00:33:14   1733s] (I)      ============  Phase 1b Route ============
[12/06 00:33:14   1733s] (I)      Usage: 209810 = (95811 H, 113999 V) = (0.69% H, 1.23% V) = (1.725e+05um H, 2.052e+05um V)
[12/06 00:33:15   1733s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.776580e+05um
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1c Route ============
[12/06 00:33:15   1733s] (I)      Level2 Grid: 167 x 167
[12/06 00:33:15   1733s] (I)      Usage: 209810 = (95811 H, 113999 V) = (0.69% H, 1.23% V) = (1.725e+05um H, 2.052e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1d Route ============
[12/06 00:33:15   1733s] (I)      Usage: 209810 = (95811 H, 113999 V) = (0.69% H, 1.23% V) = (1.725e+05um H, 2.052e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1e Route ============
[12/06 00:33:15   1733s] (I)      Usage: 209810 = (95811 H, 113999 V) = (0.69% H, 1.23% V) = (1.725e+05um H, 2.052e+05um V)
[12/06 00:33:15   1733s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.776580e+05um
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1f Route ============
[12/06 00:33:15   1733s] (I)      Usage: 209810 = (95811 H, 113999 V) = (0.69% H, 1.23% V) = (1.725e+05um H, 2.052e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1g Route ============
[12/06 00:33:15   1733s] (I)      Usage: 208782 = (95417 H, 113365 V) = (0.69% H, 1.23% V) = (1.718e+05um H, 2.041e+05um V)
[12/06 00:33:15   1733s] (I)      #Nets         : 212
[12/06 00:33:15   1733s] (I)      #Relaxed nets : 206
[12/06 00:33:15   1733s] (I)      Wire length   : 976
[12/06 00:33:15   1733s] [NR-eGR] Create a new net group with 206 nets and layer range [2, 10]
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1h Route ============
[12/06 00:33:15   1733s] (I)      Usage: 208782 = (95417 H, 113365 V) = (0.69% H, 1.23% V) = (1.718e+05um H, 2.041e+05um V)
[12/06 00:33:15   1733s] (I)      total 2D Cap : 27680926 = (13910794 H, 13770132 V)
[12/06 00:33:15   1733s] [NR-eGR] Layer group 5: route 206 net(s) in layer range [2, 10]
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1a Route ============
[12/06 00:33:15   1733s] (I)      Usage: 271922 = (124491 H, 147431 V) = (0.89% H, 1.07% V) = (2.241e+05um H, 2.654e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1b Route ============
[12/06 00:33:15   1733s] (I)      Usage: 271922 = (124491 H, 147431 V) = (0.89% H, 1.07% V) = (2.241e+05um H, 2.654e+05um V)
[12/06 00:33:15   1733s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.894596e+05um
[12/06 00:33:15   1733s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 00:33:15   1733s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1c Route ============
[12/06 00:33:15   1733s] (I)      Usage: 271922 = (124491 H, 147431 V) = (0.89% H, 1.07% V) = (2.241e+05um H, 2.654e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1d Route ============
[12/06 00:33:15   1733s] (I)      Usage: 271922 = (124491 H, 147431 V) = (0.89% H, 1.07% V) = (2.241e+05um H, 2.654e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1e Route ============
[12/06 00:33:15   1733s] (I)      Usage: 271922 = (124491 H, 147431 V) = (0.89% H, 1.07% V) = (2.241e+05um H, 2.654e+05um V)
[12/06 00:33:15   1733s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.894596e+05um
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1f Route ============
[12/06 00:33:15   1733s] (I)      Usage: 271922 = (124491 H, 147431 V) = (0.89% H, 1.07% V) = (2.241e+05um H, 2.654e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1g Route ============
[12/06 00:33:15   1733s] (I)      Usage: 271846 = (124481 H, 147365 V) = (0.89% H, 1.07% V) = (2.241e+05um H, 2.653e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] (I)      ============  Phase 1h Route ============
[12/06 00:33:15   1733s] (I)      Usage: 271852 = (124480 H, 147372 V) = (0.89% H, 1.07% V) = (2.241e+05um H, 2.653e+05um V)
[12/06 00:33:15   1733s] (I)      
[12/06 00:33:15   1733s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 00:33:15   1733s] [NR-eGR]                        OverCon            
[12/06 00:33:15   1733s] [NR-eGR]                         #Gcell     %Gcell
[12/06 00:33:15   1733s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 00:33:15   1733s] [NR-eGR] ----------------------------------------------
[12/06 00:33:15   1733s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      M4 ( 4)        22( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR] ----------------------------------------------
[12/06 00:33:15   1733s] [NR-eGR]        Total        24( 0.00%)   ( 0.00%) 
[12/06 00:33:15   1733s] [NR-eGR] 
[12/06 00:33:15   1733s] (I)      Finished Global Routing ( CPU: 2.28 sec, Real: 2.24 sec, Curr Mem: 3638.52 MB )
[12/06 00:33:15   1733s] (I)      total 2D Cap : 28288724 = (14218329 H, 14070395 V)
[12/06 00:33:15   1733s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 00:33:15   1733s] (I)      ============= Track Assignment ============
[12/06 00:33:15   1733s] (I)      Started Track Assignment (1T) ( Curr Mem: 3638.52 MB )
[12/06 00:33:15   1733s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 00:33:15   1733s] (I)      Run Multi-thread track assignment
[12/06 00:33:16   1734s] (I)      Finished Track Assignment (1T) ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 3638.52 MB )
[12/06 00:33:16   1734s] (I)      Started Export ( Curr Mem: 3638.52 MB )
[12/06 00:33:16   1734s] [NR-eGR]             Length (um)     Vias 
[12/06 00:33:16   1734s] [NR-eGR] ---------------------------------
[12/06 00:33:16   1734s] [NR-eGR]  M1  (1H)             0   460991 
[12/06 00:33:16   1734s] [NR-eGR]  M2  (2V)        947273   689893 
[12/06 00:33:16   1734s] [NR-eGR]  M3  (3H)       1204397   216102 
[12/06 00:33:16   1734s] [NR-eGR]  M4  (4V)       1107518   123412 
[12/06 00:33:16   1734s] [NR-eGR]  M5  (5H)        333905    76338 
[12/06 00:33:16   1734s] [NR-eGR]  M6  (6V)        567754    72217 
[12/06 00:33:16   1734s] [NR-eGR]  M7  (7H)       1300914    10532 
[12/06 00:33:16   1734s] [NR-eGR]  M8  (8V)        227907     1530 
[12/06 00:33:16   1734s] [NR-eGR]  M9  (9H)         87707        0 
[12/06 00:33:16   1734s] [NR-eGR]  AP  (10V)            0        0 
[12/06 00:33:16   1734s] [NR-eGR] ---------------------------------
[12/06 00:33:16   1734s] [NR-eGR]      Total      5777374  1651015 
[12/06 00:33:16   1734s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:33:16   1734s] [NR-eGR] Total half perimeter of net bounding box: 4621212um
[12/06 00:33:16   1734s] [NR-eGR] Total length: 5777374um, number of vias: 1651015
[12/06 00:33:16   1734s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:33:16   1734s] [NR-eGR] Total eGR-routed clock nets wire length: 213717um, number of vias: 166363
[12/06 00:33:16   1734s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:33:16   1734s] [NR-eGR] Report for selected net(s) only.
[12/06 00:33:16   1734s] [NR-eGR]             Length (um)    Vias 
[12/06 00:33:16   1734s] [NR-eGR] --------------------------------
[12/06 00:33:16   1734s] [NR-eGR]  M1  (1H)             0   59609 
[12/06 00:33:16   1734s] [NR-eGR]  M2  (2V)         54152   76884 
[12/06 00:33:16   1734s] [NR-eGR]  M3  (3H)        100844   29616 
[12/06 00:33:16   1734s] [NR-eGR]  M4  (4V)         58433      86 
[12/06 00:33:16   1734s] [NR-eGR]  M5  (5H)            36      64 
[12/06 00:33:16   1734s] [NR-eGR]  M6  (6V)            10      64 
[12/06 00:33:16   1734s] [NR-eGR]  M7  (7H)           143      40 
[12/06 00:33:16   1734s] [NR-eGR]  M8  (8V)            98       0 
[12/06 00:33:16   1734s] [NR-eGR]  M9  (9H)             0       0 
[12/06 00:33:16   1734s] [NR-eGR]  AP  (10V)            0       0 
[12/06 00:33:16   1734s] [NR-eGR] --------------------------------
[12/06 00:33:16   1734s] [NR-eGR]      Total       213717  166363 
[12/06 00:33:16   1734s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:33:16   1734s] [NR-eGR] Total half perimeter of net bounding box: 66778um
[12/06 00:33:16   1734s] [NR-eGR] Total length: 213717um, number of vias: 166363
[12/06 00:33:16   1734s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:33:16   1734s] [NR-eGR] Total routed clock nets wire length: 213717um, number of vias: 166363
[12/06 00:33:16   1734s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:33:16   1735s] (I)      Finished Export ( CPU: 0.55 sec, Real: 0.56 sec, Curr Mem: 3638.52 MB )
[12/06 00:33:16   1735s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.55 sec, Real: 5.53 sec, Curr Mem: 3474.52 MB )
[12/06 00:33:16   1735s] (I)      ========================================= Runtime Summary =========================================
[12/06 00:33:16   1735s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 00:33:16   1735s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 00:33:16   1735s] (I)       Early Global Route kernel                   100.00%  1345.27 sec  1350.80 sec  5.53 sec  5.55 sec 
[12/06 00:33:16   1735s] (I)       +-Import and model                           33.28%  1345.28 sec  1347.12 sec  1.84 sec  1.83 sec 
[12/06 00:33:16   1735s] (I)       | +-Create place DB                           7.93%  1345.28 sec  1345.72 sec  0.44 sec  0.44 sec 
[12/06 00:33:16   1735s] (I)       | | +-Import place data                       7.93%  1345.28 sec  1345.72 sec  0.44 sec  0.44 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Read instances and placement          1.84%  1345.28 sec  1345.38 sec  0.10 sec  0.10 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Read nets                             6.09%  1345.38 sec  1345.72 sec  0.34 sec  0.34 sec 
[12/06 00:33:16   1735s] (I)       | +-Create route DB                          23.77%  1345.72 sec  1347.03 sec  1.31 sec  1.31 sec 
[12/06 00:33:16   1735s] (I)       | | +-Import route data (1T)                 23.72%  1345.72 sec  1347.03 sec  1.31 sec  1.31 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.04%  1345.77 sec  1346.27 sec  0.50 sec  0.50 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Read routing blockages              0.00%  1345.77 sec  1345.77 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Read instance blockages             0.32%  1345.77 sec  1345.78 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Read PG blockages                   8.66%  1345.78 sec  1346.26 sec  0.48 sec  0.48 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Read clock blockages                0.00%  1346.26 sec  1346.26 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Read other blockages                0.01%  1346.26 sec  1346.26 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Read halo blockages                 0.04%  1346.26 sec  1346.27 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Read boundary cut boxes             0.00%  1346.27 sec  1346.27 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Read blackboxes                       0.00%  1346.27 sec  1346.27 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Read prerouted                        0.70%  1346.27 sec  1346.30 sec  0.04 sec  0.04 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Read unlegalized nets                 0.52%  1346.30 sec  1346.33 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Read nets                             0.09%  1346.33 sec  1346.34 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Set up via pillars                    0.00%  1346.35 sec  1346.35 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Initialize 3D grid graph              0.52%  1346.35 sec  1346.38 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Model blockage capacity              11.26%  1346.38 sec  1347.00 sec  0.62 sec  0.62 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Initialize 3D capacity             10.58%  1346.38 sec  1346.96 sec  0.58 sec  0.58 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Move terms for access (1T)            0.52%  1347.00 sec  1347.03 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | +-Read aux data                             0.00%  1347.03 sec  1347.03 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | +-Others data preparation                   0.04%  1347.03 sec  1347.03 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | +-Create route kernel                       1.13%  1347.03 sec  1347.10 sec  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)       +-Global Routing                             40.54%  1347.12 sec  1349.36 sec  2.24 sec  2.28 sec 
[12/06 00:33:16   1735s] (I)       | +-Initialization                            0.18%  1347.12 sec  1347.13 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | +-Net group 1                              17.44%  1347.13 sec  1348.09 sec  0.96 sec  0.96 sec 
[12/06 00:33:16   1735s] (I)       | | +-Generate topology                       5.97%  1347.13 sec  1347.46 sec  0.33 sec  0.33 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1a                                1.11%  1347.50 sec  1347.56 sec  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Pattern routing (1T)                  0.38%  1347.53 sec  1347.55 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.33%  1347.55 sec  1347.56 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1b                                0.80%  1347.56 sec  1347.61 sec  0.04 sec  0.04 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Monotonic routing (1T)                0.40%  1347.56 sec  1347.59 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1c                                0.28%  1347.61 sec  1347.62 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Two level Routing                     0.28%  1347.61 sec  1347.62 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  1347.61 sec  1347.62 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  1347.62 sec  1347.62 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1d                                2.17%  1347.62 sec  1347.74 sec  0.12 sec  0.12 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Detoured routing (1T)                 2.17%  1347.62 sec  1347.74 sec  0.12 sec  0.12 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1e                                0.05%  1347.74 sec  1347.75 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Route legalization                    0.00%  1347.74 sec  1347.74 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1f                                0.38%  1347.75 sec  1347.77 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Congestion clean                      0.38%  1347.75 sec  1347.77 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1g                                1.99%  1347.77 sec  1347.88 sec  0.11 sec  0.11 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          1.99%  1347.77 sec  1347.88 sec  0.11 sec  0.11 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1h                                1.91%  1347.90 sec  1348.00 sec  0.11 sec  0.11 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          1.90%  1347.90 sec  1348.00 sec  0.11 sec  0.11 sec 
[12/06 00:33:16   1735s] (I)       | | +-Layer assignment (1T)                   1.57%  1348.00 sec  1348.09 sec  0.09 sec  0.09 sec 
[12/06 00:33:16   1735s] (I)       | +-Net group 2                               6.78%  1348.09 sec  1348.47 sec  0.37 sec  0.37 sec 
[12/06 00:33:16   1735s] (I)       | | +-Generate topology                       2.17%  1348.09 sec  1348.21 sec  0.12 sec  0.12 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1a                                0.41%  1348.27 sec  1348.29 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Pattern routing (1T)                  0.13%  1348.27 sec  1348.28 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  1348.28 sec  1348.29 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1b                                0.28%  1348.29 sec  1348.31 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Monotonic routing (1T)                0.13%  1348.29 sec  1348.30 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1c                                0.21%  1348.31 sec  1348.32 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Two level Routing                     0.21%  1348.31 sec  1348.32 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1348.31 sec  1348.31 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1348.31 sec  1348.32 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1d                                1.15%  1348.32 sec  1348.38 sec  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Detoured routing (1T)                 1.15%  1348.32 sec  1348.38 sec  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1e                                0.04%  1348.38 sec  1348.38 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Route legalization                    0.00%  1348.38 sec  1348.38 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1f                                0.56%  1348.38 sec  1348.41 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Congestion clean                      0.56%  1348.38 sec  1348.41 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1g                                0.62%  1348.41 sec  1348.45 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          0.62%  1348.41 sec  1348.45 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1h                                0.15%  1348.45 sec  1348.46 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          0.15%  1348.45 sec  1348.46 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Layer assignment (1T)                   0.11%  1348.46 sec  1348.47 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | +-Net group 3                               4.56%  1348.47 sec  1348.72 sec  0.25 sec  0.25 sec 
[12/06 00:33:16   1735s] (I)       | | +-Generate topology                       2.02%  1348.47 sec  1348.58 sec  0.11 sec  0.11 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1a                                0.23%  1348.65 sec  1348.66 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Pattern routing (1T)                  0.12%  1348.66 sec  1348.66 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1b                                0.14%  1348.66 sec  1348.67 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1c                                0.00%  1348.67 sec  1348.67 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1d                                0.00%  1348.67 sec  1348.67 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1e                                0.04%  1348.67 sec  1348.67 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Route legalization                    0.00%  1348.67 sec  1348.67 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1f                                0.00%  1348.67 sec  1348.67 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1g                                0.60%  1348.67 sec  1348.71 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          0.59%  1348.67 sec  1348.71 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1h                                0.08%  1348.71 sec  1348.71 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          0.08%  1348.71 sec  1348.71 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Layer assignment (1T)                   0.06%  1348.71 sec  1348.72 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | +-Net group 4                               5.67%  1348.72 sec  1349.03 sec  0.31 sec  0.36 sec 
[12/06 00:33:16   1735s] (I)       | | +-Generate topology                       1.94%  1348.72 sec  1348.83 sec  0.11 sec  0.11 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1a                                0.40%  1348.92 sec  1348.94 sec  0.02 sec  0.04 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Pattern routing (1T)                  0.12%  1348.93 sec  1348.93 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  1348.93 sec  1348.94 sec  0.01 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1b                                0.27%  1348.94 sec  1348.96 sec  0.02 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Monotonic routing (1T)                0.12%  1348.94 sec  1348.95 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1c                                0.21%  1348.96 sec  1348.97 sec  0.01 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Two level Routing                     0.21%  1348.96 sec  1348.97 sec  0.01 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  1348.96 sec  1348.97 sec  0.00 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1348.97 sec  1348.97 sec  0.00 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1d                                0.15%  1348.97 sec  1348.98 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Detoured routing (1T)                 0.15%  1348.97 sec  1348.98 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1e                                0.04%  1348.98 sec  1348.98 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Route legalization                    0.00%  1348.98 sec  1348.98 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1f                                0.14%  1348.98 sec  1348.99 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Congestion clean                      0.14%  1348.98 sec  1348.99 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1g                                0.56%  1348.99 sec  1349.02 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          0.56%  1348.99 sec  1349.02 sec  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1h                                0.13%  1349.02 sec  1349.03 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          0.12%  1349.02 sec  1349.03 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Layer assignment (1T)                   0.05%  1349.03 sec  1349.03 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | +-Net group 5                               4.46%  1349.03 sec  1349.28 sec  0.25 sec  0.25 sec 
[12/06 00:33:16   1735s] (I)       | | +-Generate topology                       0.00%  1349.03 sec  1349.03 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1a                                0.21%  1349.14 sec  1349.16 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Pattern routing (1T)                  0.07%  1349.15 sec  1349.15 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Add via demand to 2D                  0.11%  1349.15 sec  1349.16 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1b                                0.14%  1349.16 sec  1349.16 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1c                                0.00%  1349.16 sec  1349.16 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1d                                0.00%  1349.16 sec  1349.16 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1e                                0.04%  1349.16 sec  1349.17 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Route legalization                    0.00%  1349.16 sec  1349.16 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1f                                0.00%  1349.17 sec  1349.17 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1g                                0.10%  1349.17 sec  1349.17 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          0.10%  1349.17 sec  1349.17 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | | +-Phase 1h                                0.08%  1349.17 sec  1349.18 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | | +-Post Routing                          0.07%  1349.17 sec  1349.18 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | | +-Layer assignment (1T)                   0.81%  1349.23 sec  1349.27 sec  0.04 sec  0.04 sec 
[12/06 00:33:16   1735s] (I)       +-Export 3D cong map                          3.86%  1349.36 sec  1349.57 sec  0.21 sec  0.21 sec 
[12/06 00:33:16   1735s] (I)       | +-Export 2D cong map                        0.31%  1349.55 sec  1349.57 sec  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)       +-Extract Global 3D Wires                     0.04%  1349.57 sec  1349.57 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       +-Track Assignment (1T)                      11.81%  1349.57 sec  1350.23 sec  0.65 sec  0.65 sec 
[12/06 00:33:16   1735s] (I)       | +-Initialization                            0.00%  1349.57 sec  1349.57 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       | +-Track Assignment Kernel                  11.79%  1349.57 sec  1350.23 sec  0.65 sec  0.65 sec 
[12/06 00:33:16   1735s] (I)       | +-Free Memory                               0.00%  1350.23 sec  1350.23 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       +-Export                                     10.08%  1350.23 sec  1350.78 sec  0.56 sec  0.55 sec 
[12/06 00:33:16   1735s] (I)       | +-Export DB wires                           1.15%  1350.23 sec  1350.29 sec  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)       | | +-Export all nets                         0.90%  1350.23 sec  1350.28 sec  0.05 sec  0.05 sec 
[12/06 00:33:16   1735s] (I)       | | +-Set wire vias                           0.17%  1350.28 sec  1350.29 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)       | +-Report wirelength                         4.34%  1350.29 sec  1350.53 sec  0.24 sec  0.24 sec 
[12/06 00:33:16   1735s] (I)       | +-Update net boxes                          4.58%  1350.53 sec  1350.78 sec  0.25 sec  0.25 sec 
[12/06 00:33:16   1735s] (I)       | +-Update timing                             0.00%  1350.78 sec  1350.78 sec  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)       +-Postprocess design                          0.20%  1350.78 sec  1350.80 sec  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)      ======================= Summary by functions ========================
[12/06 00:33:16   1735s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 00:33:16   1735s] (I)      ---------------------------------------------------------------------
[12/06 00:33:16   1735s] (I)        0  Early Global Route kernel           100.00%  5.53 sec  5.55 sec 
[12/06 00:33:16   1735s] (I)        1  Global Routing                       40.54%  2.24 sec  2.28 sec 
[12/06 00:33:16   1735s] (I)        1  Import and model                     33.28%  1.84 sec  1.83 sec 
[12/06 00:33:16   1735s] (I)        1  Track Assignment (1T)                11.81%  0.65 sec  0.65 sec 
[12/06 00:33:16   1735s] (I)        1  Export                               10.08%  0.56 sec  0.55 sec 
[12/06 00:33:16   1735s] (I)        1  Export 3D cong map                    3.86%  0.21 sec  0.21 sec 
[12/06 00:33:16   1735s] (I)        1  Postprocess design                    0.20%  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        2  Create route DB                      23.77%  1.31 sec  1.31 sec 
[12/06 00:33:16   1735s] (I)        2  Net group 1                          17.44%  0.96 sec  0.96 sec 
[12/06 00:33:16   1735s] (I)        2  Track Assignment Kernel              11.79%  0.65 sec  0.65 sec 
[12/06 00:33:16   1735s] (I)        2  Create place DB                       7.93%  0.44 sec  0.44 sec 
[12/06 00:33:16   1735s] (I)        2  Net group 2                           6.78%  0.37 sec  0.37 sec 
[12/06 00:33:16   1735s] (I)        2  Net group 4                           5.67%  0.31 sec  0.36 sec 
[12/06 00:33:16   1735s] (I)        2  Update net boxes                      4.58%  0.25 sec  0.25 sec 
[12/06 00:33:16   1735s] (I)        2  Net group 3                           4.56%  0.25 sec  0.25 sec 
[12/06 00:33:16   1735s] (I)        2  Net group 5                           4.46%  0.25 sec  0.25 sec 
[12/06 00:33:16   1735s] (I)        2  Report wirelength                     4.34%  0.24 sec  0.24 sec 
[12/06 00:33:16   1735s] (I)        2  Export DB wires                       1.15%  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)        2  Create route kernel                   1.13%  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)        2  Export 2D cong map                    0.31%  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)        2  Initialization                        0.18%  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        3  Import route data (1T)               23.72%  1.31 sec  1.31 sec 
[12/06 00:33:16   1735s] (I)        3  Generate topology                    12.10%  0.67 sec  0.67 sec 
[12/06 00:33:16   1735s] (I)        3  Import place data                     7.93%  0.44 sec  0.44 sec 
[12/06 00:33:16   1735s] (I)        3  Phase 1g                              3.86%  0.21 sec  0.21 sec 
[12/06 00:33:16   1735s] (I)        3  Phase 1d                              3.47%  0.19 sec  0.19 sec 
[12/06 00:33:16   1735s] (I)        3  Layer assignment (1T)                 2.61%  0.14 sec  0.14 sec 
[12/06 00:33:16   1735s] (I)        3  Phase 1a                              2.36%  0.13 sec  0.15 sec 
[12/06 00:33:16   1735s] (I)        3  Phase 1h                              2.35%  0.13 sec  0.13 sec 
[12/06 00:33:16   1735s] (I)        3  Phase 1b                              1.63%  0.09 sec  0.10 sec 
[12/06 00:33:16   1735s] (I)        3  Phase 1f                              1.08%  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)        3  Export all nets                       0.90%  0.05 sec  0.05 sec 
[12/06 00:33:16   1735s] (I)        3  Phase 1c                              0.71%  0.04 sec  0.05 sec 
[12/06 00:33:16   1735s] (I)        3  Phase 1e                              0.20%  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)        3  Set wire vias                         0.17%  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)        4  Model blockage capacity              11.26%  0.62 sec  0.62 sec 
[12/06 00:33:16   1735s] (I)        4  Read blockages ( Layer 2-10 )         9.04%  0.50 sec  0.50 sec 
[12/06 00:33:16   1735s] (I)        4  Post Routing                          6.18%  0.34 sec  0.34 sec 
[12/06 00:33:16   1735s] (I)        4  Read nets                             6.17%  0.34 sec  0.34 sec 
[12/06 00:33:16   1735s] (I)        4  Detoured routing (1T)                 3.47%  0.19 sec  0.19 sec 
[12/06 00:33:16   1735s] (I)        4  Read instances and placement          1.84%  0.10 sec  0.10 sec 
[12/06 00:33:16   1735s] (I)        4  Congestion clean                      1.07%  0.06 sec  0.06 sec 
[12/06 00:33:16   1735s] (I)        4  Pattern routing (1T)                  0.81%  0.04 sec  0.05 sec 
[12/06 00:33:16   1735s] (I)        4  Two level Routing                     0.70%  0.04 sec  0.05 sec 
[12/06 00:33:16   1735s] (I)        4  Read prerouted                        0.70%  0.04 sec  0.04 sec 
[12/06 00:33:16   1735s] (I)        4  Pattern Routing Avoiding Blockages    0.68%  0.04 sec  0.05 sec 
[12/06 00:33:16   1735s] (I)        4  Monotonic routing (1T)                0.65%  0.04 sec  0.04 sec 
[12/06 00:33:16   1735s] (I)        4  Initialize 3D grid graph              0.52%  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)        4  Read unlegalized nets                 0.52%  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)        4  Move terms for access (1T)            0.52%  0.03 sec  0.03 sec 
[12/06 00:33:16   1735s] (I)        4  Add via demand to 2D                  0.11%  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        5  Initialize 3D capacity               10.58%  0.58 sec  0.58 sec 
[12/06 00:33:16   1735s] (I)        5  Read PG blockages                     8.66%  0.48 sec  0.48 sec 
[12/06 00:33:16   1735s] (I)        5  Read instance blockages               0.32%  0.02 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)        5  Two Level Routing (Regular)           0.25%  0.01 sec  0.02 sec 
[12/06 00:33:16   1735s] (I)        5  Two Level Routing (Strong)            0.19%  0.01 sec  0.01 sec 
[12/06 00:33:16   1735s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 00:33:16   1735s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 00:33:17   1735s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:06.1 real=0:00:06.1)
[12/06 00:33:17   1735s]     Routing using eGR in eGR->NR Step done.
[12/06 00:33:17   1735s]     Routing using NR in eGR->NR Step...
[12/06 00:33:17   1735s] 
[12/06 00:33:17   1735s] CCOPT: Preparing to route 726 clock nets with NanoRoute.
[12/06 00:33:17   1735s]   All net are default rule.
[12/06 00:33:17   1735s]   Preferred NanoRoute mode settings: Current
[12/06 00:33:17   1735s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/06 00:33:17   1735s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/06 00:33:17   1735s]       Clock detailed routing...
[12/06 00:33:17   1735s]         NanoRoute...
[12/06 00:33:17   1735s] % Begin globalDetailRoute (date=12/06 00:33:17, mem=3048.9M)
[12/06 00:33:17   1735s] 
[12/06 00:33:17   1735s] globalDetailRoute
[12/06 00:33:17   1735s] 
[12/06 00:33:17   1735s] #Start globalDetailRoute on Fri Dec  6 00:33:17 2024
[12/06 00:33:17   1735s] #
[12/06 00:33:17   1735s] ### Time Record (globalDetailRoute) is installed.
[12/06 00:33:17   1735s] ### Time Record (Pre Callback) is installed.
[12/06 00:33:17   1735s] ### Time Record (Pre Callback) is uninstalled.
[12/06 00:33:17   1735s] ### Time Record (DB Import) is installed.
[12/06 00:33:17   1735s] ### Time Record (Timing Data Generation) is installed.
[12/06 00:33:17   1735s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 00:33:17   1736s] ### Net info: total nets: 133293
[12/06 00:33:17   1736s] ### Net info: dirty nets: 0
[12/06 00:33:17   1736s] ### Net info: marked as disconnected nets: 0
[12/06 00:33:18   1736s] #num needed restored net=0
[12/06 00:33:18   1736s] #need_extraction net=0 (total=133293)
[12/06 00:33:18   1736s] ### Net info: fully routed nets: 725
[12/06 00:33:18   1736s] ### Net info: trivial (< 2 pins) nets: 27676
[12/06 00:33:18   1736s] ### Net info: unrouted nets: 104892
[12/06 00:33:18   1736s] ### Net info: re-extraction nets: 0
[12/06 00:33:18   1736s] ### Net info: selected nets: 726
[12/06 00:33:18   1736s] ### Net info: ignored nets: 0
[12/06 00:33:18   1736s] ### Net info: skip routing nets: 0
[12/06 00:33:19   1737s] ### import design signature (5): route=1335675977 fixed_route=347282180 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1706540553 dirty_area=0 del_dirty_area=0 cell=2016814299 placement=767933700 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 00:33:19   1737s] ### Time Record (DB Import) is uninstalled.
[12/06 00:33:19   1737s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 00:33:19   1737s] #
[12/06 00:33:19   1737s] #Wire/Via statistics before line assignment ...
[12/06 00:33:19   1737s] #Total number of nets with non-default rule or having extra spacing = 726
[12/06 00:33:19   1737s] #Total wire length = 213717 um.
[12/06 00:33:19   1737s] #Total half perimeter of net bounding box = 67795 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M1 = 0 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M2 = 54152 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M3 = 100844 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M4 = 58433 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M5 = 36 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M6 = 10 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M7 = 143 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M8 = 98 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER M9 = 0 um.
[12/06 00:33:19   1737s] #Total wire length on LAYER AP = 0 um.
[12/06 00:33:19   1737s] #Total number of vias = 166363
[12/06 00:33:19   1737s] #Up-Via Summary (total 166363):
[12/06 00:33:19   1737s] #           
[12/06 00:33:19   1737s] #-----------------------
[12/06 00:33:19   1737s] # M1              59609
[12/06 00:33:19   1737s] # M2              76884
[12/06 00:33:19   1737s] # M3              29616
[12/06 00:33:19   1737s] # M4                 86
[12/06 00:33:19   1737s] # M5                 64
[12/06 00:33:19   1737s] # M6                 64
[12/06 00:33:19   1737s] # M7                 40
[12/06 00:33:19   1737s] #-----------------------
[12/06 00:33:19   1737s] #                166363 
[12/06 00:33:19   1737s] #
[12/06 00:33:19   1737s] ### Time Record (Data Preparation) is installed.
[12/06 00:33:19   1737s] #Start routing data preparation on Fri Dec  6 00:33:19 2024
[12/06 00:33:19   1737s] #
[12/06 00:33:20   1738s] #Minimum voltage of a net in the design = 0.000.
[12/06 00:33:20   1738s] #Maximum voltage of a net in the design = 1.100.
[12/06 00:33:20   1738s] #Voltage range [0.000 - 1.100] has 133291 nets.
[12/06 00:33:20   1738s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 00:33:20   1738s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 00:33:20   1738s] #Build and mark too close pins for the same net.
[12/06 00:33:20   1738s] ### Time Record (Cell Pin Access) is installed.
[12/06 00:33:20   1738s] #Initial pin access analysis.
[12/06 00:33:25   1743s] #Detail pin access analysis.
[12/06 00:33:25   1743s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 00:33:26   1744s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 00:33:26   1744s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 00:33:26   1744s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 00:33:26   1744s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 00:33:26   1744s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 00:33:26   1744s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 00:33:26   1744s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 00:33:26   1744s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 00:33:26   1744s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 00:33:26   1744s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 00:33:26   1744s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 00:33:26   1744s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 00:33:26   1744s] #pin_access_rlayer=2(M2)
[12/06 00:33:26   1744s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 00:33:26   1744s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 00:33:27   1746s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3078.79 (MB), peak = 3514.14 (MB)
[12/06 00:33:28   1746s] #Regenerating Ggrids automatically.
[12/06 00:33:28   1746s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 00:33:28   1746s] #Using automatically generated G-grids.
[12/06 00:33:29   1747s] #Done routing data preparation.
[12/06 00:33:29   1747s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3093.28 (MB), peak = 3514.14 (MB)
[12/06 00:33:29   1747s] ### Time Record (Data Preparation) is uninstalled.
[12/06 00:33:29   1747s] 
[12/06 00:33:29   1747s] Trim Metal Layers:
[12/06 00:33:29   1747s] LayerId::1 widthSet size::4
[12/06 00:33:29   1747s] LayerId::2 widthSet size::4
[12/06 00:33:29   1747s] LayerId::3 widthSet size::4
[12/06 00:33:29   1747s] LayerId::4 widthSet size::4
[12/06 00:33:29   1747s] LayerId::5 widthSet size::4
[12/06 00:33:29   1747s] LayerId::6 widthSet size::4
[12/06 00:33:29   1747s] LayerId::7 widthSet size::4
[12/06 00:33:29   1747s] LayerId::8 widthSet size::4
[12/06 00:33:29   1747s] LayerId::9 widthSet size::4
[12/06 00:33:29   1747s] LayerId::10 widthSet size::2
[12/06 00:33:29   1747s] Updating RC grid for preRoute extraction ...
[12/06 00:33:29   1747s] eee: pegSigSF::1.070000
[12/06 00:33:29   1747s] Initializing multi-corner capacitance tables ... 
[12/06 00:33:29   1747s] Initializing multi-corner resistance tables ...
[12/06 00:33:29   1747s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 00:33:29   1747s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:33:29   1747s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:33:29   1747s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:33:29   1747s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 00:33:29   1747s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 00:33:29   1747s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:33:29   1747s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:33:29   1747s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:33:29   1747s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:33:29   1747s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:33:29   1747s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.915100 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 00:33:29   1747s] ### Successfully loaded pre-route RC model
[12/06 00:33:29   1747s] ### Time Record (Line Assignment) is installed.
[12/06 00:33:29   1748s] #
[12/06 00:33:29   1748s] #Distribution of nets:
[12/06 00:33:29   1748s] #  
[12/06 00:33:29   1748s] # #pin range           #net       %
[12/06 00:33:29   1748s] #------------------------------------
[12/06 00:33:29   1748s] #          2           94746 ( 71.1%)
[12/06 00:33:29   1748s] #          3            3639 (  2.7%)
[12/06 00:33:29   1748s] #          4             827 (  0.6%)
[12/06 00:33:29   1748s] #          5            1359 (  1.0%)
[12/06 00:33:29   1748s] #          6             297 (  0.2%)
[12/06 00:33:29   1748s] #          7             378 (  0.3%)
[12/06 00:33:29   1748s] #          8             144 (  0.1%)
[12/06 00:33:29   1748s] #          9             240 (  0.2%)
[12/06 00:33:29   1748s] #  10  -  19             208 (  0.2%)
[12/06 00:33:29   1748s] #  30  -  39            1648 (  1.2%)
[12/06 00:33:29   1748s] #  40  -  49              65 (  0.0%)
[12/06 00:33:29   1748s] #  50  -  59               4 (  0.0%)
[12/06 00:33:29   1748s] #  60  -  69              13 (  0.0%)
[12/06 00:33:29   1748s] #  70  -  79             900 (  0.7%)
[12/06 00:33:29   1748s] #  80  -  89             221 (  0.2%)
[12/06 00:33:29   1748s] #  90  -  99             756 (  0.6%)
[12/06 00:33:29   1748s] #  100 - 199             171 (  0.1%)
[12/06 00:33:29   1748s] #  400 - 499               1 (  0.0%)
[12/06 00:33:29   1748s] #     >=2000               0 (  0.0%)
[12/06 00:33:29   1748s] #
[12/06 00:33:29   1748s] #Total: 133293 nets, 105617 non-trivial nets
[12/06 00:33:29   1748s] #                              #net       %
[12/06 00:33:29   1748s] #-------------------------------------------
[12/06 00:33:29   1748s] #  Fully global routed          725 ( 0.7%)
[12/06 00:33:29   1748s] #  Clock                        725
[12/06 00:33:29   1748s] #  Extra space                  725
[12/06 00:33:29   1748s] #  Prefer layer range        105617
[12/06 00:33:29   1748s] #
[12/06 00:33:29   1748s] #Nets in 2 layer ranges:
[12/06 00:33:29   1748s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/06 00:33:29   1748s] #---------------------------------------------------------
[12/06 00:33:29   1748s] #              -----             9 M9*     104892 ( 99.3%)
[12/06 00:33:29   1748s] #               3 M3             4 M4         725 (  0.7%)
[12/06 00:33:29   1748s] #
[12/06 00:33:29   1748s] #725 nets selected.
[12/06 00:33:29   1748s] #
[12/06 00:33:30   1748s] ### 
[12/06 00:33:30   1748s] ### Net length summary before Line Assignment:
[12/06 00:33:30   1748s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/06 00:33:30   1748s] ### -------------------------------------------------
[12/06 00:33:30   1748s] ###  1 M1       0       0       0(  0%)   59609( 36%)
[12/06 00:33:30   1748s] ###  2 M2       0   54151   54151( 25%)   76884( 46%)
[12/06 00:33:30   1748s] ###  3 M3  100843       0  100843( 47%)   29616( 18%)
[12/06 00:33:30   1748s] ###  4 M4       0   58433   58433( 27%)      86(  0%)
[12/06 00:33:30   1748s] ###  5 M5      36       0      36(  0%)      64(  0%)
[12/06 00:33:30   1748s] ###  6 M6       0      10      10(  0%)      64(  0%)
[12/06 00:33:30   1748s] ###  7 M7     143       0     143(  0%)      40(  0%)
[12/06 00:33:30   1748s] ###  8 M8       0      98      98(  0%)       0(  0%)
[12/06 00:33:30   1748s] ###  9 M9       0       0       0(  0%)       0(  0%)
[12/06 00:33:30   1748s] ### 10 AP       0       0       0(  0%)       0(  0%)
[12/06 00:33:30   1748s] ### -------------------------------------------------
[12/06 00:33:30   1748s] ###        101023  112693  213716        166363      
[12/06 00:33:45   1764s] ### 
[12/06 00:33:45   1764s] ### Top 2 overlap violations ...
[12/06 00:33:45   1764s] ###   Net: ys\[2\].xs\[3\].torus_switch_xy/west_conn_rx/CTS_7
[12/06 00:33:45   1764s] ###     M5: (620.38050, 1354.15000, 621.01950, 1354.25000), length: 0.63900, total: 1.27800
[12/06 00:33:45   1764s] ###       pg rail
[12/06 00:33:45   1764s] ###   Net: ys\[2\].xs\[3\].torus_switch_xy/west_conn_rx/CTS_7
[12/06 00:33:45   1764s] ###     M5: (621.28050, 1354.15000, 621.91950, 1354.25000), length: 0.63900, total: 1.27800
[12/06 00:33:45   1764s] ###       pg rail
[12/06 00:33:46   1764s] ### 
[12/06 00:33:46   1764s] ### Net length and overlap summary after Line Assignment:
[12/06 00:33:46   1764s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/06 00:33:46   1764s] ### --------------------------------------------------------------------------
[12/06 00:33:46   1764s] ###  1 M1     585       0     585(  0%)   59607( 39%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ###  2 M2       0   58221   58221( 27%)   68942( 45%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ###  3 M3   98498       0   98498( 46%)   23509( 15%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ###  4 M4       0   55556   55556( 26%)      64(  0%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ###  5 M5      10       0      10(  0%)      61(  0%)    2(100%)     1(100.0%)
[12/06 00:33:46   1764s] ###  6 M6       0       4       4(  0%)      61(  0%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ###  7 M7     150       0     150(  0%)      39(  0%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ###  8 M8       0     102     102(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ###  9 M9       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ### 10 AP       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 00:33:46   1764s] ### --------------------------------------------------------------------------
[12/06 00:33:46   1764s] ###         99243  113883  213127        152283          2           1        
[12/06 00:33:46   1764s] #
[12/06 00:33:46   1764s] #Line Assignment statistics:
[12/06 00:33:46   1764s] #Cpu time = 00:00:16
[12/06 00:33:46   1764s] #Elapsed time = 00:00:16
[12/06 00:33:46   1764s] #Increased memory = 70.77 (MB)
[12/06 00:33:46   1764s] #Total memory = 3254.88 (MB)
[12/06 00:33:46   1764s] #Peak memory = 3514.14 (MB)
[12/06 00:33:46   1764s] #End Line Assignment: cpu:00:00:17, real:00:00:17, mem:3.2 GB, peak:3.4 GB
[12/06 00:33:46   1764s] ### Time Record (Line Assignment) is uninstalled.
[12/06 00:33:46   1764s] #
[12/06 00:33:46   1764s] #Wire/Via statistics after line assignment ...
[12/06 00:33:46   1764s] #Total number of nets with non-default rule or having extra spacing = 726
[12/06 00:33:46   1764s] #Total wire length = 213127 um.
[12/06 00:33:46   1764s] #Total half perimeter of net bounding box = 67796 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M1 = 585 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M2 = 58221 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M3 = 98498 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M4 = 55556 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M5 = 10 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M6 = 4 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M7 = 150 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M8 = 103 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER M9 = 0 um.
[12/06 00:33:46   1764s] #Total wire length on LAYER AP = 0 um.
[12/06 00:33:46   1764s] #Total number of vias = 152283
[12/06 00:33:46   1764s] #Up-Via Summary (total 152283):
[12/06 00:33:46   1764s] #           
[12/06 00:33:46   1764s] #-----------------------
[12/06 00:33:46   1764s] # M1              59607
[12/06 00:33:46   1764s] # M2              68942
[12/06 00:33:46   1764s] # M3              23509
[12/06 00:33:46   1764s] # M4                 64
[12/06 00:33:46   1764s] # M5                 61
[12/06 00:33:46   1764s] # M6                 61
[12/06 00:33:46   1764s] # M7                 39
[12/06 00:33:46   1764s] #-----------------------
[12/06 00:33:46   1764s] #                152283 
[12/06 00:33:46   1764s] #
[12/06 00:33:46   1764s] #Routing data preparation, pin analysis, line assignment statistics:
[12/06 00:33:46   1764s] #Cpu time = 00:00:27
[12/06 00:33:46   1764s] #Elapsed time = 00:00:27
[12/06 00:33:46   1764s] #Increased memory = 177.20 (MB)
[12/06 00:33:46   1764s] #Total memory = 3234.91 (MB)
[12/06 00:33:46   1764s] #Peak memory = 3514.14 (MB)
[12/06 00:33:46   1764s] #RTESIG:78da9593c14e843010863dfb1413760f98b8da69c196831713af6a36ba5782d02544680d
[12/06 00:33:46   1764s] #       2d9a7d7b67d598b021548e852fffccff1556ebddfd16228e5728378ec9344778d872c104
[12/06 00:33:46   1764s] #       531b2ed2e49a634eaf5eeea2f3d5faf1e999430485734d6df2ce56fab66c6df906bee91a
[12/06 00:33:46   1764s] #       53ff3cc10862e77b3a5fc2e0740f4e7b4fa78bdf0009be1f34c4afd6b6938454b02f5af7
[12/06 00:33:46   1764s] #       87540753744d0995de1743eb4f684c92313e355364c019c48df1bad6fd2423185b325650
[12/06 00:33:46   1764s] #       64a047aa2444debedbd6d607682d09fa6c7a3daf274bf8a2f60c31581f51dc8c960d6462
[12/06 00:33:46   1764s] #       8acbf065e92a252dc493086d866e7a654e1e027e514a12fc5d7ede294a1a89e9fcfdd35a
[12/06 00:33:46   1764s] #       0aa20f118852c74b75be3055d157b30d94a23c63cd6c4f8e5c847af2a3b1e0274ef3fe01
[12/06 00:33:46   1764s] #       65320cf1d33f610c9d7d013f8a5136
[12/06 00:33:46   1764s] #
[12/06 00:33:46   1764s] #Skip comparing routing design signature in db-snapshot flow
[12/06 00:33:46   1765s] ### Time Record (Detail Routing) is installed.
[12/06 00:33:47   1765s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 00:33:47   1765s] #
[12/06 00:33:47   1765s] #Start Detail Routing..
[12/06 00:33:47   1765s] #start initial detail routing ...
[12/06 00:33:47   1766s] ### Design has 728 dirty nets
[12/06 00:34:13   1791s] #    completing 10% with 6 violations
[12/06 00:34:13   1791s] #    elapsed time = 00:00:25, memory = 3279.32 (MB)
[12/06 00:34:54   1832s] #    completing 20% with 39 violations
[12/06 00:34:54   1832s] #    elapsed time = 00:01:06, memory = 3278.36 (MB)
[12/06 00:35:23   1861s] #    completing 30% with 65 violations
[12/06 00:35:23   1861s] #    elapsed time = 00:01:36, memory = 3285.70 (MB)
[12/06 00:35:53   1891s] #    completing 40% with 93 violations
[12/06 00:35:53   1891s] #    elapsed time = 00:02:06, memory = 3281.68 (MB)
[12/06 00:36:30   1928s] #    completing 50% with 107 violations
[12/06 00:36:30   1928s] #    elapsed time = 00:02:43, memory = 3279.17 (MB)
[12/06 00:36:52   1950s] #    completing 60% with 110 violations
[12/06 00:36:52   1950s] #    elapsed time = 00:03:05, memory = 3281.86 (MB)
[12/06 00:37:21   1979s] #    completing 70% with 84 violations
[12/06 00:37:21   1979s] #    elapsed time = 00:03:34, memory = 3278.77 (MB)
[12/06 00:37:50   2007s] #    completing 80% with 66 violations
[12/06 00:37:50   2007s] #    elapsed time = 00:04:02, memory = 3280.99 (MB)
[12/06 00:38:10   2028s] #    completing 90% with 29 violations
[12/06 00:38:10   2028s] #    elapsed time = 00:04:23, memory = 3277.12 (MB)
[12/06 00:38:43   2060s] #    completing 100% with 14 violations
[12/06 00:38:43   2060s] #    elapsed time = 00:04:55, memory = 3277.43 (MB)
[12/06 00:38:43   2061s] ### Routing stats: routing = 38.38% drc-check-only = 4.20%
[12/06 00:38:43   2061s] #   number of violations = 14
[12/06 00:38:43   2061s] #
[12/06 00:38:43   2061s] #    By Layer and Type :
[12/06 00:38:43   2061s] #	         MetSpc    Short   CutSpc   Totals
[12/06 00:38:43   2061s] #	M1            3        1        0        4
[12/06 00:38:43   2061s] #	M2            0        0        0        0
[12/06 00:38:43   2061s] #	M3            0        3        2        5
[12/06 00:38:43   2061s] #	M4            1        4        0        5
[12/06 00:38:43   2061s] #	Totals        4        8        2       14
[12/06 00:38:43   2061s] #cpu time = 00:04:55, elapsed time = 00:04:56, memory = 3223.40 (MB), peak = 3514.14 (MB)
[12/06 00:38:44   2062s] #start 1st optimization iteration ...
[12/06 00:38:45   2062s] ### Routing stats: routing = 38.38% drc-check-only = 4.20%
[12/06 00:38:45   2062s] #   number of violations = 0
[12/06 00:38:45   2062s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3224.67 (MB), peak = 3514.14 (MB)
[12/06 00:38:45   2063s] #Complete Detail Routing.
[12/06 00:38:45   2063s] #Total number of nets with non-default rule or having extra spacing = 726
[12/06 00:38:45   2063s] #Total wire length = 231514 um.
[12/06 00:38:45   2063s] #Total half perimeter of net bounding box = 67796 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M1 = 10 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M2 = 29913 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M3 = 128476 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M4 = 72968 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M5 = 5 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M6 = 1 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M7 = 114 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M8 = 27 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER M9 = 0 um.
[12/06 00:38:45   2063s] #Total wire length on LAYER AP = 0 um.
[12/06 00:38:45   2063s] #Total number of vias = 153230
[12/06 00:38:45   2063s] #Total number of multi-cut vias = 728 (  0.5%)
[12/06 00:38:45   2063s] #Total number of single cut vias = 152502 ( 99.5%)
[12/06 00:38:45   2063s] #Up-Via Summary (total 153230):
[12/06 00:38:45   2063s] #                   single-cut          multi-cut      Total
[12/06 00:38:45   2063s] #-----------------------------------------------------------
[12/06 00:38:45   2063s] # M1             58886 ( 98.8%)       723 (  1.2%)      59609
[12/06 00:38:45   2063s] # M2             58026 (100.0%)         0 (  0.0%)      58026
[12/06 00:38:45   2063s] # M3             35529 (100.0%)         0 (  0.0%)      35529
[12/06 00:38:45   2063s] # M4                20 (100.0%)         0 (  0.0%)         20
[12/06 00:38:45   2063s] # M5                18 (100.0%)         0 (  0.0%)         18
[12/06 00:38:45   2063s] # M6                13 ( 72.2%)         5 ( 27.8%)         18
[12/06 00:38:45   2063s] # M7                10 (100.0%)         0 (  0.0%)         10
[12/06 00:38:45   2063s] #-----------------------------------------------------------
[12/06 00:38:45   2063s] #               152502 ( 99.5%)       728 (  0.5%)     153230 
[12/06 00:38:45   2063s] #
[12/06 00:38:45   2063s] #Total number of DRC violations = 0
[12/06 00:38:45   2063s] ### Time Record (Detail Routing) is uninstalled.
[12/06 00:38:45   2063s] #Cpu time = 00:04:58
[12/06 00:38:45   2063s] #Elapsed time = 00:04:58
[12/06 00:38:45   2063s] #Increased memory = -10.32 (MB)
[12/06 00:38:45   2063s] #Total memory = 3224.67 (MB)
[12/06 00:38:45   2063s] #Peak memory = 3514.14 (MB)
[12/06 00:38:45   2063s] #Skip updating routing design signature in db-snapshot flow
[12/06 00:38:45   2063s] #detailRoute Statistics:
[12/06 00:38:45   2063s] #Cpu time = 00:04:58
[12/06 00:38:45   2063s] #Elapsed time = 00:04:59
[12/06 00:38:45   2063s] #Increased memory = -10.24 (MB)
[12/06 00:38:45   2063s] #Total memory = 3224.67 (MB)
[12/06 00:38:45   2063s] #Peak memory = 3514.14 (MB)
[12/06 00:38:45   2063s] ### Time Record (DB Export) is installed.
[12/06 00:38:45   2063s] ### export design design signature (12): route=693559899 fixed_route=347282180 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1355952278 dirty_area=0 del_dirty_area=0 cell=2016814299 placement=767933700 pin_access=1142824918 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 00:38:46   2064s] ### Time Record (DB Export) is uninstalled.
[12/06 00:38:46   2064s] ### Time Record (Post Callback) is installed.
[12/06 00:38:46   2064s] ### Time Record (Post Callback) is uninstalled.
[12/06 00:38:46   2064s] #
[12/06 00:38:46   2064s] #globalDetailRoute statistics:
[12/06 00:38:46   2064s] #Cpu time = 00:05:29
[12/06 00:38:46   2064s] #Elapsed time = 00:05:29
[12/06 00:38:46   2064s] #Increased memory = 132.68 (MB)
[12/06 00:38:46   2064s] #Total memory = 3181.78 (MB)
[12/06 00:38:46   2064s] #Peak memory = 3514.14 (MB)
[12/06 00:38:46   2064s] #Number of warnings = 0
[12/06 00:38:46   2064s] #Total number of warnings = 1
[12/06 00:38:46   2064s] #Number of fails = 0
[12/06 00:38:46   2064s] #Total number of fails = 0
[12/06 00:38:46   2064s] #Complete globalDetailRoute on Fri Dec  6 00:38:46 2024
[12/06 00:38:46   2064s] #
[12/06 00:38:46   2064s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1142824918 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 00:38:46   2064s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 00:38:46   2064s] ### 
[12/06 00:38:46   2064s] ###   Scalability Statistics
[12/06 00:38:46   2064s] ### 
[12/06 00:38:46   2064s] ### --------------------------------+----------------+----------------+----------------+
[12/06 00:38:46   2064s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/06 00:38:46   2064s] ### --------------------------------+----------------+----------------+----------------+
[12/06 00:38:46   2064s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 00:38:46   2064s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/06 00:38:46   2064s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 00:38:46   2064s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[12/06 00:38:46   2064s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[12/06 00:38:46   2064s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[12/06 00:38:46   2064s] ###   Data Preparation              |        00:00:05|        00:00:05|             1.0|
[12/06 00:38:46   2064s] ###   Detail Routing                |        00:04:58|        00:04:58|             1.0|
[12/06 00:38:46   2064s] ###   Line Assignment               |        00:00:17|        00:00:17|             1.0|
[12/06 00:38:46   2064s] ###   Entire Command                |        00:05:29|        00:05:29|             1.0|
[12/06 00:38:46   2064s] ### --------------------------------+----------------+----------------+----------------+
[12/06 00:38:46   2064s] ### 
[12/06 00:38:46   2064s] % End globalDetailRoute (date=12/06 00:38:46, total cpu=0:05:29, real=0:05:29, peak res=3292.1M, current mem=3181.9M)
[12/06 00:38:46   2064s]         NanoRoute done. (took cpu=0:05:29 real=0:05:29)
[12/06 00:38:46   2064s]       Clock detailed routing done.
[12/06 00:38:46   2064s] Skipping check of guided vs. routed net lengths.
[12/06 00:38:46   2064s] Set FIXED routing status on 725 net(s)
[12/06 00:38:46   2064s] Set FIXED placed status on 725 instance(s)
[12/06 00:38:46   2064s]       Route Remaining Unrouted Nets...
[12/06 00:38:46   2064s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/06 00:38:46   2064s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3575.0M, EPOCH TIME: 1733463526.744249
[12/06 00:38:46   2064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:38:46   2064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:38:46   2064s] All LLGs are deleted
[12/06 00:38:46   2064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:38:46   2064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:38:46   2064s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3575.0M, EPOCH TIME: 1733463526.744608
[12/06 00:38:46   2064s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3544.6M, EPOCH TIME: 1733463526.745062
[12/06 00:38:46   2064s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3544.6M, EPOCH TIME: 1733463526.745331
[12/06 00:38:46   2064s] ### Creating LA Mngr. totSessionCpu=0:34:25 mem=3544.6M
[12/06 00:38:46   2064s] ### Creating LA Mngr, finished. totSessionCpu=0:34:25 mem=3544.6M
[12/06 00:38:46   2064s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3544.56 MB )
[12/06 00:38:46   2064s] (I)      ==================== Layers =====================
[12/06 00:38:46   2064s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:38:46   2064s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 00:38:46   2064s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:38:46   2064s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 00:38:46   2064s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 00:38:46   2064s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:38:46   2064s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 00:38:46   2064s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 00:38:46   2064s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 00:38:46   2064s] (I)      Started Import and model ( Curr Mem: 3544.56 MB )
[12/06 00:38:46   2064s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:38:47   2065s] (I)      == Non-default Options ==
[12/06 00:38:47   2065s] (I)      Maximum routing layer                              : 10
[12/06 00:38:47   2065s] (I)      Number of threads                                  : 1
[12/06 00:38:47   2065s] (I)      Method to set GCell size                           : row
[12/06 00:38:47   2065s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 00:38:47   2065s] (I)      Use row-based GCell size
[12/06 00:38:47   2065s] (I)      Use row-based GCell align
[12/06 00:38:47   2065s] (I)      layer 0 area = 168000
[12/06 00:38:47   2065s] (I)      layer 1 area = 208000
[12/06 00:38:47   2065s] (I)      layer 2 area = 208000
[12/06 00:38:47   2065s] (I)      layer 3 area = 208000
[12/06 00:38:47   2065s] (I)      layer 4 area = 208000
[12/06 00:38:47   2065s] (I)      layer 5 area = 208000
[12/06 00:38:47   2065s] (I)      layer 6 area = 208000
[12/06 00:38:47   2065s] (I)      layer 7 area = 2259999
[12/06 00:38:47   2065s] (I)      layer 8 area = 2259999
[12/06 00:38:47   2065s] (I)      layer 9 area = 0
[12/06 00:38:47   2065s] (I)      GCell unit size   : 3600
[12/06 00:38:47   2065s] (I)      GCell multiplier  : 1
[12/06 00:38:47   2065s] (I)      GCell row height  : 3600
[12/06 00:38:47   2065s] (I)      Actual row height : 3600
[12/06 00:38:47   2065s] (I)      GCell align ref   : 4000 4000
[12/06 00:38:47   2065s] [NR-eGR] Track table information for default rule: 
[12/06 00:38:47   2065s] [NR-eGR] M1 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] M2 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] M3 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] M4 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] M5 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] M6 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] M7 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] M8 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] M9 has single uniform track structure
[12/06 00:38:47   2065s] [NR-eGR] AP has single uniform track structure
[12/06 00:38:47   2065s] (I)      ================= Default via =================
[12/06 00:38:47   2065s] (I)      +---+--------------------+--------------------+
[12/06 00:38:47   2065s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 00:38:47   2065s] (I)      +---+--------------------+--------------------+
[12/06 00:38:47   2065s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 00:38:47   2065s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 00:38:47   2065s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 00:38:47   2065s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 00:38:47   2065s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 00:38:47   2065s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 00:38:47   2065s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 00:38:47   2065s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 00:38:47   2065s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 00:38:47   2065s] (I)      +---+--------------------+--------------------+
[12/06 00:38:47   2065s] [NR-eGR] Read 2100180 PG shapes
[12/06 00:38:47   2065s] [NR-eGR] Read 0 clock shapes
[12/06 00:38:47   2065s] [NR-eGR] Read 0 other shapes
[12/06 00:38:47   2065s] [NR-eGR] #Routing Blockages  : 0
[12/06 00:38:47   2065s] [NR-eGR] #Instance Blockages : 0
[12/06 00:38:47   2065s] [NR-eGR] #PG Blockages       : 2100180
[12/06 00:38:47   2065s] [NR-eGR] #Halo Blockages     : 0
[12/06 00:38:47   2065s] [NR-eGR] #Boundary Blockages : 0
[12/06 00:38:47   2065s] [NR-eGR] #Clock Blockages    : 0
[12/06 00:38:47   2065s] [NR-eGR] #Other Blockages    : 0
[12/06 00:38:47   2065s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 00:38:47   2065s] [NR-eGR] Num Prerouted Nets = 725  Num Prerouted Wires = 146941
[12/06 00:38:47   2065s] [NR-eGR] Read 105617 nets ( ignored 725 )
[12/06 00:38:47   2065s] (I)      early_global_route_priority property id does not exist.
[12/06 00:38:47   2065s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=146941  Num CS=0
[12/06 00:38:47   2065s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 71806
[12/06 00:38:47   2065s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 67642
[12/06 00:38:47   2065s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 7424
[12/06 00:38:47   2065s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 20
[12/06 00:38:48   2065s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 23
[12/06 00:38:48   2065s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 21
[12/06 00:38:48   2065s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 5
[12/06 00:38:48   2065s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 00:38:48   2066s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 00:38:48   2066s] (I)      Number of ignored nets                =    725
[12/06 00:38:48   2066s] (I)      Number of connected nets              =      0
[12/06 00:38:48   2066s] (I)      Number of fixed nets                  =    725.  Ignored: Yes
[12/06 00:38:48   2066s] (I)      Number of clock nets                  =    725.  Ignored: No
[12/06 00:38:48   2066s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 00:38:48   2066s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 00:38:48   2066s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 00:38:48   2066s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 00:38:48   2066s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 00:38:48   2066s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 00:38:48   2066s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 00:38:48   2066s] (I)      Ndr track 0 does not exist
[12/06 00:38:48   2066s] (I)      ---------------------Grid Graph Info--------------------
[12/06 00:38:48   2066s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 00:38:48   2066s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 00:38:48   2066s] (I)      Site width          :   400  (dbu)
[12/06 00:38:48   2066s] (I)      Row height          :  3600  (dbu)
[12/06 00:38:48   2066s] (I)      GCell row height    :  3600  (dbu)
[12/06 00:38:48   2066s] (I)      GCell width         :  3600  (dbu)
[12/06 00:38:48   2066s] (I)      GCell height        :  3600  (dbu)
[12/06 00:38:48   2066s] (I)      Grid                :   834   834    10
[12/06 00:38:48   2066s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 00:38:48   2066s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 00:38:48   2066s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 00:38:48   2066s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 00:38:48   2066s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 00:38:48   2066s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 00:38:48   2066s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 00:38:48   2066s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 00:38:48   2066s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 00:38:48   2066s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 00:38:48   2066s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 00:38:48   2066s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 00:38:48   2066s] (I)      --------------------------------------------------------
[12/06 00:38:48   2066s] 
[12/06 00:38:48   2066s] [NR-eGR] ============ Routing rule table ============
[12/06 00:38:48   2066s] [NR-eGR] Rule id: 1  Nets: 104892
[12/06 00:38:48   2066s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 00:38:48   2066s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 00:38:48   2066s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 00:38:48   2066s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:38:48   2066s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 00:38:48   2066s] [NR-eGR] ========================================
[12/06 00:38:48   2066s] [NR-eGR] 
[12/06 00:38:48   2066s] (I)      =============== Blocked Tracks ===============
[12/06 00:38:48   2066s] (I)      +-------+---------+----------+---------------+
[12/06 00:38:48   2066s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 00:38:48   2066s] (I)      +-------+---------+----------+---------------+
[12/06 00:38:48   2066s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 00:38:48   2066s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 00:38:48   2066s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 00:38:48   2066s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 00:38:48   2066s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 00:38:48   2066s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 00:38:48   2066s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 00:38:48   2066s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 00:38:48   2066s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 00:38:48   2066s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 00:38:48   2066s] (I)      +-------+---------+----------+---------------+
[12/06 00:38:48   2066s] (I)      Finished Import and model ( CPU: 1.43 sec, Real: 1.43 sec, Curr Mem: 3748.10 MB )
[12/06 00:38:48   2066s] (I)      Reset routing kernel
[12/06 00:38:48   2066s] (I)      Started Global Routing ( Curr Mem: 3748.10 MB )
[12/06 00:38:48   2066s] (I)      totalPins=401382  totalGlobalPin=395948 (98.65%)
[12/06 00:38:48   2066s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 00:38:48   2066s] [NR-eGR] Layer group 1: route 104892 net(s) in layer range [2, 10]
[12/06 00:38:48   2066s] (I)      
[12/06 00:38:48   2066s] (I)      ============  Phase 1a Route ============
[12/06 00:38:49   2067s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 00:38:49   2067s] (I)      Usage: 3041899 = (1545361 H, 1496538 V) = (8.88% H, 8.79% V) = (2.782e+06um H, 2.694e+06um V)
[12/06 00:38:49   2067s] (I)      
[12/06 00:38:49   2067s] (I)      ============  Phase 1b Route ============
[12/06 00:38:49   2067s] (I)      Usage: 3045777 = (1547423 H, 1498354 V) = (8.89% H, 8.80% V) = (2.785e+06um H, 2.697e+06um V)
[12/06 00:38:49   2067s] (I)      Overflow of layer group 1: 0.27% H + 0.21% V. EstWL: 5.482399e+06um
[12/06 00:38:49   2067s] (I)      Congestion metric : 0.27%H 0.21%V, 0.48%HV
[12/06 00:38:49   2067s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 00:38:49   2067s] (I)      
[12/06 00:38:49   2067s] (I)      ============  Phase 1c Route ============
[12/06 00:38:49   2067s] (I)      Level2 Grid: 167 x 167
[12/06 00:38:49   2067s] (I)      Usage: 3045815 = (1547455 H, 1498360 V) = (8.89% H, 8.80% V) = (2.785e+06um H, 2.697e+06um V)
[12/06 00:38:49   2067s] (I)      
[12/06 00:38:49   2067s] (I)      ============  Phase 1d Route ============
[12/06 00:38:50   2067s] (I)      Usage: 3045815 = (1547455 H, 1498360 V) = (8.89% H, 8.80% V) = (2.785e+06um H, 2.697e+06um V)
[12/06 00:38:50   2067s] (I)      
[12/06 00:38:50   2067s] (I)      ============  Phase 1e Route ============
[12/06 00:38:50   2067s] (I)      Usage: 3045815 = (1547455 H, 1498360 V) = (8.89% H, 8.80% V) = (2.785e+06um H, 2.697e+06um V)
[12/06 00:38:50   2067s] [NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.21% V. EstWL: 5.482467e+06um
[12/06 00:38:50   2067s] (I)      
[12/06 00:38:50   2067s] (I)      ============  Phase 1l Route ============
[12/06 00:38:51   2069s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 00:38:52   2069s] (I)      Layer  2:    5655432    789328      4699           0     6252498    ( 0.00%) 
[12/06 00:38:52   2069s] (I)      Layer  3:    5717469    890369      4071           0     6252498    ( 0.00%) 
[12/06 00:38:52   2069s] (I)      Layer  4:    5655432    753502      1693           0     6252498    ( 0.00%) 
[12/06 00:38:52   2069s] (I)      Layer  5:    4127728    255382      5089           0     6252498    ( 0.00%) 
[12/06 00:38:52   2069s] (I)      Layer  6:    4332235    347446      7250           0     6252498    ( 0.00%) 
[12/06 00:38:52   2069s] (I)      Layer  7:    6246667    769247      2101           0     6252498    ( 0.00%) 
[12/06 00:38:52   2069s] (I)      Layer  8:    1561875    128344        52           0     1563124    ( 0.00%) 
[12/06 00:38:52   2069s] (I)      Layer  9:    1561875     49580         0           0     1563124    ( 0.00%) 
[12/06 00:38:52   2069s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 00:38:52   2069s] (I)      Total:      35050303   3983198     24955      139328    40694291    ( 0.34%) 
[12/06 00:38:52   2070s] (I)      
[12/06 00:38:52   2070s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 00:38:52   2070s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/06 00:38:52   2070s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/06 00:38:52   2070s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/06 00:38:52   2070s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/06 00:38:52   2070s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:38:52   2070s] [NR-eGR]      M2 ( 2)      2928( 0.42%)       298( 0.04%)        12( 0.00%)         0( 0.00%)   ( 0.47%) 
[12/06 00:38:52   2070s] [NR-eGR]      M3 ( 3)      2639( 0.38%)       231( 0.03%)         4( 0.00%)         0( 0.00%)   ( 0.41%) 
[12/06 00:38:52   2070s] [NR-eGR]      M4 ( 4)      1122( 0.16%)        95( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.18%) 
[12/06 00:38:52   2070s] [NR-eGR]      M5 ( 5)      3790( 0.55%)       188( 0.03%)         2( 0.00%)         0( 0.00%)   ( 0.57%) 
[12/06 00:38:52   2070s] [NR-eGR]      M6 ( 6)      4824( 0.69%)       360( 0.05%)        16( 0.00%)         0( 0.00%)   ( 0.75%) 
[12/06 00:38:52   2070s] [NR-eGR]      M7 ( 7)      1165( 0.17%)       139( 0.02%)        19( 0.00%)         4( 0.00%)   ( 0.19%) 
[12/06 00:38:52   2070s] [NR-eGR]      M8 ( 8)        49( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/06 00:38:52   2070s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:38:52   2070s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 00:38:52   2070s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/06 00:38:52   2070s] [NR-eGR]        Total     16517( 0.29%)      1311( 0.02%)        55( 0.00%)         4( 0.00%)   ( 0.31%) 
[12/06 00:38:52   2070s] [NR-eGR] 
[12/06 00:38:52   2070s] (I)      Finished Global Routing ( CPU: 3.92 sec, Real: 3.92 sec, Curr Mem: 3796.10 MB )
[12/06 00:38:52   2070s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 00:38:52   2070s] [NR-eGR] Overflow after Early Global Route 0.05% H + 0.07% V
[12/06 00:38:52   2070s] (I)      ============= Track Assignment ============
[12/06 00:38:52   2070s] (I)      Started Track Assignment (1T) ( Curr Mem: 3796.10 MB )
[12/06 00:38:52   2070s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 00:38:52   2070s] (I)      Run Multi-thread track assignment
[12/06 00:38:54   2072s] (I)      Finished Track Assignment (1T) ( CPU: 1.86 sec, Real: 1.86 sec, Curr Mem: 3796.10 MB )
[12/06 00:38:54   2072s] (I)      Started Export ( Curr Mem: 3796.10 MB )
[12/06 00:38:55   2072s] [NR-eGR]             Length (um)     Vias 
[12/06 00:38:55   2072s] [NR-eGR] ---------------------------------
[12/06 00:38:55   2072s] [NR-eGR]  M1  (1H)            10   460991 
[12/06 00:38:55   2072s] [NR-eGR]  M2  (2V)        970533   674477 
[12/06 00:38:55   2072s] [NR-eGR]  M3  (3H)       1192165   220206 
[12/06 00:38:55   2072s] [NR-eGR]  M4  (4V)       1084072   131566 
[12/06 00:38:55   2072s] [NR-eGR]  M5  (5H)        354271    80821 
[12/06 00:38:55   2072s] [NR-eGR]  M6  (6V)        564598    76505 
[12/06 00:38:55   2072s] [NR-eGR]  M7  (7H)       1337016    11064 
[12/06 00:38:55   2072s] [NR-eGR]  M8  (8V)        229903     1589 
[12/06 00:38:55   2072s] [NR-eGR]  M9  (9H)         89334        0 
[12/06 00:38:55   2072s] [NR-eGR]  AP  (10V)            0        0 
[12/06 00:38:55   2072s] [NR-eGR] ---------------------------------
[12/06 00:38:55   2072s] [NR-eGR]      Total      5821902  1657219 
[12/06 00:38:55   2072s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:38:55   2072s] [NR-eGR] Total half perimeter of net bounding box: 4621212um
[12/06 00:38:55   2072s] [NR-eGR] Total length: 5821902um, number of vias: 1657219
[12/06 00:38:55   2072s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:38:55   2072s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 00:38:55   2072s] [NR-eGR] --------------------------------------------------------------------------
[12/06 00:38:55   2073s] (I)      Finished Export ( CPU: 1.07 sec, Real: 1.08 sec, Curr Mem: 3796.10 MB )
[12/06 00:38:55   2073s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.59 sec, Real: 8.61 sec, Curr Mem: 3662.10 MB )
[12/06 00:38:55   2073s] (I)      ========================================= Runtime Summary =========================================
[12/06 00:38:55   2073s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 00:38:55   2073s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 00:38:55   2073s] (I)       Early Global Route kernel                   100.00%  1680.74 sec  1689.35 sec  8.61 sec  8.59 sec 
[12/06 00:38:55   2073s] (I)       +-Import and model                           16.66%  1680.75 sec  1682.18 sec  1.43 sec  1.43 sec 
[12/06 00:38:55   2073s] (I)       | +-Create place DB                           5.23%  1680.75 sec  1681.20 sec  0.45 sec  0.45 sec 
[12/06 00:38:55   2073s] (I)       | | +-Import place data                       5.23%  1680.75 sec  1681.20 sec  0.45 sec  0.45 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Read instances and placement          1.21%  1680.75 sec  1680.85 sec  0.10 sec  0.10 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Read nets                             4.02%  1680.85 sec  1681.20 sec  0.35 sec  0.35 sec 
[12/06 00:38:55   2073s] (I)       | +-Create route DB                          10.46%  1681.20 sec  1682.10 sec  0.90 sec  0.90 sec 
[12/06 00:38:55   2073s] (I)       | | +-Import route data (1T)                 10.45%  1681.20 sec  1682.10 sec  0.90 sec  0.90 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.83%  1681.25 sec  1681.49 sec  0.24 sec  0.24 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Read routing blockages              0.00%  1681.25 sec  1681.25 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Read instance blockages             0.20%  1681.25 sec  1681.26 sec  0.02 sec  0.02 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Read PG blockages                   2.59%  1681.26 sec  1681.49 sec  0.22 sec  0.22 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Read clock blockages                0.00%  1681.49 sec  1681.49 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Read other blockages                0.00%  1681.49 sec  1681.49 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Read halo blockages                 0.02%  1681.49 sec  1681.49 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Read boundary cut boxes             0.00%  1681.49 sec  1681.49 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Read blackboxes                       0.00%  1681.49 sec  1681.49 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Read prerouted                        0.48%  1681.49 sec  1681.53 sec  0.04 sec  0.04 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Read unlegalized nets                 0.28%  1681.53 sec  1681.55 sec  0.02 sec  0.02 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Read nets                             0.37%  1681.55 sec  1681.59 sec  0.03 sec  0.03 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Set up via pillars                    0.01%  1681.60 sec  1681.60 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Initialize 3D grid graph              0.18%  1681.60 sec  1681.62 sec  0.02 sec  0.02 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Model blockage capacity               5.45%  1681.62 sec  1682.09 sec  0.47 sec  0.47 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Initialize 3D capacity              5.18%  1681.62 sec  1682.07 sec  0.45 sec  0.45 sec 
[12/06 00:38:55   2073s] (I)       | +-Read aux data                             0.00%  1682.10 sec  1682.10 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | +-Others data preparation                   0.12%  1682.10 sec  1682.11 sec  0.01 sec  0.01 sec 
[12/06 00:38:55   2073s] (I)       | +-Create route kernel                       0.65%  1682.11 sec  1682.17 sec  0.06 sec  0.05 sec 
[12/06 00:38:55   2073s] (I)       +-Global Routing                             45.56%  1682.18 sec  1686.11 sec  3.92 sec  3.91 sec 
[12/06 00:38:55   2073s] (I)       | +-Initialization                            0.64%  1682.18 sec  1682.24 sec  0.05 sec  0.05 sec 
[12/06 00:38:55   2073s] (I)       | +-Net group 1                              43.09%  1682.24 sec  1685.95 sec  3.71 sec  3.70 sec 
[12/06 00:38:55   2073s] (I)       | | +-Generate topology                       1.75%  1682.24 sec  1682.39 sec  0.15 sec  0.15 sec 
[12/06 00:38:55   2073s] (I)       | | +-Phase 1a                                9.24%  1682.47 sec  1683.27 sec  0.80 sec  0.79 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Pattern routing (1T)                  7.37%  1682.47 sec  1683.11 sec  0.63 sec  0.63 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.18%  1683.11 sec  1683.21 sec  0.10 sec  0.10 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Add via demand to 2D                  0.65%  1683.21 sec  1683.27 sec  0.06 sec  0.06 sec 
[12/06 00:38:55   2073s] (I)       | | +-Phase 1b                                5.46%  1683.27 sec  1683.74 sec  0.47 sec  0.47 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Monotonic routing (1T)                5.42%  1683.27 sec  1683.74 sec  0.47 sec  0.47 sec 
[12/06 00:38:55   2073s] (I)       | | +-Phase 1c                                2.19%  1683.74 sec  1683.93 sec  0.19 sec  0.19 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Two level Routing                     2.19%  1683.74 sec  1683.93 sec  0.19 sec  0.19 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Two Level Routing (Regular)         2.01%  1683.75 sec  1683.92 sec  0.17 sec  0.17 sec 
[12/06 00:38:55   2073s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  1683.92 sec  1683.93 sec  0.01 sec  0.01 sec 
[12/06 00:38:55   2073s] (I)       | | +-Phase 1d                                1.68%  1683.93 sec  1684.07 sec  0.15 sec  0.14 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Detoured routing (1T)                 1.68%  1683.93 sec  1684.07 sec  0.14 sec  0.14 sec 
[12/06 00:38:55   2073s] (I)       | | +-Phase 1e                                0.03%  1684.07 sec  1684.08 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Route legalization                    0.00%  1684.07 sec  1684.07 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       | | +-Phase 1l                               21.76%  1684.08 sec  1685.95 sec  1.87 sec  1.87 sec 
[12/06 00:38:55   2073s] (I)       | | | +-Layer assignment (1T)                21.13%  1684.13 sec  1685.95 sec  1.82 sec  1.82 sec 
[12/06 00:38:55   2073s] (I)       | +-Clean cong LA                             0.00%  1685.95 sec  1685.95 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       +-Export 3D cong map                          2.49%  1686.11 sec  1686.32 sec  0.21 sec  0.21 sec 
[12/06 00:38:55   2073s] (I)       | +-Export 2D cong map                        0.20%  1686.30 sec  1686.32 sec  0.02 sec  0.02 sec 
[12/06 00:38:55   2073s] (I)       +-Extract Global 3D Wires                     0.61%  1686.33 sec  1686.38 sec  0.05 sec  0.05 sec 
[12/06 00:38:55   2073s] (I)       +-Track Assignment (1T)                      21.66%  1686.38 sec  1688.24 sec  1.86 sec  1.86 sec 
[12/06 00:38:55   2073s] (I)       | +-Initialization                            0.07%  1686.38 sec  1686.38 sec  0.01 sec  0.01 sec 
[12/06 00:38:55   2073s] (I)       | +-Track Assignment Kernel                  21.29%  1686.38 sec  1688.22 sec  1.83 sec  1.83 sec 
[12/06 00:38:55   2073s] (I)       | +-Free Memory                               0.00%  1688.24 sec  1688.24 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       +-Export                                     12.50%  1688.24 sec  1689.32 sec  1.08 sec  1.07 sec 
[12/06 00:38:55   2073s] (I)       | +-Export DB wires                           6.80%  1688.24 sec  1688.83 sec  0.59 sec  0.58 sec 
[12/06 00:38:55   2073s] (I)       | | +-Export all nets                         5.26%  1688.27 sec  1688.72 sec  0.45 sec  0.45 sec 
[12/06 00:38:55   2073s] (I)       | | +-Set wire vias                           1.23%  1688.72 sec  1688.83 sec  0.11 sec  0.11 sec 
[12/06 00:38:55   2073s] (I)       | +-Report wirelength                         2.81%  1688.83 sec  1689.07 sec  0.24 sec  0.24 sec 
[12/06 00:38:55   2073s] (I)       | +-Update net boxes                          2.88%  1689.07 sec  1689.32 sec  0.25 sec  0.25 sec 
[12/06 00:38:55   2073s] (I)       | +-Update timing                             0.00%  1689.32 sec  1689.32 sec  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)       +-Postprocess design                          0.10%  1689.32 sec  1689.33 sec  0.01 sec  0.01 sec 
[12/06 00:38:55   2073s] (I)      ======================= Summary by functions ========================
[12/06 00:38:55   2073s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 00:38:55   2073s] (I)      ---------------------------------------------------------------------
[12/06 00:38:55   2073s] (I)        0  Early Global Route kernel           100.00%  8.61 sec  8.59 sec 
[12/06 00:38:55   2073s] (I)        1  Global Routing                       45.56%  3.92 sec  3.91 sec 
[12/06 00:38:55   2073s] (I)        1  Track Assignment (1T)                21.66%  1.86 sec  1.86 sec 
[12/06 00:38:55   2073s] (I)        1  Import and model                     16.66%  1.43 sec  1.43 sec 
[12/06 00:38:55   2073s] (I)        1  Export                               12.50%  1.08 sec  1.07 sec 
[12/06 00:38:55   2073s] (I)        1  Export 3D cong map                    2.49%  0.21 sec  0.21 sec 
[12/06 00:38:55   2073s] (I)        1  Extract Global 3D Wires               0.61%  0.05 sec  0.05 sec 
[12/06 00:38:55   2073s] (I)        1  Postprocess design                    0.10%  0.01 sec  0.01 sec 
[12/06 00:38:55   2073s] (I)        2  Net group 1                          43.09%  3.71 sec  3.70 sec 
[12/06 00:38:55   2073s] (I)        2  Track Assignment Kernel              21.29%  1.83 sec  1.83 sec 
[12/06 00:38:55   2073s] (I)        2  Create route DB                      10.46%  0.90 sec  0.90 sec 
[12/06 00:38:55   2073s] (I)        2  Export DB wires                       6.80%  0.59 sec  0.58 sec 
[12/06 00:38:55   2073s] (I)        2  Create place DB                       5.23%  0.45 sec  0.45 sec 
[12/06 00:38:55   2073s] (I)        2  Update net boxes                      2.88%  0.25 sec  0.25 sec 
[12/06 00:38:55   2073s] (I)        2  Report wirelength                     2.81%  0.24 sec  0.24 sec 
[12/06 00:38:55   2073s] (I)        2  Initialization                        0.70%  0.06 sec  0.06 sec 
[12/06 00:38:55   2073s] (I)        2  Create route kernel                   0.65%  0.06 sec  0.05 sec 
[12/06 00:38:55   2073s] (I)        2  Export 2D cong map                    0.20%  0.02 sec  0.02 sec 
[12/06 00:38:55   2073s] (I)        2  Others data preparation               0.12%  0.01 sec  0.01 sec 
[12/06 00:38:55   2073s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        3  Phase 1l                             21.76%  1.87 sec  1.87 sec 
[12/06 00:38:55   2073s] (I)        3  Import route data (1T)               10.45%  0.90 sec  0.90 sec 
[12/06 00:38:55   2073s] (I)        3  Phase 1a                              9.24%  0.80 sec  0.79 sec 
[12/06 00:38:55   2073s] (I)        3  Phase 1b                              5.46%  0.47 sec  0.47 sec 
[12/06 00:38:55   2073s] (I)        3  Export all nets                       5.26%  0.45 sec  0.45 sec 
[12/06 00:38:55   2073s] (I)        3  Import place data                     5.23%  0.45 sec  0.45 sec 
[12/06 00:38:55   2073s] (I)        3  Phase 1c                              2.19%  0.19 sec  0.19 sec 
[12/06 00:38:55   2073s] (I)        3  Generate topology                     1.75%  0.15 sec  0.15 sec 
[12/06 00:38:55   2073s] (I)        3  Phase 1d                              1.68%  0.15 sec  0.14 sec 
[12/06 00:38:55   2073s] (I)        3  Set wire vias                         1.23%  0.11 sec  0.11 sec 
[12/06 00:38:55   2073s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        4  Layer assignment (1T)                21.13%  1.82 sec  1.82 sec 
[12/06 00:38:55   2073s] (I)        4  Pattern routing (1T)                  7.37%  0.63 sec  0.63 sec 
[12/06 00:38:55   2073s] (I)        4  Model blockage capacity               5.45%  0.47 sec  0.47 sec 
[12/06 00:38:55   2073s] (I)        4  Monotonic routing (1T)                5.42%  0.47 sec  0.47 sec 
[12/06 00:38:55   2073s] (I)        4  Read nets                             4.40%  0.38 sec  0.38 sec 
[12/06 00:38:55   2073s] (I)        4  Read blockages ( Layer 2-10 )         2.83%  0.24 sec  0.24 sec 
[12/06 00:38:55   2073s] (I)        4  Two level Routing                     2.19%  0.19 sec  0.19 sec 
[12/06 00:38:55   2073s] (I)        4  Detoured routing (1T)                 1.68%  0.14 sec  0.14 sec 
[12/06 00:38:55   2073s] (I)        4  Read instances and placement          1.21%  0.10 sec  0.10 sec 
[12/06 00:38:55   2073s] (I)        4  Pattern Routing Avoiding Blockages    1.18%  0.10 sec  0.10 sec 
[12/06 00:38:55   2073s] (I)        4  Add via demand to 2D                  0.65%  0.06 sec  0.06 sec 
[12/06 00:38:55   2073s] (I)        4  Read prerouted                        0.48%  0.04 sec  0.04 sec 
[12/06 00:38:55   2073s] (I)        4  Read unlegalized nets                 0.28%  0.02 sec  0.02 sec 
[12/06 00:38:55   2073s] (I)        4  Initialize 3D grid graph              0.18%  0.02 sec  0.02 sec 
[12/06 00:38:55   2073s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        5  Initialize 3D capacity                5.18%  0.45 sec  0.45 sec 
[12/06 00:38:55   2073s] (I)        5  Read PG blockages                     2.59%  0.22 sec  0.22 sec 
[12/06 00:38:55   2073s] (I)        5  Two Level Routing (Regular)           2.01%  0.17 sec  0.17 sec 
[12/06 00:38:55   2073s] (I)        5  Read instance blockages               0.20%  0.02 sec  0.02 sec 
[12/06 00:38:55   2073s] (I)        5  Two Level Routing (Strong)            0.12%  0.01 sec  0.01 sec 
[12/06 00:38:55   2073s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 00:38:55   2073s]       Route Remaining Unrouted Nets done. (took cpu=0:00:08.6 real=0:00:08.7)
[12/06 00:38:55   2073s]     Routing using NR in eGR->NR Step done.
[12/06 00:38:55   2073s] Net route status summary:
[12/06 00:38:55   2073s]   Clock:       726 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=725, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:38:55   2073s]   Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:38:55   2073s] 
[12/06 00:38:55   2073s] CCOPT: Done with clock implementation routing.
[12/06 00:38:55   2073s] 
[12/06 00:38:55   2073s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:05:46 real=0:05:46)
[12/06 00:38:55   2073s]   Clock implementation routing done.
[12/06 00:38:55   2073s]   Leaving CCOpt scope - extractRC...
[12/06 00:38:55   2073s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 00:38:55   2073s] Extraction called for design 'torus_credit_D_W32' of instances=105009 and nets=133293 using extraction engine 'preRoute' .
[12/06 00:38:55   2073s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 00:38:55   2073s] Type 'man IMPEXT-3530' for more detail.
[12/06 00:38:55   2073s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 00:38:55   2073s] RC Extraction called in multi-corner(1) mode.
[12/06 00:38:55   2073s] RCMode: PreRoute
[12/06 00:38:55   2073s]       RC Corner Indexes            0   
[12/06 00:38:55   2073s] Capacitance Scaling Factor   : 1.00000 
[12/06 00:38:55   2073s] Resistance Scaling Factor    : 1.00000 
[12/06 00:38:55   2073s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 00:38:55   2073s] Clock Res. Scaling Factor    : 1.00000 
[12/06 00:38:55   2073s] Shrink Factor                : 1.00000
[12/06 00:38:55   2073s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 00:38:55   2073s] Using capacitance table file ...
[12/06 00:38:55   2073s] 
[12/06 00:38:55   2073s] Trim Metal Layers:
[12/06 00:38:55   2073s] LayerId::1 widthSet size::4
[12/06 00:38:55   2073s] LayerId::2 widthSet size::4
[12/06 00:38:55   2073s] LayerId::3 widthSet size::4
[12/06 00:38:55   2073s] LayerId::4 widthSet size::4
[12/06 00:38:55   2073s] LayerId::5 widthSet size::4
[12/06 00:38:55   2073s] LayerId::6 widthSet size::4
[12/06 00:38:55   2073s] LayerId::7 widthSet size::4
[12/06 00:38:55   2073s] LayerId::8 widthSet size::4
[12/06 00:38:55   2073s] LayerId::9 widthSet size::4
[12/06 00:38:55   2073s] LayerId::10 widthSet size::2
[12/06 00:38:55   2073s] Updating RC grid for preRoute extraction ...
[12/06 00:38:55   2073s] eee: pegSigSF::1.070000
[12/06 00:38:55   2073s] Initializing multi-corner capacitance tables ... 
[12/06 00:38:55   2073s] Initializing multi-corner resistance tables ...
[12/06 00:38:56   2074s] eee: l::1 avDens::0.110238 usedTrk::70005.466694 availTrk::635040.000000 sigTrk::70005.466694
[12/06 00:38:56   2074s] eee: l::2 avDens::0.194171 usedTrk::53929.075799 availTrk::277740.000000 sigTrk::53929.075799
[12/06 00:38:56   2074s] eee: l::3 avDens::0.238238 usedTrk::66232.455578 availTrk::278010.000000 sigTrk::66232.455578
[12/06 00:38:56   2074s] eee: l::4 avDens::0.206684 usedTrk::60231.864943 availTrk::291420.000000 sigTrk::60231.864943
[12/06 00:38:56   2074s] eee: l::5 avDens::0.032810 usedTrk::20835.611136 availTrk::635040.000000 sigTrk::20835.611136
[12/06 00:38:56   2074s] eee: l::6 avDens::0.051225 usedTrk::32530.175583 availTrk::635040.000000 sigTrk::32530.175583
[12/06 00:38:56   2074s] eee: l::7 avDens::0.249423 usedTrk::74280.733340 availTrk::297810.000000 sigTrk::74280.733340
[12/06 00:38:56   2074s] eee: l::8 avDens::0.213808 usedTrk::12772.377797 availTrk::59737.500000 sigTrk::12772.377797
[12/06 00:38:56   2074s] eee: l::9 avDens::0.137689 usedTrk::4963.005558 availTrk::36045.000000 sigTrk::4963.005558
[12/06 00:38:56   2074s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 00:38:56   2074s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:38:56   2074s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.352375 uaWl=1.000000 uaWlH=0.641472 aWlH=0.000000 lMod=0 pMax=0.915200 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 00:38:57   2074s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3554.098M)
[12/06 00:38:57   2074s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 00:38:57   2074s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 00:38:57   2074s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 00:38:57   2074s] End AAE Lib Interpolated Model. (MEM=3554.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:38:58   2076s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 00:38:59   2077s]   Clock DAG stats after routing clock trees:
[12/06 00:38:59   2077s]     cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:38:59   2077s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:38:59   2077s]     misc counts      : r=1, pp=0
[12/06 00:38:59   2077s]     cell areas       : b=6228.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6228.720um^2
[12/06 00:38:59   2077s]     cell capacitance : b=2.941pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.941pF
[12/06 00:38:59   2077s]     sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:38:59   2077s]     wire capacitance : top=0.000pF, trunk=2.511pF, leaf=30.288pF, total=32.799pF
[12/06 00:38:59   2077s]     wire lengths     : top=0.000um, trunk=20001.717um, leaf=211512.400um, total=231514.117um
[12/06 00:38:59   2077s]     hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=51171.700um, total=66892.300um
[12/06 00:38:59   2077s]   Clock DAG net violations after routing clock trees:
[12/06 00:38:59   2077s]     Remaining Transition : {count=52, worst=[0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.001ns sum=0.094ns
[12/06 00:38:59   2077s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/06 00:38:59   2077s]     Trunk : target=0.089ns count=68 avg=0.067ns sd=0.016ns min=0.004ns max=0.091ns {10 <= 0.054ns, 31 <= 0.072ns, 17 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:38:59   2077s]     Leaf  : target=0.089ns count=658 avg=0.079ns sd=0.006ns min=0.064ns max=0.094ns {0 <= 0.054ns, 34 <= 0.072ns, 371 <= 0.081ns, 127 <= 0.085ns, 75 <= 0.089ns} {50 <= 0.094ns, 1 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:38:59   2077s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/06 00:38:59   2077s]      Bufs: CKBD16: 251 CKBD12: 457 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
[12/06 00:38:59   2077s]   Clock DAG hash after routing clock trees: 16518855339188092319 10575972664954088969
[12/06 00:38:59   2077s]   CTS services accumulated run-time stats after routing clock trees:
[12/06 00:38:59   2077s]     delay calculator: calls=95488, total_wall_time=8.853s, mean_wall_time=0.093ms
[12/06 00:38:59   2077s]     legalizer: calls=63122, total_wall_time=1.555s, mean_wall_time=0.025ms
[12/06 00:38:59   2077s]     steiner router: calls=65159, total_wall_time=26.639s, mean_wall_time=0.409ms
[12/06 00:38:59   2077s]   Primary reporting skew groups after routing clock trees:
[12/06 00:38:59   2077s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449, avg=0.423, sd=0.012], skew [0.054 vs 0.052*], 99.9% {0.395, 0.447} (wid=0.069 ws=0.062) (gid=0.432 gs=0.096)
[12/06 00:39:00   2077s]         min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:39:00   2077s]         max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[13][33]/CP
[12/06 00:39:00   2078s]   Skew group summary after routing clock trees:
[12/06 00:39:00   2078s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449, avg=0.423, sd=0.012], skew [0.054 vs 0.052*], 99.9% {0.395, 0.447} (wid=0.069 ws=0.062) (gid=0.432 gs=0.096)
[12/06 00:39:00   2078s]   CCOpt::Phase::Routing done. (took cpu=0:05:51 real=0:05:51)
[12/06 00:39:00   2078s]   CCOpt::Phase::PostConditioning...
[12/06 00:39:00   2078s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 00:39:00   2078s] OPERPROF: Starting DPlace-Init at level 1, MEM:3601.8M, EPOCH TIME: 1733463540.443997
[12/06 00:39:00   2078s] Processing tracks to init pin-track alignment.
[12/06 00:39:00   2078s] z: 2, totalTracks: 1
[12/06 00:39:00   2078s] z: 4, totalTracks: 1
[12/06 00:39:00   2078s] z: 6, totalTracks: 1
[12/06 00:39:00   2078s] z: 8, totalTracks: 1
[12/06 00:39:00   2078s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:39:00   2078s] All LLGs are deleted
[12/06 00:39:00   2078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:00   2078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:00   2078s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3601.8M, EPOCH TIME: 1733463540.502968
[12/06 00:39:00   2078s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3601.8M, EPOCH TIME: 1733463540.503629
[12/06 00:39:00   2078s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 00:39:00   2078s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3601.8M, EPOCH TIME: 1733463540.529073
[12/06 00:39:00   2078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:00   2078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:00   2078s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3601.8M, EPOCH TIME: 1733463540.531958
[12/06 00:39:00   2078s] Max number of tech site patterns supported in site array is 256.
[12/06 00:39:00   2078s] Core basic site is core
[12/06 00:39:00   2078s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3601.8M, EPOCH TIME: 1733463540.554564
[12/06 00:39:00   2078s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 00:39:00   2078s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:39:00   2078s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.168, REAL:0.169, MEM:3601.8M, EPOCH TIME: 1733463540.723428
[12/06 00:39:00   2078s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:39:00   2078s] SiteArray: use 31,911,936 bytes
[12/06 00:39:00   2078s] SiteArray: current memory after site array memory allocation 3632.2M
[12/06 00:39:00   2078s] SiteArray: FP blocked sites are writable
[12/06 00:39:00   2078s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 00:39:00   2078s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3632.2M, EPOCH TIME: 1733463540.796663
[12/06 00:39:02   2080s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.585, REAL:1.587, MEM:3632.2M, EPOCH TIME: 1733463542.383309
[12/06 00:39:02   2080s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:39:02   2080s] Atter site array init, number of instance map data is 0.
[12/06 00:39:02   2080s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.907, REAL:1.909, MEM:3632.2M, EPOCH TIME: 1733463542.441441
[12/06 00:39:02   2080s] 
[12/06 00:39:02   2080s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:39:02   2080s] OPERPROF:     Starting CMU at level 3, MEM:3632.2M, EPOCH TIME: 1733463542.569603
[12/06 00:39:02   2080s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3632.2M, EPOCH TIME: 1733463542.575817
[12/06 00:39:02   2080s] 
[12/06 00:39:02   2080s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:39:02   2080s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.061, REAL:2.064, MEM:3632.2M, EPOCH TIME: 1733463542.593377
[12/06 00:39:02   2080s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3632.2M, EPOCH TIME: 1733463542.593448
[12/06 00:39:02   2080s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3648.2M, EPOCH TIME: 1733463542.594087
[12/06 00:39:02   2080s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3648.2MB).
[12/06 00:39:02   2080s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.167, REAL:2.171, MEM:3648.2M, EPOCH TIME: 1733463542.614598
[12/06 00:39:02   2080s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/06 00:39:02   2080s]   Removing CTS place status from clock tree and sinks.
[12/06 00:39:02   2080s]   Removed CTS place status from 725 clock cells (out of 727 ) and 0 clock sinks (out of 0 ).
[12/06 00:39:02   2080s]   Legalizer reserving space for clock trees
[12/06 00:39:02   2080s]   PostConditioning...
[12/06 00:39:02   2080s]     PostConditioning active optimizations:
[12/06 00:39:02   2080s]      - DRV fixing with initial upsizing, sizing and buffering
[12/06 00:39:02   2080s]      - Skew fixing with sizing
[12/06 00:39:02   2080s]     
[12/06 00:39:02   2080s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/06 00:39:02   2080s]     Currently running CTS, using active skew data
[12/06 00:39:02   2080s]     Reset bufferability constraints...
[12/06 00:39:02   2080s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/06 00:39:02   2080s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 00:39:02   2080s]     PostConditioning Upsizing To Fix DRVs...
[12/06 00:39:02   2080s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 16518855339188092319 10575972664954088969
[12/06 00:39:02   2080s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/06 00:39:02   2080s]         delay calculator: calls=95488, total_wall_time=8.853s, mean_wall_time=0.093ms
[12/06 00:39:02   2080s]         legalizer: calls=63847, total_wall_time=1.568s, mean_wall_time=0.025ms
[12/06 00:39:02   2080s]         steiner router: calls=65159, total_wall_time=26.639s, mean_wall_time=0.409ms
[12/06 00:39:02   2080s]       Fixing clock tree DRVs with upsizing: End AAE Lib Interpolated Model. (MEM=3638.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:39:03   2081s] ...20% ...40% ...60% ...80% ...100% 
[12/06 00:39:04   2082s]       CCOpt-PostConditioning: considered: 726, tested: 726, violation detected: 52, violation ignored (due to small violation): 0, cannot run: 0, attempted: 52, unsuccessful: 0, sized: 48
[12/06 00:39:04   2082s]       
[12/06 00:39:04   2082s]       Statistics: Fix DRVs (initial upsizing):
[12/06 00:39:04   2082s]       ========================================
[12/06 00:39:04   2082s]       
[12/06 00:39:04   2082s]       Cell changes by Net Type:
[12/06 00:39:04   2082s]       
[12/06 00:39:04   2082s]       ----------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:04   2082s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[12/06 00:39:04   2082s]       ----------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:04   2082s]       top                0                    0                   0            0                    0                   0
[12/06 00:39:04   2082s]       trunk              1 [1.9%]             0                   0            0                    0 (0.0%)            1 (100.0%)
[12/06 00:39:04   2082s]       leaf              51 [98.1%]           48 (94.1%)           0            0                   48 (94.1%)           3 (5.9%)
[12/06 00:39:04   2082s]       ----------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:04   2082s]       Total             52 [100.0%]          48 (92.3%)           0            0                   48 (92.3%)           4 (7.7%)
[12/06 00:39:04   2082s]       ----------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:04   2082s]       
[12/06 00:39:04   2082s]       Upsized: 48, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 102.960um^2 (1.653%)
[12/06 00:39:04   2082s]       Max. move: 7.269um (ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00411 and 23 others), Min. move: 0.000um, Avg. move: 0.343um
[12/06 00:39:04   2082s]       
[12/06 00:39:05   2083s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/06 00:39:05   2083s]         cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:39:05   2083s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:39:05   2083s]         misc counts      : r=1, pp=0
[12/06 00:39:05   2083s]         cell areas       : b=6331.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6331.680um^2
[12/06 00:39:05   2083s]         cell capacitance : b=2.988pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.988pF
[12/06 00:39:05   2083s]         sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:39:05   2083s]         wire capacitance : top=0.000pF, trunk=2.511pF, leaf=30.288pF, total=32.799pF
[12/06 00:39:05   2083s]         wire lengths     : top=0.000um, trunk=20001.717um, leaf=211512.400um, total=231514.117um
[12/06 00:39:05   2083s]         hp wire lengths  : top=0.000um, trunk=15719.800um, leaf=51176.800um, total=66896.600um
[12/06 00:39:05   2083s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/06 00:39:05   2083s]         Remaining Transition : {count=4, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.006ns
[12/06 00:39:05   2083s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/06 00:39:05   2083s]         Trunk : target=0.089ns count=68 avg=0.067ns sd=0.017ns min=0.004ns max=0.091ns {10 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:05   2083s]         Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 64 <= 0.072ns, 389 <= 0.081ns, 128 <= 0.085ns, 74 <= 0.089ns} {3 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:05   2083s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/06 00:39:05   2083s]          Bufs: CKBD16: 293 CKBD12: 420 CKBD8: 6 CKBD4: 4 CKBD2: 2 
[12/06 00:39:05   2083s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 14459257677398100916 14403789282201143458
[12/06 00:39:05   2083s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/06 00:39:05   2083s]         delay calculator: calls=97321, total_wall_time=8.959s, mean_wall_time=0.092ms
[12/06 00:39:05   2083s]         legalizer: calls=63957, total_wall_time=1.576s, mean_wall_time=0.025ms
[12/06 00:39:05   2083s]         steiner router: calls=66095, total_wall_time=26.644s, mean_wall_time=0.403ms
[12/06 00:39:05   2083s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/06 00:39:05   2083s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449], skew [0.054 vs 0.052*]
[12/06 00:39:05   2083s]             min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:39:05   2083s]             max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[13][33]/CP
[12/06 00:39:05   2083s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/06 00:39:05   2083s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449], skew [0.054 vs 0.052*]
[12/06 00:39:05   2083s]       Legalizer API calls during this step: 110 succeeded with high effort: 110 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:39:05   2083s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/06 00:39:05   2083s]     Recomputing CTS skew targets...
[12/06 00:39:05   2083s]     Resolving skew group constraints...
[12/06 00:39:09   2087s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 00:39:09   2087s]     Resolving skew group constraints done.
[12/06 00:39:09   2087s]     Recomputing CTS skew targets done. (took cpu=0:00:04.1 real=0:00:04.1)
[12/06 00:39:09   2087s]     PostConditioning Fixing DRVs...
[12/06 00:39:09   2087s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 14459257677398100916 14403789282201143458
[12/06 00:39:09   2087s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/06 00:39:09   2087s]         delay calculator: calls=97321, total_wall_time=8.959s, mean_wall_time=0.092ms
[12/06 00:39:09   2087s]         legalizer: calls=63957, total_wall_time=1.576s, mean_wall_time=0.025ms
[12/06 00:39:09   2087s]         steiner router: calls=66095, total_wall_time=26.644s, mean_wall_time=0.403ms
[12/06 00:39:09   2087s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:39:11   2088s]       CCOpt-PostConditioning: considered: 726, tested: 726, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[12/06 00:39:11   2088s]       
[12/06 00:39:11   2088s]       Statistics: Fix DRVs (cell sizing):
[12/06 00:39:11   2088s]       ===================================
[12/06 00:39:11   2088s]       
[12/06 00:39:11   2088s]       Cell changes by Net Type:
[12/06 00:39:11   2088s]       
[12/06 00:39:11   2088s]       -------------------------------------------------------------------------------------------------------------------
[12/06 00:39:11   2088s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 00:39:11   2088s]       -------------------------------------------------------------------------------------------------------------------
[12/06 00:39:11   2088s]       top                0                    0           0            0                    0                  0
[12/06 00:39:11   2088s]       trunk              1 [25.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
[12/06 00:39:11   2088s]       leaf               3 [75.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
[12/06 00:39:11   2088s]       -------------------------------------------------------------------------------------------------------------------
[12/06 00:39:11   2088s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[12/06 00:39:11   2088s]       -------------------------------------------------------------------------------------------------------------------
[12/06 00:39:11   2088s]       
[12/06 00:39:11   2088s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[12/06 00:39:11   2088s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 00:39:11   2088s]       
[12/06 00:39:11   2089s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/06 00:39:11   2089s]         cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
[12/06 00:39:11   2089s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:39:11   2089s]         misc counts      : r=1, pp=0
[12/06 00:39:11   2089s]         cell areas       : b=6331.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6331.680um^2
[12/06 00:39:11   2089s]         cell capacitance : b=2.988pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.988pF
[12/06 00:39:11   2089s]         sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:39:11   2089s]         wire capacitance : top=0.000pF, trunk=2.511pF, leaf=30.288pF, total=32.799pF
[12/06 00:39:11   2089s]         wire lengths     : top=0.000um, trunk=20001.717um, leaf=211512.400um, total=231514.117um
[12/06 00:39:11   2089s]         hp wire lengths  : top=0.000um, trunk=15719.800um, leaf=51176.800um, total=66896.600um
[12/06 00:39:11   2089s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/06 00:39:11   2089s]         Remaining Transition : {count=4, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.006ns
[12/06 00:39:11   2089s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/06 00:39:11   2089s]         Trunk : target=0.089ns count=68 avg=0.067ns sd=0.017ns min=0.004ns max=0.091ns {10 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:11   2089s]         Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 64 <= 0.072ns, 389 <= 0.081ns, 128 <= 0.085ns, 74 <= 0.089ns} {3 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:11   2089s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/06 00:39:11   2089s]          Bufs: CKBD16: 293 CKBD12: 420 CKBD8: 6 CKBD4: 4 CKBD2: 2 
[12/06 00:39:11   2089s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 14459257677398100916 14403789282201143458
[12/06 00:39:11   2089s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/06 00:39:11   2089s]         delay calculator: calls=98129, total_wall_time=9.043s, mean_wall_time=0.092ms
[12/06 00:39:11   2089s]         legalizer: calls=63986, total_wall_time=1.578s, mean_wall_time=0.025ms
[12/06 00:39:11   2089s]         steiner router: calls=66096, total_wall_time=26.644s, mean_wall_time=0.403ms
[12/06 00:39:11   2089s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/06 00:39:11   2089s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449], skew [0.054 vs 0.052*]
[12/06 00:39:11   2089s]             min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:39:11   2089s]             max path sink: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[13][33]/CP
[12/06 00:39:11   2089s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/06 00:39:11   2089s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449], skew [0.054 vs 0.052*]
[12/06 00:39:11   2089s]       Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:39:11   2089s]     PostConditioning Fixing DRVs done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/06 00:39:11   2089s]     Buffering to fix DRVs...
[12/06 00:39:11   2089s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/06 00:39:11   2089s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 00:39:12   2090s]     Inserted 2 buffers and inverters.
[12/06 00:39:12   2090s]     success count. Default: 0, QS: 2, QD: 0, FS: 0, MQS: 0
[12/06 00:39:12   2090s]     CCOpt-PostConditioning: nets considered: 726, nets tested: 726, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 2, buffered: 2
[12/06 00:39:12   2090s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/06 00:39:12   2090s]       cell counts      : b=727, i=0, icg=0, dcg=0, l=0, total=727
[12/06 00:39:12   2090s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:39:12   2090s]       misc counts      : r=1, pp=0
[12/06 00:39:12   2090s]       cell areas       : b=6342.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6342.480um^2
[12/06 00:39:12   2090s]       cell capacitance : b=2.993pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.993pF
[12/06 00:39:12   2090s]       sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:39:12   2090s]       wire capacitance : top=0.000pF, trunk=2.514pF, leaf=30.291pF, total=32.805pF
[12/06 00:39:12   2090s]       wire lengths     : top=0.000um, trunk=20002.517um, leaf=211511.600um, total=231514.117um
[12/06 00:39:12   2090s]       hp wire lengths  : top=0.000um, trunk=15750.200um, leaf=51185.200um, total=66935.400um
[12/06 00:39:12   2090s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/06 00:39:12   2090s]       Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
[12/06 00:39:12   2090s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/06 00:39:12   2090s]       Trunk : target=0.089ns count=70 avg=0.066ns sd=0.018ns min=0.004ns max=0.091ns {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:12   2090s]       Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 64 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 74 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:12   2090s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/06 00:39:12   2090s]        Bufs: CKBD16: 295 CKBD12: 418 CKBD8: 6 CKBD4: 6 CKBD2: 2 
[12/06 00:39:12   2090s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 10263482394974348136 17369942131074468913
[12/06 00:39:12   2090s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/06 00:39:12   2090s]       delay calculator: calls=99437, total_wall_time=9.099s, mean_wall_time=0.092ms
[12/06 00:39:12   2090s]       legalizer: calls=64029, total_wall_time=1.580s, mean_wall_time=0.025ms
[12/06 00:39:12   2090s]       steiner router: calls=66984, total_wall_time=26.650s, mean_wall_time=0.398ms
[12/06 00:39:13   2090s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/06 00:39:13   2090s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.453, avg=0.423, sd=0.012], skew [0.058 vs 0.052*], 99.7% {0.395, 0.447} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
[12/06 00:39:13   2090s]           min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:39:13   2090s]           max path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[26][1]/CP
[12/06 00:39:13   2091s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/06 00:39:13   2091s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.453, avg=0.423, sd=0.012], skew [0.058 vs 0.052*], 99.7% {0.395, 0.447} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
[12/06 00:39:13   2091s]     Buffering to fix DRVs done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     Slew Diagnostics: After DRV fixing
[12/06 00:39:13   2091s]     ==================================
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     Global Causes:
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     -----
[12/06 00:39:13   2091s]     Cause
[12/06 00:39:13   2091s]     -----
[12/06 00:39:13   2091s]       (empty table)
[12/06 00:39:13   2091s]     -----
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     Top 5 overslews:
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     -----------------------------------------------------------------------------
[12/06 00:39:13   2091s]     Overslew    Causes                                      Driving Pin
[12/06 00:39:13   2091s]     -----------------------------------------------------------------------------
[12/06 00:39:13   2091s]     0.003ns     1. Inst already optimally sized (CKBD12)    CTS_ccl_a_buf_00007/Z
[12/06 00:39:13   2091s]        -        2. Skew would be damaged                              -
[12/06 00:39:13   2091s]     0.001ns     1. Inst already optimally sized (CKBD16)    CTS_ccl_buf_00720/Z
[12/06 00:39:13   2091s]        -        2. Skew would be damaged                              -
[12/06 00:39:13   2091s]     -----------------------------------------------------------------------------
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     ------------------------------------------
[12/06 00:39:13   2091s]     Cause                           Occurences
[12/06 00:39:13   2091s]     ------------------------------------------
[12/06 00:39:13   2091s]     Inst already optimally sized        2
[12/06 00:39:13   2091s]     Skew would be damaged               2
[12/06 00:39:13   2091s]     ------------------------------------------
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     Violation diagnostics counts from the 2 nodes that have violations:
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     ------------------------------------------
[12/06 00:39:13   2091s]     Cause                           Occurences
[12/06 00:39:13   2091s]     ------------------------------------------
[12/06 00:39:13   2091s]     Inst already optimally sized        2
[12/06 00:39:13   2091s]     Skew would be damaged               2
[12/06 00:39:13   2091s]     ------------------------------------------
[12/06 00:39:13   2091s]     
[12/06 00:39:13   2091s]     PostConditioning Fixing Skew by cell sizing...
[12/06 00:39:13   2091s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 10263482394974348136 17369942131074468913
[12/06 00:39:13   2091s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/06 00:39:13   2091s]         delay calculator: calls=99437, total_wall_time=9.099s, mean_wall_time=0.092ms
[12/06 00:39:13   2091s]         legalizer: calls=64029, total_wall_time=1.580s, mean_wall_time=0.025ms
[12/06 00:39:13   2091s]         steiner router: calls=66984, total_wall_time=26.650s, mean_wall_time=0.398ms
[12/06 00:39:13   2091s]       Path optimization required 14 stage delay updates 
[12/06 00:39:13   2091s]       Resized 2 clock insts to decrease delay.
[12/06 00:39:13   2091s]       Fixing short paths with downsize only
[12/06 00:39:13   2091s]       Path optimization required 0 stage delay updates 
[12/06 00:39:13   2091s]       Resized 0 clock insts to increase delay.
[12/06 00:39:13   2091s]       
[12/06 00:39:13   2091s]       Statistics: Fix Skew (cell sizing):
[12/06 00:39:13   2091s]       ===================================
[12/06 00:39:13   2091s]       
[12/06 00:39:13   2091s]       Cell changes by Net Type:
[12/06 00:39:13   2091s]       
[12/06 00:39:13   2091s]       ---------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:13   2091s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[12/06 00:39:13   2091s]       ---------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:13   2091s]       top                0                    0                   0            0                    0                   0
[12/06 00:39:13   2091s]       trunk              2 [50.0%]            1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[12/06 00:39:13   2091s]       leaf               2 [50.0%]            1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[12/06 00:39:13   2091s]       ---------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:13   2091s]       Total              4 [100.0%]           2 (50.0%)           0            0                    2 (50.0%)           2 (50.0%)
[12/06 00:39:13   2091s]       ---------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:13   2091s]       
[12/06 00:39:13   2091s]       Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 4.320um^2 (0.068%)
[12/06 00:39:13   2091s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 00:39:13   2091s]       
[12/06 00:39:14   2091s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/06 00:39:14   2091s]         cell counts      : b=727, i=0, icg=0, dcg=0, l=0, total=727
[12/06 00:39:14   2091s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:39:14   2091s]         misc counts      : r=1, pp=0
[12/06 00:39:14   2091s]         cell areas       : b=6346.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6346.800um^2
[12/06 00:39:14   2091s]         cell capacitance : b=2.995pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.995pF
[12/06 00:39:14   2091s]         sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:39:14   2091s]         wire capacitance : top=0.000pF, trunk=2.514pF, leaf=30.291pF, total=32.805pF
[12/06 00:39:14   2091s]         wire lengths     : top=0.000um, trunk=20002.517um, leaf=211511.600um, total=231514.117um
[12/06 00:39:14   2091s]         hp wire lengths  : top=0.000um, trunk=15750.200um, leaf=51185.200um, total=66935.400um
[12/06 00:39:14   2091s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/06 00:39:14   2091s]         Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
[12/06 00:39:14   2091s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/06 00:39:14   2091s]         Trunk : target=0.089ns count=70 avg=0.066ns sd=0.018ns min=0.004ns max=0.091ns {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:14   2091s]         Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 65 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 73 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:14   2091s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/06 00:39:14   2091s]          Bufs: CKBD16: 297 CKBD12: 416 CKBD8: 6 CKBD4: 6 CKBD2: 2 
[12/06 00:39:14   2092s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 12236487580364013728 2874471280058144337
[12/06 00:39:14   2092s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/06 00:39:14   2092s]         delay calculator: calls=99559, total_wall_time=9.110s, mean_wall_time=0.092ms
[12/06 00:39:14   2092s]         legalizer: calls=64033, total_wall_time=1.580s, mean_wall_time=0.025ms
[12/06 00:39:14   2092s]         steiner router: calls=67020, total_wall_time=26.651s, mean_wall_time=0.398ms
[12/06 00:39:14   2092s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/06 00:39:14   2092s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
[12/06 00:39:14   2092s]             min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:39:14   2092s]             max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][34]/CP
[12/06 00:39:14   2092s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/06 00:39:14   2092s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
[12/06 00:39:14   2092s]       Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 00:39:14   2092s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 00:39:14   2092s]     Reconnecting optimized routes...
[12/06 00:39:14   2092s]     Reset timing graph...
[12/06 00:39:14   2092s] Ignoring AAE DB Resetting ...
[12/06 00:39:14   2092s]     Reset timing graph done.
[12/06 00:39:15   2092s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/06 00:39:15   2093s]     Reconnecting optimized routes done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 00:39:15   2093s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/06 00:39:15   2093s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3641.7M, EPOCH TIME: 1733463555.243506
[12/06 00:39:15   2093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/06 00:39:15   2093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:15   2093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:15   2093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:15   2093s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.335, REAL:0.323, MEM:3600.7M, EPOCH TIME: 1733463555.566526
[12/06 00:39:15   2093s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 00:39:15   2093s]     Leaving CCOpt scope - ClockRefiner...
[12/06 00:39:15   2093s]     Assigned high priority to 2 instances.
[12/06 00:39:15   2093s]     Soft fixed 727 clock instances.
[12/06 00:39:15   2093s]     Performing Single Pass Refine Place.
[12/06 00:39:15   2093s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/06 00:39:15   2093s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3600.7M, EPOCH TIME: 1733463555.625141
[12/06 00:39:15   2093s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3600.7M, EPOCH TIME: 1733463555.625222
[12/06 00:39:15   2093s] Processing tracks to init pin-track alignment.
[12/06 00:39:15   2093s] z: 2, totalTracks: 1
[12/06 00:39:15   2093s] z: 4, totalTracks: 1
[12/06 00:39:15   2093s] z: 6, totalTracks: 1
[12/06 00:39:15   2093s] z: 8, totalTracks: 1
[12/06 00:39:15   2093s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:39:15   2093s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3600.7M, EPOCH TIME: 1733463555.707244
[12/06 00:39:15   2093s] Info: 727 insts are soft-fixed.
[12/06 00:39:15   2093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:15   2093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:15   2093s] 
[12/06 00:39:15   2093s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:39:15   2093s] OPERPROF:       Starting CMU at level 4, MEM:3600.7M, EPOCH TIME: 1733463555.797874
[12/06 00:39:15   2093s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3600.7M, EPOCH TIME: 1733463555.803586
[12/06 00:39:15   2093s] 
[12/06 00:39:15   2093s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:39:15   2093s] Info: 727 insts are soft-fixed.
[12/06 00:39:15   2093s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.116, REAL:0.117, MEM:3600.7M, EPOCH TIME: 1733463555.824660
[12/06 00:39:15   2093s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3600.7M, EPOCH TIME: 1733463555.824729
[12/06 00:39:15   2093s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3600.7M, EPOCH TIME: 1733463555.825358
[12/06 00:39:15   2093s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3600.7MB).
[12/06 00:39:15   2093s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.226, REAL:0.228, MEM:3600.7M, EPOCH TIME: 1733463555.852848
[12/06 00:39:15   2093s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.226, REAL:0.228, MEM:3600.7M, EPOCH TIME: 1733463555.852879
[12/06 00:39:15   2093s] TDRefine: refinePlace mode is spiral
[12/06 00:39:15   2093s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1011052.6
[12/06 00:39:15   2093s] OPERPROF: Starting RefinePlace at level 1, MEM:3600.7M, EPOCH TIME: 1733463555.852961
[12/06 00:39:15   2093s] *** Starting refinePlace (0:34:54 mem=3600.7M) ***
[12/06 00:39:15   2093s] Total net bbox length = 4.621e+06 (2.355e+06 2.267e+06) (ext = 1.903e+04)
[12/06 00:39:15   2093s] 
[12/06 00:39:15   2093s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:39:15   2093s] Info: 727 insts are soft-fixed.
[12/06 00:39:15   2093s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:39:16   2093s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:39:16   2093s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 00:39:16   2093s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:39:16   2093s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:39:16   2093s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3600.7M, EPOCH TIME: 1733463556.052272
[12/06 00:39:16   2093s] Starting refinePlace ...
[12/06 00:39:16   2093s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:39:16   2093s] One DDP V2 for no tweak run.
[12/06 00:39:16   2093s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 00:39:16   2094s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3618.6M, EPOCH TIME: 1733463556.348927
[12/06 00:39:16   2094s] DDP initSite1 nrRow 831 nrJob 831
[12/06 00:39:16   2094s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3618.6M, EPOCH TIME: 1733463556.349031
[12/06 00:39:16   2094s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3618.6M, EPOCH TIME: 1733463556.361178
[12/06 00:39:16   2094s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3618.6M, EPOCH TIME: 1733463556.361255
[12/06 00:39:16   2094s] DDP markSite nrRow 831 nrJob 831
[12/06 00:39:16   2094s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3618.6M, EPOCH TIME: 1733463556.381041
[12/06 00:39:16   2094s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3618.6M, EPOCH TIME: 1733463556.381143
[12/06 00:39:16   2094s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3632.9M, EPOCH TIME: 1733463556.458544
[12/06 00:39:16   2094s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3632.9M, EPOCH TIME: 1733463556.458638
[12/06 00:39:16   2094s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.097, REAL:0.097, MEM:3632.9M, EPOCH TIME: 1733463556.555635
[12/06 00:39:16   2094s] ** Cut row section cpu time 0:00:00.1.
[12/06 00:39:16   2094s]  ** Cut row section real time 0:00:00.0.
[12/06 00:39:16   2094s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.098, REAL:0.098, MEM:3632.9M, EPOCH TIME: 1733463556.556866
[12/06 00:39:19   2097s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 00:39:19   2097s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.2, real=0:00:03.0, mem=3632.9MB) @(0:34:54 - 0:34:57).
[12/06 00:39:19   2097s] Move report: preRPlace moves 2308 insts, mean move: 0.79 um, max move: 6.80 um 
[12/06 00:39:19   2097s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18]): (953.20, 1078.40) --> (950.00, 1082.00)
[12/06 00:39:19   2097s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/06 00:39:19   2097s] wireLenOptFixPriorityInst 58160 inst fixed
[12/06 00:39:19   2097s] 
[12/06 00:39:19   2097s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 00:39:23   2101s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9e601f4e08.
[12/06 00:39:23   2101s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 00:39:24   2101s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 00:39:24   2101s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:02.0)
[12/06 00:39:24   2101s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 00:39:24   2101s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:05.0, mem=3600.9MB) @(0:34:57 - 0:35:02).
[12/06 00:39:24   2101s] Move report: Detail placement moves 2308 insts, mean move: 0.79 um, max move: 6.80 um 
[12/06 00:39:24   2101s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18]): (953.20, 1078.40) --> (950.00, 1082.00)
[12/06 00:39:24   2101s] 	Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 3600.9MB
[12/06 00:39:24   2101s] Statistics of distance of Instance movement in refine placement:
[12/06 00:39:24   2101s]   maximum (X+Y) =         6.80 um
[12/06 00:39:24   2101s]   inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18]) with max move: (953.2, 1078.4) -> (950, 1082)
[12/06 00:39:24   2101s]   mean    (X+Y) =         0.79 um
[12/06 00:39:24   2101s] Summary Report:
[12/06 00:39:24   2101s] Instances move: 2308 (out of 105011 movable)
[12/06 00:39:24   2101s] Instances flipped: 0
[12/06 00:39:24   2101s] Mean displacement: 0.79 um
[12/06 00:39:24   2101s] Max displacement: 6.80 um (Instance: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18]) (953.2, 1078.4) -> (950, 1082)
[12/06 00:39:24   2101s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/06 00:39:24   2101s] Total instances moved : 2308
[12/06 00:39:24   2101s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.972, REAL:8.027, MEM:3600.9M, EPOCH TIME: 1733463564.079341
[12/06 00:39:24   2101s] Total net bbox length = 4.622e+06 (2.355e+06 2.267e+06) (ext = 1.903e+04)
[12/06 00:39:24   2101s] Runtime: CPU: 0:00:08.2 REAL: 0:00:09.0 MEM: 3600.9MB
[12/06 00:39:24   2101s] [CPU] RefinePlace/total (cpu=0:00:08.2, real=0:00:09.0, mem=3600.9MB) @(0:34:54 - 0:35:02).
[12/06 00:39:24   2101s] *** Finished refinePlace (0:35:02 mem=3600.9M) ***
[12/06 00:39:24   2101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1011052.6
[12/06 00:39:24   2101s] OPERPROF: Finished RefinePlace at level 1, CPU:8.223, REAL:8.279, MEM:3600.9M, EPOCH TIME: 1733463564.132445
[12/06 00:39:24   2101s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3600.9M, EPOCH TIME: 1733463564.132484
[12/06 00:39:24   2101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:105011).
[12/06 00:39:24   2101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:24   2102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:24   2102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:39:24   2102s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.354, REAL:0.354, MEM:3565.9M, EPOCH TIME: 1733463564.486844
[12/06 00:39:24   2102s]     ClockRefiner summary
[12/06 00:39:24   2102s]     All clock instances: Moved 1392, flipped 102 and cell swapped 0 (out of a total of 58887).
[12/06 00:39:24   2102s]     The largest move was 6.8 um for ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18].
[12/06 00:39:24   2102s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 727).
[12/06 00:39:24   2102s]     Clock sinks: Moved 1392, flipped 102 and cell swapped 0 (out of a total of 58160).
[12/06 00:39:24   2102s]     The largest move was 6.8 um for ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18].
[12/06 00:39:24   2102s]     Restoring pStatusCts on 727 clock instances.
[12/06 00:39:24   2102s]     Revert refine place priority changes on 0 instances.
[12/06 00:39:24   2102s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.9 real=0:00:08.9)
[12/06 00:39:24   2102s]     Set dirty flag on 2360 instances, 1496 nets
[12/06 00:39:24   2102s]   PostConditioning done.
[12/06 00:39:24   2102s] Net route status summary:
[12/06 00:39:24   2102s]   Clock:       728 (unrouted=0, trialRouted=0, noStatus=1, routed=1, fixed=726, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:39:24   2102s]   Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 00:39:24   2102s]   Update timing and DAG stats after post-conditioning...
[12/06 00:39:24   2102s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 00:39:24   2102s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 00:39:24   2102s] End AAE Lib Interpolated Model. (MEM=3565.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:39:26   2104s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/06 00:39:26   2104s]   Clock DAG stats after post-conditioning:
[12/06 00:39:26   2104s]     cell counts      : b=727, i=0, icg=0, dcg=0, l=0, total=727
[12/06 00:39:26   2104s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:39:26   2104s]     misc counts      : r=1, pp=0
[12/06 00:39:26   2104s]     cell areas       : b=6346.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6346.800um^2
[12/06 00:39:26   2104s]     cell capacitance : b=2.995pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.995pF
[12/06 00:39:26   2104s]     sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:39:26   2104s]     wire capacitance : top=0.000pF, trunk=2.514pF, leaf=30.291pF, total=32.805pF
[12/06 00:39:26   2104s]     wire lengths     : top=0.000um, trunk=20026.197um, leaf=211538.870um, total=231565.067um
[12/06 00:39:26   2104s]     hp wire lengths  : top=0.000um, trunk=15750.200um, leaf=51212.200um, total=66962.400um
[12/06 00:39:26   2104s]   Clock DAG net violations after post-conditioning:
[12/06 00:39:26   2104s]     Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
[12/06 00:39:26   2104s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/06 00:39:26   2104s]     Trunk : target=0.089ns count=70 avg=0.066ns sd=0.018ns min=0.004ns max=0.091ns {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:26   2104s]     Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 65 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 73 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:26   2104s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/06 00:39:26   2104s]      Bufs: CKBD16: 297 CKBD12: 416 CKBD8: 6 CKBD4: 6 CKBD2: 2 
[12/06 00:39:27   2104s]   Clock DAG hash after post-conditioning: 14104683620364551063 8567685642520642878
[12/06 00:39:27   2104s]   CTS services accumulated run-time stats after post-conditioning:
[12/06 00:39:27   2104s]     delay calculator: calls=100287, total_wall_time=9.190s, mean_wall_time=0.092ms
[12/06 00:39:27   2104s]     legalizer: calls=64033, total_wall_time=1.580s, mean_wall_time=0.025ms
[12/06 00:39:27   2104s]     steiner router: calls=67021, total_wall_time=26.651s, mean_wall_time=0.398ms
[12/06 00:39:27   2105s]   Primary reporting skew groups after post-conditioning:
[12/06 00:39:27   2105s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
[12/06 00:39:27   2105s]         min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:39:27   2105s]         max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][34]/CP
[12/06 00:39:28   2105s]   Skew group summary after post-conditioning:
[12/06 00:39:28   2105s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
[12/06 00:39:28   2105s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:27.6 real=0:00:27.7)
[12/06 00:39:28   2105s]   Setting CTS place status to fixed for clock tree and sinks.
[12/06 00:39:28   2105s]   numClockCells = 729, numClockCellsFixed = 729, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/06 00:39:28   2105s]   Post-balance tidy up or trial balance steps...
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG stats at end of CTS:
[12/06 00:39:28   2106s]   ==============================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   ----------------------------------------------------------
[12/06 00:39:28   2106s]   Cell type                 Count    Area        Capacitance
[12/06 00:39:28   2106s]   ----------------------------------------------------------
[12/06 00:39:28   2106s]   Buffers                    727     6346.800       2.995
[12/06 00:39:28   2106s]   Inverters                    0        0.000       0.000
[12/06 00:39:28   2106s]   Integrated Clock Gates       0        0.000       0.000
[12/06 00:39:28   2106s]   Discrete Clock Gates         0        0.000       0.000
[12/06 00:39:28   2106s]   Clock Logic                  0        0.000       0.000
[12/06 00:39:28   2106s]   All                        727     6346.800       2.995
[12/06 00:39:28   2106s]   ----------------------------------------------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG sink counts at end of CTS:
[12/06 00:39:28   2106s]   ====================================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   -------------------------
[12/06 00:39:28   2106s]   Sink type           Count
[12/06 00:39:28   2106s]   -------------------------
[12/06 00:39:28   2106s]   Regular             58160
[12/06 00:39:28   2106s]   Enable Latch            0
[12/06 00:39:28   2106s]   Load Capacitance        0
[12/06 00:39:28   2106s]   Antenna Diode           0
[12/06 00:39:28   2106s]   Node Sink               0
[12/06 00:39:28   2106s]   Total               58160
[12/06 00:39:28   2106s]   -------------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG wire lengths at end of CTS:
[12/06 00:39:28   2106s]   =====================================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   --------------------
[12/06 00:39:28   2106s]   Type     Wire Length
[12/06 00:39:28   2106s]   --------------------
[12/06 00:39:28   2106s]   Top           0.000
[12/06 00:39:28   2106s]   Trunk     20026.197
[12/06 00:39:28   2106s]   Leaf     211538.870
[12/06 00:39:28   2106s]   Total    231565.067
[12/06 00:39:28   2106s]   --------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG hp wire lengths at end of CTS:
[12/06 00:39:28   2106s]   ========================================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   -----------------------
[12/06 00:39:28   2106s]   Type     hp Wire Length
[12/06 00:39:28   2106s]   -----------------------
[12/06 00:39:28   2106s]   Top            0.000
[12/06 00:39:28   2106s]   Trunk      15750.200
[12/06 00:39:28   2106s]   Leaf       51212.200
[12/06 00:39:28   2106s]   Total      66962.400
[12/06 00:39:28   2106s]   -----------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG capacitances at end of CTS:
[12/06 00:39:28   2106s]   =====================================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   -----------------------------------
[12/06 00:39:28   2106s]   Type     Gate      Wire      Total
[12/06 00:39:28   2106s]   -----------------------------------
[12/06 00:39:28   2106s]   Top       0.000     0.000     0.000
[12/06 00:39:28   2106s]   Trunk     2.995     2.514     5.509
[12/06 00:39:28   2106s]   Leaf     41.936    30.291    72.227
[12/06 00:39:28   2106s]   Total    44.931    32.805    77.736
[12/06 00:39:28   2106s]   -----------------------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG sink capacitances at end of CTS:
[12/06 00:39:28   2106s]   ==========================================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   ------------------------------------------------
[12/06 00:39:28   2106s]   Total     Average    Std. Dev.    Min      Max
[12/06 00:39:28   2106s]   ------------------------------------------------
[12/06 00:39:28   2106s]   41.936     0.001       0.000      0.001    0.001
[12/06 00:39:28   2106s]   ------------------------------------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG net violations at end of CTS:
[12/06 00:39:28   2106s]   =======================================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   --------------------------------------------------------------------------------------------
[12/06 00:39:28   2106s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/06 00:39:28   2106s]   --------------------------------------------------------------------------------------------
[12/06 00:39:28   2106s]   Remaining Transition    ns         2       0.002       0.001      0.004    [0.003, 0.001]
[12/06 00:39:28   2106s]   --------------------------------------------------------------------------------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/06 00:39:28   2106s]   ====================================================================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:28   2106s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
[12/06 00:39:28   2106s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:28   2106s]   Trunk       0.089       70      0.066       0.018      0.004    0.091    {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns}       {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:28   2106s]   Leaf        0.089      658      0.078       0.005      0.064    0.092    {0 <= 0.054ns, 65 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 73 <= 0.089ns}    {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:39:28   2106s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG library cell distribution at end of CTS:
[12/06 00:39:28   2106s]   ==================================================
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   ---------------------------------------
[12/06 00:39:28   2106s]   Name      Type      Inst     Inst Area 
[12/06 00:39:28   2106s]                       Count    (um^2)
[12/06 00:39:28   2106s]   ---------------------------------------
[12/06 00:39:28   2106s]   CKBD16    buffer     297      2993.760
[12/06 00:39:28   2106s]   CKBD12    buffer     416      3294.720
[12/06 00:39:28   2106s]   CKBD8     buffer       6        34.560
[12/06 00:39:28   2106s]   CKBD4     buffer       6        19.440
[12/06 00:39:28   2106s]   CKBD2     buffer       2         4.320
[12/06 00:39:28   2106s]   ---------------------------------------
[12/06 00:39:28   2106s]   
[12/06 00:39:28   2106s]   Clock DAG hash at end of CTS: 14104683620364551063 8567685642520642878
[12/06 00:39:28   2106s]   CTS services accumulated run-time stats at end of CTS:
[12/06 00:39:28   2106s]     delay calculator: calls=100287, total_wall_time=9.190s, mean_wall_time=0.092ms
[12/06 00:39:28   2106s]     legalizer: calls=64033, total_wall_time=1.580s, mean_wall_time=0.025ms
[12/06 00:39:28   2106s]     steiner router: calls=67021, total_wall_time=26.651s, mean_wall_time=0.398ms
[12/06 00:39:29   2106s]   
[12/06 00:39:29   2106s]   Primary reporting skew groups summary at end of CTS:
[12/06 00:39:29   2106s]   ====================================================
[12/06 00:39:29   2106s]   
[12/06 00:39:29   2106s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2106s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 00:39:29   2106s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2106s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.395     0.445     0.051       0.052         0.062           0.007           0.423        0.012     100% {0.395, 0.445}
[12/06 00:39:29   2106s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2106s]   
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   Skew group summary at end of CTS:
[12/06 00:39:29   2107s]   =================================
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2107s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 00:39:29   2107s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.395     0.445     0.051       0.052         0.062           0.007           0.423        0.012     100% {0.395, 0.445}
[12/06 00:39:29   2107s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   Found a total of 98 clock tree pins with a slew violation.
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   Slew violation summary across all clock trees - Top 10 violating pins:
[12/06 00:39:29   2107s]   ======================================================================
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   Target and measured clock slews (in ns):
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2107s]   Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/06 00:39:29   2107s]                                    amount     target  achieved  touch  net?   source         
[12/06 00:39:29   2107s]                                                                 net?                         
[12/06 00:39:29   2107s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[7][2]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[6][20]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[28]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[24]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[16]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[4]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[3]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_y_reg_reg[0]/CP
[12/06 00:39:29   2107s]   delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  CTS_ccl_a_buf_00007/Z
[12/06 00:39:29   2107s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   Target sources:
[12/06 00:39:29   2107s]   auto extracted - target was extracted from SDC.
[12/06 00:39:29   2107s]   auto computed - target was computed when balancing trees.
[12/06 00:39:29   2107s]   explicit - target is explicitly set via target_max_trans property.
[12/06 00:39:29   2107s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/06 00:39:29   2107s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/06 00:39:29   2107s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/06 00:39:29   2107s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/06 00:39:29   2107s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   
[12/06 00:39:29   2107s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 00:39:29   2107s] Synthesizing clock trees done.
[12/06 00:39:29   2107s] Tidy Up And Update Timing...
[12/06 00:39:29   2107s] External - Set all clocks to propagated mode...
[12/06 00:39:29   2107s] Innovus updating I/O latencies
[12/06 00:39:37   2114s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 00:39:37   2115s] #################################################################################
[12/06 00:39:37   2115s] # Design Stage: PreRoute
[12/06 00:39:37   2115s] # Design Name: torus_credit_D_W32
[12/06 00:39:37   2115s] # Design Mode: 90nm
[12/06 00:39:37   2115s] # Analysis Mode: MMMC Non-OCV 
[12/06 00:39:37   2115s] # Parasitics Mode: No SPEF/RCDB 
[12/06 00:39:37   2115s] # Signoff Settings: SI Off 
[12/06 00:39:37   2115s] #################################################################################
[12/06 00:39:43   2121s] Topological Sorting (REAL = 0:00:00.0, MEM = 3643.5M, InitMEM = 3643.5M)
[12/06 00:39:43   2121s] Start delay calculation (fullDC) (1 T). (MEM=3643.49)
[12/06 00:39:44   2121s] End AAE Lib Interpolated Model. (MEM=3668.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:39:54   2132s] Total number of fetched objects 105733
[12/06 00:39:56   2134s] Total number of fetched objects 105733
[12/06 00:39:57   2136s] Total number of fetched objects 105733
[12/06 00:40:01   2139s] End Timing Check Calculation. (CPU Time=0:00:03.1, Real Time=0:00:04.0)
[12/06 00:40:04   2142s] End Timing Check Calculation. (CPU Time=0:00:03.2, Real Time=0:00:03.0)
[12/06 00:40:07   2145s] End Timing Check Calculation. (CPU Time=0:00:03.2, Real Time=0:00:03.0)
[12/06 00:40:07   2145s] End delay calculation. (MEM=3792.03 CPU=0:00:15.2 REAL=0:00:15.0)
[12/06 00:40:07   2145s] End delay calculation (fullDC). (MEM=3792.03 CPU=0:00:24.3 REAL=0:00:24.0)
[12/06 00:40:07   2145s] *** CDM Built up (cpu=0:00:30.7  real=0:00:30.0  mem= 3792.0M) ***
[12/06 00:40:09   2147s] Setting all clocks to propagated mode.
[12/06 00:40:09   2147s] External - Set all clocks to propagated mode done. (took cpu=0:00:39.8 real=0:00:39.5)
[12/06 00:40:09   2147s] Clock DAG stats after update timingGraph:
[12/06 00:40:09   2147s]   cell counts      : b=727, i=0, icg=0, dcg=0, l=0, total=727
[12/06 00:40:09   2147s]   sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 00:40:09   2147s]   misc counts      : r=1, pp=0
[12/06 00:40:09   2147s]   cell areas       : b=6346.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6346.800um^2
[12/06 00:40:09   2147s]   cell capacitance : b=2.995pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.995pF
[12/06 00:40:09   2147s]   sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 00:40:09   2147s]   wire capacitance : top=0.000pF, trunk=2.514pF, leaf=30.291pF, total=32.805pF
[12/06 00:40:09   2147s]   wire lengths     : top=0.000um, trunk=20026.197um, leaf=211538.870um, total=231565.067um
[12/06 00:40:09   2147s]   hp wire lengths  : top=0.000um, trunk=15750.200um, leaf=51212.200um, total=66962.400um
[12/06 00:40:09   2147s] Clock DAG net violations after update timingGraph:
[12/06 00:40:09   2147s]   Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
[12/06 00:40:09   2147s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/06 00:40:09   2147s]   Trunk : target=0.089ns count=70 avg=0.066ns sd=0.018ns min=0.004ns max=0.091ns {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:40:09   2147s]   Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 65 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 73 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 00:40:09   2147s] Clock DAG library cell distribution after update timingGraph {count}:
[12/06 00:40:09   2147s]    Bufs: CKBD16: 297 CKBD12: 416 CKBD8: 6 CKBD4: 6 CKBD2: 2 
[12/06 00:40:09   2148s] Clock DAG hash after update timingGraph: 14104683620364551063 8567685642520642878
[12/06 00:40:09   2148s] CTS services accumulated run-time stats after update timingGraph:
[12/06 00:40:09   2148s]   delay calculator: calls=100287, total_wall_time=9.190s, mean_wall_time=0.092ms
[12/06 00:40:09   2148s]   legalizer: calls=64033, total_wall_time=1.580s, mean_wall_time=0.025ms
[12/06 00:40:09   2148s]   steiner router: calls=67021, total_wall_time=26.651s, mean_wall_time=0.398ms
[12/06 00:40:10   2148s] Primary reporting skew groups after update timingGraph:
[12/06 00:40:10   2148s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
[12/06 00:40:10   2148s]       min path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[15][34]/CP
[12/06 00:40:10   2148s]       max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][34]/CP
[12/06 00:40:10   2148s] Skew group summary after update timingGraph:
[12/06 00:40:10   2148s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
[12/06 00:40:10   2148s] Logging CTS constraint violations...
[12/06 00:40:10   2148s]   Clock tree ideal_clock has 2 slew violations.
[12/06 00:40:10   2148s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 96 slew violations below cell CTS_ccl_a_buf_00007 (a lib_cell CKBD12) at (544.600,633.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00007/Z with a slew time target of 0.089ns. Achieved a slew time of 0.092ns.
[12/06 00:40:10   2148s] 
[12/06 00:40:10   2148s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 00:40:10   2148s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_buf_00720 (a lib_cell CKBD16) at (671.800,947.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00710/I with a slew time target of 0.089ns. Achieved a slew time of 0.091ns.
[12/06 00:40:10   2148s] 
[12/06 00:40:10   2148s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 00:40:10   2148s] Logging CTS constraint violations done.
[12/06 00:40:10   2148s] Tidy Up And Update Timing done. (took cpu=0:00:41.6 real=0:00:41.2)
[12/06 00:40:10   2148s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/06 00:40:10   2148s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/06 00:40:10   2148s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/06 00:40:10   2148s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/06 00:40:10   2148s] Runtime done. (took cpu=0:11:54 real=0:11:55)
[12/06 00:40:10   2148s] Runtime Report Coverage % = 98.2
[12/06 00:40:10   2148s] Runtime Summary
[12/06 00:40:10   2148s] ===============
[12/06 00:40:10   2148s] Clock Runtime:  (36%) Core CTS         257.32 (Init 8.24, Construction 45.86, Implementation 157.15, eGRPC 12.78, PostConditioning 18.73, Other 14.56)
[12/06 00:40:10   2148s] Clock Runtime:  (53%) CTS services     377.37 (RefinePlace 27.57, EarlyGlobalClock 16.16, NanoRoute 329.42, ExtractRC 4.23, TimingAnalysis 0.00)
[12/06 00:40:10   2148s] Clock Runtime:   (9%) Other CTS         67.44 (Init 10.76, CongRepair/EGR-DP 17.18, TimingUpdate 39.51, Other 0.00)
[12/06 00:40:10   2148s] Clock Runtime: (100%) Total            702.14
[12/06 00:40:10   2148s] 
[12/06 00:40:10   2148s] 
[12/06 00:40:10   2148s] Runtime Summary:
[12/06 00:40:10   2148s] ================
[12/06 00:40:10   2148s] 
[12/06 00:40:10   2148s] --------------------------------------------------------------------------------------------------------------------------------
[12/06 00:40:10   2148s] wall    % time  children  called  name
[12/06 00:40:10   2148s] --------------------------------------------------------------------------------------------------------------------------------
[12/06 00:40:10   2148s] 715.02  100.00   715.02     0       
[12/06 00:40:10   2148s] 715.02  100.00   702.14     1     Runtime
[12/06 00:40:10   2148s]   1.61    0.23     1.61     1     CCOpt::Phase::Initialization
[12/06 00:40:10   2148s]   1.61    0.23     1.61     1       Check Prerequisites
[12/06 00:40:10   2148s]   1.61    0.22     0.00     1         Leaving CCOpt scope - CheckPlace
[12/06 00:40:10   2148s]  16.70    2.34    16.36     1     CCOpt::Phase::PreparingToBalance
[12/06 00:40:10   2148s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[12/06 00:40:10   2148s]   9.15    1.28     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/06 00:40:10   2148s]   2.83    0.40     2.60     1       Legalization setup
[12/06 00:40:10   2148s]   2.34    0.33     0.00     2         Leaving CCOpt scope - Initializing placement interface
[12/06 00:40:10   2148s]   0.26    0.04     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/06 00:40:10   2148s]   4.38    0.61     0.00     1       Validating CTS configuration
[12/06 00:40:10   2148s]   0.00    0.00     0.00     1         Checking module port directions
[12/06 00:40:10   2148s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[12/06 00:40:10   2148s]   0.69    0.10     0.46     1     Preparing To Balance
[12/06 00:40:10   2148s]   0.25    0.04     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 00:40:10   2148s]   0.21    0.03     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/06 00:40:10   2148s]  75.15   10.51    75.15     1     CCOpt::Phase::Construction
[12/06 00:40:10   2148s]  67.00    9.37    66.79     1       Stage::Clustering
[12/06 00:40:10   2148s]  43.26    6.05    41.68     1         Clustering
[12/06 00:40:10   2148s]   0.23    0.03     0.00     1           Initialize for clustering
[12/06 00:40:10   2148s]   0.00    0.00     0.00     1             Computing optimal clock node locations
[12/06 00:40:10   2148s]  28.78    4.03     1.41     1           Bottom-up phase
[12/06 00:40:10   2148s]   1.41    0.20     0.00     1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 00:40:10   2148s]  12.67    1.77    11.37     1           Legalizing clock trees
[12/06 00:40:10   2148s]   9.32    1.30     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/06 00:40:10   2148s]   0.25    0.03     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[12/06 00:40:10   2148s]   0.30    0.04     0.00     1             Leaving CCOpt scope - Initializing placement interface
[12/06 00:40:10   2148s]   1.50    0.21     0.00     1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 00:40:10   2148s]  23.53    3.29    21.46     1         CongRepair After Initial Clustering
[12/06 00:40:10   2148s]  18.60    2.60    14.41     1           Leaving CCOpt scope - Early Global Route
[12/06 00:40:10   2148s]   5.92    0.83     0.00     1             Early Global Route - eGR only step
[12/06 00:40:10   2148s]   8.50    1.19     0.00     1             Congestion Repair
[12/06 00:40:10   2148s]   1.38    0.19     0.00     1           Leaving CCOpt scope - extractRC
[12/06 00:40:10   2148s]   1.48    0.21     0.00     1           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 00:40:10   2148s]   2.22    0.31     2.22     1       Stage::DRV Fixing
[12/06 00:40:10   2148s]   0.97    0.14     0.00     1         Fixing clock tree slew time and max cap violations
[12/06 00:40:10   2148s]   1.25    0.18     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/06 00:40:10   2148s]   5.93    0.83     5.80     1       Stage::Insertion Delay Reduction
[12/06 00:40:10   2148s]   0.67    0.09     0.00     1         Removing unnecessary root buffering
[12/06 00:40:10   2148s]   0.62    0.09     0.00     1         Removing unconstrained drivers
[12/06 00:40:10   2148s]   0.65    0.09     0.00     1         Reducing insertion delay 1
[12/06 00:40:10   2148s]   1.37    0.19     0.00     1         Removing longest path buffering
[12/06 00:40:10   2148s]   2.49    0.35     0.00     1         Reducing insertion delay 2
[12/06 00:40:10   2148s] 157.98   22.09   157.92     1     CCOpt::Phase::Implementation
[12/06 00:40:10   2148s]  26.61    3.72    26.47     1       Stage::Reducing Power
[12/06 00:40:10   2148s]   0.98    0.14     0.00     1         Improving clock tree routing
[12/06 00:40:10   2148s]  22.86    3.20     0.16     1         Reducing clock tree power 1
[12/06 00:40:10   2148s]   0.16    0.02     0.00     3           Legalizing clock trees
[12/06 00:40:10   2148s]   2.63    0.37     0.00     1         Reducing clock tree power 2
[12/06 00:40:10   2148s]  21.91    3.06    20.81     1       Stage::Balancing
[12/06 00:40:10   2148s]  14.44    2.02    13.81     1         Approximately balancing fragments step
[12/06 00:40:10   2148s]   3.48    0.49     0.00     1           Resolve constraints - Approximately balancing fragments
[12/06 00:40:10   2148s]   1.19    0.17     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/06 00:40:10   2148s]   0.86    0.12     0.00     1           Moving gates to improve sub-tree skew
[12/06 00:40:10   2148s]   5.10    0.71     0.00     1           Approximately balancing fragments bottom up
[12/06 00:40:10   2148s]   3.18    0.44     0.00     1           Approximately balancing fragments, wire and cell delays
[12/06 00:40:10   2148s]   1.42    0.20     0.00     1         Improving fragments clock skew
[12/06 00:40:10   2148s]   3.19    0.45     2.56     1         Approximately balancing step
[12/06 00:40:10   2148s]   1.77    0.25     0.00     1           Resolve constraints - Approximately balancing
[12/06 00:40:10   2148s]   0.79    0.11     0.00     1           Approximately balancing, wire and cell delays
[12/06 00:40:10   2148s]   0.67    0.09     0.00     1         Fixing clock tree overload
[12/06 00:40:10   2148s]   1.09    0.15     0.00     1         Approximately balancing paths
[12/06 00:40:10   2148s] 107.90   15.09   106.70     1       Stage::Polishing
[12/06 00:40:10   2148s]   1.46    0.20     0.00     1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 00:40:10   2148s]   2.13    0.30     0.00     1         Merging balancing drivers for power
[12/06 00:40:10   2148s]   1.20    0.17     0.00     1         Improving clock skew
[12/06 00:40:10   2148s]  61.60    8.61    59.29     1         Moving gates to reduce wire capacitance
[12/06 00:40:10   2148s]   1.38    0.19     0.00     2           Artificially removing short and long paths
[12/06 00:40:10   2148s]  11.32    1.58     0.16     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/06 00:40:10   2148s]   0.16    0.02     0.00     1             Legalizing clock trees
[12/06 00:40:10   2148s]  21.11    2.95     0.06     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/06 00:40:10   2148s]   0.06    0.01     0.00     1             Legalizing clock trees
[12/06 00:40:10   2148s]   7.71    1.08     0.09     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/06 00:40:10   2148s]   0.09    0.01     0.00     1             Legalizing clock trees
[12/06 00:40:10   2148s]  17.77    2.49     0.05     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/06 00:40:10   2148s]   0.05    0.01     0.00     1             Legalizing clock trees
[12/06 00:40:10   2148s]   9.30    1.30     0.55     1         Reducing clock tree power 3
[12/06 00:40:10   2148s]   0.50    0.07     0.00     1           Artificially removing short and long paths
[12/06 00:40:10   2148s]   0.05    0.01     0.00     1           Legalizing clock trees
[12/06 00:40:10   2148s]   1.14    0.16     0.00     1         Improving insertion delay
[12/06 00:40:10   2148s]  29.88    4.18    26.69     1         Wire Opt OverFix
[12/06 00:40:10   2148s]  24.52    3.43    23.08     1           Wire Reduction extra effort
[12/06 00:40:10   2148s]   0.50    0.07     0.00     1             Artificially removing short and long paths
[12/06 00:40:10   2148s]   0.45    0.06     0.00     1             Global shorten wires A0
[12/06 00:40:10   2148s]  16.97    2.37     0.00     2             Move For Wirelength - core
[12/06 00:40:10   2148s]   0.35    0.05     0.00     1             Global shorten wires A1
[12/06 00:40:10   2148s]   2.91    0.41     0.00     1             Global shorten wires B
[12/06 00:40:10   2148s]   1.89    0.26     0.00     1             Move For Wirelength - branch
[12/06 00:40:10   2148s]   2.17    0.30     2.17     1           Optimizing orientation
[12/06 00:40:10   2148s]   2.17    0.30     0.00     1             FlipOpt
[12/06 00:40:10   2148s]   1.49    0.21     1.17     1       Stage::Updating netlist
[12/06 00:40:10   2148s]   0.35    0.05     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/06 00:40:10   2148s]   0.82    0.12     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/06 00:40:10   2148s]  28.73    4.02    25.59     1     CCOpt::Phase::eGRPC
[12/06 00:40:10   2148s]   7.47    1.04     6.06     1       Leaving CCOpt scope - Routing Tools
[12/06 00:40:10   2148s]   6.06    0.85     0.00     1         Early Global Route - eGR only step
[12/06 00:40:10   2148s]   1.38    0.19     0.00     1       Leaving CCOpt scope - extractRC
[12/06 00:40:10   2148s]   0.22    0.03     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/06 00:40:10   2148s]   1.46    0.20     1.46     1       Reset bufferability constraints
[12/06 00:40:10   2148s]   1.46    0.20     0.00     1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 00:40:10   2148s]   1.33    0.19     0.35     1       eGRPC Moving buffers
[12/06 00:40:10   2148s]   0.35    0.05     0.00     1         Violation analysis
[12/06 00:40:10   2148s]   2.58    0.36     0.40     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/06 00:40:10   2148s]   0.27    0.04     0.00     1         Artificially removing long paths
[12/06 00:40:10   2148s]   0.13    0.02     0.00     1         Reverting Artificially removing long paths
[12/06 00:40:10   2148s]   0.80    0.11     0.00     1       eGRPC Fixing DRVs
[12/06 00:40:10   2148s]   0.41    0.06     0.00     1       Reconnecting optimized routes
[12/06 00:40:10   2148s]   0.28    0.04     0.00     1       Violation analysis
[12/06 00:40:10   2148s]   0.87    0.12     0.00     1       Moving clock insts towards fanout
[12/06 00:40:10   2148s]   0.29    0.04     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 00:40:10   2148s]   8.50    1.19     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/06 00:40:10   2148s] 350.98   49.09   348.96     1     CCOpt::Phase::Routing
[12/06 00:40:10   2148s] 345.83   48.37   344.20     1       Leaving CCOpt scope - Routing Tools
[12/06 00:40:10   2148s]   6.10    0.85     0.00     1         Early Global Route - eGR->Nr High Frequency step
[12/06 00:40:10   2148s] 329.42   46.07     0.00     1         NanoRoute
[12/06 00:40:10   2148s]   8.68    1.21     0.00     1         Route Remaining Unrouted Nets
[12/06 00:40:10   2148s]   1.46    0.20     0.00     1       Leaving CCOpt scope - extractRC
[12/06 00:40:10   2148s]   1.67    0.23     0.00     1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 00:40:10   2148s]  27.66    3.87    25.52     1     CCOpt::Phase::PostConditioning
[12/06 00:40:10   2148s]   2.17    0.30     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/06 00:40:10   2148s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/06 00:40:10   2148s]   2.81    0.39     0.00     1       PostConditioning Upsizing To Fix DRVs
[12/06 00:40:10   2148s]   4.15    0.58     0.00     1       Recomputing CTS skew targets
[12/06 00:40:10   2148s]   1.97    0.28     0.00     1       PostConditioning Fixing DRVs
[12/06 00:40:10   2148s]   1.71    0.24     0.00     1       Buffering to fix DRVs
[12/06 00:40:10   2148s]   1.28    0.18     0.00     1       PostConditioning Fixing Skew by cell sizing
[12/06 00:40:10   2148s]   0.52    0.07     0.00     1       Reconnecting optimized routes
[12/06 00:40:10   2148s]   0.33    0.05     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 00:40:10   2148s]   8.93    1.25     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/06 00:40:10   2148s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/06 00:40:10   2148s]   1.65    0.23     0.00     1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 00:40:10   2148s]   1.41    0.20     0.00     1     Post-balance tidy up or trial balance steps
[12/06 00:40:10   2148s]  41.23    5.77    39.51     1     Tidy Up And Update Timing
[12/06 00:40:10   2148s]  39.51    5.53     0.00     1       External - Set all clocks to propagated mode
[12/06 00:40:10   2148s] --------------------------------------------------------------------------------------------------------------------------------
[12/06 00:40:10   2148s] 
[12/06 00:40:10   2148s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 00:40:10   2148s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:11:40.1/0:11:40.7 (1.0), totSession cpu/real = 0:35:48.9/0:35:57.8 (1.0), mem = 3757.7M
[12/06 00:40:10   2148s] 
[12/06 00:40:10   2148s] =============================================================================================
[12/06 00:40:10   2148s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[12/06 00:40:10   2148s] =============================================================================================
[12/06 00:40:10   2148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 00:40:10   2148s] ---------------------------------------------------------------------------------------------
[12/06 00:40:10   2148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:40:10   2148s] [ IncrReplace            ]      1   0:00:08.5  (   1.2 % )     0:00:08.5 /  0:00:08.5    1.0
[12/06 00:40:10   2148s] [ EarlyGlobalRoute       ]      5   0:00:33.7  (   4.8 % )     0:00:33.7 /  0:00:33.7    1.0
[12/06 00:40:10   2148s] [ DetailRoute            ]      1   0:04:58.4  (  42.6 % )     0:04:58.4 /  0:04:58.1    1.0
[12/06 00:40:10   2148s] [ ExtractRC              ]      3   0:00:04.2  (   0.6 % )     0:00:04.2 /  0:00:04.2    1.0
[12/06 00:40:10   2148s] [ FullDelayCalc          ]      1   0:00:30.3  (   4.3 % )     0:00:30.3 /  0:00:30.7    1.0
[12/06 00:40:10   2148s] [ MISC                   ]          0:05:25.5  (  46.5 % )     0:05:25.5 /  0:05:24.9    1.0
[12/06 00:40:10   2148s] ---------------------------------------------------------------------------------------------
[12/06 00:40:10   2148s]  CTS #1 TOTAL                       0:11:40.7  ( 100.0 % )     0:11:40.7 /  0:11:40.1    1.0
[12/06 00:40:10   2148s] ---------------------------------------------------------------------------------------------
[12/06 00:40:10   2148s] 
[12/06 00:40:10   2148s] Synthesizing clock trees with CCOpt done.
[12/06 00:40:10   2148s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/06 00:40:10   2148s] Type 'man IMPSP-9025' for more detail.
[12/06 00:40:10   2148s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3032.8M, totSessionCpu=0:35:49 **
[12/06 00:40:10   2149s] **WARN: (IMPOPT-576):	36 nets have unplaced terms. 
[12/06 00:40:10   2149s] GigaOpt running with 1 threads.
[12/06 00:40:10   2149s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:35:49.0/0:35:57.9 (1.0), mem = 3427.7M
[12/06 00:40:10   2149s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 00:40:16   2154s] Need call spDPlaceInit before registerPrioInstLoc.
[12/06 00:40:16   2154s] OPERPROF: Starting DPlace-Init at level 1, MEM:3453.8M, EPOCH TIME: 1733463616.241793
[12/06 00:40:16   2154s] Processing tracks to init pin-track alignment.
[12/06 00:40:16   2154s] z: 2, totalTracks: 1
[12/06 00:40:16   2154s] z: 4, totalTracks: 1
[12/06 00:40:16   2154s] z: 6, totalTracks: 1
[12/06 00:40:16   2154s] z: 8, totalTracks: 1
[12/06 00:40:16   2154s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:40:16   2154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3453.8M, EPOCH TIME: 1733463616.328423
[12/06 00:40:16   2154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:16   2154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:16   2154s] 
[12/06 00:40:16   2154s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:40:16   2154s] OPERPROF:     Starting CMU at level 3, MEM:3453.8M, EPOCH TIME: 1733463616.421423
[12/06 00:40:16   2154s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3453.8M, EPOCH TIME: 1733463616.427245
[12/06 00:40:16   2154s] 
[12/06 00:40:16   2154s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 00:40:16   2154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.116, REAL:0.117, MEM:3453.8M, EPOCH TIME: 1733463616.444991
[12/06 00:40:16   2154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3453.8M, EPOCH TIME: 1733463616.445052
[12/06 00:40:16   2154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3469.8M, EPOCH TIME: 1733463616.445682
[12/06 00:40:16   2154s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3469.8MB).
[12/06 00:40:16   2154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.231, REAL:0.232, MEM:3469.8M, EPOCH TIME: 1733463616.473374
[12/06 00:40:16   2154s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[12/06 00:40:16   2154s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[12/06 00:40:16   2154s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[12/06 00:40:16   2154s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[12/06 00:40:16   2154s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[12/06 00:40:16   2154s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[12/06 00:40:16   2154s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[12/06 00:40:16   2154s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[12/06 00:40:16   2154s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[12/06 00:40:16   2154s] 	Cell LVLLHCD1, site bcoreExt.
[12/06 00:40:16   2154s] 	Cell LVLLHCD2, site bcoreExt.
[12/06 00:40:16   2154s] 	Cell LVLLHCD4, site bcoreExt.
[12/06 00:40:16   2154s] 	Cell LVLLHCD8, site bcoreExt.
[12/06 00:40:16   2154s] 	Cell LVLLHD1, site bcoreExt.
[12/06 00:40:16   2154s] 	Cell LVLLHD2, site bcoreExt.
[12/06 00:40:16   2154s] 	Cell LVLLHD4, site bcoreExt.
[12/06 00:40:16   2154s] 	Cell LVLLHD8, site bcoreExt.
[12/06 00:40:16   2154s] .
[12/06 00:40:16   2154s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3469.8M, EPOCH TIME: 1733463616.475636
[12/06 00:40:16   2154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:727).
[12/06 00:40:16   2154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:16   2154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:16   2154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:16   2154s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.316, REAL:0.317, MEM:3469.8M, EPOCH TIME: 1733463616.792508
[12/06 00:40:16   2154s] 
[12/06 00:40:16   2154s] Creating Lib Analyzer ...
[12/06 00:40:16   2155s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 00:40:16   2155s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[12/06 00:40:16   2155s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 00:40:16   2155s] 
[12/06 00:40:17   2155s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:40:18   2156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:56 mem=3478.6M
[12/06 00:40:18   2156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:56 mem=3478.6M
[12/06 00:40:18   2156s] Creating Lib Analyzer, finished. 
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 00:40:18   2156s] Type 'man IMPOPT-665' for more detail.
[12/06 00:40:18   2156s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/06 00:40:18   2156s] To increase the message display limit, refer to the product command reference manual.
[12/06 00:40:18   2156s] Effort level <high> specified for reg2reg path_group
[12/06 00:40:22   2160s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/06 00:40:22   2160s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/06 00:40:22   2160s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2954.4M, totSessionCpu=0:36:00 **
[12/06 00:40:22   2160s] *** optDesign -postCTS ***
[12/06 00:40:22   2160s] DRC Margin: user margin 0.0; extra margin 0.2
[12/06 00:40:22   2160s] Hold Target Slack: user slack 0
[12/06 00:40:22   2160s] Setup Target Slack: user slack 0; extra slack 0.0
[12/06 00:40:22   2160s] setUsefulSkewMode -ecoRoute false
[12/06 00:40:22   2160s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/06 00:40:22   2160s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3326.4M, EPOCH TIME: 1733463622.250844
[12/06 00:40:22   2160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:22   2160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:22   2160s] 
[12/06 00:40:22   2160s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:40:22   2160s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.104, MEM:3326.4M, EPOCH TIME: 1733463622.355101
[12/06 00:40:22   2160s] 
[12/06 00:40:22   2160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:727).
[12/06 00:40:22   2160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:22   2160s] 
[12/06 00:40:22   2160s] TimeStamp Deleting Cell Server Begin ...
[12/06 00:40:22   2160s] Deleting Lib Analyzer.
[12/06 00:40:22   2160s] 
[12/06 00:40:22   2160s] TimeStamp Deleting Cell Server End ...
[12/06 00:40:22   2160s] Multi-VT timing optimization disabled based on library information.
[12/06 00:40:22   2160s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 00:40:22   2160s] 
[12/06 00:40:22   2160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 00:40:22   2160s] Summary for sequential cells identification: 
[12/06 00:40:22   2160s]   Identified SBFF number: 199
[12/06 00:40:22   2160s]   Identified MBFF number: 0
[12/06 00:40:22   2160s]   Identified SB Latch number: 0
[12/06 00:40:22   2160s]   Identified MB Latch number: 0
[12/06 00:40:22   2160s]   Not identified SBFF number: 0
[12/06 00:40:22   2160s]   Not identified MBFF number: 0
[12/06 00:40:22   2160s]   Not identified SB Latch number: 0
[12/06 00:40:22   2160s]   Not identified MB Latch number: 0
[12/06 00:40:22   2160s]   Number of sequential cells which are not FFs: 104
[12/06 00:40:22   2160s]  Visiting view : view_functional_wcl_slow
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 00:40:22   2160s]  Visiting view : view_functional_wcl_fast
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 00:40:22   2160s]  Visiting view : view_functional_wcl_typical
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 00:40:22   2160s]  Visiting view : view_functional_wcl_slow
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 00:40:22   2160s]  Visiting view : view_functional_wcl_fast
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 00:40:22   2160s]  Visiting view : view_functional_wcl_typical
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 00:40:22   2160s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 00:40:22   2160s] TLC MultiMap info (StdDelay):
[12/06 00:40:22   2160s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 00:40:22   2160s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 00:40:22   2160s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 00:40:22   2160s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 00:40:22   2160s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 00:40:22   2160s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 00:40:22   2160s]  Setting StdDelay to: 13.6ps
[12/06 00:40:22   2160s] 
[12/06 00:40:22   2160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 00:40:22   2160s] 
[12/06 00:40:22   2160s] TimeStamp Deleting Cell Server Begin ...
[12/06 00:40:22   2160s] 
[12/06 00:40:22   2160s] TimeStamp Deleting Cell Server End ...
[12/06 00:40:22   2160s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3326.4M, EPOCH TIME: 1733463622.568965
[12/06 00:40:22   2160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:22   2160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:22   2160s] All LLGs are deleted
[12/06 00:40:22   2160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:22   2160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:22   2160s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3326.4M, EPOCH TIME: 1733463622.569059
[12/06 00:40:22   2160s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3296.0M, EPOCH TIME: 1733463622.569413
[12/06 00:40:22   2160s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3285.0M, EPOCH TIME: 1733463622.571365
[12/06 00:40:22   2160s] Start to check current routing status for nets...
[12/06 00:40:23   2161s] All nets are already routed correctly.
[12/06 00:40:23   2161s] End to check current routing status for nets (mem=3285.0M)
[12/06 00:40:23   2161s] 
[12/06 00:40:23   2161s] Creating Lib Analyzer ...
[12/06 00:40:23   2161s] 
[12/06 00:40:23   2161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 00:40:23   2161s] Summary for sequential cells identification: 
[12/06 00:40:23   2161s]   Identified SBFF number: 199
[12/06 00:40:23   2161s]   Identified MBFF number: 0
[12/06 00:40:23   2161s]   Identified SB Latch number: 0
[12/06 00:40:23   2161s]   Identified MB Latch number: 0
[12/06 00:40:23   2161s]   Not identified SBFF number: 0
[12/06 00:40:23   2161s]   Not identified MBFF number: 0
[12/06 00:40:23   2161s]   Not identified SB Latch number: 0
[12/06 00:40:23   2161s]   Not identified MB Latch number: 0
[12/06 00:40:23   2161s]   Number of sequential cells which are not FFs: 104
[12/06 00:40:23   2161s]  Visiting view : view_functional_wcl_slow
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 00:40:23   2161s]  Visiting view : view_functional_wcl_fast
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 00:40:23   2161s]  Visiting view : view_functional_wcl_typical
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 00:40:23   2161s]  Visiting view : view_functional_wcl_slow
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 00:40:23   2161s]  Visiting view : view_functional_wcl_fast
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 00:40:23   2161s]  Visiting view : view_functional_wcl_typical
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 00:40:23   2161s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 00:40:23   2161s] TLC MultiMap info (StdDelay):
[12/06 00:40:23   2161s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 00:40:23   2161s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 00:40:23   2161s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 00:40:23   2161s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 00:40:23   2161s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 00:40:23   2161s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 00:40:23   2161s]  Setting StdDelay to: 13.6ps
[12/06 00:40:23   2161s] 
[12/06 00:40:23   2161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 00:40:23   2161s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 00:40:23   2161s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 00:40:23   2161s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 00:40:23   2161s] 
[12/06 00:40:23   2161s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:40:24   2162s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:36:03 mem=3295.0M
[12/06 00:40:24   2162s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:36:03 mem=3295.0M
[12/06 00:40:24   2162s] Creating Lib Analyzer, finished. 
[12/06 00:40:24   2162s] AAE DB initialization (MEM=3371.36 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/06 00:40:24   2162s] ### Creating TopoMgr, started
[12/06 00:40:24   2162s] ### Creating TopoMgr, finished
[12/06 00:40:24   2162s] 
[12/06 00:40:24   2162s] Footprint cell information for calculating maxBufDist
[12/06 00:40:24   2162s] *info: There are 18 candidate Buffer cells
[12/06 00:40:24   2162s] *info: There are 15 candidate Inverter cells
[12/06 00:40:24   2162s] 
[12/06 00:40:25   2163s] #optDebug: Start CG creation (mem=3371.4M)
[12/06 00:40:25   2163s]  ...initializing CG  maxDriveDist 604.643000 stdCellHgt 1.800000 defLenToSkip 12.600000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 60.464000 
[12/06 00:40:25   2163s] (cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:25   2163s]  ...processing cgPrt (cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:25   2163s]  ...processing cgEgp (cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:25   2163s]  ...processing cgPbk (cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:25   2163s]  ...processing cgNrb(cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:25   2163s]  ...processing cgObs (cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:25   2163s]  ...processing cgCon (cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:25   2163s]  ...processing cgPdm (cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:25   2163s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3533.9M)
[12/06 00:40:31   2169s] Compute RC Scale Done ...
[12/06 00:40:31   2169s] All LLGs are deleted
[12/06 00:40:31   2169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:31   2169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:31   2169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3524.3M, EPOCH TIME: 1733463631.293082
[12/06 00:40:31   2169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3524.3M, EPOCH TIME: 1733463631.293727
[12/06 00:40:31   2169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3524.3M, EPOCH TIME: 1733463631.322053
[12/06 00:40:31   2169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:31   2169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:31   2169s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3524.3M, EPOCH TIME: 1733463631.324865
[12/06 00:40:31   2169s] Max number of tech site patterns supported in site array is 256.
[12/06 00:40:31   2169s] Core basic site is core
[12/06 00:40:31   2169s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3524.3M, EPOCH TIME: 1733463631.345354
[12/06 00:40:31   2169s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 00:40:31   2169s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 00:40:31   2169s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.174, REAL:0.175, MEM:3524.3M, EPOCH TIME: 1733463631.520212
[12/06 00:40:31   2169s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 00:40:31   2169s] SiteArray: use 31,911,936 bytes
[12/06 00:40:31   2169s] SiteArray: current memory after site array memory allocation 3554.8M
[12/06 00:40:31   2169s] SiteArray: FP blocked sites are writable
[12/06 00:40:31   2169s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3554.8M, EPOCH TIME: 1733463631.591172
[12/06 00:40:33   2171s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.575, REAL:1.577, MEM:3554.8M, EPOCH TIME: 1733463633.168608
[12/06 00:40:33   2171s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 00:40:33   2171s] Atter site array init, number of instance map data is 0.
[12/06 00:40:33   2171s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.900, REAL:1.903, MEM:3554.8M, EPOCH TIME: 1733463633.227821
[12/06 00:40:33   2171s] 
[12/06 00:40:33   2171s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:40:33   2171s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.959, REAL:1.962, MEM:3554.8M, EPOCH TIME: 1733463633.284063
[12/06 00:40:33   2171s] 
[12/06 00:40:33   2171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:727).
[12/06 00:40:33   2171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:40:33   2171s] Starting delay calculation for Setup views
[12/06 00:40:33   2171s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 00:40:33   2171s] #################################################################################
[12/06 00:40:33   2171s] # Design Stage: PreRoute
[12/06 00:40:33   2171s] # Design Name: torus_credit_D_W32
[12/06 00:40:33   2171s] # Design Mode: 90nm
[12/06 00:40:33   2171s] # Analysis Mode: MMMC Non-OCV 
[12/06 00:40:33   2171s] # Parasitics Mode: No SPEF/RCDB 
[12/06 00:40:33   2171s] # Signoff Settings: SI Off 
[12/06 00:40:33   2171s] #################################################################################
[12/06 00:40:39   2177s] Calculate delays in Single mode...
[12/06 00:40:39   2177s] Calculate delays in Single mode...
[12/06 00:40:39   2177s] Calculate delays in Single mode...
[12/06 00:40:40   2178s] Topological Sorting (REAL = 0:00:01.0, MEM = 3554.8M, InitMEM = 3554.8M)
[12/06 00:40:40   2178s] Start delay calculation (fullDC) (1 T). (MEM=3554.75)
[12/06 00:40:40   2178s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 00:40:40   2178s] Start AAE Lib Loading. (MEM=3571.55)
[12/06 00:40:40   2178s] End AAE Lib Loading. (MEM=3600.17 CPU=0:00:00.0 Real=0:00:00.0)
[12/06 00:40:40   2178s] End AAE Lib Interpolated Model. (MEM=3600.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 00:41:05   2203s] Total number of fetched objects 105733
[12/06 00:41:23   2221s] Total number of fetched objects 105733
[12/06 00:41:39   2238s] Total number of fetched objects 105733
[12/06 00:41:40   2239s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 00:41:41   2240s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 00:41:43   2241s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:02.0)
[12/06 00:41:43   2241s] End delay calculation. (MEM=3676.61 CPU=0:00:54.3 REAL=0:00:54.0)
[12/06 00:41:43   2241s] End delay calculation (fullDC). (MEM=3676.61 CPU=0:01:03 REAL=0:01:03)
[12/06 00:41:43   2241s] *** CDM Built up (cpu=0:01:10  real=0:01:10  mem= 3676.6M) ***
[12/06 00:41:49   2247s] *** Done Building Timing Graph (cpu=0:01:16 real=0:01:16 totSessionCpu=0:37:28 mem=3668.6M)
[12/06 00:41:55   2253s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.622  | -8.622  |  1.105  |
|           TNS (ns):|-4.78e+05|-4.78e+05|  0.000  |
|    Violating Paths:|1.12e+05 |1.12e+05 |    0    |
|          All Paths:|1.16e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6032 (6032)    |   -0.292   |   6032 (6032)    |
|   max_tran     |  6194 (189288)   |   -4.891   |  6194 (189288)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3684.6M, EPOCH TIME: 1733463715.386122
[12/06 00:41:55   2253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:41:55   2253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:41:55   2253s] 
[12/06 00:41:55   2253s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:41:55   2253s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.104, MEM:3684.6M, EPOCH TIME: 1733463715.490618
[12/06 00:41:55   2254s] 
[12/06 00:41:55   2254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:727).
[12/06 00:41:55   2254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:41:55   2254s] Density: 30.066%
------------------------------------------------------------------

[12/06 00:41:55   2254s] **optDesign ... cpu = 0:01:45, real = 0:01:45, mem = 3306.0M, totSessionCpu=0:37:34 **
[12/06 00:41:55   2254s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:45.1/0:01:44.7 (1.0), totSession cpu/real = 0:37:34.1/0:37:42.6 (1.0), mem = 3642.6M
[12/06 00:41:55   2254s] 
[12/06 00:41:55   2254s] =============================================================================================
[12/06 00:41:55   2254s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/06 00:41:55   2254s] =============================================================================================
[12/06 00:41:55   2254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 00:41:55   2254s] ---------------------------------------------------------------------------------------------
[12/06 00:41:55   2254s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:41:55   2254s] [ OptSummaryReport       ]      1   0:00:02.5  (   2.4 % )     0:01:24.4 /  0:01:24.7    1.0
[12/06 00:41:55   2254s] [ DrvReport              ]      1   0:00:04.0  (   3.9 % )     0:00:04.0 /  0:00:04.0    1.0
[12/06 00:41:55   2254s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/06 00:41:55   2254s] [ LibAnalyzerInit        ]      2   0:00:02.8  (   2.7 % )     0:00:02.8 /  0:00:02.8    1.0
[12/06 00:41:55   2254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:41:55   2254s] [ SteinerInterfaceInit   ]      1   0:00:01.1  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/06 00:41:55   2254s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:41:55   2254s] [ TimingUpdate           ]      1   0:00:06.2  (   5.9 % )     0:01:15.7 /  0:01:16.1    1.0
[12/06 00:41:55   2254s] [ FullDelayCalc          ]      1   0:01:09.5  (  66.4 % )     0:01:09.5 /  0:01:09.9    1.0
[12/06 00:41:55   2254s] [ TimingReport           ]      1   0:00:02.2  (   2.1 % )     0:00:02.2 /  0:00:02.1    1.0
[12/06 00:41:55   2254s] [ MISC                   ]          0:00:16.4  (  15.6 % )     0:00:16.4 /  0:00:16.4    1.0
[12/06 00:41:55   2254s] ---------------------------------------------------------------------------------------------
[12/06 00:41:55   2254s]  InitOpt #1 TOTAL                   0:01:44.7  ( 100.0 % )     0:01:44.7 /  0:01:45.1    1.0
[12/06 00:41:55   2254s] ---------------------------------------------------------------------------------------------
[12/06 00:41:55   2254s] 
[12/06 00:41:55   2254s] ** INFO : this run is activating low effort ccoptDesign flow
[12/06 00:41:55   2254s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 00:41:55   2254s] ### Creating PhyDesignMc. totSessionCpu=0:37:34 mem=3642.6M
[12/06 00:41:55   2254s] OPERPROF: Starting DPlace-Init at level 1, MEM:3642.6M, EPOCH TIME: 1733463715.605991
[12/06 00:41:55   2254s] Processing tracks to init pin-track alignment.
[12/06 00:41:55   2254s] z: 2, totalTracks: 1
[12/06 00:41:55   2254s] z: 4, totalTracks: 1
[12/06 00:41:55   2254s] z: 6, totalTracks: 1
[12/06 00:41:55   2254s] z: 8, totalTracks: 1
[12/06 00:41:55   2254s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:41:55   2254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3642.6M, EPOCH TIME: 1733463715.683788
[12/06 00:41:55   2254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:41:55   2254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:41:55   2254s] 
[12/06 00:41:55   2254s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:41:55   2254s] 
[12/06 00:41:55   2254s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 00:41:55   2254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.098, MEM:3642.6M, EPOCH TIME: 1733463715.781930
[12/06 00:41:55   2254s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3642.6M, EPOCH TIME: 1733463715.782023
[12/06 00:41:55   2254s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3642.6M, EPOCH TIME: 1733463715.782492
[12/06 00:41:55   2254s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3642.6MB).
[12/06 00:41:55   2254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.203, REAL:0.203, MEM:3642.6M, EPOCH TIME: 1733463715.809462
[12/06 00:41:55   2254s] TotalInstCnt at PhyDesignMc Initialization: 105011
[12/06 00:41:55   2254s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:34 mem=3642.6M
[12/06 00:41:55   2254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3642.6M, EPOCH TIME: 1733463715.964438
[12/06 00:41:55   2254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:727).
[12/06 00:41:55   2254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:41:56   2254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:41:56   2254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:41:56   2254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.305, REAL:0.306, MEM:3642.6M, EPOCH TIME: 1733463716.270403
[12/06 00:41:56   2254s] TotalInstCnt at PhyDesignMc Destruction: 105011
[12/06 00:41:56   2254s] OPTC: m1 20.0 20.0
[12/06 00:42:02   2260s] #optDebug: fT-E <X 2 0 0 1>
[12/06 00:42:02   2260s] -congRepairInPostCTS false                 # bool, default=false, private
[12/06 00:42:06   2264s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 27.2
[12/06 00:42:06   2264s] Begin: GigaOpt Route Type Constraints Refinement
[12/06 00:42:06   2264s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:37:44.9/0:37:53.4 (1.0), mem = 3642.6M
[12/06 00:42:06   2264s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1011052.1
[12/06 00:42:06   2264s] ### Creating RouteCongInterface, started
[12/06 00:42:06   2265s] 
[12/06 00:42:06   2265s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 00:42:06   2265s] 
[12/06 00:42:06   2265s] #optDebug: {0, 1.000}
[12/06 00:42:06   2265s] ### Creating RouteCongInterface, finished
[12/06 00:42:07   2265s] Updated routing constraints on 0 nets.
[12/06 00:42:07   2265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1011052.1
[12/06 00:42:07   2265s] Bottom Preferred Layer:
[12/06 00:42:07   2265s] +-----------+------------+----------+
[12/06 00:42:07   2265s] |   Layer   |    CLK     |   Rule   |
[12/06 00:42:07   2265s] +-----------+------------+----------+
[12/06 00:42:07   2265s] | M3 (z=3)  |        728 | default  |
[12/06 00:42:07   2265s] +-----------+------------+----------+
[12/06 00:42:07   2265s] Via Pillar Rule:
[12/06 00:42:07   2265s]     None
[12/06 00:42:07   2265s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:37:45.6/0:37:54.1 (1.0), mem = 3642.6M
[12/06 00:42:07   2265s] 
[12/06 00:42:07   2265s] =============================================================================================
[12/06 00:42:07   2265s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[12/06 00:42:07   2265s] =============================================================================================
[12/06 00:42:07   2265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 00:42:07   2265s] ---------------------------------------------------------------------------------------------
[12/06 00:42:07   2265s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  80.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 00:42:07   2265s] [ MISC                   ]          0:00:00.1  (  19.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 00:42:07   2265s] ---------------------------------------------------------------------------------------------
[12/06 00:42:07   2265s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 00:42:07   2265s] ---------------------------------------------------------------------------------------------
[12/06 00:42:07   2265s] 
[12/06 00:42:07   2265s] End: GigaOpt Route Type Constraints Refinement
[12/06 00:42:07   2265s] Deleting Lib Analyzer.
[12/06 00:42:07   2265s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:37:45.6/0:37:54.1 (1.0), mem = 3642.6M
[12/06 00:42:07   2265s] Info: 726 nets with fixed/cover wires excluded.
[12/06 00:42:07   2265s] Info: 728 clock nets excluded from IPO operation.
[12/06 00:42:07   2265s] ### Creating LA Mngr. totSessionCpu=0:37:46 mem=3642.6M
[12/06 00:42:07   2265s] ### Creating LA Mngr, finished. totSessionCpu=0:37:46 mem=3642.6M
[12/06 00:42:07   2265s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/06 00:42:07   2265s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1011052.2
[12/06 00:42:07   2265s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 00:42:07   2265s] ### Creating PhyDesignMc. totSessionCpu=0:37:46 mem=3642.6M
[12/06 00:42:07   2265s] OPERPROF: Starting DPlace-Init at level 1, MEM:3642.6M, EPOCH TIME: 1733463727.463053
[12/06 00:42:07   2265s] Processing tracks to init pin-track alignment.
[12/06 00:42:07   2265s] z: 2, totalTracks: 1
[12/06 00:42:07   2265s] z: 4, totalTracks: 1
[12/06 00:42:07   2265s] z: 6, totalTracks: 1
[12/06 00:42:07   2265s] z: 8, totalTracks: 1
[12/06 00:42:07   2265s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:42:07   2266s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3642.6M, EPOCH TIME: 1733463727.548924
[12/06 00:42:07   2266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:07   2266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:07   2266s] 
[12/06 00:42:07   2266s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:42:07   2266s] 
[12/06 00:42:07   2266s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 00:42:07   2266s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.106, MEM:3642.6M, EPOCH TIME: 1733463727.655039
[12/06 00:42:07   2266s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3642.6M, EPOCH TIME: 1733463727.655130
[12/06 00:42:07   2266s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3642.6M, EPOCH TIME: 1733463727.655552
[12/06 00:42:07   2266s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3642.6MB).
[12/06 00:42:07   2266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.219, REAL:0.219, MEM:3642.6M, EPOCH TIME: 1733463727.682427
[12/06 00:42:08   2266s] TotalInstCnt at PhyDesignMc Initialization: 105011
[12/06 00:42:08   2266s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:47 mem=3642.6M
[12/06 00:42:08   2266s] ### Creating RouteCongInterface, started
[12/06 00:42:08   2266s] 
[12/06 00:42:08   2266s] Creating Lib Analyzer ...
[12/06 00:42:08   2267s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 00:42:08   2267s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 00:42:08   2267s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 00:42:08   2267s] 
[12/06 00:42:08   2267s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:42:09   2268s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:37:48 mem=3642.6M
[12/06 00:42:09   2268s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:37:48 mem=3642.6M
[12/06 00:42:09   2268s] Creating Lib Analyzer, finished. 
[12/06 00:42:10   2268s] 
[12/06 00:42:10   2268s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 00:42:10   2268s] 
[12/06 00:42:10   2268s] #optDebug: {0, 1.000}
[12/06 00:42:10   2268s] ### Creating RouteCongInterface, finished
[12/06 00:42:10   2268s] {MG  {8 0 1.8 0.133341}  {9 0 17 1.25} }
[12/06 00:42:10   2268s] ### Creating LA Mngr. totSessionCpu=0:37:49 mem=3642.6M
[12/06 00:42:10   2268s] ### Creating LA Mngr, finished. totSessionCpu=0:37:49 mem=3642.6M
[12/06 00:42:10   2269s] Usable buffer cells for single buffer setup transform:
[12/06 00:42:10   2269s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[12/06 00:42:10   2269s] Number of usable buffer cells above: 18
[12/06 00:42:10   2269s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3699.8M, EPOCH TIME: 1733463730.728897
[12/06 00:42:10   2269s] Found 0 hard placement blockage before merging.
[12/06 00:42:10   2269s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3699.8M, EPOCH TIME: 1733463730.730635
[12/06 00:42:11   2269s] 
[12/06 00:42:11   2269s] Netlist preparation processing... 
[12/06 00:42:11   2269s] Removed 112 instances
[12/06 00:42:11   2269s] *info: Marking 0 isolation instances dont touch
[12/06 00:42:11   2269s] *info: Marking 0 level shifter instances dont touch
[12/06 00:42:11   2270s] Deleting 0 temporary hard placement blockage(s).
[12/06 00:42:11   2270s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3739.4M, EPOCH TIME: 1733463731.923888
[12/06 00:42:11   2270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:105011).
[12/06 00:42:11   2270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:12   2270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:12   2270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:12   2270s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.320, REAL:0.321, MEM:3659.4M, EPOCH TIME: 1733463732.244671
[12/06 00:42:12   2270s] TotalInstCnt at PhyDesignMc Destruction: 104899
[12/06 00:42:12   2270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1011052.2
[12/06 00:42:12   2270s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:37:50.7/0:37:59.2 (1.0), mem = 3659.4M
[12/06 00:42:12   2270s] 
[12/06 00:42:12   2270s] =============================================================================================
[12/06 00:42:12   2270s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[12/06 00:42:12   2270s] =============================================================================================
[12/06 00:42:12   2270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 00:42:12   2270s] ---------------------------------------------------------------------------------------------
[12/06 00:42:12   2270s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  28.6 % )     0:00:01.5 /  0:00:01.5    1.0
[12/06 00:42:12   2270s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:42:12   2270s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (  18.2 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 00:42:12   2270s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 00:42:12   2270s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  10.3 % )     0:00:02.0 /  0:00:02.0    1.0
[12/06 00:42:12   2270s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:42:12   2270s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 00:42:12   2270s] [ IncrDelayCalc          ]      9   0:00:00.7  (  13.5 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 00:42:12   2270s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:42:12   2270s] [ MISC                   ]          0:00:01.2  (  23.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/06 00:42:12   2270s] ---------------------------------------------------------------------------------------------
[12/06 00:42:12   2270s]  SimplifyNetlist #1 TOTAL           0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[12/06 00:42:12   2270s] ---------------------------------------------------------------------------------------------
[12/06 00:42:12   2270s] 
[12/06 00:42:12   2270s] *** Starting optimizing excluded clock nets MEM= 3659.4M) ***
[12/06 00:42:12   2270s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3659.4M) ***
[12/06 00:42:12   2270s] *** Starting optimizing excluded clock nets MEM= 3659.4M) ***
[12/06 00:42:12   2270s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3659.4M) ***
[12/06 00:42:12   2271s] Info: Done creating the CCOpt slew target map.
[12/06 00:42:12   2271s] Begin: GigaOpt high fanout net optimization
[12/06 00:42:12   2271s] GigaOpt HFN: use maxLocalDensity 1.2
[12/06 00:42:12   2271s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/06 00:42:12   2271s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:37:51.3/0:37:59.9 (1.0), mem = 3661.4M
[12/06 00:42:13   2271s] Info: 726 nets with fixed/cover wires excluded.
[12/06 00:42:13   2271s] Info: 728 clock nets excluded from IPO operation.
[12/06 00:42:13   2271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1011052.3
[12/06 00:42:13   2271s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 00:42:13   2271s] ### Creating PhyDesignMc. totSessionCpu=0:37:52 mem=3661.4M
[12/06 00:42:13   2271s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 00:42:13   2271s] OPERPROF: Starting DPlace-Init at level 1, MEM:3661.4M, EPOCH TIME: 1733463733.173503
[12/06 00:42:13   2271s] Processing tracks to init pin-track alignment.
[12/06 00:42:13   2271s] z: 2, totalTracks: 1
[12/06 00:42:13   2271s] z: 4, totalTracks: 1
[12/06 00:42:13   2271s] z: 6, totalTracks: 1
[12/06 00:42:13   2271s] z: 8, totalTracks: 1
[12/06 00:42:13   2271s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:42:13   2271s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3661.4M, EPOCH TIME: 1733463733.253171
[12/06 00:42:13   2271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:13   2271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:13   2271s] 
[12/06 00:42:13   2271s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:42:13   2271s] 
[12/06 00:42:13   2271s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 00:42:13   2271s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.109, REAL:0.109, MEM:3661.4M, EPOCH TIME: 1733463733.362464
[12/06 00:42:13   2271s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3661.4M, EPOCH TIME: 1733463733.362555
[12/06 00:42:13   2271s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3661.4M, EPOCH TIME: 1733463733.362946
[12/06 00:42:13   2271s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3661.4MB).
[12/06 00:42:13   2271s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.216, REAL:0.216, MEM:3661.4M, EPOCH TIME: 1733463733.389925
[12/06 00:42:14   2272s] TotalInstCnt at PhyDesignMc Initialization: 104899
[12/06 00:42:14   2272s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:53 mem=3661.4M
[12/06 00:42:14   2272s] ### Creating RouteCongInterface, started
[12/06 00:42:14   2273s] 
[12/06 00:42:14   2273s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 00:42:14   2273s] 
[12/06 00:42:14   2273s] #optDebug: {0, 1.000}
[12/06 00:42:14   2273s] ### Creating RouteCongInterface, finished
[12/06 00:42:14   2273s] {MG  {8 0 1.8 0.133341}  {9 0 17 1.25} }
[12/06 00:42:14   2273s] ### Creating LA Mngr. totSessionCpu=0:37:53 mem=3661.4M
[12/06 00:42:14   2273s] ### Creating LA Mngr, finished. totSessionCpu=0:37:53 mem=3661.4M
[12/06 00:42:17   2276s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 00:42:17   2276s] Total-nets :: 105557, Stn-nets :: 406, ratio :: 0.384626 %, Total-len 5.81845e+06, Stn-len 118762
[12/06 00:42:17   2276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3699.6M, EPOCH TIME: 1733463737.898388
[12/06 00:42:17   2276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:727).
[12/06 00:42:17   2276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:18   2276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:18   2276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:18   2276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.290, REAL:0.291, MEM:3659.6M, EPOCH TIME: 1733463738.189491
[12/06 00:42:18   2276s] TotalInstCnt at PhyDesignMc Destruction: 104899
[12/06 00:42:18   2276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1011052.3
[12/06 00:42:18   2276s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:37:56.7/0:38:05.2 (1.0), mem = 3659.6M
[12/06 00:42:18   2276s] 
[12/06 00:42:18   2276s] =============================================================================================
[12/06 00:42:18   2276s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/06 00:42:18   2276s] =============================================================================================
[12/06 00:42:18   2276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 00:42:18   2276s] ---------------------------------------------------------------------------------------------
[12/06 00:42:18   2276s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:42:18   2276s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (  17.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 00:42:18   2276s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   9.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 00:42:18   2276s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 00:42:18   2276s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/06 00:42:18   2276s] [ MISC                   ]          0:00:03.9  (  72.7 % )     0:00:03.9 /  0:00:03.9    1.0
[12/06 00:42:18   2276s] ---------------------------------------------------------------------------------------------
[12/06 00:42:18   2276s]  DrvOpt #1 TOTAL                    0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[12/06 00:42:18   2276s] ---------------------------------------------------------------------------------------------
[12/06 00:42:18   2276s] 
[12/06 00:42:18   2276s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/06 00:42:18   2276s] End: GigaOpt high fanout net optimization
[12/06 00:42:21   2280s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 00:42:21   2280s] Deleting Lib Analyzer.
[12/06 00:42:21   2280s] Begin: GigaOpt DRV Optimization
[12/06 00:42:21   2280s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/06 00:42:21   2280s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:38:00.4/0:38:08.9 (1.0), mem = 3669.3M
[12/06 00:42:22   2280s] Info: 726 nets with fixed/cover wires excluded.
[12/06 00:42:22   2280s] Info: 728 clock nets excluded from IPO operation.
[12/06 00:42:22   2280s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1011052.4
[12/06 00:42:22   2280s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 00:42:22   2280s] ### Creating PhyDesignMc. totSessionCpu=0:38:01 mem=3669.3M
[12/06 00:42:22   2280s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 00:42:22   2280s] OPERPROF: Starting DPlace-Init at level 1, MEM:3669.3M, EPOCH TIME: 1733463742.179445
[12/06 00:42:22   2280s] Processing tracks to init pin-track alignment.
[12/06 00:42:22   2280s] z: 2, totalTracks: 1
[12/06 00:42:22   2280s] z: 4, totalTracks: 1
[12/06 00:42:22   2280s] z: 6, totalTracks: 1
[12/06 00:42:22   2280s] z: 8, totalTracks: 1
[12/06 00:42:22   2280s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 00:42:22   2280s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3669.3M, EPOCH TIME: 1733463742.261049
[12/06 00:42:22   2280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:22   2280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 00:42:22   2280s] 
[12/06 00:42:22   2280s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 00:42:22   2280s] 
[12/06 00:42:22   2280s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 00:42:22   2280s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.105, MEM:3669.3M, EPOCH TIME: 1733463742.365692
[12/06 00:42:22   2280s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3669.3M, EPOCH TIME: 1733463742.365787
[12/06 00:42:22   2280s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3669.3M, EPOCH TIME: 1733463742.366263
[12/06 00:42:22   2280s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3669.3MB).
[12/06 00:42:22   2280s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.214, MEM:3669.3M, EPOCH TIME: 1733463742.393284
[12/06 00:42:23   2281s] TotalInstCnt at PhyDesignMc Initialization: 104899
[12/06 00:42:23   2281s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:02 mem=3669.3M
[12/06 00:42:23   2281s] ### Creating RouteCongInterface, started
[12/06 00:42:23   2281s] 
[12/06 00:42:23   2281s] Creating Lib Analyzer ...
[12/06 00:42:23   2281s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 00:42:23   2281s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 00:42:23   2281s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 00:42:23   2281s] 
[12/06 00:42:23   2281s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 00:42:24   2282s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:38:03 mem=3669.3M
[12/06 00:42:24   2282s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:38:03 mem=3669.3M
[12/06 00:42:24   2282s] Creating Lib Analyzer, finished. 
[12/06 00:42:24   2283s] 
[12/06 00:42:24   2283s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 00:42:24   2283s] 
[12/06 00:42:24   2283s] #optDebug: {0, 1.000}
[12/06 00:42:24   2283s] ### Creating RouteCongInterface, finished
[12/06 00:42:24   2283s] {MG  {8 0 1.8 0.133341}  {9 0 17 1.25} }
[12/06 00:42:24   2283s] ### Creating LA Mngr. totSessionCpu=0:38:03 mem=3669.3M
[12/06 00:42:24   2283s] ### Creating LA Mngr, finished. totSessionCpu=0:38:03 mem=3669.3M
[12/06 00:42:27   2286s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 00:42:27   2286s] [GPS-DRV] maxDensity (design): 0.95
[12/06 00:42:27   2286s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 00:42:27   2286s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 00:42:27   2286s] [GPS-DRV] All active and enabled setup views
[12/06 00:42:27   2286s] [GPS-DRV]     view_functional_wcl_slow
[12/06 00:42:27   2286s] [GPS-DRV]     view_functional_wcl_fast
[12/06 00:42:27   2286s] [GPS-DRV]     view_functional_wcl_typical
[12/06 00:42:27   2286s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 00:42:27   2286s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 00:42:27   2286s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 00:42:27   2286s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 00:42:27   2286s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 00:42:27   2286s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3726.6M, EPOCH TIME: 1733463747.599998
[12/06 00:42:27   2286s] Found 0 hard placement blockage before merging.
[12/06 00:42:27   2286s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3726.6M, EPOCH TIME: 1733463747.601649
[12/06 00:42:28   2287s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 00:42:28   2287s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 00:42:28   2287s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 00:42:28   2287s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 00:42:28   2287s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 00:42:30   2288s] Info: violation cost 3217962.250000 (cap = 48520.343750, tran = 3169450.250000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 00:42:30   2288s] |  7989|194796|    -5.03|  7320| 20135|    -0.30|     0|     0|     0|     0|    -8.60|-4.77e+05|       0|       0|       0| 30.05%|          |         |
[12/06 00:48:05   2623s] **INFO (INTERRUPT): The current script will stop before next command.
[12/06 00:48:05   2623s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[12/06 00:48:07   2625s] Innovus terminated by user interrupt.
[12/06 00:48:07   2625s] 
[12/06 00:48:07   2625s] *** Memory Usage v#1 (Current mem = 3853.203M, initial mem = 486.906M) ***
[12/06 00:48:07   2625s] 
[12/06 00:48:07   2625s] *** Summary of all messages that are not suppressed in this session:
[12/06 00:48:07   2625s] Severity  ID               Count  Summary                                  
[12/06 00:48:07   2625s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 00:48:07   2625s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/06 00:48:07   2625s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/06 00:48:07   2625s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[12/06 00:48:07   2625s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/06 00:48:07   2625s] WARNING   IMPPP-532          117  ViaGen Warning: The top layer and bottom...
[12/06 00:48:07   2625s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/06 00:48:07   2625s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/06 00:48:07   2625s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[12/06 00:48:07   2625s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/06 00:48:07   2625s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/06 00:48:07   2625s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/06 00:48:07   2625s] WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
[12/06 00:48:07   2625s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[12/06 00:48:07   2625s] WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
[12/06 00:48:07   2625s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/06 00:48:07   2625s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/06 00:48:07   2625s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/06 00:48:07   2625s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 00:48:07   2625s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/06 00:48:07   2625s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/06 00:48:07   2625s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/06 00:48:07   2625s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/06 00:48:07   2625s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[12/06 00:48:07   2625s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/06 00:48:07   2625s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/06 00:48:07   2625s] *** Message Summary: 270 warning(s), 2 error(s)
[12/06 00:48:07   2625s] 
[12/06 00:48:07   2625s] --- Ending "Innovus" (totcpu=0:43:45, real=0:43:55, mem=3853.2M) ---
