// Seed: 1017683158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_18;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd36
) (
    input uwire id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output tri id_4,
    input tri _id_5,
    input uwire id_6,
    output uwire id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    input uwire id_11
);
  wire [!  id_5 : id_5] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  for (id_14 = id_6; 1; id_14 = {-1}) begin : LABEL_0
    assign id_14 = id_0;
  end
endmodule
