Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : MMU
Version: Q-2019.12-SP3
Date   : Wed Jun 11 21:40:56 2025
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.29
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         16
  Hierarchical Port Count:       1640
  Leaf Cell Count:               3917
  Buf/Inv Cell Count:             477
  Buf Cell Count:                 290
  Inv Cell Count:                 187
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3369
  Sequential Cell Count:          548
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9994.466962
  Noncombinational Area:  4846.017790
  Buf/Inv Area:           1148.222604
  Total Buffer Area:           876.80
  Total Inverter Area:         271.43
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      150736.03
  Net YLength        :      134202.39
  -----------------------------------
  Cell Area:             14840.484751
  Design Area:           14840.484751
  Net Length        :       284938.44


  Design Rules
  -----------------------------------
  Total Number of Nets:          5000
  Nets With Violations:            19
  Max Trans Violations:             2
  Max Cap Violations:              19
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.32
  Logic Optimization:                  1.31
  Mapping Optimization:                8.77
  -----------------------------------------
  Overall Compile Time:               34.76
  Overall Compile Wall Clock Time:    34.57

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
