Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:39:27 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : mkSMAdapter4B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 192 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 193 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.198     -854.867                   1108                 1647        0.112        0.000                      0                 1647        1.100        0.000                       0                   852  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
wciS0_Clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wciS0_Clk          -1.198     -854.867                   1108                 1647        0.112        0.000                      0                 1647        1.100        0.000                       0                   852  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wciS0_Clk
  To Clock:  wciS0_Clk

Setup :         1108  Failing Endpoints,  Worst Slack       -1.198ns,  Total Violation     -854.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.779ns (47.571%)  route 1.961ns (52.429%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.278     7.558    wmi_mFlagF_q_0__EN
    SLICE_X4Y154         FDRE                                         r  wmi_mFlagF_q_0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.115     6.368    wciS0_Clk_IBUF_BUFG
    SLICE_X4Y154                                                      r  wmi_mFlagF_q_0_reg[11]/C
                         clock pessimism              0.221     6.590    
                         clock uncertainty           -0.035     6.554    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.360    wmi_mFlagF_q_0_reg[11]
  -------------------------------------------------------------------
                         required time                          6.360    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 -1.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 wsiM_burstKind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wsiM_statusR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.072%)  route 0.082ns (38.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.586     1.640    wciS0_Clk_IBUF_BUFG
    SLICE_X19Y154                                                     r  wsiM_burstKind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y154        FDRE (Prop_fdre_C_Q)         0.100     1.740 r  wsiM_burstKind_reg[1]/Q
                         net (fo=5, routed)           0.082     1.822    n_0_wsiM_burstKind_reg[1]
    SLICE_X18Y154        LUT2 (Prop_lut2_I0_O)        0.028     1.850 r  wsiM_statusR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    n_0_wsiM_statusR[3]_i_1
    SLICE_X18Y154        FDRE                                         r  wsiM_statusR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.788     2.081    wciS0_Clk_IBUF_BUFG
    SLICE_X18Y154                                                     r  wsiM_statusR_reg[3]/C
                         clock pessimism             -0.429     1.651    
    SLICE_X18Y154        FDRE (Hold_fdre_C_D)         0.087     1.738    wsiM_statusR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wciS0_Clk
Waveform:           { 0 1.5 }
Period:             3.000
Sources:            { wciS0_Clk }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            1.663     3.000   1.337  RAMB36_X0Y28   size_fifoA/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
Low Pulse Width   Fast    FDRE/C          n/a            0.400     1.500   1.100  SLICE_X14Y143  wsiS_statusR_reg[5]/C
High Pulse Width  Slow    FDRE/C          n/a            0.350     1.500   1.150  SLICE_X3Y162   unrollCnt_reg[1]/C



