# Reading pref.tcl
# Loading project CURRENT_WAV_CTRL_FPGA
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# Compile of ci_stim_fpga.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.ci_stim_fpga_wrapper_tb
# vsim -gui work.ci_stim_fpga_wrapper_tb 
# Start time: 18:17:05 on Jul 21,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.ci_stim_fpga_wrapper_tb
# Loading work.ci_stim_fpga_wrapper
add wave -position insertpoint  \
sim:/ci_stim_fpga_wrapper_tb/UUT/out_sw1_sig \
sim:/ci_stim_fpga_wrapper_tb/UUT/out_sw2_sig \
sim:/ci_stim_fpga_wrapper_tb/UUT/out_sw3_sig \
sim:/ci_stim_fpga_wrapper_tb/UUT/out_sw4_sig \
sim:/ci_stim_fpga_wrapper_tb/UUT/output_ctrl_sig
run -all
# ** Note: $finish    : C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/sim/TestBench/ci_stim_fpga_wrapper_TB.v(49)
#    Time: 0 ps  Iteration: 2  Instance: /ci_stim_fpga_wrapper_tb
# 1
# Break in Module ci_stim_fpga_wrapper_tb at C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/sim/TestBench/ci_stim_fpga_wrapper_TB.v line 49
run -all
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# Compile of ci_stim_fpga.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# Compile of ci_stim_fpga.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ci_stim_fpga_wrapper_tb
# Loading work.ci_stim_fpga_wrapper
run -all
# GetModuleFileName: 지정된 모듈을 찾을 수 없습니다.
# 
# 
# ** Note: $finish    : C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/sim/TestBench/ci_stim_fpga_wrapper_TB.v(49)
#    Time: 0 ps  Iteration: 2  Instance: /ci_stim_fpga_wrapper_tb
# 1
# Break in Module ci_stim_fpga_wrapper_tb at C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/sim/TestBench/ci_stim_fpga_wrapper_TB.v line 49
run -all
# Compile of ci_stim_fpga.v was successful.
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# Compile of ci_stim_fpga.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ci_stim_fpga_wrapper_tb
# Loading work.ci_stim_fpga_wrapper
run -all
# GetModuleFileName: 지정된 모듈을 찾을 수 없습니다.
# 
# 
# ** Note: $finish    : C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/sim/TestBench/ci_stim_fpga_wrapper_TB.v(49)
#    Time: 0 ps  Iteration: 2  Instance: /ci_stim_fpga_wrapper_tb
# 1
# Break in Module ci_stim_fpga_wrapper_tb at C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/sim/TestBench/ci_stim_fpga_wrapper_TB.v line 49
run -all
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# Compile of ci_stim_fpga.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ci_stim_fpga_wrapper_tb
# Loading work.ci_stim_fpga_wrapper
run -all
# GetModuleFileName: 지정된 모듈을 찾을 수 없습니다.
# 
# 
# ** Note: $finish    : C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/sim/TestBench/ci_stim_fpga_wrapper_TB.v(49)
#    Time: 0 ps  Iteration: 2  Instance: /ci_stim_fpga_wrapper_tb
# 1
# Break in Module ci_stim_fpga_wrapper_tb at C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/sim/TestBench/ci_stim_fpga_wrapper_TB.v line 49
run -all
add wave -position insertpoint  \
sim:/ci_stim_fpga_wrapper_tb/r_rst_n \
sim:/ci_stim_fpga_wrapper_tb/r_in \
sim:/ci_stim_fpga_wrapper_tb/r_clk
# End time: 18:40:56 on Jul 21,2022, Elapsed time: 0:23:51
# Errors: 0, Warnings: 1
