{"vcs1":{"timestamp_begin":1684330945.432418310, "rt":0.72, "ut":0.11, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684330944.762077491}
{"VCS_COMP_START_TIME": 1684330944.762077491}
{"VCS_COMP_END_TIME": 1684330948.522797245}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
