
---------- Begin Simulation Statistics ----------
final_tick                                21929213500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59967                       # Simulator instruction rate (inst/s)
host_mem_usage                                 948320                       # Number of bytes of host memory used
host_op_rate                                   119780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   500.28                       # Real time elapsed on the host
host_tick_rate                               43834079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021929                       # Number of seconds simulated
sim_ticks                                 21929213500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  31440305                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 18729649                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.461948                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.461948                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1766402                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   865097                       # number of floating regfile writes
system.cpu.idleCycles                         2398948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               458901                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6848305                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.560049                       # Inst execution rate
system.cpu.iew.exec_refs                     14424237                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5345928                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2095369                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9589554                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1601                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             28547                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5736573                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            72642415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9078309                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            647608                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              68421316                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17791                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1050937                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 412610                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1074132                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5149                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       305963                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         152938                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  77099385                       # num instructions consuming a value
system.cpu.iew.wb_count                      67996024                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622414                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47987744                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.550353                       # insts written-back per cycle
system.cpu.iew.wb_sent                       68200284                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                103764951                       # number of integer regfile reads
system.cpu.int_regfile_writes                54464830                       # number of integer regfile writes
system.cpu.ipc                               0.684019                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.684019                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1054848      1.53%      1.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              52582147     76.13%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               120000      0.17%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 78920      0.11%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               49968      0.07%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                20519      0.03%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               248881      0.36%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   74      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                99675      0.14%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              172565      0.25%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10357      0.01%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             110      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8879195     12.86%     91.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4821060      6.98%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          334646      0.48%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         595795      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               69068924                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1661648                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3235563                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1507941                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2248161                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1096766                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015879                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  915432     83.47%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20367      1.86%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    412      0.04%     85.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   917      0.08%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  261      0.02%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50398      4.60%     90.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 38130      3.48%     93.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35564      3.24%     96.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            35279      3.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               67449194                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          177533168                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     66488083                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          83118389                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   72630158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  69068924                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12257                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        12719130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             74637                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9080                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14709390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      41459480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.665938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.272149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22795201     54.98%     54.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2994504      7.22%     62.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3245607      7.83%     70.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3124721      7.54%     77.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2847441      6.87%     84.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2299600      5.55%     89.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2336449      5.64%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1225071      2.95%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              590886      1.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        41459480                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.574815                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            295339                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           502221                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9589554                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5736573                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                28814388                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         43858428                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          315408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        183292                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       997355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1995805                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1501                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 8222481                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5842403                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            488735                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3759385                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3339027                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.818437                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  719119                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5563                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          374196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             213710                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           160486                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        65873                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        12405102                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            398575                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39646400                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.511443                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.484248                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        24012223     60.57%     60.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3589980      9.05%     69.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2413704      6.09%     75.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3539696      8.93%     84.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1058351      2.67%     87.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          669399      1.69%     89.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          605973      1.53%     90.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          386043      0.97%     91.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3371031      8.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39646400                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3371031                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12430382                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12430382                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12459920                       # number of overall hits
system.cpu.dcache.overall_hits::total        12459920                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       401117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         401117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       402629                       # number of overall misses
system.cpu.dcache.overall_misses::total        402629                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15044796495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15044796495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15044796495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15044796495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12831499                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12831499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12862549                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12862549                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031302                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031302                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37507.252236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37507.252236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37366.400570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37366.400570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       152008                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3506                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.356532                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       137050                       # number of writebacks
system.cpu.dcache.writebacks::total            137050                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       173138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       173138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       173138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       173138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       227979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       227979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       228799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       228799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7923513495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7923513495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7947509995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7947509995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34755.453331                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34755.453331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34735.772425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34735.772425                       # average overall mshr miss latency
system.cpu.dcache.replacements                 228234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7773219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7773219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       325169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        325169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10823621000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10823621000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8098388                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8098388                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33286.140438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33286.140438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       172624                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       172624                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       152545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       152545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3793972000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3793972000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24871.165885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24871.165885                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4657163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4657163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        75948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4221175495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4221175495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55579.811121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55579.811121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75434                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75434                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4129541495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4129541495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015938                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015938                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54743.769322                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54743.769322                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        29538                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         29538                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1512                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1512                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        31050                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        31050                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048696                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.048696                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          820                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          820                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     23996500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     23996500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026409                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026409                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29264.024390                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29264.024390                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.235974                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12688737                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            228746                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.470859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.235974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998508                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998508                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25953844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25953844                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20088560                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9261930                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11057212                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                639168                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 412610                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3294421                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 93018                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               75944006                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                462000                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9081049                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5350356                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         67003                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15765                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21238553                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       39467645                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     8222481                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4271856                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      19700325                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1008540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1819                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         14175                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          243                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6085455                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                269655                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           41459480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.901917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.155485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 28934784     69.79%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   670470      1.62%     71.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   730787      1.76%     73.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   652295      1.57%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   915787      2.21%     76.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   920486      2.22%     79.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   870268      2.10%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   840462      2.03%     83.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6924141     16.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             41459480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.187478                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.899887                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5260559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5260559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5260559                       # number of overall hits
system.cpu.icache.overall_hits::total         5260559                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       824892                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         824892                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       824892                       # number of overall misses
system.cpu.icache.overall_misses::total        824892                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11692730990                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11692730990                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11692730990                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11692730990                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6085451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6085451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6085451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6085451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.135551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.135551                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.135551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.135551                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14174.862879                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14174.862879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14174.862879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14174.862879                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6379                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               250                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.516000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       769102                       # number of writebacks
system.cpu.icache.writebacks::total            769102                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        55223                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        55223                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        55223                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        55223                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       769669                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       769669                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       769669                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       769669                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10375783995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10375783995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10375783995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10375783995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.126477                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.126477                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.126477                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.126477                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13480.839159                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13480.839159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13480.839159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13480.839159                       # average overall mshr miss latency
system.cpu.icache.replacements                 769102                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5260559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5260559                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       824892                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        824892                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11692730990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11692730990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6085451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6085451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.135551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.135551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14174.862879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14174.862879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        55223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        55223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       769669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       769669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10375783995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10375783995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.126477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.126477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13480.839159                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13480.839159                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.760120                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6030228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            769669                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.834833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.760120                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12940571                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12940571                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6087746                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         73254                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      934035                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1721677                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5510                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5149                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1007645                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                12865                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2659                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  21929213500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 412610                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20500038                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3893356                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3581                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  11235759                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5414136                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               74765527                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 44264                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 399251                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  98204                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4796302                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             105                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            81744618                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   185126817                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                115331831                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2045605                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16223220                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     102                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2579171                       # count of insts added to the skid buffer
system.cpu.rob.reads                        108475878                       # The number of ROB reads
system.cpu.rob.writes                       146480133                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               753700                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               148845                       # number of demand (read+write) hits
system.l2.demand_hits::total                   902545                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              753700                       # number of overall hits
system.l2.overall_hits::.cpu.data              148845                       # number of overall hits
system.l2.overall_hits::total                  902545                       # number of overall hits
system.l2.demand_misses::.cpu.inst              15854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79901                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95755                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             15854                       # number of overall misses
system.l2.overall_misses::.cpu.data             79901                       # number of overall misses
system.l2.overall_misses::total                 95755                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1234825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6012057000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7246882500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1234825500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6012057000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7246882500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           769554                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           228746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               998300                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          769554                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          228746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              998300                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.020602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.349300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095918                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.020602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.349300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095918                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77887.315504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75243.826736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75681.504882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77887.315504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75243.826736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75681.504882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53697                       # number of writebacks
system.l2.writebacks::total                     53697                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         15844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95745                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        15844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95745                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1072313500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5197362500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6269676000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1072313500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5197362500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6269676000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.020589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.349300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.020589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.349300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67679.468569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65047.527565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65483.064390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67679.468569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65047.527565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65483.064390                       # average overall mshr miss latency
system.l2.replacements                          88958                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       137050                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           137050                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       137050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       137050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       768510                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           768510                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       768510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       768510                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   53                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.018519                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.018519                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.018519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             24097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24097                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51410                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3755084500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3755084500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.680864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.680864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73041.908189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73041.908189                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3230390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3230390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.680864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.680864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62835.829605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62835.829605                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         753700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             753700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        15854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1234825500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1234825500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       769554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         769554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.020602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77887.315504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77887.315504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        15844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1072313500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1072313500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.020589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67679.468569                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67679.468569                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        124748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            124748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2256972500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2256972500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       153239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        153239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.185925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.185925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79217.033449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79217.033449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1966972500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1966972500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.185925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.185925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69038.380541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69038.380541                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8123.462897                       # Cycle average of tags in use
system.l2.tags.total_refs                     1994601                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97150                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.531148                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     213.968205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2345.811298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5563.683393                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.286354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.679161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991634                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          966                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          979                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16054598                       # Number of tag accesses
system.l2.tags.data_accesses                 16054598                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     15844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     79851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000591511750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              244690                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50486                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53697                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95745                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53697                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.678350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.724623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.403521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3221     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.647333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.618665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2221     68.89%     68.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.36%     70.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              856     26.55%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               84      2.61%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.50%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6127680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3436608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    279.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    156.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   21926407500                       # Total gap between requests
system.mem_ctrls.avgGap                     146721.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1014016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5110464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3434944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46240418.061505034566                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 233043652.021537393332                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 156637811.018621355295                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        15844                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        79901                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53697                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    549432750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2561060750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 519327119250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34677.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32052.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9671436.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1014016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5113664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6127680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1014016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1014016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3436608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3436608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        15844                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        79901                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          95745                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53697                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53697                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46240418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    233189576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        279429994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46240418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46240418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    156713692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       156713692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    156713692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46240418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    233189576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       436143686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                95695                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53671                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3516                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1316212250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             478475000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3110493500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13754.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32504.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66091                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31600                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           58.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        51674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   184.993614                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.141446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   223.577333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26240     50.78%     50.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14518     28.10%     78.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4651      9.00%     87.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1897      3.67%     91.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1045      2.02%     93.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          582      1.13%     94.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          403      0.78%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          282      0.55%     96.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2056      3.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        51674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6124480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3434944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              279.284070                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              156.637811                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       190131060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       101053260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      349231680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141848280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1730826240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7727292780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1913624160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   12154007460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.238184                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4896676250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    732160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16300377250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       178828440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        95049570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      334030620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138314340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1730826240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7602036420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2019103200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   12098188830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   551.692783                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5169017500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    732160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16028036000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53697                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33849                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51410                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51410                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44335                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       279037                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       279037                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 279037                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9564288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9564288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9564288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95746                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95746    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95746                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99520000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119681250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            922908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       190747                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       769102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          126445                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              54                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        769669                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       153239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2308325                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       685834                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2994159                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     98473984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23410944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              121884928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           89073                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3443968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1087427                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004547                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1082485     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4939      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1087427                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  21929213500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1904054500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1154703599                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         343350091                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
