Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Fri Dec 07 20:55:30 2018
| Host             : DESKTOP-1VTC6TD running 64-bit major release  (build 9200)
| Command          : report_power -file TopMod_power_routed.rpt -pb TopMod_power_summary_routed.pb -rpx TopMod_power_routed.rpx
| Design           : TopMod
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.196 |
| Dynamic (W)              | 0.124 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        5 |       --- |             --- |
| Slice Logic    |     0.002 |     2147 |       --- |             --- |
|   LUT as Logic |     0.002 |     1051 |     20800 |            5.05 |
|   CARRY4       |    <0.001 |      184 |      8150 |            2.26 |
|   Register     |    <0.001 |      306 |     41600 |            0.74 |
|   Others       |     0.000 |      205 |       --- |             --- |
| Signals        |     0.001 |     1013 |       --- |             --- |
| MMCM           |     0.116 |        1 |         5 |           20.00 |
| I/O            |     0.003 |       52 |       106 |           49.06 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.196 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.005 |      0.010 |
| Vccaux    |       1.800 |     0.077 |       0.064 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------------+-----------------+
| Clock              | Domain                                     | Constraint (ns) |
+--------------------+--------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | not_so_slow/my_clk_inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | not_so_slow/my_clk_inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | clkin                                      |            10.0 |
+--------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| TopMod          |     0.124 |
|   a             |     0.004 |
|     H           |    <0.001 |
|       b         |    <0.001 |
|       c         |    <0.001 |
|     V           |    <0.001 |
|       b         |    <0.001 |
|       c         |    <0.001 |
|     fa          |    <0.001 |
|     h1          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     h2          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     h3          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     h4          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     h5          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     h6          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     h7          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     sl          |    <0.001 |
|       H         |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       V         |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|     tt          |    <0.001 |
|       b         |    <0.001 |
|       c         |    <0.001 |
|     v1          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     v2          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     v3          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     v4          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     v5          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     v6          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     v7          |    <0.001 |
|       tt        |    <0.001 |
|         b       |    <0.001 |
|         c       |    <0.001 |
|       vert1     |    <0.001 |
|       vertGap   |    <0.001 |
|     w           |    <0.001 |
|   a11           |    <0.001 |
|   b             |    <0.001 |
|   b1            |    <0.001 |
|   c11           |    <0.001 |
|   ls            |    <0.001 |
|   not_so_slow   |     0.117 |
|     my_clk_inst |     0.116 |
|     slowclk     |    <0.001 |
|       XLXI_38   |    <0.001 |
|         I_Q0    |    <0.001 |
|         I_Q1    |    <0.001 |
|         I_Q2    |    <0.001 |
|         I_Q3    |    <0.001 |
|       XLXI_39   |    <0.001 |
|         I_Q0    |    <0.001 |
|         I_Q1    |    <0.001 |
|         I_Q2    |    <0.001 |
|         I_Q3    |    <0.001 |
|       XLXI_40   |    <0.001 |
|         I_Q0    |    <0.001 |
|         I_Q1    |    <0.001 |
|         I_Q2    |    <0.001 |
|         I_Q3    |    <0.001 |
|       XLXI_45   |    <0.001 |
|         I_Q0    |    <0.001 |
|         I_Q1    |    <0.001 |
|         I_Q2    |    <0.001 |
|         I_Q3    |    <0.001 |
|   sn            |    <0.001 |
|   wi            |    <0.001 |
+-----------------+-----------+


