Vivado Simulator 2017.4
Time resolution is 1 ps
Warning on instance design_1_wrapper.design_1_i.processing_system7_0.inst.PS7_i : The Zynq-7000 All Programmable SoC does not have a simulation model. Behavioral simulation of Zynq-7000 (e.g. Zynq PS7 block) is not supported in any simulator. Please use the AXI BFM simulation model to verify the AXI transactions.
Warning on instance design_1_wrapper.design_1_i.processing_system7_0.inst.PS7_i : The Zynq-7000 All Programmable SoC does not have a simulation model. Behavioral simulation of Zynq-7000 (e.g. Zynq PS7 block) is not supported in any simulator. Please use the AXI BFM simulation model to verify the AXI transactions.
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1354: Timing violation in scope /design_1_wrapper/design_1_i/AudioInOut16_v1_0_0/U0/FIFO_InADC/Mem_reg_0/TChk1354_22983 at time 1686 ps $setuphold (posedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/PS7.v" Line 6435: Timing violation in scope /design_1_wrapper/design_1_i/processing_system7_0/inst/PS7_i/TChk6435_137926 at time 1736 ps $setuphold (posedge MAXIGP0ACLK,negedge MAXIGP0ARREADY,(0:0:0),(0:0:0),notifier,,,MAXIGP0ACLK_delay,MAXIGP0ARREADY_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/PS7.v" Line 6499: Timing violation in scope /design_1_wrapper/design_1_i/processing_system7_0/inst/PS7_i/TChk6499_137990 at time 1736 ps $setuphold (posedge MAXIGP0ACLK,negedge MAXIGP0RVALID,(0:0:0),(0:0:0),notifier,,,MAXIGP0ACLK_delay,MAXIGP0RVALID_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/TChk141_114935 at time 1848 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/TChk141_114935 at time 1848 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 271974 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 382006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 402006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 431901 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 581904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 581975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 601904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 601975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 832026 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 991967 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 1261845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 1281845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 1301987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 1321987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 1341885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 1341988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 1361885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 1361988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 1742008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 1762008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 2191996 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 2341818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 2351818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 2351927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk145_19371 at time 2352 ns $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 2361818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 2361927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2501882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 2501995 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2511882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2521882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2581984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 2591872 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2601984 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2661877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 2661980 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 2662050 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 2671906 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2672045 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 2821976 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2911911 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
Warning on instance design_1_wrapper.design_1_i.processing_system7_0.inst.PS7_i : The Zynq-7000 All Programmable SoC does not have a simulation model. Behavioral simulation of Zynq-7000 (e.g. Zynq PS7 block) is not supported in any simulator. Please use the AXI BFM simulation model to verify the AXI transactions.
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1354: Timing violation in scope /design_1_wrapper/design_1_i/AudioInOut16_v1_0_0/U0/FIFO_InADC/Mem_reg_0/TChk1354_22983 at time 1686 ps $setuphold (posedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/PS7.v" Line 6435: Timing violation in scope /design_1_wrapper/design_1_i/processing_system7_0/inst/PS7_i/TChk6435_137926 at time 1736 ps $setuphold (posedge MAXIGP0ACLK,negedge MAXIGP0ARREADY,(0:0:0),(0:0:0),notifier,,,MAXIGP0ACLK_delay,MAXIGP0ARREADY_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/PS7.v" Line 6499: Timing violation in scope /design_1_wrapper/design_1_i/processing_system7_0/inst/PS7_i/TChk6499_137990 at time 1736 ps $setuphold (posedge MAXIGP0ACLK,negedge MAXIGP0RVALID,(0:0:0),(0:0:0),notifier,,,MAXIGP0ACLK_delay,MAXIGP0RVALID_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/TChk141_114935 at time 1848 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/TChk141_114935 at time 1848 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRLC32E.v" Line 141: Timing violation in scope /design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/TChk141_114935 at time 1850 ps $setuphold (posedge CLK,negedge CE,(0:0:0),(0:0:0),notifier,sh_clk_en_p,sh_clk_en_p,CLK_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 271974 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 382006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 402006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 431901 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 581904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 581975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 601904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 601975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 832026 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 991967 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 1261845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 1281845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 1301987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 1321987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 1341885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 1341988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 1361885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 1361988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 1742008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 1762008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 2191996 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 2341818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 2351818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 2351927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk145_19371 at time 2352 ns $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 2361818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 2361927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2501882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 2501995 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2511882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2521882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2581984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 2591872 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2601984 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2661877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 2661980 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 2662050 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 2671906 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2672045 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 2821976 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2911911 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 2952006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 2972006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 3171904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 3171975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 3231982 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 3551967 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 3621894 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 3791984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 3831845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 3851845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 3871987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 3891987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 3911885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 3911988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 3931885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 3931988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 3951915 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 4312008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 4332008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1332: Timing violation in scope /design_1_wrapper/design_1_i/AudioInOut16_v1_0_0/U0/FIFO_InADC/Mem_reg_0/TChk1332_22962 at time 4347886 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1332: Timing violation in scope /design_1_wrapper/design_1_i/AudioInOut16_v1_0_0/U0/FIFO_InADC/Mem_reg_1/TChk1332_22962 at time 4348108 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 4592036 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk145_19371 at time 4751977 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 4751996 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 4901915 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk142_19368 at time 4912 ns $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 4921927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 4931818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 4931927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk145_19371 at time 4992004 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 5071994 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 5091882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 5171984 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 5221877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 5221980 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 5222050 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 5231979 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 5232049 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 5391975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 5522006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 5542006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk142_19368 at time 5551999 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 5721904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 5721975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 5741904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 5741975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 5791870 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 5792045 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 5871930 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 6112004 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 6112020 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 6181940 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 6191893 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk142_19368 at time 6352029 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[10]/TChk145_19371 at time 6352054 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 6401845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 6421845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 6441987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 6461987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 6481885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 6481988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 6501885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 6501988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 6511895 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 6511915 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 6511988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 6591905 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 6751951 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 6882008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 6902008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 7311929 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 7311985 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 7311997 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 7461915 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 7471914 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 7481818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 7491927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 7501818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 7501927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk145_19371 at time 7631947 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 7632056 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 7641882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 7661882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 7711875 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 7721984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 7741984 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 7782050 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 7791979 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 7872030 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 7941976 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 8031876 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 8032031 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 8092006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 8191951 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 8261906 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 8291904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 8291975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 8311904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 8311975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 8352045 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 8431930 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 8511879 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 8672004 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 8672014 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[19]/TChk145_19371 at time 8751949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 8831877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[10]/TChk145_19371 at time 8912054 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 8971845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 8991845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 9011987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 9031987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 9051885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 9051988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 9061916 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[17]/TChk145_19371 at time 9071871 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 9071895 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk142_19368 at time 9151920 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 9231937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 9452008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 9472008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 9551898 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 9871929 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 10021915 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 10031914 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 10051818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 10061927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 10071818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 10071927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk145_19371 at time 10192021 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 10211882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 10231882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 10271875 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 10271908 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 10272055 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 10291984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 10311984 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 10341980 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 10351979 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 10432065 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 10511975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 10591876 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 10662006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk145_19371 at time 10671999 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 10682006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 10751957 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 10831905 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 10861904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 10861975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 10881904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 10881975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 10991930 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 11232004 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 11232014 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 11301940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 11321940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[17]/TChk145_19371 at time 11471874 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[10]/TChk142_19368 at time 11472054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 11541845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 11561845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 11581987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 11601987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 11621885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 11621988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 11631895 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 11631988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 11641885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 11641988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 11711915 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 11802064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 11871951 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 12022008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 12042008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 12422054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 12431929 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 12431985 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 12431997 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 12581915 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 12591914 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 12621818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 12631927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 12641818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 12641927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk145_19371 at time 12751947 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 12752056 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 12781882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 12801882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 12831875 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 12832035 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 12861984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 12881984 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 12901968 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 12911979 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 12912049 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 12992030 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 12992065 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 13222037 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 13252006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 13431904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 13431975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 13451904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 13451975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 13471870 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 13472045 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 13551930 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[19]/TChk142_19368 at time 13871949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 13891940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[10]/TChk142_19368 at time 14032054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 14111845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 14131845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 14151987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 14171987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[17]/TChk142_19368 at time 14191871 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 14211885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 14211988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 14271915 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 14351937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 14372064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 14431951 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 14592008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 14612008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 14992053 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 15071944 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 15141924 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 15151914 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 15191818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 15201927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 15211818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 15211927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk142_19368 at time 15301843 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 15312021 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 15351882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 15371882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 15391875 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 15431984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 15451984 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 15461968 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 15552047 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 15712027 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 15782037 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 15802006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 15822006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 15871951 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 16001904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 16001975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 16021904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 16021975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk145_19371 at time 16101993 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 16352018 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 16441940 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 16461940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk145_19371 at time 16591994 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 16671844 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 16681845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 16701845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 16721987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 16741933 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 16741987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 16742053 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 16751987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 16751996 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 16761885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 16761988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 16781885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 16781988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 16911929 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 16922064 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 16942064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 16991875 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 17151904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 17162008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 17182008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 17631942 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 17701924 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 17711923 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 17761818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 17771927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 17781818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 17781927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk142_19368 at time 17871842 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[20]/TChk142_19368 at time 17872042 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 17921882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 17941882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 18001984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 18021968 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 18032007 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 18112047 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 18271972 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 18352036 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 18372006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 18392006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 18431951 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 18571904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 18571975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 18591975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 19011940 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 19031940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 19251845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 19271845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 19291987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 19302053 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 19331885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 19331988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 19351885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 19351988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 19471929 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 19492064 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 19512064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 19551875 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 19711904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 19732008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 19752008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 20191942 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 20261924 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 20331818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 20341927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 20351818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 20351927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 20491882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 20511882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 20571984 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 20581929 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 20672047 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 20672053 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 20902037 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 20912036 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 20942006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 20962006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 21141904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 21141975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 21161904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 21161975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 21541956 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 21581940 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 21601940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk142_19368 at time 21711994 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 21791987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 21821845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 21841845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 21861933 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 21861987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 21862053 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 21871987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 21871996 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 21881933 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 21881987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 21901885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 21901988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 21921885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 21921988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 22031929 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 22062064 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 22082064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 22111875 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 22302008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 22322008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 22821924 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 22831923 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 22901818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 22911927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 22921818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 22921927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk142_19368 at time 22981843 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[20]/TChk145_19371 at time 22992042 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 23061882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 23081882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 23141894 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 23142008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 23232047 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 23391972 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 23472036 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 23512006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 23532006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 23711975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 23731904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 23731975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 23781884 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 24032018 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 24111955 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 24151940 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 24171940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 24351844 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 24391845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 24411845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 24431895 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 24451933 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 24451987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 24471885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 24471988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 24491885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 24491988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 24591929 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 24591988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 24632064 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 24652064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 24671875 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 24831904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 24872008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 24892008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 25381960 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 25381989 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 25471818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 25481927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 25491818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 25491927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk142_19368 at time 25551842 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 25631882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 25651882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 25791880 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 25871893 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 25871993 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 26032031 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 26082006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 26102006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 26111925 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 26191898 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[10]/TChk145_19371 at time 26191960 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 26192027 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 26281904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 26281975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 26301904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 26301975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 26341884 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 26592020 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 26671926 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 26671945 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 26721940 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 26741940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk142_19368 at time 26752055 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 26831878 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk142_19368 at time 26911956 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 26961845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 26981845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 26991845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 26992029 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 27001933 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 27001987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 27021933 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 27021987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 27041885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 27041988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 27061885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 27061988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 27152052 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 27202064 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 27222064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 27442008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 27462008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 27941960 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 28041818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 28051927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 28061818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 28061927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk142_19368 at time 28111844 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk145_19371 at time 28112005 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk145_19371 at time 28191874 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 28191955 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 28191983 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 28201882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 28221882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 28261874 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 28262008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 28272007 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 28351880 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 28431893 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 28592031 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 28652006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[10]/TChk142_19368 at time 28751960 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 28752027 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 28851904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 28851975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 28871904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 28871975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 29072026 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 29152020 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 29291940 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 29311940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 29531845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 29552029 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 29571933 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 29571987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 29591933 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 29591987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 29611885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 29611988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 29631885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 29631988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk145_19371 at time 29712067 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 29772064 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 29792064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 30012008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 30271888 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 30501989 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 30611818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 30621927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 30631818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 30631927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk145_19371 at time 30671844 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk145_19371 at time 30751874 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 30751983 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk142_19368 at time 30751998 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 30771882 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 30791882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 30832007 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 30911880 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 30991893 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 30991993 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 31152031 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 31222006 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 31231925 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 31242006 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 31311898 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[10]/TChk142_19368 at time 31311960 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 31312027 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk145_19371 at time 31392067 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 31421904 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 31421975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 31441904 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 31441975 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[5]/TChk142_19368 at time 31791926 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 31791945 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk142_19368 at time 31861940 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[9]/TChk145_19371 at time 31881940 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 32101845 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 32111845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 32112029 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 32121845 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 32141933 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 32141987 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 32161933 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 32161987 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 32181885 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk142_19368 at time 32181988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 32201885 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[13]/TChk145_19371 at time 32201988 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 32342064 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 32362064 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 32582008 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 32602008 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk142_19368 at time 32831888 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 33061960 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk145_19371 at time 33071959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[8]/TChk145_19371 at time 33151963 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk142_19368 at time 33181818 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk145_19371 at time 33191927 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[18]/TChk145_19371 at time 33201818 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[6]/TChk142_19368 at time 33201927 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[15]/TChk145_19371 at time 33231844 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[16]/TChk142_19368 at time 33232005 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[14]/TChk145_19371 at time 33311874 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /design_1_wrapper/design_1_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg[12]/TChk142_19368 at time 33311983 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
