entity mips_pipelined is
	port (program_counter:					out std_logic_vector(9 downto 0);
			ins_cache_output:					out std_logic_vector(31 downto 0);
			data_cache_input:					out std_logic_vector(31 downto 0);
			data_cache_output:				out std_logic_vector(31 downto 0);
			rst:									in std_logic;
			clk1:									in std_logic;
			clk2:									in std_logic;
			clk3:									in std_logic;
			clk4:									in std_logic
	);
end mips_pipelined;

architecture rtl of mips_pipelined is

begin

end rtl;
