Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 27 17:25:13 2020
| Host         : rv running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file E300ArtyDevKitFPGAChip_timing_summary_routed.rpt -pb E300ArtyDevKitFPGAChip_timing_summary_routed.pb -rpx E300ArtyDevKitFPGAChip_timing_summary_routed.rpx -warn_on_violation
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)

 There are 1013 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 8069 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.827        0.000                      0                20067        0.018        0.000                      0                20067        3.000        0.000                       0                  8383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK100MHZ          {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm    {0.000 59.613}       119.226         8.387           
  clk_out3_mmcm    {0.000 15.484}       30.968          32.292          
  clkfbout_mmcm    {0.000 15.000}       30.000          33.333          
JTCK               {0.000 50.000}       100.000         10.000          
qspi_sck_pin       {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm_1  {0.000 59.613}       119.226         8.387           
  clk_out3_mmcm_1  {0.000 15.484}       30.968          32.292          
  clkfbout_mmcm_1  {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_mmcm        116.241        0.000                      0                   55        0.230        0.000                      0                   55       58.633        0.000                       0                    45  
  clk_out3_mmcm         11.827        0.000                      0                19109        0.179        0.000                      0                19109       14.234        0.000                       0                  8026  
  clkfbout_mmcm                                                                                                                                                     27.845        0.000                       0                     3  
JTCK                    42.298        0.000                      0                  642        0.136        0.000                      0                  642       49.020        0.000                       0                   308  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_mmcm_1      116.255        0.000                      0                   55        0.230        0.000                      0                   55       58.633        0.000                       0                    45  
  clk_out3_mmcm_1       11.836        0.000                      0                19109        0.179        0.000                      0                19109       14.234        0.000                       0                  8026  
  clkfbout_mmcm_1                                                                                                                                                   27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.241        0.000                      0                   55        0.024        0.000                      0                   55  
clk_out3_mmcm_1  clk_out3_mmcm         11.827        0.000                      0                19109        0.018        0.000                      0                19109  
clk_out1_mmcm    clk_out1_mmcm_1      116.241        0.000                      0                   55        0.024        0.000                      0                   55  
clk_out3_mmcm    clk_out3_mmcm_1       11.827        0.000                      0                19109        0.018        0.000                      0                19109  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  JTCK               JTCK                    96.566        0.000                      0                   39        0.772        0.000                      0                   39  
**async_default**  clk_out3_mmcm      clk_out3_mmcm           16.345        0.000                      0                  222        0.578        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm           16.345        0.000                      0                  222        0.417        0.000                      0                  222  
**async_default**  clk_out3_mmcm      clk_out3_mmcm_1         16.345        0.000                      0                  222        0.417        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm_1         16.354        0.000                      0                  222        0.578        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.241ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.848%)  route 1.842ns (80.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.842     1.382    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429   117.622    ip_reset_sys/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                116.241    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.263ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.704ns (25.471%)  route 2.060ns (74.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.739    value[7]_i_3_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124     1.863 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.863    slow_clock_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029   118.126    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.126    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                116.263    

Slack (MET) :             116.283ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.730ns (26.166%)  route 2.060ns (73.834%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.739    value[7]_i_3_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.150     1.889 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.889    _T_105[7]
    SLICE_X36Y41         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.075   118.172    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.172    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                116.283    

Slack (MET) :             116.568ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.609%)  route 1.757ns (71.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.514     1.436    value[7]_i_3_n_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.560 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.560    _T_105[6]
    SLICE_X36Y41         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.031   118.128    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.128    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                116.568    

Slack (MET) :             116.628ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.752ns (73.069%)  route 0.646ns (26.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 117.707 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y59         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.712 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.646     1.358    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.124     1.482 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.482    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.433   117.707    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.578   118.285    
                         clock uncertainty           -0.206   118.079    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.031   118.110    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.110    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                116.628    

Slack (MET) :             116.960ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.999%)  route 1.031ns (64.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 117.768 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.606    -0.861    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.502     0.097    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.529     0.750    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.494   117.768    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.578   118.346    
                         clock uncertainty           -0.206   118.140    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429   117.711    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.711    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                116.960    

Slack (MET) :             116.960ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.999%)  route 1.031ns (64.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 117.768 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.606    -0.861    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.502     0.097    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.529     0.750    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.494   117.768    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.578   118.346    
                         clock uncertainty           -0.206   118.140    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429   117.711    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.711    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                116.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.559    -0.588    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.341    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.829    -0.826    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.588    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.017    -0.571    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.558    -0.589    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.342    ip_reset_sys/U0/EXT_LPF/p_2_in
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.017    -0.572    ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.579    -0.568    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.271    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.042    -0.229 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.229    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.846    -0.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.240    -0.568    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.107    -0.461    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.558    -0.589    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.330    ip_reset_sys/U0/EXT_LPF/p_1_in
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.017    -0.572    ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.579    -0.568    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.271    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.846    -0.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.240    -0.568    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.091    -0.477    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.263    value_reg__0__4[1]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.042    -0.221 r  value[2]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.221    _T_105[2]
    SLICE_X37Y41         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.833    -0.822    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107    -0.476    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  value_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.261    value_reg__0__4[1]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.043    -0.218 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    _T_105[4]
    SLICE_X37Y41         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.833    -0.822    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107    -0.476    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.193%)  route 0.189ns (50.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.581    -0.566    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.189    -0.236    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.042    -0.194 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.805    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.459    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560    -0.587    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.320    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.830    -0.825    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.587    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.000    -0.587    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.066%)  route 0.191ns (50.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.581    -0.566    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.191    -0.234    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.043    -0.191 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.805    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.459    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.613 }
Period(ns):         119.226
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.226     117.071    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.226     117.977    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.226     94.134     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X46Y59     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X46Y59     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         59.613      59.113     SLICE_X1Y76      ip_reset_sys/U0/SEQ/Core_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X1Y77      ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X1Y77      ip_reset_sys/U0/SEQ/core_dec_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X1Y77      ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X46Y59     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X46Y59     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 2.621ns (13.989%)  route 16.116ns (86.011%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.451 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         2.312     6.073    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___73_i_1/O
                         net (fo=17, routed)          1.254     7.451    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[9]_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.451     8.026    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_33/O
                         net (fo=44, routed)          3.425    11.575    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibuf_io_inst_0_bits_inst_rs1[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.699 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50/O
                         net (fo=1, routed)           0.000    11.699    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    11.913 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg_i_16/O
                         net (fo=1, routed)           2.068    13.981    E300ArtyDevKitPlatform/sys/tile/frontend/fq/buf__data_reg[7]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.297    14.278 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=3, routed)           1.031    15.309    E300ArtyDevKitPlatform/sys/tile/core/ibuf/id_reg_fence_reg_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.433 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.696    16.129    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.253 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.604    17.857    E300ArtyDevKitPlatform/sys/tile/core/_T_925
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.435    29.451    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/C
                         clock pessimism              0.564    30.015    
                         clock uncertainty           -0.161    29.854    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.169    29.685    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]
  -------------------------------------------------------------------
                         required time                         29.685    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 2.621ns (13.989%)  route 16.116ns (86.011%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.451 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         2.312     6.073    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___73_i_1/O
                         net (fo=17, routed)          1.254     7.451    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[9]_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.451     8.026    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_33/O
                         net (fo=44, routed)          3.425    11.575    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibuf_io_inst_0_bits_inst_rs1[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.699 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50/O
                         net (fo=1, routed)           0.000    11.699    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    11.913 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg_i_16/O
                         net (fo=1, routed)           2.068    13.981    E300ArtyDevKitPlatform/sys/tile/frontend/fq/buf__data_reg[7]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.297    14.278 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=3, routed)           1.031    15.309    E300ArtyDevKitPlatform/sys/tile/core/ibuf/id_reg_fence_reg_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.433 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.696    16.129    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.253 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.604    17.857    E300ArtyDevKitPlatform/sys/tile/core/_T_925
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.435    29.451    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/C
                         clock pessimism              0.564    30.015    
                         clock uncertainty           -0.161    29.854    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.169    29.685    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]
  -------------------------------------------------------------------
                         required time                         29.685    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.559    -0.588    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X44Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/Q
                         net (fo=1, routed)           0.163    -0.284    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_6
    SLICE_X46Y57         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.829    -0.826    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y57         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X46Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.463    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.952%)  route 0.402ns (74.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X15Y51         FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.402    -0.041    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/auto_int_xing_out_sync_0
    SLICE_X46Y54         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.830    -0.825    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/clk_out3
    SLICE_X46Y54         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/CLK
                         clock pessimism              0.503    -0.322    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.220    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.641    -0.506    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/Q
                         net (fo=1, routed)           0.140    -0.225    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[23]
    SLICE_X30Y104        LUT3 (Prop_lut3_I0_O)        0.046    -0.179 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[23]_i_1_n_0
    SLICE_X30Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.914    -0.741    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X30Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.131    -0.362    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.564    -0.583    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X39Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.302    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[1]
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.046    -0.256 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[1]
    SLICE_X38Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X38Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.131    -0.439    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X39Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.304    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[3]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.047    -0.257 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[3]
    SLICE_X38Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.832    -0.823    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X38Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.131    -0.440    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.886%)  route 0.160ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.559    -0.588    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/clk_out3
    SLICE_X44Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/Q
                         net (fo=1, routed)           0.160    -0.287    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_8
    SLICE_X46Y60         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.828    -0.827    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y60         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X46Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.471    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X45Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/Q
                         net (fo=3, routed)           0.112    -0.344    E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[6]_0[1]
    SLICE_X46Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X46Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.052    -0.531    E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_out3
    SLICE_X46Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.351    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address[12]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.306 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/_T_35_index[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    E300ArtyDevKitPlatform/sys/plic/Queue/saved_address_reg[25][10]
    SLICE_X47Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X47Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.091    -0.493    E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.554    -0.593    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X34Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/Q
                         net (fo=1, routed)           0.082    -0.347    E300ArtyDevKitPlatform/sys/tile/core/acq_address_reg[31][29]
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.302 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    E300ArtyDevKitPlatform/sys/tile/dcache/acq_address_reg[31][29]
    SLICE_X35Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X35Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.091    -0.489    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.590    -0.557    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X2Y31          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/Q
                         net (fo=1, routed)           0.082    -0.311    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_i_1__0_n_0
    SLICE_X3Y31          FDSE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.859    -0.796    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X3Y31          FDSE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y31          FDSE (Hold_fdse_C_D)         0.091    -0.453    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 15.484 }
Period(ns):         30.968
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X0Y15     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y16     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB18_X2Y30     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         30.968      28.024     RAMB18_X2Y30     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y14     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y15     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X0Y14     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X0Y15     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X1Y16     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X1Y14     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.968      182.392    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y75     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y75     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       42.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.298ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.353ns  (logic 1.387ns (18.863%)  route 5.966ns (81.137%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.638    62.553    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X58Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.516   104.912    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X58Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X58Y36         FDRE (Setup_fdre_C_CE)      -0.205   104.851    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]
  -------------------------------------------------------------------
                         required time                        104.851    
                         arrival time                         -62.553    
  -------------------------------------------------------------------
                         slack                                 42.298    

Slack (MET) :             42.298ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.353ns  (logic 1.387ns (18.863%)  route 5.966ns (81.137%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.638    62.553    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X58Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.516   104.912    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X58Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X58Y36         FDRE (Setup_fdre_C_CE)      -0.205   104.851    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]
  -------------------------------------------------------------------
                         required time                        104.851    
                         arrival time                         -62.553    
  -------------------------------------------------------------------
                         slack                                 42.298    

Slack (MET) :             42.298ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.353ns  (logic 1.387ns (18.863%)  route 5.966ns (81.137%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.638    62.553    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X58Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.516   104.912    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X58Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[8]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X58Y36         FDRE (Setup_fdre_C_CE)      -0.205   104.851    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[8]
  -------------------------------------------------------------------
                         required time                        104.851    
                         arrival time                         -62.553    
  -------------------------------------------------------------------
                         slack                                 42.298    

Slack (MET) :             42.300ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.351ns  (logic 1.387ns (18.869%)  route 5.964ns (81.131%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.636    62.551    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X59Y35         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.516   104.912    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X59Y35         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X59Y35         FDRE (Setup_fdre_C_CE)      -0.205   104.851    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]
  -------------------------------------------------------------------
                         required time                        104.851    
                         arrival time                         -62.551    
  -------------------------------------------------------------------
                         slack                                 42.300    

Slack (MET) :             42.300ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.351ns  (logic 1.387ns (18.869%)  route 5.964ns (81.131%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.636    62.551    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X59Y35         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.516   104.912    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X59Y35         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X59Y35         FDRE (Setup_fdre_C_CE)      -0.205   104.851    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]
  -------------------------------------------------------------------
                         required time                        104.851    
                         arrival time                         -62.551    
  -------------------------------------------------------------------
                         slack                                 42.300    

Slack (MET) :             42.440ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.245ns  (logic 1.387ns (19.143%)  route 5.858ns (80.857%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.531    62.446    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X60Y33         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X60Y33         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
                         clock pessimism              0.179   105.090    
                         clock uncertainty           -0.035   105.054    
    SLICE_X60Y33         FDRE (Setup_fdre_C_CE)      -0.169   104.885    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]
  -------------------------------------------------------------------
                         required time                        104.885    
                         arrival time                         -62.446    
  -------------------------------------------------------------------
                         slack                                 42.440    

Slack (MET) :             42.440ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.245ns  (logic 1.387ns (19.143%)  route 5.858ns (80.857%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.531    62.446    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X60Y33         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X60Y33         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
                         clock pessimism              0.179   105.090    
                         clock uncertainty           -0.035   105.054    
    SLICE_X60Y33         FDRE (Setup_fdre_C_CE)      -0.169   104.885    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]
  -------------------------------------------------------------------
                         required time                        104.885    
                         arrival time                         -62.446    
  -------------------------------------------------------------------
                         slack                                 42.440    

Slack (MET) :             42.440ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.245ns  (logic 1.387ns (19.143%)  route 5.858ns (80.857%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.531    62.446    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X60Y33         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X60Y33         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
                         clock pessimism              0.179   105.090    
                         clock uncertainty           -0.035   105.054    
    SLICE_X60Y33         FDRE (Setup_fdre_C_CE)      -0.169   104.885    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]
  -------------------------------------------------------------------
                         required time                        104.885    
                         arrival time                         -62.446    
  -------------------------------------------------------------------
                         slack                                 42.440    

Slack (MET) :             42.440ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.245ns  (logic 1.387ns (19.143%)  route 5.858ns (80.857%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.531    62.446    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X60Y33         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X60Y33         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[9]/C
                         clock pessimism              0.179   105.090    
                         clock uncertainty           -0.035   105.054    
    SLICE_X60Y33         FDRE (Setup_fdre_C_CE)      -0.169   104.885    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[9]
  -------------------------------------------------------------------
                         required time                        104.885    
                         arrival time                         -62.446    
  -------------------------------------------------------------------
                         slack                                 42.440    

Slack (MET) :             42.572ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.078ns  (logic 1.387ns (19.596%)  route 5.691ns (80.404%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 55.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.625    55.200    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X64Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.484    55.684 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=10, routed)          1.036    56.720    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.301    57.021 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_3/O
                         net (fo=51, routed)          1.531    58.552    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/dmiAccessChain_io_chainIn_capture
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.124    58.676 f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmiXbar/mem_0_hartsel[6]_i_3/O
                         net (fo=7, routed)           1.571    60.248    E300ArtyDevKitPlatform/sys/dtm/_T_991_reg[0]
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.152    60.400 f  E300ArtyDevKitPlatform/sys/dtm/q_i_3__2/O
                         net (fo=19, routed)          1.189    61.589    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/dmiReqReg_op_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.326    61.915 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_hartsel[6]_i_1/O
                         net (fo=12, routed)          0.363    62.278    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/_T_43
    SLICE_X61Y34         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.515   104.911    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X61Y34         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
                         clock pessimism              0.179   105.091    
                         clock uncertainty           -0.035   105.055    
    SLICE_X61Y34         FDRE (Setup_fdre_C_CE)      -0.205   104.850    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg
  -------------------------------------------------------------------
                         required time                        104.850    
                         arrival time                         -62.278    
  -------------------------------------------------------------------
                         slack                                 42.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_1/q_reg/C
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/JtagBypassChain/reg$_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.082%)  route 0.246ns (49.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.598     1.533    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_1/IBUFG_O
    SLICE_X64Y48         FDPE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.148     1.681 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_1/q_reg/Q
                         net (fo=15, routed)          0.246     1.927    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_1/reg$_reg[0]
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.099     2.026 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_1/reg$_i_1/O
                         net (fo=1, routed)           0.000     2.026    E300ArtyDevKitPlatform/sys/dtm/JtagBypassChain/reg$_reg_0
    SLICE_X65Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagBypassChain/reg$_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.863     2.044    E300ArtyDevKitPlatform/sys/dtm/JtagBypassChain/IBUFG_O
    SLICE_X65Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagBypassChain/reg$_reg/C
                         clock pessimism             -0.246     1.798    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.092     1.890    E300ArtyDevKitPlatform/sys/dtm/JtagBypassChain/reg$_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.595     1.530    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X63Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/Q
                         net (fo=9, routed)           0.070     1.741    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_addr_reg[6][5]
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_39_i_1/O
                         net (fo=1, routed)           0.000     1.786    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_40_reg_0
    SLICE_X62Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.866     2.047    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X62Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/C
                         clock pessimism             -0.504     1.543    
    SLICE_X62Y39         FDRE (Hold_fdre_C_D)         0.092     1.635    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X62Y41         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/Q
                         net (fo=1, routed)           0.118     1.790    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[19]
    SLICE_X61Y41         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.865     2.046    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X61Y41         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[29]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X61Y41         FDRE (Hold_fdre_C_D)         0.070     1.636    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.566     1.501    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X57Y35         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[5]/Q
                         net (fo=1, routed)           0.106     1.748    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[4]
    SLICE_X56Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.834     2.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X56Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[5]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y36         FDRE (Hold_fdre_C_D)         0.076     1.592    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.568     1.503    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X57Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/Q
                         net (fo=1, routed)           0.059     1.690    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[14]
    SLICE_X56Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.837     2.018    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X56Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[15]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.010     1.526    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.568     1.503    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X57Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/Q
                         net (fo=1, routed)           0.059     1.690    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[13]
    SLICE_X56Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.837     2.018    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X56Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[14]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.009     1.525    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.205%)  route 0.114ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.568     1.503    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X57Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/Q
                         net (fo=1, routed)           0.114     1.758    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[10]
    SLICE_X56Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.834     2.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X56Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[11]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y36         FDRE (Hold_fdre_C_D)         0.076     1.592    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_3_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.593     1.528    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X59Y37         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_3_reg/Q
                         net (fo=2, routed)           0.112     1.781    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_data[1]
    SLICE_X61Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.861     2.042    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X61Y36         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[1]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.072     1.614    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_16_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_15_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.592     1.527    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X63Y52         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_16_reg/Q
                         net (fo=2, routed)           0.119     1.787    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/dtmInfoChain_io_update_bits_dmireset
    SLICE_X63Y51         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.863     2.044    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X63Y51         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_15_reg/C
                         clock pessimism             -0.501     1.543    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.075     1.618    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_15_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.594     1.529    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X61Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/Q
                         net (fo=2, routed)           0.112     1.782    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_data[24]
    SLICE_X59Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.864     2.045    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X59Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[24]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.066     1.611    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jd_2 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  IOBUF_6_O_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X61Y34    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X60Y33    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X60Y33    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X61Y34    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X58Y36    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X59Y35    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X60Y33    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X59Y35    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X58Y36    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X64Y53    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_18_reg_srl14___E300ArtyDevKitPlatform_sys_dtm_dtmInfoChain_regs_18_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X64Y54    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X60Y31    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_srl2_E300ArtyDevKitPlatform_sys_debug_1_dmOuter_asource_AsyncQueueSink_AsyncValidSync_source_valid_sync_2_reg_0_q_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X60Y31    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_srl2_E300ArtyDevKitPlatform_sys_debug_1_dmOuter_asource_AsyncQueueSink_AsyncValidSync_source_valid_sync_2_reg_0_q_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X64Y53    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_18_reg_srl14___E300ArtyDevKitPlatform_sys_dtm_dtmInfoChain_regs_18_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X64Y54    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X58Y36    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X59Y35    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X59Y35    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X58Y36    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X60Y31    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_srl2_E300ArtyDevKitPlatform_sys_debug_1_dmOuter_asource_AsyncQueueSink_AsyncValidSync_source_valid_sync_2_reg_0_q_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X60Y31    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_srl2_E300ArtyDevKitPlatform_sys_debug_1_dmOuter_asource_AsyncQueueSink_AsyncValidSync_source_valid_sync_2_reg_0_q_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X64Y53    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_18_reg_srl14___E300ArtyDevKitPlatform_sys_dtm_dtmInfoChain_regs_18_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X64Y54    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X64Y53    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_18_reg_srl14___E300ArtyDevKitPlatform_sys_dtm_dtmInfoChain_regs_18_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X64Y54    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         50.000      49.500     SLICE_X64Y50    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X64Y50    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X64Y50    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X64Y50    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.255ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.848%)  route 1.842ns (80.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.842     1.382    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.192   118.065    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429   117.636    ip_reset_sys/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                        117.636    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                116.255    

Slack (MET) :             116.259ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.192   118.065    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.636    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                        117.636    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.259    

Slack (MET) :             116.259ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.192   118.065    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.636    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                        117.636    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.259    

Slack (MET) :             116.259ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.192   118.065    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.636    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                        117.636    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.259    

Slack (MET) :             116.277ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.704ns (25.471%)  route 2.060ns (74.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.739    value[7]_i_3_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124     1.863 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.863    slow_clock_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.192   118.111    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029   118.140    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.140    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                116.277    

Slack (MET) :             116.297ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.730ns (26.166%)  route 2.060ns (73.834%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.739    value[7]_i_3_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.150     1.889 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.889    _T_105[7]
    SLICE_X36Y41         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.192   118.111    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.075   118.186    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.186    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                116.297    

Slack (MET) :             116.582ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.609%)  route 1.757ns (71.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.514     1.436    value[7]_i_3_n_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.560 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.560    _T_105[6]
    SLICE_X36Y41         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.192   118.111    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.031   118.142    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.142    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                116.582    

Slack (MET) :             116.642ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.752ns (73.069%)  route 0.646ns (26.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 117.707 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y59         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.712 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.646     1.358    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.124     1.482 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.482    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.433   117.707    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.578   118.285    
                         clock uncertainty           -0.192   118.093    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.031   118.124    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.124    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                116.642    

Slack (MET) :             116.974ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.999%)  route 1.031ns (64.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 117.768 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.606    -0.861    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.502     0.097    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.529     0.750    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.494   117.768    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.578   118.346    
                         clock uncertainty           -0.192   118.154    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429   117.725    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.725    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                116.974    

Slack (MET) :             116.974ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.999%)  route 1.031ns (64.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 117.768 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.606    -0.861    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.502     0.097    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.529     0.750    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.494   117.768    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.578   118.346    
                         clock uncertainty           -0.192   118.154    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429   117.725    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.725    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                116.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.559    -0.588    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.341    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.829    -0.826    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.588    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.017    -0.571    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.558    -0.589    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.342    ip_reset_sys/U0/EXT_LPF/p_2_in
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.017    -0.572    ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.579    -0.568    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.271    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.042    -0.229 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.229    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.846    -0.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.240    -0.568    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.107    -0.461    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.558    -0.589    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.330    ip_reset_sys/U0/EXT_LPF/p_1_in
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.017    -0.572    ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.579    -0.568    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.271    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.846    -0.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.240    -0.568    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.091    -0.477    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.263    value_reg__0__4[1]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.042    -0.221 r  value[2]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.221    _T_105[2]
    SLICE_X37Y41         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.833    -0.822    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107    -0.476    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  value_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.261    value_reg__0__4[1]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.043    -0.218 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    _T_105[4]
    SLICE_X37Y41         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.833    -0.822    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107    -0.476    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.193%)  route 0.189ns (50.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.581    -0.566    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.189    -0.236    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.042    -0.194 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.805    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.459    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560    -0.587    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.320    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.830    -0.825    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.587    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.000    -0.587    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.066%)  route 0.191ns (50.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.581    -0.566    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.191    -0.234    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.043    -0.191 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.805    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.459    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.613 }
Period(ns):         119.226
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.226     117.071    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.226     117.977    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.226     94.134     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X46Y59     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X46Y59     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X46Y55     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         59.613      59.113     SLICE_X1Y76      ip_reset_sys/U0/SEQ/Core_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X1Y77      ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X1Y77      ip_reset_sys/U0/SEQ/core_dec_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X1Y77      ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X46Y59     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X46Y59     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X45Y59     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       11.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.836ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 2.621ns (13.989%)  route 16.116ns (86.011%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.451 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         2.312     6.073    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___73_i_1/O
                         net (fo=17, routed)          1.254     7.451    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[9]_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.451     8.026    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_33/O
                         net (fo=44, routed)          3.425    11.575    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibuf_io_inst_0_bits_inst_rs1[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.699 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50/O
                         net (fo=1, routed)           0.000    11.699    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    11.913 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg_i_16/O
                         net (fo=1, routed)           2.068    13.981    E300ArtyDevKitPlatform/sys/tile/frontend/fq/buf__data_reg[7]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.297    14.278 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=3, routed)           1.031    15.309    E300ArtyDevKitPlatform/sys/tile/core/ibuf/id_reg_fence_reg_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.433 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.696    16.129    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.253 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.604    17.857    E300ArtyDevKitPlatform/sys/tile/core/_T_925
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.435    29.451    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/C
                         clock pessimism              0.564    30.015    
                         clock uncertainty           -0.152    29.862    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.169    29.693    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]
  -------------------------------------------------------------------
                         required time                         29.693    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 11.836    

Slack (MET) :             11.836ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 2.621ns (13.989%)  route 16.116ns (86.011%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.451 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         2.312     6.073    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___73_i_1/O
                         net (fo=17, routed)          1.254     7.451    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[9]_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.451     8.026    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_33/O
                         net (fo=44, routed)          3.425    11.575    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibuf_io_inst_0_bits_inst_rs1[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.699 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50/O
                         net (fo=1, routed)           0.000    11.699    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    11.913 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg_i_16/O
                         net (fo=1, routed)           2.068    13.981    E300ArtyDevKitPlatform/sys/tile/frontend/fq/buf__data_reg[7]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.297    14.278 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=3, routed)           1.031    15.309    E300ArtyDevKitPlatform/sys/tile/core/ibuf/id_reg_fence_reg_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.433 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.696    16.129    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.253 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.604    17.857    E300ArtyDevKitPlatform/sys/tile/core/_T_925
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.435    29.451    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/C
                         clock pessimism              0.564    30.015    
                         clock uncertainty           -0.152    29.862    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.169    29.693    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]
  -------------------------------------------------------------------
                         required time                         29.693    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 11.836    

Slack (MET) :             11.874ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.152    29.788    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.583    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.874    

Slack (MET) :             11.874ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.152    29.788    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.583    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.874    

Slack (MET) :             11.874ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.152    29.788    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.583    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.874    

Slack (MET) :             11.874ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.152    29.788    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.583    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.874    

Slack (MET) :             11.874ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.152    29.788    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.583    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.874    

Slack (MET) :             11.900ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.152    29.788    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.583    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.900    

Slack (MET) :             11.900ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.152    29.788    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.583    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.900    

Slack (MET) :             11.900ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.152    29.788    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.583    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.559    -0.588    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X44Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/Q
                         net (fo=1, routed)           0.163    -0.284    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_6
    SLICE_X46Y57         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.829    -0.826    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y57         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X46Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.463    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.952%)  route 0.402ns (74.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X15Y51         FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.402    -0.041    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/auto_int_xing_out_sync_0
    SLICE_X46Y54         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.830    -0.825    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/clk_out3
    SLICE_X46Y54         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/CLK
                         clock pessimism              0.503    -0.322    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.220    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.641    -0.506    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/Q
                         net (fo=1, routed)           0.140    -0.225    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[23]
    SLICE_X30Y104        LUT3 (Prop_lut3_I0_O)        0.046    -0.179 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[23]_i_1_n_0
    SLICE_X30Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.914    -0.741    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X30Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.131    -0.362    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.564    -0.583    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X39Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.302    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[1]
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.046    -0.256 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[1]
    SLICE_X38Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X38Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.131    -0.439    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X39Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.304    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[3]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.047    -0.257 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[3]
    SLICE_X38Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.832    -0.823    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X38Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.131    -0.440    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.886%)  route 0.160ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.559    -0.588    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/clk_out3
    SLICE_X44Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/Q
                         net (fo=1, routed)           0.160    -0.287    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_8
    SLICE_X46Y60         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.828    -0.827    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y60         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X46Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.471    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X45Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/Q
                         net (fo=3, routed)           0.112    -0.344    E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[6]_0[1]
    SLICE_X46Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X46Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.052    -0.531    E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_out3
    SLICE_X46Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.351    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address[12]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.306 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/_T_35_index[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    E300ArtyDevKitPlatform/sys/plic/Queue/saved_address_reg[25][10]
    SLICE_X47Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X47Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.091    -0.493    E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.554    -0.593    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X34Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/Q
                         net (fo=1, routed)           0.082    -0.347    E300ArtyDevKitPlatform/sys/tile/core/acq_address_reg[31][29]
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.302 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    E300ArtyDevKitPlatform/sys/tile/dcache/acq_address_reg[31][29]
    SLICE_X35Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X35Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.091    -0.489    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.590    -0.557    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X2Y31          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/Q
                         net (fo=1, routed)           0.082    -0.311    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_i_1__0_n_0
    SLICE_X3Y31          FDSE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.859    -0.796    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X3Y31          FDSE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y31          FDSE (Hold_fdse_C_D)         0.091    -0.453    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 15.484 }
Period(ns):         30.968
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X0Y15     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y16     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB18_X2Y30     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         30.968      28.024     RAMB18_X2Y30     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y14     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y15     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X0Y14     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X0Y15     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X1Y16     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X1Y14     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.968      182.392    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y75     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y75     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X10Y77     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.241ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.848%)  route 1.842ns (80.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.842     1.382    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429   117.622    ip_reset_sys/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                116.241    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.263ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.704ns (25.471%)  route 2.060ns (74.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.739    value[7]_i_3_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124     1.863 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.863    slow_clock_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029   118.126    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.126    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                116.263    

Slack (MET) :             116.283ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.730ns (26.166%)  route 2.060ns (73.834%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.739    value[7]_i_3_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.150     1.889 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.889    _T_105[7]
    SLICE_X36Y41         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.075   118.172    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.172    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                116.283    

Slack (MET) :             116.568ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.609%)  route 1.757ns (71.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.514     1.436    value[7]_i_3_n_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.560 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.560    _T_105[6]
    SLICE_X36Y41         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.031   118.128    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.128    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                116.568    

Slack (MET) :             116.628ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.752ns (73.069%)  route 0.646ns (26.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 117.707 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y59         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.712 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.646     1.358    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.124     1.482 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.482    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.433   117.707    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.578   118.285    
                         clock uncertainty           -0.206   118.079    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.031   118.110    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.110    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                116.628    

Slack (MET) :             116.960ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.999%)  route 1.031ns (64.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 117.768 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.606    -0.861    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.502     0.097    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.529     0.750    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.494   117.768    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.578   118.346    
                         clock uncertainty           -0.206   118.140    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429   117.711    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.711    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                116.960    

Slack (MET) :             116.960ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.999%)  route 1.031ns (64.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 117.768 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.606    -0.861    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.502     0.097    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.529     0.750    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.494   117.768    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.578   118.346    
                         clock uncertainty           -0.206   118.140    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429   117.711    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.711    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                116.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.559    -0.588    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.341    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.829    -0.826    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.206    -0.382    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.017    -0.365    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.558    -0.589    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.342    ip_reset_sys/U0/EXT_LPF/p_2_in
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.206    -0.383    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.017    -0.366    ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.579    -0.568    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.271    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.042    -0.229 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.229    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.846    -0.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.240    -0.568    
                         clock uncertainty            0.206    -0.362    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.107    -0.255    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.558    -0.589    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.330    ip_reset_sys/U0/EXT_LPF/p_1_in
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.206    -0.383    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.017    -0.366    ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.579    -0.568    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.271    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.846    -0.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.240    -0.568    
                         clock uncertainty            0.206    -0.362    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.091    -0.271    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.263    value_reg__0__4[1]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.042    -0.221 r  value[2]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.221    _T_105[2]
    SLICE_X37Y41         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.833    -0.822    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.206    -0.377    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107    -0.270    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  value_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.261    value_reg__0__4[1]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.043    -0.218 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    _T_105[4]
    SLICE_X37Y41         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.833    -0.822    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.206    -0.377    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107    -0.270    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.193%)  route 0.189ns (50.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.581    -0.566    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.189    -0.236    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.042    -0.194 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.805    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.206    -0.360    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.253    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560    -0.587    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.320    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.830    -0.825    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.206    -0.381    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.000    -0.381    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.066%)  route 0.191ns (50.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.581    -0.566    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.191    -0.234    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.043    -0.191 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.805    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.206    -0.360    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.253    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 2.621ns (13.989%)  route 16.116ns (86.011%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.451 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         2.312     6.073    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___73_i_1/O
                         net (fo=17, routed)          1.254     7.451    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[9]_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.451     8.026    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_33/O
                         net (fo=44, routed)          3.425    11.575    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibuf_io_inst_0_bits_inst_rs1[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.699 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50/O
                         net (fo=1, routed)           0.000    11.699    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    11.913 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg_i_16/O
                         net (fo=1, routed)           2.068    13.981    E300ArtyDevKitPlatform/sys/tile/frontend/fq/buf__data_reg[7]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.297    14.278 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=3, routed)           1.031    15.309    E300ArtyDevKitPlatform/sys/tile/core/ibuf/id_reg_fence_reg_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.433 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.696    16.129    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.253 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.604    17.857    E300ArtyDevKitPlatform/sys/tile/core/_T_925
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.435    29.451    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/C
                         clock pessimism              0.564    30.015    
                         clock uncertainty           -0.161    29.854    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.169    29.685    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]
  -------------------------------------------------------------------
                         required time                         29.685    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 2.621ns (13.989%)  route 16.116ns (86.011%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.451 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         2.312     6.073    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___73_i_1/O
                         net (fo=17, routed)          1.254     7.451    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[9]_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.451     8.026    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_33/O
                         net (fo=44, routed)          3.425    11.575    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibuf_io_inst_0_bits_inst_rs1[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.699 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50/O
                         net (fo=1, routed)           0.000    11.699    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    11.913 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg_i_16/O
                         net (fo=1, routed)           2.068    13.981    E300ArtyDevKitPlatform/sys/tile/frontend/fq/buf__data_reg[7]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.297    14.278 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=3, routed)           1.031    15.309    E300ArtyDevKitPlatform/sys/tile/core/ibuf/id_reg_fence_reg_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.433 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.696    16.129    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.253 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.604    17.857    E300ArtyDevKitPlatform/sys/tile/core/_T_925
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.435    29.451    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/C
                         clock pessimism              0.564    30.015    
                         clock uncertainty           -0.161    29.854    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.169    29.685    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]
  -------------------------------------------------------------------
                         required time                         29.685    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.559    -0.588    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X44Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/Q
                         net (fo=1, routed)           0.163    -0.284    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_6
    SLICE_X46Y57         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.829    -0.826    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y57         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.161    -0.411    
    SLICE_X46Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.302    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.952%)  route 0.402ns (74.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X15Y51         FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.402    -0.041    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/auto_int_xing_out_sync_0
    SLICE_X46Y54         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.830    -0.825    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/clk_out3
    SLICE_X46Y54         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/CLK
                         clock pessimism              0.503    -0.322    
                         clock uncertainty            0.161    -0.161    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.059    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.641    -0.506    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/Q
                         net (fo=1, routed)           0.140    -0.225    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[23]
    SLICE_X30Y104        LUT3 (Prop_lut3_I0_O)        0.046    -0.179 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[23]_i_1_n_0
    SLICE_X30Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.914    -0.741    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X30Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.161    -0.332    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.131    -0.201    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.564    -0.583    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X39Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.302    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[1]
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.046    -0.256 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[1]
    SLICE_X38Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X38Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.161    -0.409    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.131    -0.278    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X39Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.304    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[3]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.047    -0.257 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[3]
    SLICE_X38Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.832    -0.823    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X38Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.161    -0.410    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.131    -0.279    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.886%)  route 0.160ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.559    -0.588    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/clk_out3
    SLICE_X44Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/Q
                         net (fo=1, routed)           0.160    -0.287    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_8
    SLICE_X46Y60         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.828    -0.827    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y60         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.161    -0.412    
    SLICE_X46Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.310    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X45Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/Q
                         net (fo=3, routed)           0.112    -0.344    E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[6]_0[1]
    SLICE_X46Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X46Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.161    -0.422    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.052    -0.370    E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_out3
    SLICE_X46Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.351    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address[12]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.306 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/_T_35_index[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    E300ArtyDevKitPlatform/sys/plic/Queue/saved_address_reg[25][10]
    SLICE_X47Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X47Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.161    -0.423    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.091    -0.332    E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.554    -0.593    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X34Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/Q
                         net (fo=1, routed)           0.082    -0.347    E300ArtyDevKitPlatform/sys/tile/core/acq_address_reg[31][29]
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.302 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    E300ArtyDevKitPlatform/sys/tile/dcache/acq_address_reg[31][29]
    SLICE_X35Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X35Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.161    -0.419    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.091    -0.328    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.590    -0.557    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X2Y31          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/Q
                         net (fo=1, routed)           0.082    -0.311    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_i_1__0_n_0
    SLICE_X3Y31          FDSE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.859    -0.796    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X3Y31          FDSE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.161    -0.383    
    SLICE_X3Y31          FDSE (Hold_fdse_C_D)         0.091    -0.292    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.241ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.848%)  route 1.842ns (80.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.842     1.382    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429   117.622    ip_reset_sys/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                116.241    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.245ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.885%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 117.765 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.837     1.377    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.491   117.765    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.493   118.258    
                         clock uncertainty           -0.206   118.051    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.429   117.622    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                116.245    

Slack (MET) :             116.263ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.704ns (25.471%)  route 2.060ns (74.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.739    value[7]_i_3_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124     1.863 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.863    slow_clock_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029   118.126    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.126    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                116.263    

Slack (MET) :             116.283ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.730ns (26.166%)  route 2.060ns (73.834%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.739    value[7]_i_3_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.150     1.889 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.889    _T_105[7]
    SLICE_X36Y41         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.075   118.172    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.172    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                116.283    

Slack (MET) :             116.568ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.609%)  route 1.757ns (71.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 117.722 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.566    -0.901    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  value_reg[3]/Q
                         net (fo=4, routed)           1.243     0.798    value_reg__0__4[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     0.922 r  value[7]_i_3/O
                         net (fo=3, routed)           0.514     1.436    value[7]_i_3_n_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.560 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.560    _T_105[6]
    SLICE_X36Y41         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.447   117.722    ip_mmcm_clk_out1
    SLICE_X36Y41         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.582   118.303    
                         clock uncertainty           -0.206   118.097    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.031   118.128    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.128    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                116.568    

Slack (MET) :             116.628ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.752ns (73.069%)  route 0.646ns (26.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 117.707 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.551    -0.916    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y59         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.712 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.646     1.358    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.124     1.482 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.482    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.433   117.707    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.578   118.285    
                         clock uncertainty           -0.206   118.079    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.031   118.110    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.110    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                116.628    

Slack (MET) :             116.960ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.999%)  route 1.031ns (64.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 117.768 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.606    -0.861    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.502     0.097    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.529     0.750    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.494   117.768    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.578   118.346    
                         clock uncertainty           -0.206   118.140    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429   117.711    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.711    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                116.960    

Slack (MET) :             116.960ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.999%)  route 1.031ns (64.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 117.768 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.606    -0.861    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X0Y76          FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.502     0.097    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.529     0.750    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.494   117.768    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.578   118.346    
                         clock uncertainty           -0.206   118.140    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429   117.711    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.711    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                116.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.559    -0.588    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.341    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.829    -0.826    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y59         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.206    -0.382    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.017    -0.365    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.558    -0.589    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.342    ip_reset_sys/U0/EXT_LPF/p_2_in
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.206    -0.383    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.017    -0.366    ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.579    -0.568    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.271    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.042    -0.229 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.229    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.846    -0.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.240    -0.568    
                         clock uncertainty            0.206    -0.362    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.107    -0.255    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.558    -0.589    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.330    ip_reset_sys/U0/EXT_LPF/p_1_in
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y60         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.206    -0.383    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.017    -0.366    ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.579    -0.568    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.271    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.846    -0.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X1Y76          FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.240    -0.568    
                         clock uncertainty            0.206    -0.362    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.091    -0.271    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.263    value_reg__0__4[1]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.042    -0.221 r  value[2]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.221    _T_105[2]
    SLICE_X37Y41         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.833    -0.822    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.206    -0.377    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107    -0.270    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  value_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.261    value_reg__0__4[1]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.043    -0.218 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    _T_105[4]
    SLICE_X37Y41         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.833    -0.822    ip_mmcm_clk_out1
    SLICE_X37Y41         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.206    -0.377    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107    -0.270    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.193%)  route 0.189ns (50.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.581    -0.566    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.189    -0.236    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.042    -0.194 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.805    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.206    -0.360    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.253    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560    -0.587    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.320    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.830    -0.825    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y55         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.206    -0.381    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.000    -0.381    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.066%)  route 0.191ns (50.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.581    -0.566    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.191    -0.234    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.043    -0.191 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.805    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y78          FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.206    -0.360    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.253    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       11.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 2.621ns (13.989%)  route 16.116ns (86.011%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.451 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         2.312     6.073    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___73_i_1/O
                         net (fo=17, routed)          1.254     7.451    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[9]_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.451     8.026    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_33/O
                         net (fo=44, routed)          3.425    11.575    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibuf_io_inst_0_bits_inst_rs1[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.699 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50/O
                         net (fo=1, routed)           0.000    11.699    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    11.913 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg_i_16/O
                         net (fo=1, routed)           2.068    13.981    E300ArtyDevKitPlatform/sys/tile/frontend/fq/buf__data_reg[7]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.297    14.278 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=3, routed)           1.031    15.309    E300ArtyDevKitPlatform/sys/tile/core/ibuf/id_reg_fence_reg_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.433 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.696    16.129    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.253 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.604    17.857    E300ArtyDevKitPlatform/sys/tile/core/_T_925
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.435    29.451    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]/C
                         clock pessimism              0.564    30.015    
                         clock uncertainty           -0.161    29.854    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.169    29.685    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[31]
  -------------------------------------------------------------------
                         required time                         29.685    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 2.621ns (13.989%)  route 16.116ns (86.011%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.451 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         2.312     6.073    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___73_i_1/O
                         net (fo=17, routed)          1.254     7.451    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[9]_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.451     8.026    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_574_reg_r1_0_31_0_5_i_33/O
                         net (fo=44, routed)          3.425    11.575    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibuf_io_inst_0_bits_inst_rs1[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.699 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50/O
                         net (fo=1, routed)           0.000    11.699    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_50_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    11.913 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg_i_16/O
                         net (fo=1, routed)           2.068    13.981    E300ArtyDevKitPlatform/sys/tile/frontend/fq/buf__data_reg[7]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.297    14.278 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=3, routed)           1.031    15.309    E300ArtyDevKitPlatform/sys/tile/core/ibuf/id_reg_fence_reg_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.433 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.696    16.129    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_wxd_reg
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.253 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.604    17.857    E300ArtyDevKitPlatform/sys/tile/core/_T_925
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.435    29.451    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X56Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]/C
                         clock pessimism              0.564    30.015    
                         clock uncertainty           -0.161    29.854    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.169    29.685    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[3]
  -------------------------------------------------------------------
                         required time                         29.685    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[22]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[23]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[6]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[7]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 2.710ns (14.579%)  route 15.879ns (85.421%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 f  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.021    16.681    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.124    16.805 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[31]_i_1/O
                         net (fo=65, routed)          0.905    17.709    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_170
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 2.710ns (14.599%)  route 15.853ns (85.401%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.448 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.587    -0.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.882     0.003 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[17]
                         net (fo=8, routed)           2.566     2.569    E300ArtyDevKitPlatform/sys/tile/frontend/fq/DOBDO[17]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_8/O
                         net (fo=1, routed)           0.708     3.429    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_bits_data[17]
    SLICE_X25Y100        LUT5 (Prop_lut5_I4_O)        0.332     3.761 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___71_i_1/O
                         net (fo=114, routed)         1.632     5.393    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_flush_pipe_reg_5[1]
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.543 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___89_i_1/O
                         net (fo=20, routed)          1.821     7.365    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst_reg[28]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.326     7.691 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5/O
                         net (fo=1, routed)           0.433     8.123    E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/i___79_i_1/O
                         net (fo=27, routed)          1.432     9.679    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_sel_imm_reg[2]_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.803 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31/O
                         net (fo=1, routed)           0.670    10.473    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_31_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=6, routed)           1.955    12.553    E300ArtyDevKitPlatform/sys/tile/core/buf__data_reg[9]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.677 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21/O
                         net (fo=1, routed)           0.823    13.499    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_21_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           1.912    15.536    E300ArtyDevKitPlatform/sys/tile/frontend/fq/wb_reg_inst_reg[10]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_i_3/O
                         net (fo=10, routed)          1.017    16.677    E300ArtyDevKitPlatform/sys/tile/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124    16.801 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]_i_1/O
                         net (fo=65, routed)          0.883    17.683    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_153
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.432    29.448    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]/C
                         clock pessimism              0.493    29.940    
                         clock uncertainty           -0.161    29.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    29.574    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[6]
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 11.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.559    -0.588    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X44Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/Q
                         net (fo=1, routed)           0.163    -0.284    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_6
    SLICE_X46Y57         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.829    -0.826    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y57         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.161    -0.411    
    SLICE_X46Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.302    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.952%)  route 0.402ns (74.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X15Y51         FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.402    -0.041    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/auto_int_xing_out_sync_0
    SLICE_X46Y54         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.830    -0.825    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/clk_out3
    SLICE_X46Y54         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/CLK
                         clock pessimism              0.503    -0.322    
                         clock uncertainty            0.161    -0.161    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.059    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.641    -0.506    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X31Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[23]/Q
                         net (fo=1, routed)           0.140    -0.225    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[23]
    SLICE_X30Y104        LUT3 (Prop_lut3_I0_O)        0.046    -0.179 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[23]_i_1_n_0
    SLICE_X30Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.914    -0.741    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X30Y104        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.161    -0.332    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.131    -0.201    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.564    -0.583    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X39Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.302    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[1]
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.046    -0.256 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[1]
    SLICE_X38Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X38Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.161    -0.409    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.131    -0.278    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X39Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.304    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[3]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.047    -0.257 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[3]
    SLICE_X38Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.832    -0.823    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X38Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.161    -0.410    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.131    -0.279    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.886%)  route 0.160ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.559    -0.588    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/clk_out3
    SLICE_X44Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/Q
                         net (fo=1, routed)           0.160    -0.287    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_8
    SLICE_X46Y60         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.828    -0.827    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y60         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.161    -0.412    
    SLICE_X46Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.310    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X45Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  E300ArtyDevKitPlatform/sys/tile/dcache/s2_req_tag_reg[3]/Q
                         net (fo=3, routed)           0.112    -0.344    E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[6]_0[1]
    SLICE_X46Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X46Y78         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.161    -0.422    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.052    -0.370    E300ArtyDevKitPlatform/sys/tile/dcache/uncachedReqs_0_tag_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_out3
    SLICE_X46Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.351    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address[12]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.306 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/_T_35_index[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    E300ArtyDevKitPlatform/sys/plic/Queue/saved_address_reg[25][10]
    SLICE_X47Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X47Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.161    -0.423    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.091    -0.332    E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.554    -0.593    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X34Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/Q
                         net (fo=1, routed)           0.082    -0.347    E300ArtyDevKitPlatform/sys/tile/core/acq_address_reg[31][29]
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.302 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    E300ArtyDevKitPlatform/sys/tile/dcache/acq_address_reg[31][29]
    SLICE_X35Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X35Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.161    -0.419    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.091    -0.328    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.590    -0.557    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X2Y31          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d_reg/Q
                         net (fo=1, routed)           0.082    -0.311    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/last_d
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_i_1__0_n_0
    SLICE_X3Y31          FDSE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.859    -0.796    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X3Y31          FDSE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.161    -0.383    
    SLICE_X3Y31          FDSE (Hold_fdse_C_D)         0.091    -0.292    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/done_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       96.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.566ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.608ns (22.170%)  route 2.134ns (77.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.419     7.090    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_1
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.152     7.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.715     7.957    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y31         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.511   104.907    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/IBUFG_O
    SLICE_X61Y31         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y31         FDCE (Recov_fdce_C_CLR)     -0.607   104.523    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.523    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 96.566    

Slack (MET) :             96.566ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.608ns (22.170%)  route 2.134ns (77.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.419     7.090    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_1
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.152     7.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.715     7.957    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X61Y31         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.511   104.907    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/IBUFG_O
    SLICE_X61Y31         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y31         FDCE (Recov_fdce_C_CLR)     -0.607   104.523    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                        104.523    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 96.566    

Slack (MET) :             96.566ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.608ns (22.170%)  route 2.134ns (77.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.419     7.090    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_1
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.152     7.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.715     7.957    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X61Y31         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.511   104.907    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/IBUFG_O
    SLICE_X61Y31         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y31         FDCE (Recov_fdce_C_CLR)     -0.607   104.523    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                        104.523    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 96.566    

Slack (MET) :             96.566ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.608ns (22.170%)  route 2.134ns (77.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.419     7.090    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_1
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.152     7.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.715     7.957    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X61Y31         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.511   104.907    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/IBUFG_O
    SLICE_X61Y31         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y31         FDCE (Recov_fdce_C_CLR)     -0.607   104.523    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                        104.523    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 96.566    

Slack (MET) :             96.566ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.608ns (22.170%)  route 2.134ns (77.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.419     7.090    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_1
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.152     7.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.715     7.957    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y31         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.511   104.907    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/IBUFG_O
    SLICE_X61Y31         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y31         FDCE (Recov_fdce_C_CLR)     -0.607   104.523    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.523    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 96.566    

Slack (MET) :             96.713ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.709%)  route 2.221ns (79.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.948     6.618    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.742 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          1.273     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X61Y33         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/IBUFG_O
    SLICE_X61Y33         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405   104.728    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.728    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.713    

Slack (MET) :             96.713ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.709%)  route 2.221ns (79.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.948     6.618    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.742 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          1.273     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X61Y33         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X61Y33         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405   104.728    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.728    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.713    

Slack (MET) :             96.713ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.709%)  route 2.221ns (79.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.948     6.618    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.742 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          1.273     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X61Y33         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X61Y33         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405   104.728    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.728    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.713    

Slack (MET) :             96.713ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.709%)  route 2.221ns (79.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.948     6.618    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.742 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          1.273     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X61Y33         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X61Y33         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405   104.728    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.728    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.713    

Slack (MET) :             96.713ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.709%)  route 2.221ns (79.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.639     5.215    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.948     6.618    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.742 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          1.273     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X61Y33         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.514   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/IBUFG_O
    SLICE_X61Y33         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405   104.728    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.728    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.760%)  route 0.509ns (73.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.159     2.226    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X62Y38         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.866     2.047    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X62Y38         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.501     1.546    
    SLICE_X62Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.454    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.760%)  route 0.509ns (73.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.159     2.226    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X62Y38         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.866     2.047    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/IBUFG_O
    SLICE_X62Y38         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/C
                         clock pessimism             -0.501     1.546    
    SLICE_X62Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.454    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.760%)  route 0.509ns (73.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.159     2.226    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/debug_1_io_dmi_dmiReset
    SLICE_X62Y38         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.866     2.047    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/IBUFG_O
    SLICE_X62Y38         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/C
                         clock pessimism             -0.501     1.546    
    SLICE_X62Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.454    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.760%)  route 0.509ns (73.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.159     2.226    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/debug_1_io_dmi_dmiReset
    SLICE_X62Y38         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.866     2.047    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/IBUFG_O
    SLICE_X62Y38         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg/C
                         clock pessimism             -0.501     1.546    
    SLICE_X62Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.454    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.118%)  route 0.555ns (74.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.205     2.271    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X64Y39         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.866     2.047    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/IBUFG_O
    SLICE_X64Y39         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism             -0.501     1.546    
    SLICE_X64Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.479    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.118%)  route 0.555ns (74.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.205     2.271    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X64Y39         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.866     2.047    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/IBUFG_O
    SLICE_X64Y39         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism             -0.501     1.546    
    SLICE_X64Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.479    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.832%)  route 0.563ns (75.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.213     2.280    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/debug_1_io_dmi_dmiReset
    SLICE_X61Y38         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.864     2.045    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/IBUFG_O
    SLICE_X61Y38         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/C
                         clock pessimism             -0.480     1.565    
    SLICE_X61Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.473    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.832%)  route 0.563ns (75.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.213     2.280    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/debug_1_io_dmi_dmiReset
    SLICE_X61Y38         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.864     2.045    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/IBUFG_O
    SLICE_X61Y38         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/C
                         clock pessimism             -0.480     1.565    
    SLICE_X61Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.473    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.832%)  route 0.563ns (75.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.213     2.280    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X61Y38         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.864     2.045    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/IBUFG_O
    SLICE_X61Y38         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/C
                         clock pessimism             -0.480     1.565    
    SLICE_X61Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.473    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.166%)  route 0.617ns (76.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.531    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X63Y41         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.350     2.022    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_0
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__4/O
                         net (fo=34, routed)          0.267     2.334    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/debug_1_io_dmi_dmiReset
    SLICE_X61Y37         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.862     2.043    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/IBUFG_O
    SLICE_X61Y37         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/C
                         clock pessimism             -0.480     1.563    
    SLICE_X61Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.471    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.863    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.345ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.965ns  (logic 0.580ns (4.153%)  route 13.385ns (95.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.447 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.635    13.114    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X52Y67         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.431    29.447    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X52Y67         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.493    29.939    
                         clock uncertainty           -0.161    29.778    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.319    29.459    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.459    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 16.345    

Slack (MET) :             16.469ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 0.580ns (4.172%)  route 13.322ns (95.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 29.523 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.571    13.051    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/sys_reset
    SLICE_X0Y52          FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.507    29.523    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/clk_out3
    SLICE_X0Y52          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/C
                         clock pessimism              0.564    30.087    
                         clock uncertainty           -0.161    29.926    
    SLICE_X0Y52          FDCE (Recov_fdce_C_CLR)     -0.405    29.521    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                         29.521    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                 16.469    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.783ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 0.580ns (4.287%)  route 12.950ns (95.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.450 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.199    12.679    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X56Y65         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.434    29.450    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X56Y65         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.493    29.942    
                         clock uncertainty           -0.161    29.781    
    SLICE_X56Y65         FDCE (Recov_fdce_C_CLR)     -0.319    29.462    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.462    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 16.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             3.096ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.186ns (5.720%)  route 3.066ns (94.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.499     2.078    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.123 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        0.567     2.689    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X36Y40         FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X36Y40         FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.314    
    SLICE_X36Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.268ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.189ns (5.580%)  route 3.198ns (94.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.273     2.825    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y32         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.858    -0.797    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X61Y32         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.289    
    SLICE_X61Y32         FDCE (Remov_fdce_C_CLR)     -0.154    -0.443    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.389ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.291    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.445    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.508    -0.291    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.445    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.508    -0.291    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.445    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.345ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.965ns  (logic 0.580ns (4.153%)  route 13.385ns (95.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.447 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.635    13.114    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X52Y67         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.431    29.447    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X52Y67         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.493    29.939    
                         clock uncertainty           -0.161    29.778    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.319    29.459    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.459    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 16.345    

Slack (MET) :             16.469ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 0.580ns (4.172%)  route 13.322ns (95.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 29.523 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.571    13.051    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/sys_reset
    SLICE_X0Y52          FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.507    29.523    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/clk_out3
    SLICE_X0Y52          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/C
                         clock pessimism              0.564    30.087    
                         clock uncertainty           -0.161    29.926    
    SLICE_X0Y52          FDCE (Recov_fdce_C_CLR)     -0.405    29.521    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                         29.521    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                 16.469    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.783ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 0.580ns (4.287%)  route 12.950ns (95.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.450 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.199    12.679    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X56Y65         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.434    29.450    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X56Y65         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.493    29.942    
                         clock uncertainty           -0.161    29.781    
    SLICE_X56Y65         FDCE (Recov_fdce_C_CLR)     -0.319    29.462    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.462    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 16.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             2.935ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.186ns (5.720%)  route 3.066ns (94.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.499     2.078    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.123 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        0.567     2.689    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X36Y40         FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X36Y40         FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.161    -0.153    
    SLICE_X36Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.245    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             3.107ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.189ns (5.580%)  route 3.198ns (94.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.273     2.825    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y32         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.858    -0.797    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X61Y32         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.289    
                         clock uncertainty            0.161    -0.128    
    SLICE_X61Y32         FDCE (Remov_fdce_C_CLR)     -0.154    -0.282    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.291    
                         clock uncertainty            0.161    -0.130    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.284    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.508    -0.291    
                         clock uncertainty            0.161    -0.130    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.284    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.508    -0.291    
                         clock uncertainty            0.161    -0.130    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.284    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       16.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.345ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.965ns  (logic 0.580ns (4.153%)  route 13.385ns (95.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.447 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.635    13.114    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X52Y67         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.431    29.447    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X52Y67         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.493    29.939    
                         clock uncertainty           -0.161    29.778    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.319    29.459    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.459    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 16.345    

Slack (MET) :             16.469ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 0.580ns (4.172%)  route 13.322ns (95.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 29.523 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.571    13.051    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/sys_reset
    SLICE_X0Y52          FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.507    29.523    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/clk_out3
    SLICE_X0Y52          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/C
                         clock pessimism              0.564    30.087    
                         clock uncertainty           -0.161    29.926    
    SLICE_X0Y52          FDCE (Recov_fdce_C_CLR)     -0.405    29.521    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                         29.521    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                 16.469    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.515    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.783ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 0.580ns (4.287%)  route 12.950ns (95.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.450 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.199    12.679    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X56Y65         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.434    29.450    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X56Y65         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.493    29.942    
                         clock uncertainty           -0.161    29.781    
    SLICE_X56Y65         FDCE (Recov_fdce_C_CLR)     -0.319    29.462    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.462    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 16.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.521    
                         clock uncertainty            0.161    -0.360    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             2.935ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.186ns (5.720%)  route 3.066ns (94.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.499     2.078    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.123 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        0.567     2.689    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X36Y40         FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X36Y40         FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.161    -0.153    
    SLICE_X36Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.245    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             3.107ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.189ns (5.580%)  route 3.198ns (94.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.273     2.825    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y32         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.858    -0.797    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X61Y32         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.289    
                         clock uncertainty            0.161    -0.128    
    SLICE_X61Y32         FDCE (Remov_fdce_C_CLR)     -0.154    -0.282    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.291    
                         clock uncertainty            0.161    -0.130    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.284    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.508    -0.291    
                         clock uncertainty            0.161    -0.130    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.284    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.508    -0.291    
                         clock uncertainty            0.161    -0.130    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.284    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       16.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.965ns  (logic 0.580ns (4.153%)  route 13.385ns (95.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.447 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.635    13.114    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X52Y67         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.431    29.447    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X52Y67         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.493    29.939    
                         clock uncertainty           -0.152    29.787    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.319    29.468    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.468    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 0.580ns (4.172%)  route 13.322ns (95.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 29.523 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.571    13.051    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/sys_reset
    SLICE_X0Y52          FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.507    29.523    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/clk_out3
    SLICE_X0Y52          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg/C
                         clock pessimism              0.564    30.087    
                         clock uncertainty           -0.152    29.934    
    SLICE_X0Y52          FDCE (Recov_fdce_C_CLR)     -0.405    29.529    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                         29.529    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.523    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.523    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.523    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.523    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.523    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.523    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 0.580ns (4.180%)  route 13.296ns (95.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.545    13.025    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/sys_reset
    SLICE_X3Y86          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/clk_out3
    SLICE_X3Y86          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X3Y86          FDCE (Recov_fdce_C_CLR)     -0.405    29.523    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.792ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 0.580ns (4.287%)  route 12.950ns (95.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.450 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.616    -0.851    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.395 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         5.751     5.356    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.480 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        7.199    12.679    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X56Y65         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        1.434    29.450    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X56Y65         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.493    29.942    
                         clock uncertainty           -0.152    29.790    
    SLICE_X56Y65         FDCE (Recov_fdce_C_CLR)     -0.319    29.471    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.471    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 16.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.319%)  route 0.341ns (64.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         0.236    -0.185    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.140 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.104    -0.035    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X1Y88          FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.860    -0.795    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X1Y88          FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.521    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             3.096ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.186ns (5.720%)  route 3.066ns (94.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.499     2.078    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.123 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1954, routed)        0.567     2.689    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X36Y40         FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X36Y40         FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.314    
    SLICE_X36Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.268ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.189ns (5.580%)  route 3.198ns (94.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.273     2.825    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y32         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.858    -0.797    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X61Y32         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.289    
    SLICE_X61Y32         FDCE (Remov_fdce_C_CLR)     -0.154    -0.443    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.389ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.508    -0.291    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.445    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.508    -0.291    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.445    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.189ns (5.391%)  route 3.317ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.585    -0.562    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X4Y85          FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=128, routed)         2.925     2.504    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/lrscCount_reg[2]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.048     2.552 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.392     2.943    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X61Y30         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8026, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X61Y30         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.508    -0.291    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.154    -0.445    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  3.389    





