
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016049                       # Number of seconds simulated
sim_ticks                                 16048956000                       # Number of ticks simulated
final_tick                                16048956000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55229                       # Simulator instruction rate (inst/s)
host_op_rate                                    95807                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19268674                       # Simulator tick rate (ticks/s)
host_mem_usage                                2043208                       # Number of bytes of host memory used
host_seconds                                   832.90                       # Real time elapsed on the host
sim_insts                                    46000301                       # Number of instructions simulated
sim_ops                                      79797897                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10123840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10123840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1063424                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1063424                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       158185                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             158185                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        16616                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             16616                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    630809879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            630809879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     66261257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            66261257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    697071137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           697071137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     158185                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     16616                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   158185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   16616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10122944                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    896                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1061632                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10123840                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1063424                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10301                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9735                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9563                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9048                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9172                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9577                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9488                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9917                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10497                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10678                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10705                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              921                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              979                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              719                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              724                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              878                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              881                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              990                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1287                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1309                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1218                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1106                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1250                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  16047820500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               158185                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               16616                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  77166                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  39807                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21277                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  11375                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   5240                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2219                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    742                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    260                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     68                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   263                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   958                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1027                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1050                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1030                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1028                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1030                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1019                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1024                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1020                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1025                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1020                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        98671                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   113.343130                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    87.235095                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   125.678922                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        72307     73.28%     73.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16470     16.69%     89.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4091      4.15%     94.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2470      2.50%     96.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1517      1.54%     98.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1121      1.14%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          251      0.25%     99.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          198      0.20%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          246      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        98671                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    158.147000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    58.047831                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2102.484684                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095          999     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1000                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.588000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.563908                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.910541                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             693     69.30%     69.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              35      3.50%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             265     26.50%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               6      0.60%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1000                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4591768500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7557474750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 790855000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29030.41                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47780.41                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      630.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       66.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   630.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    66.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.44                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.93                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.14                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   72520                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3561                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                45.85                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               21.43                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     91806.23                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   43.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               335237280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               178175250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              544839120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              37557900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1262470560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1460567430                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            33340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5437859280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      241238400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        61159170                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9592882800                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           597.726273                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12757216250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     17765500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    534262000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    204804000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    628162750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2738694000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11925267750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               369323640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               196281195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              584501820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              49031460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1264929120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1551410040                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            33588960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5382776760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      235808640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        43279695                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9711101640                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           605.092412                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12557605000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     15809500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    535290000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    140470000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    613921750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2938452250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11805012500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10093184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10093184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1060224                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1060224                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       157706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             157706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        16566                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             16566                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    628899724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            628899724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     66061867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            66061867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    694961591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           694961591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     157706                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     16566                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   157706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   16566                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10092544                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1058816                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10093184                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1060224                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9674                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9541                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9355                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9065                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9176                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9542                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9423                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9900                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10479                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10333                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10697                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10074                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              883                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              919                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              997                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              849                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              760                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              751                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              862                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              849                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1013                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1255                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1333                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1079                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1236                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  16048353500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               157706                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               16566                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  77651                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  39909                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21013                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10963                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   5058                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2055                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    731                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    224                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     74                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   269                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   713                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   980                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1028                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1021                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1029                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1010                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1014                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1005                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        98188                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   113.564998                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    87.339170                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   125.727312                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        71901     73.23%     73.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16408     16.71%     89.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4087      4.16%     94.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2443      2.49%     96.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1548      1.58%     98.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1113      1.13%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          261      0.27%     99.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          201      0.20%     99.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          226      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        98188                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          996                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    158.320281                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    57.954129                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2146.752463                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095          995     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          996                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          996                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.610442                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.586109                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.913798                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             678     68.07%     68.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              35      3.51%     71.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             276     27.71%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               7      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          996                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4511624500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7468424500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 788480000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28609.63                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47359.63                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      628.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       65.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   628.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    66.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.43                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.95                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   72441                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3605                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                45.94                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               21.76                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     92087.96                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   43.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               333123840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               177040545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              542697120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              37317780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1266773040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1466589480                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            33791040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5413199940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      267600960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        56506545                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9595460160                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           597.886866                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12743513500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     18496000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    536046000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    175009250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    696650750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2750751750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11872002250                       # Time in different power states
system.mem_ctrls1_1.actEnergy               367981320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               195582915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              583252320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              49041900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1263699840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1553331510                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            33506400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5382531660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      231839040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        43825515                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9704796930                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           604.699569                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12553553500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16381500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    534734000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    147271750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    603501500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2942685250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11804382000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10101696                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10101696                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1046528                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1046528                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       157839                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             157839                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        16352                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             16352                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    629430101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            629430101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     65208478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            65208478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    694638580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           694638580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     157839                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     16352                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   157839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   16352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10101376                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1045248                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10101696                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1046528                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10143                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9658                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9549                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9474                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9385                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9058                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9194                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9589                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9407                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9881                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10495                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10315                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10682                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10764                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10181                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10059                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1123                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              871                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              913                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              950                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              846                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              702                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              722                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              846                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              847                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1001                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1374                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1245                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1329                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1280                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1081                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1202                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  16048038500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               157839                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               16352                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  77684                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  39948                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21214                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10988                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   5033                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1972                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    680                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    234                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     63                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   264                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   312                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   713                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   956                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1005                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1008                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1005                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1012                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1006                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1011                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1015                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1007                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1004                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   996                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   999                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1005                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1000                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   998                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    21                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        97941                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   113.802391                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    87.366067                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   126.726461                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        71777     73.29%     73.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16308     16.65%     89.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4067      4.15%     94.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2424      2.47%     96.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1523      1.56%     98.12% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1120      1.14%     99.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          270      0.28%     99.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          200      0.20%     99.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          252      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        97941                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          984                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    160.392276                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    58.576580                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2131.765430                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095          983     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          984                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          984                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.597561                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.573869                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.901358                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             673     68.39%     68.39% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              38      3.86%     72.26% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             269     27.34%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               4      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          984                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4487806250                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7447193750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 789170000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28433.71                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47183.71                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      629.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       65.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   629.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    65.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.43                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.13                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   72623                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3596                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                46.01                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               21.99                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     92128.98                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   43.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               331381680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               176118360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              542997000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              36399060                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1258168080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1444560120                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            33340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5393190660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      284262240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        63848985                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9564334485                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           595.947446                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12794577500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     16965250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    532412000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    226646750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    740053750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2704963250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11827915000                       # Time in different power states
system.mem_ctrls2_1.actEnergy               367959900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               195567735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              583937760                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              48853980                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1265543760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1539483360                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            33704160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5369142930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      253731840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        46563075                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9704693010                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           604.693094                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12583092000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     17368750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    535550000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    149470750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    660533500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2911067500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11774965500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10105024                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10105024                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1053376                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1053376                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       157891                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             157891                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        16459                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             16459                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    629637467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            629637467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     65635173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            65635173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    695272640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           695272640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     157891                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     16459                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   157891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   16459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10104576                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1052096                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10105024                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1053376                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10213                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9682                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9525                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9467                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9333                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9037                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9202                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9544                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9484                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9893                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10463                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10343                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10648                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10738                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10220                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10092                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1166                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              883                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              911                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              949                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              833                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              741                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              708                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              882                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              872                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              980                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1344                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1278                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1298                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1288                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1093                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1213                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  16048624000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               157891                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               16459                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  76966                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  39613                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21344                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  11249                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   5372                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2189                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    825                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    260                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     54                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   261                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   310                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   714                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   959                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1017                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1024                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1029                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1017                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1010                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1014                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1019                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1009                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1013                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1007                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1005                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1009                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   998                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1001                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        98720                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   113.008752                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    86.888506                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   126.118647                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        72861     73.81%     73.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16037     16.24%     90.05% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4066      4.12%     94.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2422      2.45%     96.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1532      1.55%     98.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1081      1.10%     99.27% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          249      0.25%     99.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          225      0.23%     99.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          247      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        98720                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          990                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    159.472727                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    58.230869                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2088.102404                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095          989     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          990                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          990                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.605051                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.580726                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.914204                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             676     68.28%     68.28% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              38      3.84%     72.12% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             268     27.07%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               7      0.71%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          990                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4636931250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7597256250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 789420000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29369.23                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48119.23                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      629.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       65.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   629.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    65.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.43                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.87                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   72097                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3502                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                45.66                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               21.28                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     92048.32                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               334430460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               177742620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              542661420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              36921060                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1259397360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1469084370                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            31988160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5426843460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      236396640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        65241090                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9581238780                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           597.000741                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12742275500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     15621000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    532908000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    226209250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    615669000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2757357250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11901191500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               370458900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               196899780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              584630340                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              48890520                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1264929120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1537195380                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            33072480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5400399450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      228105120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        47204940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9712064220                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           605.152389                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12591280250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     15489750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    535266000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    154162500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    593846250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2906636500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11843555000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                115                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31888222                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3655422                       # Number of instructions committed
system.cpu00.committedOps                     6306740                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6234726                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu00.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       502539                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6234726                       # number of integer instructions
system.cpu00.num_fp_insts                       72572                       # number of float instructions
system.cpu00.num_int_register_reads          12426860                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5349569                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3409290                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2721904                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1482833                       # number of memory refs
system.cpu00.num_load_insts                   1084829                       # Number of load instructions
system.cpu00.num_store_insts                   398004                       # Number of store instructions
system.cpu00.num_idle_cycles             208320.134174                       # Number of idle cycles
system.cpu00.num_busy_cycles             31679901.865826                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993467                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006533                       # Percentage of idle cycles
system.cpu00.Branches                          573394                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4695744     74.46%     74.81% # Class of executed instruction
system.cpu00.op_class::IntMult                  16826      0.27%     75.08% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36985      0.59%     75.67% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51892      0.82%     76.49% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.49% # Class of executed instruction
system.cpu00.op_class::MemRead                1069790     16.96%     93.45% # Class of executed instruction
system.cpu00.op_class::MemWrite                396175      6.28%     99.73% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6306740                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22059048                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2995492                       # Number of instructions committed
system.cpu01.committedOps                     5241478                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5169593                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       421547                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5169593                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10345984                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4446500                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2963092                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2317641                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1097312                       # number of memory refs
system.cpu01.num_load_insts                    780287                       # Number of load instructions
system.cpu01.num_store_insts                   317025                       # Number of store instructions
system.cpu01.num_idle_cycles             6899133.590739                       # Number of idle cycles
system.cpu01.num_busy_cycles             15159914.409261                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.687242                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.312758                       # Percentage of idle cycles
system.cpu01.Branches                          492270                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4016177     76.62%     77.05% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.71%     78.08% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::MemRead                 765260     14.60%     93.66% # Class of executed instruction
system.cpu01.op_class::MemWrite                315196      6.01%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5241478                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                127                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       32097912                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   4032943                       # Number of instructions committed
system.cpu02.committedOps                     6872587                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             6800487                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu02.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       540152                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    6800487                       # number of integer instructions
system.cpu02.num_fp_insts                       72664                       # number of float instructions
system.cpu02.num_int_register_reads          13558937                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5840034                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3616706                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2909390                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1709018                       # number of memory refs
system.cpu02.num_load_insts                   1273513                       # Number of load instructions
system.cpu02.num_store_insts                   435505                       # Number of store instructions
system.cpu02.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu02.num_busy_cycles             32097911.998000                       # Number of busy cycles
system.cpu02.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu02.Branches                          611211                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22474      0.33%      0.33% # Class of executed instruction
system.cpu02.op_class::IntAlu                 5035294     73.27%     73.59% # Class of executed instruction
system.cpu02.op_class::IntMult                  16838      0.25%     73.84% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36999      0.54%     74.38% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51964      0.76%     75.13% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     75.13% # Class of executed instruction
system.cpu02.op_class::MemRead                1258466     18.31%     93.44% # Class of executed instruction
system.cpu02.op_class::MemWrite                433676      6.31%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6872587                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       26971689                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3325387                       # Number of instructions committed
system.cpu03.committedOps                     5764563                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5692635                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       460161                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5692635                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          11373413                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4892298                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3175746                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2510446                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1291271                       # number of memory refs
system.cpu03.num_load_insts                    935686                       # Number of load instructions
system.cpu03.num_store_insts                   355585                       # Number of store instructions
system.cpu03.num_idle_cycles             4307535.410589                       # Number of idle cycles
system.cpu03.num_busy_cycles             22664153.589411                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.840294                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.159706                       # Percentage of idle cycles
system.cpu03.Branches                          530971                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4345241     75.38%     75.77% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.29%     76.06% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.64%     76.70% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.90%     77.60% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     77.60% # Class of executed instruction
system.cpu03.op_class::MemRead                 920655     15.97%     93.57% # Class of executed instruction
system.cpu03.op_class::MemWrite                353756      6.14%     99.71% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5764563                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22178348                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2997384                       # Number of instructions committed
system.cpu04.committedOps                     5244325                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5172440                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       421738                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5172440                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10351840                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4448965                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2964111                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2318659                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1098530                       # number of memory refs
system.cpu04.num_load_insts                    781251                       # Number of load instructions
system.cpu04.num_store_insts                   317279                       # Number of store instructions
system.cpu04.num_idle_cycles             6854014.131228                       # Number of idle cycles
system.cpu04.num_busy_cycles             15324333.868772                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.690959                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.309041                       # Percentage of idle cycles
system.cpu04.Branches                          492398                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4017806     76.61%     77.04% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.32%     77.36% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.70%     78.07% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::MemRead                 766224     14.61%     93.66% # Class of executed instruction
system.cpu04.op_class::MemWrite                315450      6.02%     99.68% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5244325                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                115                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29513638                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3670315                       # Number of instructions committed
system.cpu05.committedOps                     6295834                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6223820                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu05.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       497378                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6223820                       # number of integer instructions
system.cpu05.num_fp_insts                       72572                       # number of float instructions
system.cpu05.num_int_register_reads          12427049                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5348981                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3380936                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2696044                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1496119                       # number of memory refs
system.cpu05.num_load_insts                   1103335                       # Number of load instructions
system.cpu05.num_store_insts                   392784                       # Number of store instructions
system.cpu05.num_idle_cycles             2376208.377140                       # Number of idle cycles
system.cpu05.num_busy_cycles             27137429.622860                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.919488                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.080512                       # Percentage of idle cycles
system.cpu05.Branches                          568296                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4671552     74.20%     74.56% # Class of executed instruction
system.cpu05.op_class::IntMult                  16826      0.27%     74.82% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36985      0.59%     75.41% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51892      0.82%     76.24% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.24% # Class of executed instruction
system.cpu05.op_class::MemRead                1088296     17.29%     93.52% # Class of executed instruction
system.cpu05.op_class::MemWrite                390955      6.21%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6295834                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                109                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       27164108                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3332940                       # Number of instructions committed
system.cpu06.committedOps                     5777157                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5705186                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu06.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       461144                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5705186                       # number of integer instructions
system.cpu06.num_fp_insts                       72526                       # number of float instructions
system.cpu06.num_int_register_reads          11397977                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4902851                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3181392                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2515133                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1295528                       # number of memory refs
system.cpu06.num_load_insts                    938953                       # Number of load instructions
system.cpu06.num_store_insts                   356575                       # Number of store instructions
system.cpu06.num_idle_cycles             4175423.770643                       # Number of idle cycles
system.cpu06.num_busy_cycles             22988684.229357                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.846289                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.153711                       # Percentage of idle cycles
system.cpu06.Branches                          531990                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4353522     75.36%     75.75% # Class of executed instruction
system.cpu06.op_class::IntMult                  16820      0.29%     76.04% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.64%     76.68% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51856      0.90%     77.57% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.57% # Class of executed instruction
system.cpu06.op_class::MemRead                 923918     15.99%     93.57% # Class of executed instruction
system.cpu06.op_class::MemWrite                354746      6.14%     99.71% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5777157                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12105405                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664839                       # Number of instructions committed
system.cpu07.committedOps                     4697728                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625843                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378927                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625843                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290243                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987988                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728699                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104511                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905245                       # number of memory refs
system.cpu07.num_load_insts                    630872                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7539973.136242                       # Number of idle cycles
system.cpu07.num_busy_cycles             4565431.863758                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.377140                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.622860                       # Percentage of idle cycles
system.cpu07.Branches                          449684                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664494     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615845     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697728                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 97                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       19517465                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   2818964                       # Number of instructions committed
system.cpu08.committedOps                     4961890                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             4890005                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu08.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       400935                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    4890005                       # number of integer instructions
system.cpu08.num_fp_insts                       72434                       # number of float instructions
system.cpu08.num_int_register_reads           9796784                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4208136                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            2849705                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2214623                       # number of times the CC registers were written
system.cpu08.num_mem_refs                      993424                       # number of memory refs
system.cpu08.num_load_insts                    696969                       # Number of load instructions
system.cpu08.num_store_insts                   296455                       # Number of store instructions
system.cpu08.num_idle_cycles             7649669.985717                       # Number of idle cycles
system.cpu08.num_busy_cycles             11867795.014283                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.608060                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.391940                       # Percentage of idle cycles
system.cpu08.Branches                          471616                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu08.op_class::IntAlu                 3840477     77.40%     77.85% # Class of executed instruction
system.cpu08.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36964      0.74%     78.94% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu08.op_class::MemRead                 681942     13.74%     93.72% # Class of executed instruction
system.cpu08.op_class::MemWrite                294626      5.94%     99.66% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  4961890                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       24586488                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3164615                       # Number of instructions committed
system.cpu09.committedOps                     5509325                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5437440                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       441293                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5437440                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads          10872198                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4674871                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3071715                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2416369                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1196838                       # number of memory refs
system.cpu09.num_load_insts                    860093                       # Number of load instructions
system.cpu09.num_store_insts                   336745                       # Number of store instructions
system.cpu09.num_idle_cycles             5753630.830460                       # Number of idle cycles
system.cpu09.num_busy_cycles             18832857.169540                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.765984                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.234016                       # Percentage of idle cycles
system.cpu09.Branches                          512032                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4184492     75.95%     76.36% # Class of executed instruction
system.cpu09.op_class::IntMult                  16808      0.31%     76.67% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.67%     77.34% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      0.94%     78.28% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     78.28% # Class of executed instruction
system.cpu09.op_class::MemRead                 845066     15.34%     93.61% # Class of executed instruction
system.cpu09.op_class::MemWrite                334916      6.08%     99.69% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5509325                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                103                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       24758740                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3176565                       # Number of instructions committed
system.cpu10.committedOps                     5529056                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5457128                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu10.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       442824                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5457128                       # number of integer instructions
system.cpu10.num_fp_insts                       72480                       # number of float instructions
system.cpu10.num_int_register_reads          10910707                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4691465                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3080369                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2423808                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1203677                       # number of memory refs
system.cpu10.num_load_insts                    865382                       # Number of load instructions
system.cpu10.num_store_insts                   338295                       # Number of store instructions
system.cpu10.num_idle_cycles             5661073.885475                       # Number of idle cycles
system.cpu10.num_busy_cycles             19097666.114525                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.771350                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.228650                       # Percentage of idle cycles
system.cpu10.Branches                          513587                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4197328     75.91%     76.32% # Class of executed instruction
system.cpu10.op_class::IntMult                  16814      0.30%     76.62% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36971      0.67%     77.29% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51820      0.94%     78.23% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     78.23% # Class of executed instruction
system.cpu10.op_class::MemRead                 850351     15.38%     93.61% # Class of executed instruction
system.cpu10.op_class::MemWrite                336466      6.09%     99.70% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5529056                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29311443                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3500030                       # Number of instructions committed
system.cpu11.committedOps                     6042521                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5970507                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       480773                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5970507                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          11919056                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5128880                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3289600                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2613032                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1393688                       # number of memory refs
system.cpu11.num_load_insts                   1017494                       # Number of load instructions
system.cpu11.num_store_insts                   376194                       # Number of store instructions
system.cpu11.num_idle_cycles             2544571.351504                       # Number of idle cycles
system.cpu11.num_busy_cycles             26766871.648496                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.913188                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.086812                       # Percentage of idle cycles
system.cpu11.Branches                          551674                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4520670     74.81%     75.19% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.28%     75.46% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.61%     76.08% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.86%     76.94% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.94% # Class of executed instruction
system.cpu11.op_class::MemRead                1002455     16.59%     93.53% # Class of executed instruction
system.cpu11.op_class::MemWrite                374365      6.20%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6042521                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                121                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       31891992                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3847967                       # Number of instructions committed
system.cpu12.committedOps                     6595399                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6523342                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu12.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       521736                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6523342                       # number of integer instructions
system.cpu12.num_fp_insts                       72618                       # number of float instructions
system.cpu12.num_int_register_reads          13004420                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5599757                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3515129                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2817633                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1598233                       # number of memory refs
system.cpu12.num_load_insts                   1181055                       # Number of load instructions
system.cpu12.num_store_insts                   417178                       # Number of store instructions
system.cpu12.num_idle_cycles             204598.948867                       # Number of idle cycles
system.cpu12.num_busy_cycles             31687393.051133                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.993585                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.006415                       # Percentage of idle cycles
system.cpu12.Branches                          592659                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4868947     73.82%     74.16% # Class of executed instruction
system.cpu12.op_class::IntMult                  16832      0.26%     74.42% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36992      0.56%     74.98% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51928      0.79%     75.77% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.77% # Class of executed instruction
system.cpu12.op_class::MemRead                1166012     17.68%     93.45% # Class of executed instruction
system.cpu12.op_class::MemWrite                415349      6.30%     99.74% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6595399                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       19405067                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2817438                       # Number of instructions committed
system.cpu13.committedOps                     4959294                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             4887409                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       400721                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    4887409                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads           9791722                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4205968                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2848542                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2213525                       # number of times the CC registers were written
system.cpu13.num_mem_refs                      992512                       # number of memory refs
system.cpu13.num_load_insts                    696299                       # Number of load instructions
system.cpu13.num_store_insts                   296213                       # Number of store instructions
system.cpu13.num_idle_cycles             7673567.915230                       # Number of idle cycles
system.cpu13.num_busy_cycles             11731499.084770                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.604559                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.395441                       # Percentage of idle cycles
system.cpu13.Branches                          471430                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3838793     77.41%     77.86% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::MemRead                 681272     13.74%     93.72% # Class of executed instruction
system.cpu13.op_class::MemWrite                294384      5.94%     99.66% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  4959294                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4687270                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   16048956000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4301655                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              557101                       # Transaction distribution
system.piobus.trans_dist::ReadResp             557101                       # Transaction distribution
system.piobus.trans_dist::WriteReq                464                       # Transaction distribution
system.piobus.trans_dist::WriteResp               464                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       126784                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       126784                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        46334                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        46334                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       164166                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       164166                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        84796                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        84796                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        46462                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        46462                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       121686                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       121686                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        85598                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        85598                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3748                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3748                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        25680                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        25680                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        66074                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        66074                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        67412                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        67412                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       105064                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       105064                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       145832                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       145832                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        25494                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        25494                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1115130                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       507136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       507136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       185336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       185336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       656664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       656664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       339184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       339184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       185848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       185848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       486744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       486744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       342392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       342392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       102720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       102720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       264296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       264296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       269648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       269648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       420256                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       420256                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       583328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       583328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       101976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       101976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4460520                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           462098500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           313238000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          142732500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           51326500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          174873000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              1.1                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           94496000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          51355000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         132450500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          95062500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3725000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          28416000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          73608500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          74857000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         117691000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         159577000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          28222000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.2                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4813216                       # delay histogram for all message
system.ruby.delayHist::mean                 13.340340                       # delay histogram for all message
system.ruby.delayHist::gmean                11.843869                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.080256                       # delay histogram for all message
system.ruby.delayHist                    |      654464     13.60%     13.60% |     3169585     65.85%     79.45% |      364164      7.57%     87.01% |      447152      9.29%     96.30% |      177743      3.69%    100.00% |         108      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4813216                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78336871                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011288                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78326889     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78336871                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78336871                      
system.ruby.latency_hist_seqr::mean          3.391028                      
system.ruby.latency_hist_seqr::gmean         1.493546                      
system.ruby.latency_hist_seqr::stdev        18.509487                      
system.ruby.latency_hist_seqr            |    78307074     99.96%     99.96% |       18711      0.02%     99.99% |       10316      0.01%    100.00% |         578      0.00%    100.00% |         180      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78336871                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77506228                      
system.ruby.hit_latency_hist_seqr::mean      1.766055                      
system.ruby.hit_latency_hist_seqr::gmean     1.424745                      
system.ruby.hit_latency_hist_seqr::stdev     1.308176                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57714880     74.46%     74.46% |           0      0.00%     74.46% |           0      0.00%     74.46% |    19791348     25.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77506228                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       830643                      
system.ruby.miss_latency_hist_seqr::mean   155.015147                      
system.ruby.miss_latency_hist_seqr::gmean   121.706498                      
system.ruby.miss_latency_hist_seqr::stdev    94.415782                      
system.ruby.miss_latency_hist_seqr       |      800846     96.41%     96.41% |       18711      2.25%     98.67% |       10316      1.24%     99.91% |         578      0.07%     99.98% |         180      0.02%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       830643                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1339612                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        80542                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1420154                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4838209                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2518                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4840727                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1034579                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        40279                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1074858                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4007943                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1679                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4009622                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1119693                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        50991                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1170684                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4231336                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1731                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4233067                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1272303                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        69566                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1341869                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4630099                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1714                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4631813                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1435804                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        90226                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1526030                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5059973                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1758                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5061731                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits       950846                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        29632                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses       980478                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3788601                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1702                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3790303                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1526509                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses       101139                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1627648                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      5271977                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1744                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      5273721                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1189997                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        59589                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1249586                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4414262                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1691                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4415953                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1035424                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        40588                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1076012                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4009482                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2494                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4011976                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1357426                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        78563                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1435989                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4823859                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1701                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4825560                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1192223                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        61219                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1253442                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4423149                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2519                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4425668                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884769                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19315                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904084                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581450                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583115                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits       951291                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        30006                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses       981297                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      3789944                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2484                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      3792428                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1114416                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        50098                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1164514                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4216030                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1712                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4217742                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11929                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        39606                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51535                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12102                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        39455                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51557                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12058                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        39519                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51577                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12781                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        39548                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52329                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        14647                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39758                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        54405                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12326                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39753                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52079                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15519                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39757                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55276                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11354                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        39588                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50942                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12028                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39382                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51410                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11977                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        39546                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51523                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11912                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39401                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51313                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11483                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        39600                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51083                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11621                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        39622                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51243                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11927                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        39653                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51580                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11899                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39838                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51737                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11696                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39358                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        51054                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2257599                      
system.ruby.network.routers00.buffer_writes      2257599                      
system.ruby.network.routers00.sw_input_arbiter_activity      2271418                      
system.ruby.network.routers00.sw_output_arbiter_activity      2257599                      
system.ruby.network.routers00.crossbar_activity      2257599                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2588374                      
system.ruby.network.routers01.buffer_writes      2588374                      
system.ruby.network.routers01.sw_input_arbiter_activity      2609274                      
system.ruby.network.routers01.sw_output_arbiter_activity      2588374                      
system.ruby.network.routers01.crossbar_activity      2588374                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3166264                      
system.ruby.network.routers02.buffer_writes      3166264                      
system.ruby.network.routers02.sw_input_arbiter_activity      3193396                      
system.ruby.network.routers02.sw_output_arbiter_activity      3166264                      
system.ruby.network.routers02.crossbar_activity      3166264                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2067729                      
system.ruby.network.routers03.buffer_writes      2067729                      
system.ruby.network.routers03.sw_input_arbiter_activity      2079700                      
system.ruby.network.routers03.sw_output_arbiter_activity      2067729                      
system.ruby.network.routers03.crossbar_activity      2067729                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      2695511                      
system.ruby.network.routers04.buffer_writes      2695511                      
system.ruby.network.routers04.sw_input_arbiter_activity      2714062                      
system.ruby.network.routers04.sw_output_arbiter_activity      2695511                      
system.ruby.network.routers04.crossbar_activity      2695511                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3033481                      
system.ruby.network.routers05.buffer_writes      3033481                      
system.ruby.network.routers05.sw_input_arbiter_activity      3081250                      
system.ruby.network.routers05.sw_output_arbiter_activity      3033481                      
system.ruby.network.routers05.crossbar_activity      3033481                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3803306                      
system.ruby.network.routers06.buffer_writes      3803306                      
system.ruby.network.routers06.sw_input_arbiter_activity      3842742                      
system.ruby.network.routers06.sw_output_arbiter_activity      3803306                      
system.ruby.network.routers06.crossbar_activity      3803306                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2866162                      
system.ruby.network.routers07.buffer_writes      2866162                      
system.ruby.network.routers07.sw_input_arbiter_activity      2914195                      
system.ruby.network.routers07.sw_output_arbiter_activity      2866162                      
system.ruby.network.routers07.crossbar_activity      2866162                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3003017                      
system.ruby.network.routers08.buffer_writes      3003017                      
system.ruby.network.routers08.sw_input_arbiter_activity      3039295                      
system.ruby.network.routers08.sw_output_arbiter_activity      3003017                      
system.ruby.network.routers08.crossbar_activity      3003017                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3085779                      
system.ruby.network.routers09.buffer_writes      3085779                      
system.ruby.network.routers09.sw_input_arbiter_activity      3115478                      
system.ruby.network.routers09.sw_output_arbiter_activity      3085779                      
system.ruby.network.routers09.crossbar_activity      3085779                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3747175                      
system.ruby.network.routers10.buffer_writes      3747175                      
system.ruby.network.routers10.sw_input_arbiter_activity      3792456                      
system.ruby.network.routers10.sw_output_arbiter_activity      3747175                      
system.ruby.network.routers10.crossbar_activity      3747175                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3037836                      
system.ruby.network.routers11.buffer_writes      3037836                      
system.ruby.network.routers11.sw_input_arbiter_activity      3065454                      
system.ruby.network.routers11.sw_output_arbiter_activity      3037836                      
system.ruby.network.routers11.crossbar_activity      3037836                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      3163856                      
system.ruby.network.routers12.buffer_writes      3163856                      
system.ruby.network.routers12.sw_input_arbiter_activity      3211093                      
system.ruby.network.routers12.sw_output_arbiter_activity      3163856                      
system.ruby.network.routers12.crossbar_activity      3163856                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2487145                      
system.ruby.network.routers13.buffer_writes      2487145                      
system.ruby.network.routers13.sw_input_arbiter_activity      2507345                      
system.ruby.network.routers13.sw_output_arbiter_activity      2487145                      
system.ruby.network.routers13.crossbar_activity      2487145                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3577576                      
system.ruby.network.routers14.buffer_writes      3577576                      
system.ruby.network.routers14.sw_input_arbiter_activity      3632559                      
system.ruby.network.routers14.sw_output_arbiter_activity      3577576                      
system.ruby.network.routers14.crossbar_activity      3577576                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      3069095                      
system.ruby.network.routers15.buffer_writes      3069095                      
system.ruby.network.routers15.sw_input_arbiter_activity      3109491                      
system.ruby.network.routers15.sw_output_arbiter_activity      3069095                      
system.ruby.network.routers15.crossbar_activity      3069095                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2247904     40.39%     40.39% |     2502420     44.96%     85.35% |      815677     14.65%    100.00%
system.ruby.network.packets_received::total      5566001                      
system.ruby.network.packets_injected     |     2247904     40.39%     40.39% |     2502420     44.96%     85.35% |      815677     14.65%    100.00%
system.ruby.network.packets_injected::total      5566001                      
system.ruby.network.packet_network_latency |    32432220                       |    29571723                       |     7574797                      
system.ruby.network.packet_queueing_latency |     5281488                       |     2842793                       |      815677                      
system.ruby.network.memory_received      |      631621     83.90%     83.90% |      121164     16.10%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       752785                      
system.ruby.network.memory_network_latency |     4836201                       |     1326977                       |           0                      
system.ruby.network.memory_queueing_latency |     1263257                       |      242328                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.427760                       |   11.817250                       |    9.286515                      
system.ruby.network.average_packet_vqueue_latency |    2.349517                       |    1.136018                       |           1                      
system.ruby.network.average_packet_network_latency    12.500670                      
system.ruby.network.average_packet_queueing_latency     1.606173                      
system.ruby.network.average_packet_latency    14.106842                      
system.ruby.network.average_memory_network_latency     8.187169                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.187189                      
system.ruby.network.flits_received       |     4744428     33.46%     33.46% |     8621040     60.79%     94.25% |      815677      5.75%    100.00%
system.ruby.network.flits_received::total     14181145                      
system.ruby.network.flits_injected       |     4744428     33.46%     33.46% |     8621040     60.79%     94.25% |      815677      5.75%    100.00%
system.ruby.network.flits_injected::total     14181145                      
system.ruby.network.flit_network_latency |    74525509                       |    91271483                       |     7574797                      
system.ruby.network.flit_queueing_latency |    10274572                       |    10037273                       |      815677                      
system.ruby.network.average_flit_vnet_latency |   15.708007                       |   10.587062                       |    9.286515                      
system.ruby.network.average_flit_vqueue_latency |    2.165608                       |    1.164276                       |           1                      
system.ruby.network.average_flit_network_latency    12.225514                      
system.ruby.network.average_flit_queueing_latency     1.489832                      
system.ruby.network.average_flit_latency    13.715346                      
system.ruby.network.ext_in_link_utilization     14181145                      
system.ruby.network.ext_out_link_utilization     14181145                      
system.ruby.network.int_link_utilization     33468760                      
system.ruby.network.avg_link_utilization     1.926326                      
system.ruby.network.avg_vc_load          |    0.443084     23.00%     23.00% |    0.142314      7.39%     30.39% |    0.042645      2.21%     32.60% |    0.039097      2.03%     34.63% |    0.892841     46.35%     80.98% |    0.114115      5.92%     86.91% |    0.067130      3.48%     90.39% |    0.067695      3.51%     93.91% |    0.097731      5.07%     98.98% |    0.006969      0.36%     99.34% |    0.006354      0.33%     99.67% |    0.006353      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.926326                      
system.ruby.network.average_hops             2.360089                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  16048956000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2419757                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.813830                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.470557                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.087956                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      414748     17.14%     17.14% |     1333107     55.09%     72.23% |       47724      1.97%     74.20% |      446329     18.45%     92.65% |      177741      7.35%    100.00% |         108      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2419757                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2381256                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.864940                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.257622                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.589588                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      236660      9.94%      9.94% |      907261     38.10%     48.04% |      920261     38.65%     86.68% |      288383     12.11%     98.80% |       27866      1.17%     99.97% |         787      0.03%    100.00% |          36      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2381256                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12203                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.064246                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.619183                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.767586                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3056     25.04%     25.04% |        6235     51.09%     76.14% |        2721     22.30%     98.43% |         190      1.56%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12203                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11569627                      
system.ruby.LD.latency_hist_seqr::mean      10.095040                      
system.ruby.LD.latency_hist_seqr::gmean      1.803556                      
system.ruby.LD.latency_hist_seqr::stdev     41.145489                      
system.ruby.LD.latency_hist_seqr         |    11547796     99.81%     99.81% |       14038      0.12%     99.93% |        7348      0.06%    100.00% |         385      0.00%    100.00% |          59      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11569627                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10933513                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.749925                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.414165                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.298995                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8200407     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |     2733106     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10933513                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       636114                      
system.ruby.LD.miss_latency_hist_seqr::mean   153.530688                      
system.ruby.LD.miss_latency_hist_seqr::gmean   117.948002                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.824027                      
system.ruby.LD.miss_latency_hist_seqr    |      614283     96.57%     96.57% |       14038      2.21%     98.77% |        7348      1.16%     99.93% |         385      0.06%     99.99% |          59      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       636114                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4917378                      
system.ruby.ST.latency_hist_seqr::mean       6.997513                      
system.ruby.ST.latency_hist_seqr::gmean      1.601258                      
system.ruby.ST.latency_hist_seqr::stdev     33.210611                      
system.ruby.ST.latency_hist_seqr         |     4910339     99.86%     99.86% |        4123      0.08%     99.94% |        2621      0.05%     99.99% |         178      0.00%    100.00% |         106      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4917378                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4751854                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.684087                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.371789                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.258685                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3668293     77.20%     77.20% |           0      0.00%     77.20% |           0      0.00%     77.20% |     1083561     22.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4751854                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       165524                      
system.ruby.ST.miss_latency_hist_seqr::mean   159.535058                      
system.ruby.ST.miss_latency_hist_seqr::gmean   135.797406                      
system.ruby.ST.miss_latency_hist_seqr::stdev    92.965509                      
system.ruby.ST.miss_latency_hist_seqr    |      158485     95.75%     95.75% |        4123      2.49%     98.24% |        2621      1.58%     99.82% |         178      0.11%     99.93% |         106      0.06%     99.99% |           9      0.01%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       165524                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61113426                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.854085                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.438978                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.110014                      
system.ruby.IFETCH.latency_hist_seqr     |    61092300     99.97%     99.97% |       20257      0.03%    100.00% |         431      0.00%    100.00% |          84      0.00%    100.00% |         175      0.00%    100.00% |         150      0.00%    100.00% |          13      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |          14      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61113426                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61086314                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.783249                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.436110                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.317675                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45137708     73.89%     73.89% |           0      0.00%     73.89% |           0      0.00%     73.89% |    15948606     26.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61086314                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27112                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   161.455186                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   128.882888                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    93.174053                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5986     22.08%     22.08% |       20257     74.72%     96.79% |         431      1.59%     98.38% |          84      0.31%     98.69% |         175      0.65%     99.34% |         150      0.55%     99.89% |          13      0.05%     99.94% |           1      0.00%     99.94% |           1      0.00%     99.95% |          14      0.05%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27112                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       736440                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.531347                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063738                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.373079                      
system.ruby.RMW_Read.latency_hist_seqr   |      734853     99.78%     99.78% |        1529      0.21%     99.99% |          27      0.00%    100.00% |           8      0.00%    100.00% |          12      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       736440                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       734547                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.106494                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050442                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.555105                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      708472     96.45%     96.45% |           0      0.00%     96.45% |           0      0.00%     96.45% |       26075      3.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       734547                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1893                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   166.388273                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   140.159026                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    82.550022                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         306     16.16%     16.16% |        1529     80.77%     96.94% |          27      1.43%     98.36% |           8      0.42%     98.78% |          12      0.63%     99.42% |          10      0.53%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1893                      
system.ruby.Directory_Controller.Fetch   |      158185     25.04%     25.04% |      157706     24.97%     50.01% |      157839     24.99%     75.00% |      157891     25.00%    100.00%
system.ruby.Directory_Controller.Fetch::total       631621                      
system.ruby.Directory_Controller.Data    |       16616     25.18%     25.18% |       16566     25.10%     50.28% |       16352     24.78%     75.06% |       16459     24.94%    100.00%
system.ruby.Directory_Controller.Data::total        65993                      
system.ruby.Directory_Controller.Memory_Data |      158185     25.04%     25.04% |      157706     24.97%     50.01% |      157839     24.99%     75.00% |      157891     25.00%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       631621                      
system.ruby.Directory_Controller.Memory_Ack |       16616     25.18%     25.18% |       16566     25.10%     50.28% |       16352     24.78%     75.06% |       16459     24.94%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        65993                      
system.ruby.Directory_Controller.CleanReplacement |       13892     25.18%     25.18% |       13627     24.70%     49.88% |       13858     25.12%     75.00% |       13794     25.00%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        55171                      
system.ruby.Directory_Controller.I.Fetch |      158185     25.04%     25.04% |      157706     24.97%     50.01% |      157839     24.99%     75.00% |      157891     25.00%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       631621                      
system.ruby.Directory_Controller.M.Data  |       16616     25.18%     25.18% |       16566     25.10%     50.28% |       16352     24.78%     75.06% |       16459     24.94%    100.00%
system.ruby.Directory_Controller.M.Data::total        65993                      
system.ruby.Directory_Controller.M.CleanReplacement |       13892     25.18%     25.18% |       13627     24.70%     49.88% |       13858     25.12%     75.00% |       13794     25.00%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        55171                      
system.ruby.Directory_Controller.IM.Memory_Data |      158185     25.04%     25.04% |      157706     24.97%     50.01% |      157839     24.99%     75.00% |      157891     25.00%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       631621                      
system.ruby.Directory_Controller.MI.Memory_Ack |       16616     25.18%     25.18% |       16566     25.10%     50.28% |       16352     24.78%     75.06% |       16459     24.94%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        65993                      
system.ruby.L1Cache_Controller.Load      |      945887      8.18%      8.18% |      721841      6.24%     14.41% |     1097272      9.48%     23.90% |      838805      7.25%     31.15% |      722614      6.25%     37.39% |        4200      0.04%     37.43% |        4200      0.04%     37.47% |      969552      8.38%     45.85% |      841247      7.27%     53.12% |      615045      5.32%     58.43% |      659135      5.70%     64.13% |      781922      6.76%     70.89% |      785838      6.79%     77.68% |      900317      7.78%     85.46% |     1023074      8.84%     94.31% |      658679      5.69%    100.00%
system.ruby.L1Cache_Controller.Load::total     11569628                      
system.ruby.L1Cache_Controller.Ifetch    |     4840728      7.92%      7.92% |     4009623      6.56%     14.48% |     5273722      8.63%     23.11% |     4415954      7.23%     30.34% |     4011977      6.56%     36.90% |           0      0.00%     36.90% |           0      0.00%     36.90% |     4825561      7.90%     44.80% |     4425669      7.24%     52.04% |     3583116      5.86%     57.90% |     3792429      6.21%     64.11% |     4217743      6.90%     71.01% |     4233068      6.93%     77.94% |     4631814      7.58%     85.52% |     5061732      8.28%     93.80% |     3790304      6.20%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61113440                      
system.ruby.L1Cache_Controller.Store     |      474267      8.39%      8.39% |      353017      6.24%     14.63% |      530376      9.38%     24.01% |      410781      7.27%     31.28% |      353398      6.25%     37.53% |        4200      0.07%     37.60% |        4200      0.07%     37.68% |      466437      8.25%     45.93% |      412195      7.29%     53.22% |      289039      5.11%     58.33% |      322162      5.70%     64.03% |      382592      6.77%     70.80% |      384846      6.81%     77.60% |      441552      7.81%     85.41% |      502957      8.90%     94.31% |      321799      5.69%    100.00%
system.ruby.L1Cache_Controller.Store::total      5653818                      
system.ruby.L1Cache_Controller.Inv       |         400      3.83%      3.83% |         553      5.30%      9.13% |         824      7.89%     17.02% |         510      4.89%     21.91% |         708      6.78%     28.69% |         181      1.73%     30.42% |         199      1.91%     32.33% |         452      4.33%     36.66% |         679      6.50%     43.16% |        1273     12.19%     55.35% |         810      7.76%     63.11% |         750      7.18%     70.30% |         766      7.34%     77.63% |         711      6.81%     84.44% |         925      8.86%     93.30% |         699      6.70%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10440                      
system.ruby.L1Cache_Controller.L1_Replacement |       81492     10.10%     10.10% |       40422      5.01%     15.11% |      101277     12.55%     27.66% |       59733      7.40%     35.06% |       41538      5.15%     40.21% |           0      0.00%     40.21% |           0      0.00%     40.21% |       78704      9.75%     49.96% |       62173      7.70%     57.66% |       19444      2.41%     60.07% |       30948      3.83%     63.91% |       50239      6.23%     70.13% |       51146      6.34%     76.47% |       69715      8.64%     85.11% |       90394     11.20%     96.31% |       29793      3.69%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       807018                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     66.67%     66.67% |           5     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           15                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.86%      2.86% |          50      2.86%      5.72% |          50      2.86%      8.58% |          50      2.86%     11.44% |          52      2.97%     14.42% |         525     30.03%     44.45% |         525     30.03%     74.49% |          52      2.97%     77.46% |          44      2.52%     79.98% |          52      2.97%     82.95% |          52      2.97%     85.93% |          50      2.86%     88.79% |          44      2.52%     91.30% |          50      2.86%     94.16% |          52      2.97%     97.14% |          50      2.86%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1748                      
system.ruby.L1Cache_Controller.Data      |          25      7.25%      7.25% |          25      7.25%     14.49% |          25      7.25%     21.74% |          25      7.25%     28.99% |          25      7.25%     36.23% |           0      0.00%     36.23% |           0      0.00%     36.23% |          24      6.96%     43.19% |          22      6.38%     49.57% |          26      7.54%     57.10% |          25      7.25%     64.35% |          25      7.25%     71.59% |          22      6.38%     77.97% |          25      7.25%     85.22% |          26      7.54%     92.75% |          25      7.25%    100.00%
system.ruby.L1Cache_Controller.Data::total          345                      
system.ruby.L1Cache_Controller.Data_Exclusive |       57810      9.11%      9.11% |       26653      4.20%     13.32% |       96937     15.28%     28.60% |       46757      7.37%     35.97% |       27091      4.27%     40.24% |          20      0.00%     40.24% |          10      0.00%     40.25% |       74991     11.82%     52.07% |       47673      7.52%     59.58% |       15884      2.50%     62.09% |       15951      2.51%     64.60% |       36997      5.83%     70.43% |       37627      5.93%     76.37% |       56761      8.95%     85.32% |       77409     12.20%     97.52% |       15738      2.48%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       634309                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.29%      4.29% |          75      4.29%      8.58% |          75      4.29%     12.87% |          75      4.29%     17.16% |          75      4.29%     21.45% |         344     19.68%     41.13% |         354     20.25%     61.38% |          75      4.29%     65.68% |          75      4.29%     69.97% |          75      4.29%     74.26% |          75      4.29%     78.55% |          75      4.29%     82.84% |          75      4.29%     87.13% |          75      4.29%     91.42% |          75      4.29%     95.71% |          75      4.29%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1748                      
system.ruby.L1Cache_Controller.Data_all_Acks |       25149     13.00%     13.00% |       15204      7.86%     20.85% |        5845      3.02%     23.87% |       14422      7.45%     31.32% |       15890      8.21%     39.53% |         175      0.09%     39.62% |         175      0.09%     39.72% |        5173      2.67%     42.39% |       15967      8.25%     50.64% |        4994      2.58%     53.22% |       16438      8.49%     61.71% |       14712      7.60%     69.32% |       14997      7.75%     77.06% |       14418      7.45%     84.51% |       14473      7.48%     91.99% |       15495      8.01%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       193527                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           2      0.28%      0.84% |         350     48.75%     49.58% |         350     48.75%     98.33% |           3      0.42%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           2      0.28%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          718                      
system.ruby.L1Cache_Controller.Ack_all   |          26      2.46%      2.46% |          26      2.46%      4.91% |          26      2.46%      7.37% |          26      2.46%      9.82% |          26      2.46%     12.28% |         350     33.05%     45.33% |         350     33.05%     78.38% |          25      2.36%     80.74% |          23      2.17%     82.91% |          27      2.55%     85.46% |          26      2.46%     87.91% |          26      2.46%     90.37% |          23      2.17%     92.54% |          26      2.46%     95.00% |          27      2.55%     97.54% |          26      2.46%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1059                      
system.ruby.L1Cache_Controller.WB_Ack    |       79374     10.10%     10.10% |       39127      4.98%     15.08% |       99994     12.73%     27.81% |       58438      7.44%     35.25% |       39435      5.02%     40.27% |           0      0.00%     40.27% |           0      0.00%     40.27% |       77415      9.85%     50.12% |       60074      7.65%     57.77% |       18169      2.31%     60.08% |       28853      3.67%     63.75% |       48947      6.23%     69.98% |       49846      6.34%     76.33% |       68415      8.71%     85.04% |       89072     11.34%     96.37% |       28481      3.63%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       785640                      
system.ruby.L1Cache_Controller.NP.Load   |       57905      9.11%      9.11% |       26731      4.20%     13.31% |       97015     15.26%     28.57% |       46835      7.37%     35.94% |       27169      4.27%     40.21% |         182      0.03%     40.24% |         182      0.03%     40.27% |       75068     11.81%     52.08% |       47751      7.51%     59.59% |       15962      2.51%     62.10% |       16029      2.52%     64.62% |       37075      5.83%     70.45% |       37704      5.93%     76.38% |       56839      8.94%     85.32% |       77487     12.19%     97.51% |       15816      2.49%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       635750                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2487      9.29%      9.29% |        1677      6.27%     15.56% |        1670      6.24%     21.80% |        1678      6.27%     28.07% |        2486      9.29%     37.36% |           0      0.00%     37.36% |           0      0.00%     37.36% |        1676      6.26%     43.62% |        2490      9.30%     52.93% |        1665      6.22%     59.15% |        2479      9.26%     68.41% |        1677      6.27%     74.68% |        1689      6.31%     80.99% |        1685      6.30%     87.29% |        1704      6.37%     93.65% |        1698      6.35%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26761                      
system.ruby.L1Cache_Controller.NP.Store  |       22636     13.58%     13.58% |       13547      8.13%     21.71% |        4123      2.47%     24.18% |       12753      7.65%     31.83% |       13418      8.05%     39.88% |         175      0.10%     39.98% |         175      0.10%     40.09% |        3494      2.10%     42.18% |       13467      8.08%     50.26% |        3352      2.01%     52.27% |       13976      8.38%     60.66% |       13022      7.81%     68.47% |       13286      7.97%     76.44% |       12726      7.63%     84.07% |       12738      7.64%     91.71% |       13815      8.29%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       166703                      
system.ruby.L1Cache_Controller.NP.Inv    |         292      3.98%      3.98% |         454      6.18%     10.16% |         568      7.74%     17.90% |         381      5.19%     23.09% |         560      7.63%     30.72% |           0      0.00%     30.72% |           0      0.00%     30.72% |         345      4.70%     35.42% |         497      6.77%     42.19% |         690      9.40%     51.59% |         612      8.34%     59.92% |         580      7.90%     67.82% |         562      7.66%     75.48% |         567      7.72%     83.20% |         678      9.24%     92.44% |         555      7.56%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7341                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          31      8.83%      8.83% |           2      0.57%      9.40% |          74     21.08%     30.48% |          13      3.70%     34.19% |           8      2.28%     36.47% |           0      0.00%     36.47% |           0      0.00%     36.47% |          25      7.12%     43.59% |          29      8.26%     51.85% |           0      0.00%     51.85% |           5      1.42%     53.28% |          35      9.97%     63.25% |          42     11.97%     75.21% |          29      8.26%     83.48% |          54     15.38%     98.86% |           4      1.14%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          351                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          34      9.04%      9.04% |          10      2.66%     11.70% |          63     16.76%     28.46% |          17      4.52%     32.98% |          11      2.93%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |          24      6.38%     42.29% |          36      9.57%     51.86% |           0      0.00%     51.86% |           6      1.60%     53.46% |          33      8.78%     62.23% |          43     11.44%     73.67% |          35      9.31%     82.98% |          56     14.89%     97.87% |           8      2.13%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          376                      
system.ruby.L1Cache_Controller.S.Load    |         505      3.44%      3.44% |         522      3.56%      7.00% |         522      3.56%     10.55% |         522      3.56%     14.11% |         522      3.56%     17.66% |        3664     24.96%     42.63% |        3726     25.38%     68.01% |         521      3.55%     71.56% |         522      3.56%     75.11% |         522      3.56%     78.67% |         522      3.56%     82.23% |         522      3.56%     85.78% |         521      3.55%     89.33% |         522      3.56%     92.89% |         522      3.56%     96.44% |         522      3.56%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14679                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4838209      7.92%      7.92% |     4007943      6.56%     14.48% |     5271977      8.63%     23.11% |     4414262      7.23%     30.34% |     4009482      6.56%     36.90% |           0      0.00%     36.90% |           0      0.00%     36.90% |     4823859      7.90%     44.80% |     4423149      7.24%     52.04% |     3581450      5.86%     57.90% |     3789944      6.20%     64.11% |     4216030      6.90%     71.01% |     4231336      6.93%     77.94% |     4630099      7.58%     85.51% |     5059973      8.28%     93.80% |     3788601      6.20%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61086314                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         108      4.04%      4.04% |          97      3.63%      7.67% |         256      9.58%     17.25% |         128      4.79%     22.04% |         146      5.46%     27.50% |         181      6.77%     34.27% |         199      7.44%     41.71% |         107      4.00%     45.72% |         182      6.81%     52.53% |         224      8.38%     60.91% |         162      6.06%     66.97% |         161      6.02%     72.99% |         203      7.59%     80.58% |         144      5.39%     85.97% |         247      9.24%     95.21% |         128      4.79%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2673                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2084      9.92%      9.92% |        1285      6.12%     16.04% |        1220      5.81%     21.85% |        1278      6.09%     27.94% |        2092      9.96%     37.90% |           0      0.00%     37.90% |           0      0.00%     37.90% |        1265      6.02%     43.92% |        2063      9.82%     53.74% |        1275      6.07%     59.81% |        2089      9.95%     69.76% |        1259      5.99%     75.75% |        1257      5.99%     81.74% |        1265      6.02%     87.76% |        1266      6.03%     93.79% |        1304      6.21%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        21002                      
system.ruby.L1Cache_Controller.E.Load    |      284847      7.33%      7.33% |      288200      7.42%     14.75% |      274381      7.06%     21.81% |      289986      7.46%     29.27% |      272863      7.02%     36.29% |         172      0.00%     36.30% |         110      0.00%     36.30% |      277490      7.14%     43.44% |      268680      6.91%     50.35% |      283710      7.30%     57.65% |      273059      7.03%     64.68% |      264684      6.81%     71.49% |      291617      7.50%     79.00% |      275276      7.08%     86.08% |      274992      7.08%     93.16% |      265889      6.84%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3885956                      
system.ruby.L1Cache_Controller.E.Store   |       46226      9.83%      9.83% |       15060      3.20%     13.04% |       84523     17.98%     31.01% |       35062      7.46%     38.47% |       15302      3.25%     41.72% |           0      0.00%     41.72% |           0      0.00%     41.72% |       63321     13.47%     55.19% |       35337      7.52%     62.71% |        4375      0.93%     63.64% |        4364      0.93%     64.57% |       25410      5.40%     69.97% |       25894      5.51%     75.48% |       45200      9.61%     85.09% |       65755     13.99%     99.08% |        4329      0.92%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       470158                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      3.23%      3.23% |           0      0.00%      3.23% |           0      0.00%      3.23% |           0      0.00%      3.23% |           0      0.00%      3.23% |          53     85.48%     88.71% |           2      3.23%     91.94% |           1      1.61%     93.55% |           1      1.61%     95.16% |           0      0.00%     95.16% |           0      0.00%     95.16% |           3      4.84%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           62                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11394      7.05%      7.05% |       11408      7.06%     14.12% |       12230      7.57%     21.69% |       11507      7.12%     28.82% |       11601      7.18%     36.00% |           0      0.00%     36.00% |           0      0.00%     36.00% |       11478      7.11%     43.10% |       12152      7.52%     50.63% |       11322      7.01%     57.64% |       11401      7.06%     64.70% |       11397      7.06%     71.75% |       11557      7.16%     78.91% |       11374      7.04%     85.95% |       11467      7.10%     93.05% |       11221      6.95%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       161509                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     66.67%     66.67% |           5     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           15                      
system.ruby.L1Cache_Controller.M.Load    |      602630      8.57%      8.57% |      406388      5.78%     14.35% |      725354     10.31%     24.66% |      501462      7.13%     31.79% |      422060      6.00%     37.79% |           0      0.00%     37.79% |           0      0.00%     37.79% |      616473      8.77%     46.56% |      524294      7.45%     54.01% |      314851      4.48%     58.49% |      369525      5.25%     63.74% |      479641      6.82%     70.56% |      455996      6.48%     77.05% |      567680      8.07%     85.12% |      670072      9.53%     94.65% |      376452      5.35%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7032878                      
system.ruby.L1Cache_Controller.M.Store   |      405404      8.08%      8.08% |      324409      6.47%     14.55% |      441729      8.81%     23.35% |      362965      7.24%     30.59% |      324677      6.47%     37.06% |        3675      0.07%     37.14% |        3675      0.07%     37.21% |      399621      7.97%     45.18% |      363390      7.24%     52.42% |      281311      5.61%     58.03% |      303821      6.06%     64.09% |      344159      6.86%     70.95% |      345665      6.89%     77.84% |      383625      7.65%     85.48% |      424463      8.46%     93.95% |      303654      6.05%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5016243                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           2      0.55%      0.55% |           0      0.00%      0.55% |           1      0.27%      0.82% |           0      0.00%      0.82% |           0      0.00%      0.82% |           0      0.00%      0.82% |           0      0.00%      0.82% |           0      0.00%      0.82% |         306     84.07%     84.89% |          34      9.34%     94.23% |           8      2.20%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |          13      3.57%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          364                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       67980     10.89%     10.89% |       27719      4.44%     15.33% |       87764     14.06%     29.39% |       46931      7.52%     36.91% |       27834      4.46%     41.37% |           0      0.00%     41.37% |           0      0.00%     41.37% |       65937     10.56%     51.94% |       47922      7.68%     59.62% |        6847      1.10%     60.71% |       17452      2.80%     63.51% |       37550      6.02%     69.53% |       38289      6.13%     75.66% |       57041      9.14%     84.80% |       77605     12.43%     97.23% |       17260      2.77%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       624131                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.86%      2.86% |          50      2.86%      5.72% |          50      2.86%      8.58% |          50      2.86%     11.44% |          52      2.97%     14.42% |         525     30.03%     44.45% |         525     30.03%     74.49% |          52      2.97%     77.46% |          44      2.52%     79.98% |          52      2.97%     82.95% |          52      2.97%     85.93% |          50      2.86%     88.79% |          44      2.52%     91.30% |          50      2.86%     94.16% |          52      2.97%     97.14% |          50      2.86%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1748                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       57810      9.11%      9.11% |       26653      4.20%     13.32% |       96937     15.28%     28.60% |       46757      7.37%     35.97% |       27091      4.27%     40.24% |          20      0.00%     40.24% |          10      0.00%     40.25% |       74991     11.82%     52.07% |       47673      7.52%     59.58% |       15884      2.50%     62.09% |       15951      2.51%     64.60% |       36997      5.83%     70.43% |       37627      5.93%     76.37% |       56761      8.95%     85.32% |       77409     12.20%     97.52% |       15738      2.48%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       634309                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.29%      4.29% |          75      4.29%      8.58% |          75      4.29%     12.87% |          75      4.29%     17.16% |          75      4.29%     21.45% |         344     19.68%     41.13% |         354     20.25%     61.38% |          75      4.29%     65.68% |          75      4.29%     69.97% |          75      4.29%     74.26% |          75      4.29%     78.55% |          75      4.29%     82.84% |          75      4.29%     87.13% |          75      4.29%     91.42% |          75      4.29%     95.71% |          75      4.29%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1748                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2538      9.34%      9.34% |        1682      6.19%     15.53% |        1747      6.43%     21.96% |        1694      6.24%     28.20% |        2497      9.19%     37.39% |           0      0.00%     37.39% |           0      0.00%     37.39% |        1703      6.27%     43.66% |        2522      9.28%     52.94% |        1668      6.14%     59.08% |        2487      9.15%     68.23% |        1715      6.31%     74.54% |        1733      6.38%     80.92% |        1717      6.32%     87.24% |        1761      6.48%     93.72% |        1705      6.28%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27169                      
system.ruby.L1Cache_Controller.IM.Data   |          25      7.25%      7.25% |          25      7.25%     14.49% |          25      7.25%     21.74% |          25      7.25%     28.99% |          25      7.25%     36.23% |           0      0.00%     36.23% |           0      0.00%     36.23% |          24      6.96%     43.19% |          22      6.38%     49.57% |          26      7.54%     57.10% |          25      7.25%     64.35% |          25      7.25%     71.59% |          22      6.38%     77.97% |          25      7.25%     85.22% |          26      7.54%     92.75% |          25      7.25%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          345                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       22611     13.59%     13.59% |       13522      8.13%     21.72% |        4098      2.46%     24.18% |       12728      7.65%     31.83% |       13393      8.05%     39.89% |         175      0.11%     39.99% |         175      0.11%     40.10% |        3470      2.09%     42.18% |       13445      8.08%     50.26% |        3326      2.00%     52.26% |       13951      8.39%     60.65% |       12997      7.81%     68.46% |       13264      7.97%     76.43% |       12701      7.63%     84.07% |       12712      7.64%     91.71% |       13790      8.29%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       166358                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          26      2.46%      2.46% |          26      2.46%      4.91% |          26      2.46%      7.37% |          26      2.46%      9.82% |          26      2.46%     12.28% |         350     33.05%     45.33% |         350     33.05%     78.38% |          25      2.36%     80.74% |          23      2.17%     82.91% |          27      2.55%     85.46% |          26      2.46%     87.91% |          26      2.46%     90.37% |          23      2.17%     92.54% |          26      2.46%     95.00% |          27      2.55%     97.54% |          26      2.46%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1059                      
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            1                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       79374     10.10%     10.10% |       39127      4.98%     15.08% |       99994     12.73%     27.81% |       58438      7.44%     35.25% |       39435      5.02%     40.27% |           0      0.00%     40.27% |           0      0.00%     40.27% |       77415      9.85%     50.12% |       60074      7.65%     57.77% |       18169      2.31%     60.08% |       28853      3.67%     63.75% |       48947      6.23%     69.98% |       49846      6.34%     76.33% |       68415      8.71%     85.04% |       89072     11.34%     96.37% |       28481      3.63%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       785640                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1597      5.89%      5.89% |        1513      5.58%     11.47% |        1747      6.44%     17.91% |        1357      5.01%     22.92% |        1707      6.30%     29.22% |        1440      5.31%     34.53% |        1497      5.52%     40.05% |        1413      5.21%     45.26% |        1520      5.61%     50.87% |        1290      4.76%     55.62% |        1437      5.30%     60.93% |        1430      5.27%     66.20% |        1382      5.10%     71.30% |        1437      5.30%     76.60% |        4902     18.08%     94.68% |        1443      5.32%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27112                      
system.ruby.L2Cache_Controller.L1_GETS   |       39624      6.23%      6.23% |       39550      6.22%     12.45% |       39143      6.15%     18.60% |       39749      6.25%     24.85% |       39159      6.16%     31.00% |       39269      6.17%     37.18% |       39407      6.19%     43.37% |       39668      6.24%     49.61% |       39859      6.27%     55.87% |       39383      6.19%     62.07% |       39732      6.25%     68.31% |       40551      6.37%     74.69% |       41518      6.53%     81.21% |       40379      6.35%     87.56% |       40027      6.29%     93.85% |       39096      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       636114                      
system.ruby.L2Cache_Controller.L1_GETX   |       10286      6.17%      6.17% |       10466      6.28%     12.45% |       10478      6.29%     18.73% |       10389      6.23%     24.97% |       10419      6.25%     31.22% |       10318      6.19%     37.41% |       10283      6.17%     43.57% |       10443      6.26%     49.84% |       10302      6.18%     56.02% |       10325      6.19%     62.21% |       10352      6.21%     68.42% |       10292      6.17%     74.60% |       11449      6.87%     81.46% |       10207      6.12%     87.59% |       10319      6.19%     93.78% |       10375      6.22%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       166703                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48902      6.22%      6.22% |       49008      6.24%     12.46% |       48559      6.18%     18.64% |       49074      6.25%     24.89% |       48516      6.18%     31.06% |       48467      6.17%     37.23% |       48570      6.18%     43.42% |       48994      6.24%     49.65% |       49045      6.24%     55.90% |       48581      6.18%     62.08% |       48979      6.23%     68.31% |       49731      6.33%     74.64% |       51904      6.61%     81.25% |       49506      6.30%     87.55% |       49338      6.28%     93.83% |       48466      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       785640                      
system.ruby.L2Cache_Controller.L2_Replacement |        4131      6.29%      6.29% |        4126      6.28%     12.58% |        4018      6.12%     18.70% |        4111      6.26%     24.96% |        4080      6.21%     31.17% |        4106      6.25%     37.43% |        4075      6.21%     43.64% |        4065      6.19%     49.83% |        4180      6.37%     56.20% |        4070      6.20%     62.40% |        4043      6.16%     68.55% |        4086      6.22%     74.78% |        4143      6.31%     81.09% |        4172      6.36%     87.44% |        4130      6.29%     93.73% |        4113      6.27%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        65649                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3470      6.25%      6.25% |        3421      6.16%     12.41% |        3383      6.09%     18.51% |        3421      6.16%     24.67% |        3358      6.05%     30.72% |        3473      6.26%     36.97% |        3509      6.32%     43.29% |        3518      6.34%     49.63% |        3582      6.45%     56.08% |        3281      5.91%     61.99% |        3425      6.17%     68.16% |        3432      6.18%     74.35% |        3564      6.42%     80.77% |        3544      6.38%     87.15% |        3627      6.53%     93.68% |        3507      6.32%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        55515                      
system.ruby.L2Cache_Controller.Mem_Data  |       39536      6.26%      6.26% |       39385      6.24%     12.49% |       39284      6.22%     18.71% |       39448      6.25%     24.96% |       39303      6.22%     31.18% |       39460      6.25%     37.43% |       39482      6.25%     43.68% |       39513      6.26%     49.94% |       39700      6.29%     56.22% |       39220      6.21%     62.43% |       39386      6.24%     68.67% |       39412      6.24%     74.91% |       39646      6.28%     81.18% |       39641      6.28%     87.46% |       39687      6.28%     93.74% |       39518      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       631621                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7601      6.27%      6.27% |        7547      6.23%     12.50% |        7401      6.11%     18.61% |        7532      6.22%     24.83% |        7438      6.14%     30.97% |        7579      6.26%     37.22% |        7584      6.26%     43.48% |        7583      6.26%     49.74% |        7762      6.41%     56.14% |        7351      6.07%     62.21% |        7468      6.16%     68.38% |        7518      6.20%     74.58% |        7707      6.36%     80.94% |        7716      6.37%     87.31% |        7757      6.40%     93.71% |        7620      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       121164                      
system.ruby.L2Cache_Controller.WB_Data   |          90      4.26%      4.26% |          91      4.31%      8.57% |         119      5.63%     14.20% |         116      5.49%     19.70% |         120      5.68%     25.38% |         162      7.67%     33.05% |         165      7.81%     40.86% |         162      7.67%     48.53% |         159      7.53%     56.06% |         163      7.72%     63.78% |         148      7.01%     70.79% |         151      7.15%     77.94% |         133      6.30%     84.23% |         137      6.49%     90.72% |          95      4.50%     95.22% |         101      4.78%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2112                      
system.ruby.L2Cache_Controller.Ack       |           2     11.76%     11.76% |           1      5.88%     17.65% |           0      0.00%     17.65% |           3     17.65%     35.29% |           0      0.00%     35.29% |           1      5.88%     41.18% |           3     17.65%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           0      0.00%     70.59% |           1      5.88%     76.47% |           0      0.00%     76.47% |           2     11.76%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack::total           17                      
system.ruby.L2Cache_Controller.Ack_all   |         532      5.91%      5.91% |         581      6.46%     12.37% |         599      6.66%     19.03% |         519      5.77%     24.80% |         545      6.06%     30.86% |         608      6.76%     37.62% |         602      6.69%     44.31% |         551      6.12%     50.43% |         617      6.86%     57.29% |         440      4.89%     62.18% |         514      5.71%     67.90% |         557      6.19%     74.09% |         565      6.28%     80.37% |         579      6.44%     86.81% |         649      7.21%     94.02% |         538      5.98%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         8996                      
system.ruby.L2Cache_Controller.Unblock   |          70      4.00%      4.00% |          70      4.00%      8.01% |          98      5.61%     13.62% |          98      5.61%     19.22% |          98      5.61%     24.83% |         140      8.01%     32.84% |         140      8.01%     40.85% |         140      8.01%     48.86% |         136      7.78%     56.64% |         136      7.78%     64.42% |         126      7.21%     71.62% |         132      7.55%     79.18% |         112      6.41%     85.58% |         112      6.41%     91.99% |          70      4.00%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1748                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49868      6.22%      6.22% |       49974      6.23%     12.45% |       49551      6.18%     18.63% |       50068      6.25%     24.88% |       49508      6.18%     31.05% |       49503      6.17%     37.23% |       49606      6.19%     43.42% |       50027      6.24%     49.66% |       50069      6.25%     55.90% |       49614      6.19%     62.09% |       50014      6.24%     68.33% |       50767      6.33%     74.66% |       52911      6.60%     81.26% |       50513      6.30%     87.56% |       50304      6.27%     93.83% |       49429      6.17%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       801726                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1352      6.38%      6.38% |        1353      6.39%     12.77% |        1493      7.05%     19.82% |        1289      6.08%     25.90% |        1350      6.37%     32.27% |        1337      6.31%     38.59% |        1280      6.04%     44.63% |        1288      6.08%     50.71% |        1369      6.46%     57.17% |        1161      5.48%     62.65% |        1250      5.90%     68.55% |        1266      5.98%     74.53% |        1234      5.83%     80.35% |        1303      6.15%     86.50% |        1516      7.16%     93.66% |        1343      6.34%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21184                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29181      6.27%      6.27% |       28949      6.22%     12.48% |       28672      6.16%     18.64% |       29085      6.24%     24.88% |       28866      6.20%     31.08% |       29056      6.24%     37.32% |       29132      6.26%     43.57% |       29150      6.26%     49.83% |       29311      6.29%     56.13% |       29058      6.24%     62.37% |       29099      6.25%     68.61% |       29153      6.26%     74.87% |       29418      6.32%     81.19% |       29315      6.29%     87.48% |       29143      6.26%     93.74% |       29148      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       465736                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9003      6.22%      6.22% |        9083      6.28%     12.50% |        9119      6.30%     18.80% |        9074      6.27%     25.07% |        9087      6.28%     31.35% |        9067      6.27%     37.62% |        9070      6.27%     43.89% |        9075      6.27%     50.16% |        9020      6.23%     56.39% |        9001      6.22%     62.61% |        9037      6.25%     68.86% |        8993      6.21%     75.07% |        8994      6.22%     81.29% |        9023      6.24%     87.52% |        9028      6.24%     93.76% |        9027      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       144701                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         231      3.93%      3.93% |         160      2.72%      6.66% |         254      4.33%     10.98% |          68      1.16%     12.14% |         357      6.08%     18.22% |         103      1.75%     19.98% |         217      3.70%     23.67% |         125      2.13%     25.80% |         137      2.33%     28.13% |         115      1.96%     30.09% |         187      3.18%     33.28% |         164      2.79%     36.07% |         148      2.52%     38.59% |         134      2.28%     40.87% |        3372     57.43%     98.30% |         100      1.70%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5872                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     24.56%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |          12     21.05%     45.61% |          14     24.56%     70.18% |           0      0.00%     70.18% |           0      0.00%     70.18% |           0      0.00%     70.18% |          17     29.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           57                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      4.01%      4.01% |          14      4.01%      8.02% |          28      8.02%     16.05% |          28      8.02%     24.07% |          28      8.02%     32.09% |          28      8.02%     40.11% |          28      8.02%     48.14% |          28      8.02%     56.16% |          26      7.45%     63.61% |          26      7.45%     71.06% |          21      6.02%     77.08% |          24      6.88%     83.95% |          14      4.01%     87.97% |          14      4.01%     91.98% |          14      4.01%     95.99% |          14      4.01%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          349                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2     11.76%     11.76% |           1      5.88%     17.65% |           0      0.00%     17.65% |           3     17.65%     35.29% |           0      0.00%     35.29% |           1      5.88%     41.18% |           3     17.65%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           0      0.00%     70.59% |           1      5.88%     76.47% |           0      0.00%     76.47% |           2     11.76%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           17                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         527      5.91%      5.91% |         576      6.46%     12.37% |         595      6.67%     19.04% |         509      5.71%     24.75% |         537      6.02%     30.77% |         602      6.75%     37.52% |         597      6.70%     44.22% |         544      6.10%     50.32% |         614      6.89%     57.21% |         438      4.91%     62.12% |         507      5.69%     67.80% |         554      6.21%     74.02% |         559      6.27%     80.28% |         575      6.45%     86.73% |         646      7.24%     93.98% |         537      6.02%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         8917                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10373      6.15%      6.15% |       10531      6.25%     12.40% |       10359      6.15%     18.55% |       10566      6.27%     24.81% |       10195      6.05%     30.86% |       10073      5.98%     36.84% |       10135      6.01%     42.85% |       10378      6.16%     49.01% |       10400      6.17%     55.17% |       10175      6.04%     61.21% |       10507      6.23%     67.44% |       11266      6.68%     74.13% |       11988      7.11%     81.24% |       10935      6.49%     87.73% |       10814      6.42%     94.14% |        9878      5.86%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       168573                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1269      5.86%      5.86% |        1369      6.33%     12.19% |        1331      6.15%     18.34% |        1287      5.95%     24.29% |        1304      6.03%     30.32% |        1223      5.65%     35.97% |        1185      5.48%     41.45% |        1340      6.19%     47.64% |        1254      5.80%     53.43% |        1296      5.99%     59.42% |        1287      5.95%     65.37% |        1271      5.87%     71.25% |        2441     11.28%     82.53% |        1170      5.41%     87.93% |        1277      5.90%     93.83% |        1334      6.17%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        21638                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4126      6.29%      6.29% |        4120      6.28%     12.58% |        4010      6.12%     18.69% |        4103      6.26%     24.95% |        4074      6.21%     31.16% |        4101      6.25%     37.42% |        4068      6.20%     43.62% |        4056      6.19%     49.81% |        4178      6.37%     56.18% |        4068      6.20%     62.38% |        4039      6.16%     68.54% |        4081      6.22%     74.77% |        4137      6.31%     81.08% |        4169      6.36%     87.43% |        4127      6.29%     93.73% |        4112      6.27%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        65569                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2923      6.32%      6.32% |        2825      6.11%     12.43% |        2771      5.99%     18.43% |        2892      6.26%     24.68% |        2797      6.05%     30.73% |        2848      6.16%     36.89% |        2889      6.25%     43.14% |        2954      6.39%     49.53% |        2944      6.37%     55.89% |        2816      6.09%     61.99% |        2893      6.26%     68.24% |        2861      6.19%     74.43% |        2984      6.45%     80.88% |        2943      6.37%     87.25% |        2956      6.39%     93.64% |        2939      6.36%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        46235                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      4.00%      4.00% |          70      4.00%      8.01% |          98      5.61%     13.62% |          98      5.61%     19.22% |          98      5.61%     24.83% |         140      8.01%     32.84% |         140      8.01%     40.85% |         140      8.01%     48.86% |         136      7.78%     56.64% |         136      7.78%     64.42% |         126      7.21%     71.62% |         132      7.55%     79.18% |         112      6.41%     85.58% |         112      6.41%     91.99% |          70      4.00%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1748                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     13.33%     13.33% |           2     13.33%     26.67% |           7     46.67%     73.33% |           4     26.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48902      6.22%      6.22% |       49008      6.24%     12.46% |       48559      6.18%     18.64% |       49074      6.25%     24.89% |       48516      6.18%     31.06% |       48467      6.17%     37.23% |       48570      6.18%     43.42% |       48994      6.24%     49.65% |       49045      6.24%     55.90% |       48581      6.18%     62.08% |       48979      6.23%     68.31% |       49731      6.33%     74.64% |       51904      6.61%     81.25% |       49506      6.30%     87.55% |       49338      6.28%     93.83% |       48466      6.17%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       785640                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           3      4.76%      4.76% |           5      7.94%     12.70% |           8     12.70%     25.40% |           5      7.94%     33.33% |           6      9.52%     42.86% |           4      6.35%     49.21% |           4      6.35%     55.56% |           8     12.70%     68.25% |           1      1.59%     69.84% |           2      3.17%     73.02% |           3      4.76%     77.78% |           5      7.94%     85.71% |           4      6.35%     92.06% |           2      3.17%     95.24% |           2      3.17%     98.41% |           1      1.59%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           63                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          20      5.51%      5.51% |          20      5.51%     11.02% |          17      4.68%     15.70% |          20      5.51%     21.21% |          24      6.61%     27.82% |          23      6.34%     34.16% |          23      6.34%     40.50% |          20      5.51%     46.01% |          24      6.61%     52.62% |          27      7.44%     60.06% |          25      6.89%     66.94% |          17      4.68%     71.63% |          21      5.79%     77.41% |          26      7.16%     84.57% |          25      6.89%     91.46% |          31      8.54%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          363                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7601      6.27%      6.27% |        7547      6.23%     12.50% |        7401      6.11%     18.61% |        7532      6.22%     24.83% |        7438      6.14%     30.97% |        7579      6.26%     37.22% |        7584      6.26%     43.48% |        7583      6.26%     49.74% |        7762      6.41%     56.14% |        7351      6.07%     62.21% |        7468      6.16%     68.38% |        7518      6.20%     74.58% |        7707      6.36%     80.94% |        7716      6.37%     87.31% |        7757      6.40%     93.71% |        7620      6.29%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       121164                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           1      5.00%      5.00% |           4     20.00%     25.00% |           0      0.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           2     10.00%     45.00% |           3     15.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           0      0.00%     70.00% |           2     10.00%     80.00% |           2     10.00%     90.00% |           0      0.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           20                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           3      6.98%      6.98% |           4      9.30%     16.28% |           4      9.30%     25.58% |           5     11.63%     37.21% |           5     11.63%     48.84% |           3      6.98%     55.81% |           2      4.65%     60.47% |           5     11.63%     72.09% |           0      0.00%     72.09% |           1      2.33%     74.42% |           3      6.98%     81.40% |           3      6.98%     88.37% |           2      4.65%     93.02% |           2      4.65%     97.67% |           1      2.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           43                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          20      5.81%      5.81% |          20      5.81%     11.63% |          17      4.94%     16.57% |          18      5.23%     21.80% |          21      6.10%     27.91% |          21      6.10%     34.01% |          23      6.69%     40.70% |          19      5.52%     46.22% |          22      6.40%     52.62% |          26      7.56%     60.17% |          22      6.40%     66.57% |          17      4.94%     71.51% |          19      5.52%     77.03% |          25      7.27%     84.30% |          24      6.98%     91.28% |          30      8.72%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          344                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     10.53%     10.53% |           3     15.79%     26.32% |           2     10.53%     36.84% |           0      0.00%     36.84% |           1      5.26%     42.11% |           2     10.53%     52.63% |           1      5.26%     57.89% |           3     15.79%     73.68% |           0      0.00%     73.68% |           2     10.53%     84.21% |           1      5.26%     89.47% |           1      5.26%     94.74% |           1      5.26%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           19                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         527      5.91%      5.91% |         576      6.46%     12.37% |         595      6.67%     19.04% |         509      5.71%     24.75% |         537      6.02%     30.77% |         602      6.75%     37.52% |         597      6.70%     44.22% |         544      6.10%     50.32% |         614      6.89%     57.21% |         438      4.91%     62.12% |         507      5.69%     67.80% |         554      6.21%     74.02% |         559      6.27%     80.28% |         575      6.45%     86.73% |         646      7.24%     93.98% |         537      6.02%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         8917                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2     11.76%     11.76% |           1      5.88%     17.65% |           0      0.00%     17.65% |           3     17.65%     35.29% |           0      0.00%     35.29% |           1      5.88%     41.18% |           3     17.65%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           0      0.00%     70.59% |           1      5.88%     76.47% |           0      0.00%     76.47% |           2     11.76%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           17                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2     11.76%     11.76% |           1      5.88%     17.65% |           0      0.00%     17.65% |           3     17.65%     35.29% |           0      0.00%     35.29% |           1      5.88%     41.18% |           3     17.65%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           0      0.00%     70.59% |           1      5.88%     76.47% |           0      0.00%     76.47% |           2     11.76%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           17                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29181      6.27%      6.27% |       28949      6.22%     12.48% |       28672      6.16%     18.64% |       29085      6.24%     24.88% |       28866      6.20%     31.08% |       29056      6.24%     37.32% |       29132      6.26%     43.57% |       29150      6.26%     49.83% |       29311      6.29%     56.13% |       29058      6.24%     62.37% |       29099      6.25%     68.61% |       29153      6.26%     74.87% |       29418      6.32%     81.19% |       29315      6.29%     87.48% |       29143      6.26%     93.74% |       29148      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       465736                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1352      6.38%      6.38% |        1353      6.39%     12.77% |        1493      7.05%     19.82% |        1289      6.08%     25.90% |        1350      6.37%     32.27% |        1337      6.31%     38.59% |        1280      6.04%     44.63% |        1288      6.08%     50.71% |        1369      6.46%     57.17% |        1161      5.48%     62.65% |        1250      5.90%     68.55% |        1266      5.98%     74.53% |        1234      5.83%     80.35% |        1303      6.15%     86.50% |        1516      7.16%     93.66% |        1343      6.34%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21184                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9003      6.22%      6.22% |        9083      6.28%     12.50% |        9119      6.30%     18.80% |        9074      6.27%     25.07% |        9087      6.28%     31.35% |        9067      6.27%     37.62% |        9070      6.27%     43.89% |        9075      6.27%     50.16% |        9020      6.23%     56.39% |        9001      6.22%     62.61% |        9037      6.25%     68.86% |        8993      6.21%     75.07% |        8994      6.22%     81.29% |        9023      6.24%     87.52% |        9028      6.24%     93.76% |        9027      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       144701                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.95%      3.95% |          42      3.95%      7.90% |          70      6.59%     14.49% |          56      5.27%     19.76% |          56      5.27%     25.02% |          84      7.90%     32.93% |          84      7.90%     40.83% |          84      7.90%     48.73% |          82      7.71%     56.44% |          82      7.71%     64.16% |          77      7.24%     71.40% |          80      7.53%     78.93% |          70      6.59%     85.51% |          70      6.59%     92.10% |          42      3.95%     96.05% |          42      3.95%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1063                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49826      6.22%      6.22% |       49932      6.24%     12.46% |       49481      6.18%     18.64% |       50012      6.25%     24.89% |       49452      6.18%     31.06% |       49419      6.17%     37.23% |       49522      6.19%     43.42% |       49943      6.24%     49.66% |       49987      6.24%     55.90% |       49532      6.19%     62.09% |       49937      6.24%     68.32% |       50687      6.33%     74.65% |       52841      6.60%     81.25% |       50443      6.30%     87.55% |       50262      6.28%     93.83% |       49387      6.17%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       800663                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.04%      4.04% |          68      3.92%      7.96% |          96      5.54%     13.49% |          96      5.54%     19.03% |          98      5.65%     24.68% |         139      8.02%     32.70% |         139      8.02%     40.72% |         140      8.07%     48.79% |         134      7.73%     56.52% |         136      7.84%     64.36% |         124      7.15%     71.51% |         132      7.61%     79.12% |         111      6.40%     85.52% |         112      6.46%     91.98% |          70      4.04%     96.02% |          69      3.98%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1734                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           2     14.29%     14.29% |           2     14.29%     28.57% |           2     14.29%     42.86% |           0      0.00%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           0      0.00%     57.14% |           2     14.29%     71.43% |           0      0.00%     71.43% |           2     14.29%     85.71% |           0      0.00%     85.71% |           1      7.14%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           14                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           2     14.29%     14.29% |           2     14.29%     28.57% |           2     14.29%     42.86% |           0      0.00%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           0      0.00%     57.14% |           2     14.29%     71.43% |           0      0.00%     71.43% |           2     14.29%     85.71% |           0      0.00%     85.71% |           1      7.14%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           14                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.04%      4.04% |          68      3.92%      7.96% |          96      5.54%     13.49% |          96      5.54%     19.03% |          98      5.65%     24.68% |         139      8.02%     32.70% |         139      8.02%     40.72% |         140      8.07%     48.79% |         134      7.73%     56.52% |         136      7.84%     64.36% |         124      7.15%     71.51% |         132      7.61%     79.12% |         111      6.40%     85.52% |         112      6.46%     91.98% |          70      4.04%     96.02% |          69      3.98%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1734                      

---------- End Simulation Statistics   ----------
