
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035739                       # Number of seconds simulated
sim_ticks                                 35739095505                       # Number of ticks simulated
final_tick                               562705458690                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 306262                       # Simulator instruction rate (inst/s)
host_op_rate                                   386315                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2485690                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926136                       # Number of bytes of host memory used
host_seconds                                 14377.94                       # Real time elapsed on the host
sim_insts                                  4403418696                       # Number of instructions simulated
sim_ops                                    5554409006                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1573120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       505344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       463232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       766336                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3315456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1891072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1891072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12290                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3948                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3619                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5987                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25902                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14774                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14774                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44016783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14139809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12961492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21442512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                92768324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46560                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             207728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52913259                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52913259                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52913259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44016783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14139809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12961492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21442512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145681583                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85705266                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31087509                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25265084                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2123095                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13117977                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12134115                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3283538                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89970                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31215561                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172389529                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31087509                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15417653                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37923113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11389318                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6176989                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15289834                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       914186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84534949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.519715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46611836     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333309      3.94%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689378      3.18%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550803      7.75%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1767466      2.09%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2286218      2.70%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653213      1.96%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          922572      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18720154     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84534949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362726                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011423                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32656536                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5988751                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36467643                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244703                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9177314                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310842                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42314                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206118338                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82148                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9177314                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35046170                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1326162                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1145290                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34266191                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3573820                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198829534                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29896                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1480676                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112537                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1300                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278398441                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928234907                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928234907                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107702821                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40471                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22635                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9800451                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18545762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9434453                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147691                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3040173                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188051060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38892                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149401877                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290276                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64950906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198418606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5824                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84534949                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887745                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29187457     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18257355     21.60%     56.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11931009     14.11%     70.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8854109     10.47%     80.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7622054      9.02%     89.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3946043      4.67%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380017      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633596      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       723309      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84534949                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874690     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177534     14.44%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177380     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124473968     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125340      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14840334      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7945701      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149401877                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.743205                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229611                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384858588                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253041501                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145591820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150631488                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559187                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7311791                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2875                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          645                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2408677                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9177314                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         551412                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81157                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188089952                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       414018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18545762                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9434453                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22358                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          645                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1272041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190663                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462704                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147022481                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917675                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379394                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21653911                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20738736                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7736236                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715443                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145688944                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145591820                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94872427                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267889715                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698750                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354147                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65281187                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127652                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75357635                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29122917     38.65%     38.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20963598     27.82%     66.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8535587     11.33%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4786196      6.35%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3919470      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1590192      2.11%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1890440      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949283      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3599952      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75357635                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3599952                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259848307                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385364622                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1170317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857053                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857053                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166789                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166789                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661411343                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201236512                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190184951                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85705266                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31764273                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25897530                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2119912                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13477433                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12418112                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3425060                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94271                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31778121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174488173                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31764273                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15843172                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38763279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11266327                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5213858                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15687059                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1027640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84875518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46112239     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2567366      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4793079      5.65%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4774955      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2966173      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2357875      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1476161      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1386854      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18440816     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84875518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370622                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035910                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33134052                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5154868                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37238024                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228554                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9120016                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5373312                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209342217                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9120016                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35539809                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1007990                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       854507                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35015060                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3338132                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201864109                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1387911                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1020851                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283454548                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    941758139                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    941758139                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175383286                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108071241                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35950                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17270                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9291525                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18666551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9538721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120058                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3171345                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190321260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151646867                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299172                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64312919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196682704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84875518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786697                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28904498     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18532272     21.83%     55.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12179538     14.35%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8011960      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8460198      9.97%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4076029      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3227836      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       733810      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       749377      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84875518                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         944791     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179574     13.78%     86.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178987     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126838321     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2037106      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17269      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14670843      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8083328      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151646867                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769400                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1303352                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389771776                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254669060                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148175206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152950219                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       471512                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7233226                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2069                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          343                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2295699                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9120016                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         522106                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91471                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190355800                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       379369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18666551                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9538721                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17270                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          343                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1326614                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2502947                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149637807                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13999545                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2009060                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21888924                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21215620                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7889379                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745958                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148221439                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148175206                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94439061                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271017959                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728893                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348461                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102142531                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125767711                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64588606                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2145573                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75755502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660179                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151167                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28553614     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21311431     28.13%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8857973     11.69%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4415589      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4400221      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1776332      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1777700      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956313      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3706329      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75755502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102142531                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125767711                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18676347                       # Number of memory references committed
system.switch_cpus1.commit.loads             11433325                       # Number of loads committed
system.switch_cpus1.commit.membars              17270                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18153150                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113307217                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2594036                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3706329                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262405490                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389838615                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 829748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102142531                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125767711                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102142531                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839075                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839075                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191788                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191788                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672202368                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205825513                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192323186                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34540                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85705266                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32349608                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26411402                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2158113                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13777081                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12756338                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3353589                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94952                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33498161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175714084                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32349608                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16109927                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38116204                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11257929                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4694231                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16317962                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       846654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85390595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.544234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47274391     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3139871      3.68%     59.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4698248      5.50%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3243912      3.80%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2274315      2.66%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2215753      2.59%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1344572      1.57%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2854167      3.34%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18345366     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85390595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377452                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.050213                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34437756                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4929782                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36410706                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       530597                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9081753                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5436226                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210518974                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9081753                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36378248                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         518081                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1628824                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34961565                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2822120                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204253980                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1179218                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       959500                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286527136                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    950792806                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    950792806                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176454139                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110072996                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36850                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17588                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8374774                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18739928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9577116                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       114420                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2877972                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190353803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152081791                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300743                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63410569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194089204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85390595                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.781013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917760                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30331078     35.52%     35.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17143030     20.08%     55.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12400596     14.52%     70.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8229118      9.64%     79.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8286023      9.70%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3981669      4.66%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3542923      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       669024      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       807134      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85390595                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         828701     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164339     14.09%     85.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173139     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127204282     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1921005      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17530      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14954316      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7984658      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152081791                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.774474                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1166179                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    391021099                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    253799888                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147884775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153247970                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       478220                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7273843                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6596                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          397                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2285518                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9081753                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         273878                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50679                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190388926                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       726155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18739928                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9577116                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17588                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42665                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          397                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1315452                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1173882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2489334                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149301437                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13973608                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2780354                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21769171                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21219292                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7795563                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742033                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147948966                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147884775                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95836747                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272283713                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725504                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351974                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102595731                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126464208                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63924950                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35063                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2175487                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76308842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657268                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177475                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28982287     37.98%     37.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21948665     28.76%     66.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8297351     10.87%     77.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4644003      6.09%     83.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3931571      5.15%     88.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1755934      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1680243      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1148884      1.51%     94.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3919904      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76308842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102595731                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126464208                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18757682                       # Number of memory references committed
system.switch_cpus2.commit.loads             11466085                       # Number of loads committed
system.switch_cpus2.commit.membars              17531                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18348579                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113850508                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2615726                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3919904                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262778096                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          389865902                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 314671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102595731                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126464208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102595731                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.835369                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.835369                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.197076                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.197076                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       670559007                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205720253                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193444759                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35064                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85705266                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31455743                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25582397                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2099967                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13531744                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12425649                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3232689                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92778                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34800380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             171801683                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31455743                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15658338                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36100820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10778103                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5188128                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17003463                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       830562                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84731891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.498176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48631071     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1923433      2.27%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2532594      2.99%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3826583      4.52%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3729460      4.40%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2835643      3.35%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1692337      2.00%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2529410      2.99%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17031360     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84731891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367022                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.004564                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35958006                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5069589                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34789714                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       272293                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8642287                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5340910                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205534966                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1306                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8642287                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37847998                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1040100                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1256316                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33127471                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2817712                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199570888                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          807                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1219168                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       884419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          128                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    277923334                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    929506734                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    929506734                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173058472                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104864862                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42264                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23777                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7939811                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18500428                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9819545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       190344                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3367510                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185547421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40142                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149532294                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       269976                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60272502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183219561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6354                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84731891                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.764770                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29166873     34.42%     34.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18718198     22.09%     56.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12126168     14.31%     70.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8219413      9.70%     80.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7703501      9.09%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4115168      4.86%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3018537      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       909809      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       754224      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84731891                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         728941     69.07%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151148     14.32%     83.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175256     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124432073     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2113011      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16894      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14757592      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8212724      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149532294                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.744727                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1055350                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007058                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385121805                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    245860924                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145327036                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150587644                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       506742                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7080069                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          902                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2499432                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          112                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8642287                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         607824                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99713                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185587567                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1200965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18500428                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9819545                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23248                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          902                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1285221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1182884                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2468105                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146656913                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13895554                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2875381                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21922796                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20543452                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8027242                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.711177                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145365898                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145327036                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93375172                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        262206311                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.695661                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356113                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101352475                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124566818                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61021037                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33788                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2134597                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76089604                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637107                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153662                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29084711     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21987002     28.90%     67.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8087880     10.63%     77.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4633776      6.09%     83.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3875595      5.09%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1932610      2.54%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1877704      2.47%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811534      1.07%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3798792      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76089604                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101352475                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124566818                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18740472                       # Number of memory references committed
system.switch_cpus3.commit.loads             11420359                       # Number of loads committed
system.switch_cpus3.commit.membars              16894                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17865766                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112280187                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2541723                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3798792                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           257878667                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          379822490                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 973375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101352475                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124566818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101352475                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.845616                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.845616                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.182570                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.182570                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       659975620                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200683007                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      189853005                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33788                       # number of misc regfile writes
system.l2.replacements                          25902                       # number of replacements
system.l2.tagsinuse                      65535.979571                       # Cycle average of tags in use
system.l2.total_refs                          2237695                       # Total number of references to valid blocks.
system.l2.sampled_refs                          91438                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.472265                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          5735.340070                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.564638                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5826.786394                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.050280                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1934.430915                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.414949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1778.126709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.795632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2944.227403                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.231330                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14030.934718                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11119.228885                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst              0.127382                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8656.194311                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          13457.525958                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.087514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.088910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.029517                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.027132                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.044925                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000004                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.214095                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.169666                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000002                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.132083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.205346                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        60335                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35620                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        46959                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  173218                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            69590                       # number of Writeback hits
system.l2.Writeback_hits::total                 69590                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        60335                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35620                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        46959                       # number of demand (read+write) hits
system.l2.demand_hits::total                   173218                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        60335                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35620                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30304                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        46959                       # number of overall hits
system.l2.overall_hits::total                  173218                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12290                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3948                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3619                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5982                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25897                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3948                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3619                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5987                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25902                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12290                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3948                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3619                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5987                       # number of overall misses
system.l2.overall_misses::total                 25902                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       610302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    625668267                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       554740                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    219048210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       782885                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    198259067                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       577898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    309903744                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1355405113                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       196257                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        196257                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       610302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    625668267                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       554740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    219048210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       782885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    198259067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       577898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    310100001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1355601370                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       610302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    625668267                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       554740                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    219048210                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       782885                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    198259067                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       577898                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    310100001                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1355601370                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33923                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52941                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199115                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        69590                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             69590                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33923                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199120                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33923                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199120                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.169225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.099778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.106683                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.112994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.130061                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.169225                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.099778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.106683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.113077                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130082                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.169225                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.099778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.106683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.113077                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130082                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        43593                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50908.727990                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 36982.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55483.335866                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48930.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54782.831445                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44453.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 51806.042126                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52338.306097                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 39251.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39251.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        43593                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50908.727990                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 36982.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55483.335866                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48930.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54782.831445                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44453.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 51795.557207                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52335.779863                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        43593                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50908.727990                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 36982.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55483.335866                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48930.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54782.831445                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44453.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 51795.557207                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52335.779863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14774                       # number of writebacks
system.l2.writebacks::total                     14774                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3948                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3619                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5982                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25897                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25902                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       528963                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    554395938                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       468898                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    196290090                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       692511                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    177341255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       501701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    275125480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1205344836                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       166924                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       166924                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       528963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    554395938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       468898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    196290090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       692511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    177341255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       501701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    275292404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1205511760                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       528963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    554395938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       468898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    196290090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       692511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    177341255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       501701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    275292404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1205511760                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.099778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.112994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.130061                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.169225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.099778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.106683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.113077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130082                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.169225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.099778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.106683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.113077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130082                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37783.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45109.514890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 31259.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49718.867781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43281.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49002.833656                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38592.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 45992.223337                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46543.801830                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 33384.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 33384.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37783.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45109.514890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 31259.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49718.867781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43281.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49002.833656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38592.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 45981.694338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46541.261679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37783.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45109.514890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 31259.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49718.867781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43281.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49002.833656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38592.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 45981.694338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46541.261679                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995757                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015297435                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042851.981891                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995757                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15289818                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15289818                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15289818                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15289818                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15289818                       # number of overall hits
system.cpu0.icache.overall_hits::total       15289818                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       775481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       775481                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       775481                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       775481                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       775481                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       775481                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15289834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15289834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15289834                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15289834                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15289834                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15289834                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48467.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48467.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48467.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48467.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48467.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48467.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       624302                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       624302                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       624302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       624302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       624302                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       624302                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        44593                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        44593                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        44593                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        44593                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        44593                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        44593                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180565841                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2477.543406                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.514750                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.485250                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900448                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099552                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10574138                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10574138                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21980                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21980                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17566843                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17566843                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17566843                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17566843                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155259                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155259                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155259                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155259                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155259                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4517367102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4517367102                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4517367102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4517367102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4517367102                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4517367102                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10729397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10729397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17722102                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17722102                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17722102                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17722102                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014470                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008761                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008761                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008761                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008761                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29095.685931                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29095.685931                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29095.685931                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29095.685931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29095.685931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29095.685931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23579                       # number of writebacks
system.cpu0.dcache.writebacks::total            23579                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82634                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82634                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82634                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82634                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72625                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1177041169                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1177041169                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1177041169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1177041169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1177041169                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1177041169                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004098                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004098                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16207.107318                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16207.107318                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16207.107318                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16207.107318                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16207.107318                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16207.107318                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997294                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013587350                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184455.495690                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997294                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15687041                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15687041                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15687041                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15687041                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15687041                       # number of overall hits
system.cpu1.icache.overall_hits::total       15687041                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       734832                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       734832                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       734832                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       734832                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       734832                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       734832                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15687059                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15687059                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15687059                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15687059                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15687059                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15687059                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        40824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        40824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        40824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        40824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        40824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        40824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       570410                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       570410                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       570410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       570410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       570410                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       570410                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38027.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38027.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 38027.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38027.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 38027.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38027.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39568                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169255013                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39824                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4250.075658                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.757225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.242775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905302                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094698                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10683734                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10683734                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7209041                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7209041                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17270                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17270                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17270                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17270                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17892775                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17892775                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17892775                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17892775                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103685                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103685                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103685                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103685                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103685                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103685                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3091270097                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3091270097                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3091270097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3091270097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3091270097                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3091270097                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10787419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10787419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7209041                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7209041                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17270                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17270                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17996460                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17996460                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17996460                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17996460                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009612                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009612                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005761                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005761                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005761                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005761                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29814.053113                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29814.053113                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29814.053113                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29814.053113                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29814.053113                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29814.053113                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9989                       # number of writebacks
system.cpu1.dcache.writebacks::total             9989                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64117                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64117                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64117                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64117                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64117                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64117                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39568                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39568                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39568                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39568                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39568                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    495541022                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    495541022                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    495541022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    495541022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    495541022                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    495541022                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12523.782400                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12523.782400                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12523.782400                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12523.782400                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12523.782400                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12523.782400                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996677                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017614229                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2202628.201299                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996677                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16317943                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16317943                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16317943                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16317943                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16317943                       # number of overall hits
system.cpu2.icache.overall_hits::total       16317943                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1027245                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1027245                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1027245                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1027245                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1027245                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1027245                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16317962                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16317962                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16317962                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16317962                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16317962                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16317962                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54065.526316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54065.526316                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54065.526316                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54065.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54065.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54065.526316                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       860584                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       860584                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       860584                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       860584                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       860584                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       860584                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53786.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53786.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53786.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53786.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53786.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53786.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33923                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164295725                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34179                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4806.920185                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.078315                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.921685                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902650                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097350                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10634574                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10634574                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7256536                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7256536                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17561                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17561                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17531                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17531                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17891110                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17891110                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17891110                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17891110                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69564                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69564                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69564                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69564                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69564                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69564                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1772747776                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1772747776                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1772747776                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1772747776                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1772747776                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1772747776                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10704138                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10704138                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7256536                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7256536                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17531                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17531                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17960674                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17960674                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17960674                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17960674                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006499                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006499                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003873                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003873                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003873                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003873                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25483.695245                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25483.695245                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25483.695245                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25483.695245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25483.695245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25483.695245                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10427                       # number of writebacks
system.cpu2.dcache.writebacks::total            10427                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35641                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35641                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35641                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35641                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35641                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35641                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33923                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33923                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33923                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33923                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33923                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33923                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    477034226                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    477034226                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    477034226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    477034226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    477034226                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    477034226                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14062.265307                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14062.265307                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14062.265307                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14062.265307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14062.265307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14062.265307                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996343                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015157724                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2046688.959677                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996343                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020827                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17003448                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17003448                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17003448                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17003448                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17003448                       # number of overall hits
system.cpu3.icache.overall_hits::total       17003448                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       705177                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       705177                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       705177                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       705177                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       705177                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       705177                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17003463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17003463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17003463                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17003463                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17003463                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17003463                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47011.800000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47011.800000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47011.800000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47011.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47011.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47011.800000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       601302                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       601302                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       601302                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       601302                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       601302                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       601302                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        46254                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        46254                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        46254                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        46254                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        46254                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        46254                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52946                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               173574897                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53202                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3262.563381                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.197565                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.802435                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910928                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089072                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10571312                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10571312                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7282267                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7282267                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17822                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17822                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16894                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16894                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17853579                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17853579                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17853579                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17853579                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135186                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135186                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3034                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3034                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138220                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138220                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138220                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138220                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3955921557                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3955921557                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    165280934                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    165280934                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4121202491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4121202491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4121202491                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4121202491                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10706498                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10706498                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7285301                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7285301                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16894                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16894                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17991799                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17991799                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17991799                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17991799                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012627                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012627                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000416                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007682                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007682                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007682                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007682                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29262.805002                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29262.805002                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 54476.247198                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54476.247198                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29816.253010                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29816.253010                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29816.253010                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29816.253010                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       428474                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 35706.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25595                       # number of writebacks
system.cpu3.dcache.writebacks::total            25595                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82245                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82245                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3029                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3029                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85274                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85274                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85274                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85274                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52941                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52941                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52946                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52946                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52946                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52946                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    748058777                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    748058777                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       209927                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       209927                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    748268704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    748268704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    748268704                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    748268704                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002943                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002943                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14130.046221                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14130.046221                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 41985.400000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 41985.400000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14132.676765                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14132.676765                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14132.676765                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14132.676765                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
