synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Aug 09 14:05:11 2017


Command Line:  synthesis -f Led_impl1_lattice.synproj -gui -msgset C:/Users/Jirka/Documents/Projekty/CPLD/LED/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-640HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-640HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Lattice Diamond/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Jirka/Documents/Projekty/CPLD/LED/impl1 (searchpath added)
-p C:/Users/Jirka/Documents/Projekty/CPLD/LED (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Jirka/Documents/Projekty/CPLD/LED/blink.vhd
NGD file = Led_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Lattice Diamond/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting led as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Jirka/Documents/Projekty/CPLD/LED/impl1". VHDL-1504
Analyzing VHDL file c:/users/jirka/documents/projekty/cpld/led/blink.vhd. VHDL-1481
INFO - synthesis: c:/users/jirka/documents/projekty/cpld/led/blink.vhd(6): analyzing entity led. VHDL-1012
INFO - synthesis: c:/users/jirka/documents/projekty/cpld/led/blink.vhd(11): analyzing architecture rtl. VHDL-1010
unit led is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jirka/documents/projekty/cpld/led/blink.vhd. VHDL-1481
INFO - synthesis: c:/users/jirka/documents/projekty/cpld/led/blink.vhd(6): analyzing entity led. VHDL-1012
INFO - synthesis: c:/users/jirka/documents/projekty/cpld/led/blink.vhd(11): analyzing architecture rtl. VHDL-1010
unit led is not yet analyzed. VHDL-1485
unit led is not yet analyzed. VHDL-1485
c:/users/jirka/documents/projekty/cpld/led/blink.vhd(6): executing led(RTL)

WARNING - synthesis: c:/users/jirka/documents/projekty/cpld/led/blink.vhd(9): replacing existing netlist led(RTL). VHDL-1205
Top module name (VHDL): led
Loading NGL library 'D:/Lattice Diamond/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: D:/Lattice Diamond/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = led.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in led_drc.log.
Loading NGL library 'D:/Lattice Diamond/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Led_impl1.ngd.

################### Begin Area Report (led)######################
Number of register bits => 26 of 877 (2 % )
CCU2D => 13
FD1S3IX => 25
FD1S3JX => 1
GSR => 1
IB => 1
LUT4 => 13
OB => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : refclk_c, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : LED_N_78, loads : 26
  Net : compteur.count_24, loads : 3
  Net : compteur.count_21, loads : 3
  Net : compteur.count_20, loads : 3
  Net : compteur.count_19, loads : 3
  Net : compteur.count_18, loads : 3
  Net : compteur.count_17, loads : 3
  Net : compteur.count_16, loads : 3
  Net : compteur.count_13, loads : 3
  Net : compteur.count_9, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets refclk_c]                |    1.000 MHz|   97.485 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 66.836  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.359  secs
--------------------------------------------------------------
