## ToDo:

- SNQ

### Addressing
 - calculate with aligner attribute

### Verilog Generator 

- different RAMs
- RAM read/write rights
- external RAM
- create ASIC dependent hardware on generation and not with defines in verilog
- internal RFs
- do not create empty Hardware registers in the description
- fields for ramBlocks
- provide helper_functions.tm instead of multiple proc definitions

### Unit Tests 

- add unit-test for RF_Wrapper
- add some unit-test for addressing 
- add internal Registerfiles test to hierarchical unit-test
- unit-test enviroment
- unit-test for fields in block rams 
- unit-test for rfs_backport

### HTML Generator 

- html-generator rreinit source register not working 

### rfs_to_rfg Tool 

- check conversion for ramBlocks

### Generation Script 

- program support for verilog defines

### RFG API 
- repeat

### Parameter
- external with optional, required
- parameter.tm 

### Documentation/ Presentation

- HowTo for developers