{"vcs1":{"timestamp_begin":1731240137.111117123, "rt":3.25, "ut":1.83, "st":0.25}}
{"vcselab":{"timestamp_begin":1731240140.450903697, "rt":1.16, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1731240141.690998907, "rt":0.35, "ut":0.16, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731240136.451599319}
{"VCS_COMP_START_TIME": 1731240136.451599319}
{"VCS_COMP_END_TIME": 1731240148.199353804}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 334744}}
{"stitch_vcselab": {"peak_mem": 231600}}
