
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="margin:0; padding:0 ">   9: module flash_ctrl_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  16: </pre>
<pre style="margin:0; padding:0 ">  17:   // Output port for window</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   output tlul_pkg::tl_h2d_t tl_win_o  [2],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input  tlul_pkg::tl_d2h_t tl_win_i  [2],</pre>
<pre style="margin:0; padding:0 ">  20: </pre>
<pre style="margin:0; padding:0 ">  21:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   output flash_ctrl_reg_pkg::flash_ctrl_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input  flash_ctrl_reg_pkg::flash_ctrl_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  24: </pre>
<pre style="margin:0; padding:0 ">  25:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  27: );</pre>
<pre style="margin:0; padding:0 ">  28: </pre>
<pre style="margin:0; padding:0 ">  29:   import flash_ctrl_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   localparam int AW = 7;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  34: </pre>
<pre style="margin:0; padding:0 ">  35:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  47: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   tlul_pkg::tl_h2d_t tl_socket_h2d [3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   tlul_pkg::tl_d2h_t tl_socket_d2h [3];</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   logic [1:0] reg_steer;</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:   // socket_1n connection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:   assign tl_reg_h2d = tl_socket_h2d[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:   assign tl_socket_d2h[2] = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  59: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:   assign tl_win_o[0] = tl_socket_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:   assign tl_socket_d2h[0] = tl_win_i[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:   assign tl_win_o[1] = tl_socket_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:   assign tl_socket_d2h[1] = tl_win_i[1];</pre>
<pre style="margin:0; padding:0 ">  64: </pre>
<pre style="margin:0; padding:0 ">  65:   // Create Socket_1n</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:   tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     .N          (3),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     .HReqPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     .HRspPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     .DReqPass   ({3{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     .DRspPass   ({3{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     .HReqDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     .HRspDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:     .DReqDepth  ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     .DRspDepth  ({3{4'h0}})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   ) u_socket (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     .tl_h_i (tl_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     .tl_h_o (tl_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:     .tl_d_o (tl_socket_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:     .tl_d_i (tl_socket_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:     .dev_select (reg_steer)</pre>
<pre style="margin:0; padding:0 ">  84:   );</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
<pre style="margin:0; padding:0 ">  86:   // Create steering logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:     reg_steer = 2;       // Default set to register</pre>
<pre style="margin:0; padding:0 ">  89: </pre>
<pre style="margin:0; padding:0 ">  90:     // TODO: Can below codes be unique case () inside ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:     if (tl_i.a_address[AW-1:0] >= 84 && tl_i.a_address[AW-1:0] < 88) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:       reg_steer = 0;</pre>
<pre style="margin:0; padding:0 ">  93:     end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:     if (tl_i.a_address[AW-1:0] >= 88 && tl_i.a_address[AW-1:0] < 92) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:       reg_steer = 1;</pre>
<pre style="margin:0; padding:0 ">  96:     end</pre>
<pre style="margin:0; padding:0 ">  97:   end</pre>
<pre style="margin:0; padding:0 ">  98: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:     .rst_ni,</pre>
<pre style="margin:0; padding:0 "> 105: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "> 108: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 "> 116:   );</pre>
<pre style="margin:0; padding:0 "> 117: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "> 120: </pre>
<pre style="margin:0; padding:0 "> 121:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 "> 122:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 "> 123:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic intr_state_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic intr_state_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic intr_state_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic intr_state_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic intr_state_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic intr_state_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic intr_state_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic intr_state_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic intr_state_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic intr_state_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic intr_state_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic intr_state_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic intr_state_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic intr_state_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic intr_state_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic intr_state_op_error_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic intr_state_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic intr_state_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic intr_enable_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic intr_enable_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic intr_enable_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic intr_enable_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic intr_enable_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic intr_enable_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic intr_enable_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic intr_enable_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic intr_enable_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic intr_enable_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic intr_enable_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic intr_enable_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic intr_enable_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic intr_enable_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic intr_enable_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic intr_enable_op_error_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic intr_enable_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic intr_enable_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic intr_test_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic intr_test_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic intr_test_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic intr_test_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic intr_test_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic intr_test_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic intr_test_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic intr_test_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic intr_test_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic intr_test_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic intr_test_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic intr_test_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic control_start_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic control_start_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic control_start_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic [1:0] control_op_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic [1:0] control_op_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic control_op_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic control_erase_sel_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic control_erase_sel_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic control_erase_sel_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic control_fifo_rst_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic control_fifo_rst_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic control_fifo_rst_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic [11:0] control_num_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic [11:0] control_num_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic control_num_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic [31:0] addr_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic [31:0] addr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic addr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic region_cfg_regwen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic region_cfg_regwen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic region_cfg_regwen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic mp_region_cfg0_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic mp_region_cfg0_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic mp_region_cfg0_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic mp_region_cfg0_rd_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic mp_region_cfg0_rd_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic mp_region_cfg0_rd_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic mp_region_cfg0_prog_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic mp_region_cfg0_prog_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic mp_region_cfg0_prog_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic mp_region_cfg0_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic mp_region_cfg0_erase_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic mp_region_cfg0_erase_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic [8:0] mp_region_cfg0_base0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic [8:0] mp_region_cfg0_base0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic mp_region_cfg0_base0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic [8:0] mp_region_cfg0_size0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:   logic [8:0] mp_region_cfg0_size0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   logic mp_region_cfg0_size0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:   logic mp_region_cfg1_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   logic mp_region_cfg1_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   logic mp_region_cfg1_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   logic mp_region_cfg1_rd_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic mp_region_cfg1_rd_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic mp_region_cfg1_rd_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic mp_region_cfg1_prog_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   logic mp_region_cfg1_prog_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic mp_region_cfg1_prog_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   logic mp_region_cfg1_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   logic mp_region_cfg1_erase_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:   logic mp_region_cfg1_erase_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   logic [8:0] mp_region_cfg1_base1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   logic [8:0] mp_region_cfg1_base1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   logic mp_region_cfg1_base1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   logic [8:0] mp_region_cfg1_size1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   logic [8:0] mp_region_cfg1_size1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   logic mp_region_cfg1_size1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   logic mp_region_cfg2_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   logic mp_region_cfg2_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:   logic mp_region_cfg2_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   logic mp_region_cfg2_rd_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:   logic mp_region_cfg2_rd_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:   logic mp_region_cfg2_rd_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:   logic mp_region_cfg2_prog_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic mp_region_cfg2_prog_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic mp_region_cfg2_prog_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic mp_region_cfg2_erase_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:   logic mp_region_cfg2_erase_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic mp_region_cfg2_erase_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic [8:0] mp_region_cfg2_base2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic [8:0] mp_region_cfg2_base2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   logic mp_region_cfg2_base2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   logic [8:0] mp_region_cfg2_size2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   logic [8:0] mp_region_cfg2_size2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:   logic mp_region_cfg2_size2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:   logic mp_region_cfg3_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   logic mp_region_cfg3_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:   logic mp_region_cfg3_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:   logic mp_region_cfg3_rd_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   logic mp_region_cfg3_rd_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:   logic mp_region_cfg3_rd_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:   logic mp_region_cfg3_prog_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:   logic mp_region_cfg3_prog_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:   logic mp_region_cfg3_prog_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   logic mp_region_cfg3_erase_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:   logic mp_region_cfg3_erase_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:   logic mp_region_cfg3_erase_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:   logic [8:0] mp_region_cfg3_base3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:   logic [8:0] mp_region_cfg3_base3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   logic mp_region_cfg3_base3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   logic [8:0] mp_region_cfg3_size3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:   logic [8:0] mp_region_cfg3_size3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   logic mp_region_cfg3_size3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:   logic mp_region_cfg4_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   logic mp_region_cfg4_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:   logic mp_region_cfg4_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   logic mp_region_cfg4_rd_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:   logic mp_region_cfg4_rd_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   logic mp_region_cfg4_rd_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   logic mp_region_cfg4_prog_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:   logic mp_region_cfg4_prog_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:   logic mp_region_cfg4_prog_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:   logic mp_region_cfg4_erase_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:   logic mp_region_cfg4_erase_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:   logic mp_region_cfg4_erase_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:   logic [8:0] mp_region_cfg4_base4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:   logic [8:0] mp_region_cfg4_base4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   logic mp_region_cfg4_base4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:   logic [8:0] mp_region_cfg4_size4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:   logic [8:0] mp_region_cfg4_size4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:   logic mp_region_cfg4_size4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   logic mp_region_cfg5_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:   logic mp_region_cfg5_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:   logic mp_region_cfg5_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:   logic mp_region_cfg5_rd_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:   logic mp_region_cfg5_rd_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 288:   logic mp_region_cfg5_rd_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   logic mp_region_cfg5_prog_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   logic mp_region_cfg5_prog_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:   logic mp_region_cfg5_prog_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   logic mp_region_cfg5_erase_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:   logic mp_region_cfg5_erase_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   logic mp_region_cfg5_erase_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:   logic [8:0] mp_region_cfg5_base5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   logic [8:0] mp_region_cfg5_base5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:   logic mp_region_cfg5_base5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:   logic [8:0] mp_region_cfg5_size5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:   logic [8:0] mp_region_cfg5_size5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:   logic mp_region_cfg5_size5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:   logic mp_region_cfg6_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:   logic mp_region_cfg6_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:   logic mp_region_cfg6_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:   logic mp_region_cfg6_rd_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:   logic mp_region_cfg6_rd_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:   logic mp_region_cfg6_rd_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:   logic mp_region_cfg6_prog_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:   logic mp_region_cfg6_prog_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:   logic mp_region_cfg6_prog_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:   logic mp_region_cfg6_erase_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   logic mp_region_cfg6_erase_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:   logic mp_region_cfg6_erase_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   logic [8:0] mp_region_cfg6_base6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:   logic [8:0] mp_region_cfg6_base6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   logic mp_region_cfg6_base6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   logic [8:0] mp_region_cfg6_size6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:   logic [8:0] mp_region_cfg6_size6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   logic mp_region_cfg6_size6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:   logic mp_region_cfg7_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   logic mp_region_cfg7_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:   logic mp_region_cfg7_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   logic mp_region_cfg7_rd_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:   logic mp_region_cfg7_rd_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:   logic mp_region_cfg7_rd_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   logic mp_region_cfg7_prog_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:   logic mp_region_cfg7_prog_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   logic mp_region_cfg7_prog_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:   logic mp_region_cfg7_erase_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:   logic mp_region_cfg7_erase_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   logic mp_region_cfg7_erase_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   logic [8:0] mp_region_cfg7_base7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   logic [8:0] mp_region_cfg7_base7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:   logic mp_region_cfg7_base7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:   logic [8:0] mp_region_cfg7_size7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:   logic [8:0] mp_region_cfg7_size7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:   logic mp_region_cfg7_size7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:   logic default_region_rd_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:   logic default_region_rd_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:   logic default_region_rd_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:   logic default_region_prog_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:   logic default_region_prog_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   logic default_region_prog_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:   logic default_region_erase_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   logic default_region_erase_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:   logic default_region_erase_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   logic bank_cfg_regwen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:   logic bank_cfg_regwen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   logic bank_cfg_regwen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:   logic mp_bank_cfg_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:   logic mp_bank_cfg_erase_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:   logic mp_bank_cfg_erase_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:   logic mp_bank_cfg_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:   logic mp_bank_cfg_erase_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:   logic mp_bank_cfg_erase_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:   logic op_status_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:   logic op_status_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:   logic op_status_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:   logic op_status_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:   logic op_status_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:   logic op_status_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:   logic status_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:   logic status_rd_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:   logic status_rd_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 364:   logic status_rd_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:   logic status_prog_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 366:   logic status_prog_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 367:   logic status_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   logic status_prog_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:   logic status_init_wip_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   logic status_init_wip_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:   logic [8:0] status_error_page_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   logic status_error_page_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:   logic status_error_bank_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   logic status_error_bank_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:   logic [31:0] scratch_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:   logic [31:0] scratch_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:   logic scratch_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:   logic [4:0] fifo_lvl_prog_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:   logic [4:0] fifo_lvl_prog_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:   logic fifo_lvl_prog_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:   logic [4:0] fifo_lvl_rd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:   logic [4:0] fifo_lvl_rd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:   logic fifo_lvl_rd_we;</pre>
<pre style="margin:0; padding:0 "> 384: </pre>
<pre style="margin:0; padding:0 "> 385:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 386:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 387: </pre>
<pre style="margin:0; padding:0 "> 388:   //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:   ) u_intr_state_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 394:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 395:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 396: </pre>
<pre style="margin:0; padding:0 "> 397:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:     .we     (intr_state_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:     .wd     (intr_state_prog_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 400: </pre>
<pre style="margin:0; padding:0 "> 401:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:     .de     (hw2reg.intr_state.prog_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:     .d      (hw2reg.intr_state.prog_empty.d ),</pre>
<pre style="margin:0; padding:0 "> 404: </pre>
<pre style="margin:0; padding:0 "> 405:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:     .q      (reg2hw.intr_state.prog_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 408: </pre>
<pre style="margin:0; padding:0 "> 409:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:     .qs     (intr_state_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 411:   );</pre>
<pre style="margin:0; padding:0 "> 412: </pre>
<pre style="margin:0; padding:0 "> 413: </pre>
<pre style="margin:0; padding:0 "> 414:   //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 416:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 418:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:   ) u_intr_state_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 420:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 421:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 422: </pre>
<pre style="margin:0; padding:0 "> 423:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:     .we     (intr_state_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:     .wd     (intr_state_prog_lvl_wd),</pre>
<pre style="margin:0; padding:0 "> 426: </pre>
<pre style="margin:0; padding:0 "> 427:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:     .de     (hw2reg.intr_state.prog_lvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:     .d      (hw2reg.intr_state.prog_lvl.d ),</pre>
<pre style="margin:0; padding:0 "> 430: </pre>
<pre style="margin:0; padding:0 "> 431:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:     .q      (reg2hw.intr_state.prog_lvl.q ),</pre>
<pre style="margin:0; padding:0 "> 434: </pre>
<pre style="margin:0; padding:0 "> 435:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:     .qs     (intr_state_prog_lvl_qs)</pre>
<pre style="margin:0; padding:0 "> 437:   );</pre>
<pre style="margin:0; padding:0 "> 438: </pre>
<pre style="margin:0; padding:0 "> 439: </pre>
<pre style="margin:0; padding:0 "> 440:   //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 444:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445:   ) u_intr_state_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 446:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 447:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 448: </pre>
<pre style="margin:0; padding:0 "> 449:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:     .we     (intr_state_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:     .wd     (intr_state_rd_full_wd),</pre>
<pre style="margin:0; padding:0 "> 452: </pre>
<pre style="margin:0; padding:0 "> 453:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:     .de     (hw2reg.intr_state.rd_full.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:     .d      (hw2reg.intr_state.rd_full.d ),</pre>
<pre style="margin:0; padding:0 "> 456: </pre>
<pre style="margin:0; padding:0 "> 457:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:     .q      (reg2hw.intr_state.rd_full.q ),</pre>
<pre style="margin:0; padding:0 "> 460: </pre>
<pre style="margin:0; padding:0 "> 461:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:     .qs     (intr_state_rd_full_qs)</pre>
<pre style="margin:0; padding:0 "> 463:   );</pre>
<pre style="margin:0; padding:0 "> 464: </pre>
<pre style="margin:0; padding:0 "> 465: </pre>
<pre style="margin:0; padding:0 "> 466:   //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:   ) u_intr_state_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 472:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 473:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 474: </pre>
<pre style="margin:0; padding:0 "> 475:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:     .we     (intr_state_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:     .wd     (intr_state_rd_lvl_wd),</pre>
<pre style="margin:0; padding:0 "> 478: </pre>
<pre style="margin:0; padding:0 "> 479:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:     .de     (hw2reg.intr_state.rd_lvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:     .d      (hw2reg.intr_state.rd_lvl.d ),</pre>
<pre style="margin:0; padding:0 "> 482: </pre>
<pre style="margin:0; padding:0 "> 483:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:     .q      (reg2hw.intr_state.rd_lvl.q ),</pre>
<pre style="margin:0; padding:0 "> 486: </pre>
<pre style="margin:0; padding:0 "> 487:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:     .qs     (intr_state_rd_lvl_qs)</pre>
<pre style="margin:0; padding:0 "> 489:   );</pre>
<pre style="margin:0; padding:0 "> 490: </pre>
<pre style="margin:0; padding:0 "> 491: </pre>
<pre style="margin:0; padding:0 "> 492:   //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 493:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 496:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:   ) u_intr_state_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 498:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 499:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 500: </pre>
<pre style="margin:0; padding:0 "> 501:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:     .we     (intr_state_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:     .wd     (intr_state_op_done_wd),</pre>
<pre style="margin:0; padding:0 "> 504: </pre>
<pre style="margin:0; padding:0 "> 505:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:     .de     (hw2reg.intr_state.op_done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 507:     .d      (hw2reg.intr_state.op_done.d ),</pre>
<pre style="margin:0; padding:0 "> 508: </pre>
<pre style="margin:0; padding:0 "> 509:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 510:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 511:     .q      (reg2hw.intr_state.op_done.q ),</pre>
<pre style="margin:0; padding:0 "> 512: </pre>
<pre style="margin:0; padding:0 "> 513:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:     .qs     (intr_state_op_done_qs)</pre>
<pre style="margin:0; padding:0 "> 515:   );</pre>
<pre style="margin:0; padding:0 "> 516: </pre>
<pre style="margin:0; padding:0 "> 517: </pre>
<pre style="margin:0; padding:0 "> 518:   //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 522:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:   ) u_intr_state_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 524:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 525:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 526: </pre>
<pre style="margin:0; padding:0 "> 527:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:     .we     (intr_state_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:     .wd     (intr_state_op_error_wd),</pre>
<pre style="margin:0; padding:0 "> 530: </pre>
<pre style="margin:0; padding:0 "> 531:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:     .de     (hw2reg.intr_state.op_error.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:     .d      (hw2reg.intr_state.op_error.d ),</pre>
<pre style="margin:0; padding:0 "> 534: </pre>
<pre style="margin:0; padding:0 "> 535:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 537:     .q      (reg2hw.intr_state.op_error.q ),</pre>
<pre style="margin:0; padding:0 "> 538: </pre>
<pre style="margin:0; padding:0 "> 539:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 540:     .qs     (intr_state_op_error_qs)</pre>
<pre style="margin:0; padding:0 "> 541:   );</pre>
<pre style="margin:0; padding:0 "> 542: </pre>
<pre style="margin:0; padding:0 "> 543: </pre>
<pre style="margin:0; padding:0 "> 544:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "> 545: </pre>
<pre style="margin:0; padding:0 "> 546:   //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 550:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:   ) u_intr_enable_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 552:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 553:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 554: </pre>
<pre style="margin:0; padding:0 "> 555:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:     .we     (intr_enable_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:     .wd     (intr_enable_prog_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 558: </pre>
<pre style="margin:0; padding:0 "> 559:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 562: </pre>
<pre style="margin:0; padding:0 "> 563:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 564:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:     .q      (reg2hw.intr_enable.prog_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 566: </pre>
<pre style="margin:0; padding:0 "> 567:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 568:     .qs     (intr_enable_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 569:   );</pre>
<pre style="margin:0; padding:0 "> 570: </pre>
<pre style="margin:0; padding:0 "> 571: </pre>
<pre style="margin:0; padding:0 "> 572:   //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 574:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 576:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 577:   ) u_intr_enable_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 578:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 579:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 580: </pre>
<pre style="margin:0; padding:0 "> 581:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:     .we     (intr_enable_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:     .wd     (intr_enable_prog_lvl_wd),</pre>
<pre style="margin:0; padding:0 "> 584: </pre>
<pre style="margin:0; padding:0 "> 585:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 588: </pre>
<pre style="margin:0; padding:0 "> 589:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:     .q      (reg2hw.intr_enable.prog_lvl.q ),</pre>
<pre style="margin:0; padding:0 "> 592: </pre>
<pre style="margin:0; padding:0 "> 593:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 594:     .qs     (intr_enable_prog_lvl_qs)</pre>
<pre style="margin:0; padding:0 "> 595:   );</pre>
<pre style="margin:0; padding:0 "> 596: </pre>
<pre style="margin:0; padding:0 "> 597: </pre>
<pre style="margin:0; padding:0 "> 598:   //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 599:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 600:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 602:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:   ) u_intr_enable_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 604:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 605:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 606: </pre>
<pre style="margin:0; padding:0 "> 607:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:     .we     (intr_enable_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:     .wd     (intr_enable_rd_full_wd),</pre>
<pre style="margin:0; padding:0 "> 610: </pre>
<pre style="margin:0; padding:0 "> 611:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 614: </pre>
<pre style="margin:0; padding:0 "> 615:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 616:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:     .q      (reg2hw.intr_enable.rd_full.q ),</pre>
<pre style="margin:0; padding:0 "> 618: </pre>
<pre style="margin:0; padding:0 "> 619:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:     .qs     (intr_enable_rd_full_qs)</pre>
<pre style="margin:0; padding:0 "> 621:   );</pre>
<pre style="margin:0; padding:0 "> 622: </pre>
<pre style="margin:0; padding:0 "> 623: </pre>
<pre style="margin:0; padding:0 "> 624:   //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:   ) u_intr_enable_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 630:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 631:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 632: </pre>
<pre style="margin:0; padding:0 "> 633:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:     .we     (intr_enable_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:     .wd     (intr_enable_rd_lvl_wd),</pre>
<pre style="margin:0; padding:0 "> 636: </pre>
<pre style="margin:0; padding:0 "> 637:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 640: </pre>
<pre style="margin:0; padding:0 "> 641:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:     .q      (reg2hw.intr_enable.rd_lvl.q ),</pre>
<pre style="margin:0; padding:0 "> 644: </pre>
<pre style="margin:0; padding:0 "> 645:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 646:     .qs     (intr_enable_rd_lvl_qs)</pre>
<pre style="margin:0; padding:0 "> 647:   );</pre>
<pre style="margin:0; padding:0 "> 648: </pre>
<pre style="margin:0; padding:0 "> 649: </pre>
<pre style="margin:0; padding:0 "> 650:   //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:   ) u_intr_enable_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 658: </pre>
<pre style="margin:0; padding:0 "> 659:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 660:     .we     (intr_enable_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 661:     .wd     (intr_enable_op_done_wd),</pre>
<pre style="margin:0; padding:0 "> 662: </pre>
<pre style="margin:0; padding:0 "> 663:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 664:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 665:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 666: </pre>
<pre style="margin:0; padding:0 "> 667:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 668:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 669:     .q      (reg2hw.intr_enable.op_done.q ),</pre>
<pre style="margin:0; padding:0 "> 670: </pre>
<pre style="margin:0; padding:0 "> 671:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:     .qs     (intr_enable_op_done_qs)</pre>
<pre style="margin:0; padding:0 "> 673:   );</pre>
<pre style="margin:0; padding:0 "> 674: </pre>
<pre style="margin:0; padding:0 "> 675: </pre>
<pre style="margin:0; padding:0 "> 676:   //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 677:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 678:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 679:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 680:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:   ) u_intr_enable_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 684: </pre>
<pre style="margin:0; padding:0 "> 685:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:     .we     (intr_enable_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 687:     .wd     (intr_enable_op_error_wd),</pre>
<pre style="margin:0; padding:0 "> 688: </pre>
<pre style="margin:0; padding:0 "> 689:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 690:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 691:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 692: </pre>
<pre style="margin:0; padding:0 "> 693:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 694:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 695:     .q      (reg2hw.intr_enable.op_error.q ),</pre>
<pre style="margin:0; padding:0 "> 696: </pre>
<pre style="margin:0; padding:0 "> 697:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:     .qs     (intr_enable_op_error_qs)</pre>
<pre style="margin:0; padding:0 "> 699:   );</pre>
<pre style="margin:0; padding:0 "> 700: </pre>
<pre style="margin:0; padding:0 "> 701: </pre>
<pre style="margin:0; padding:0 "> 702:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "> 703: </pre>
<pre style="margin:0; padding:0 "> 704:   //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 705:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 706:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:   ) u_intr_test_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:     .we     (intr_test_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 710:     .wd     (intr_test_prog_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 712:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 713:     .qe     (reg2hw.intr_test.prog_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 714:     .q      (reg2hw.intr_test.prog_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 716:   );</pre>
<pre style="margin:0; padding:0 "> 717: </pre>
<pre style="margin:0; padding:0 "> 718: </pre>
<pre style="margin:0; padding:0 "> 719:   //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 720:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 721:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 722:   ) u_intr_test_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 723:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:     .we     (intr_test_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:     .wd     (intr_test_prog_lvl_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 726:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:     .qe     (reg2hw.intr_test.prog_lvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 729:     .q      (reg2hw.intr_test.prog_lvl.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 730:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 731:   );</pre>
<pre style="margin:0; padding:0 "> 732: </pre>
<pre style="margin:0; padding:0 "> 733: </pre>
<pre style="margin:0; padding:0 "> 734:   //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 735:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 736:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:   ) u_intr_test_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:     .we     (intr_test_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 740:     .wd     (intr_test_rd_full_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 743:     .qe     (reg2hw.intr_test.rd_full.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 744:     .q      (reg2hw.intr_test.rd_full.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 745:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 746:   );</pre>
<pre style="margin:0; padding:0 "> 747: </pre>
<pre style="margin:0; padding:0 "> 748: </pre>
<pre style="margin:0; padding:0 "> 749:   //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 750:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 751:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 752:   ) u_intr_test_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 753:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 754:     .we     (intr_test_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 755:     .wd     (intr_test_rd_lvl_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:     .qe     (reg2hw.intr_test.rd_lvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:     .q      (reg2hw.intr_test.rd_lvl.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 761:   );</pre>
<pre style="margin:0; padding:0 "> 762: </pre>
<pre style="margin:0; padding:0 "> 763: </pre>
<pre style="margin:0; padding:0 "> 764:   //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 765:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 766:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:   ) u_intr_test_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 769:     .we     (intr_test_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 770:     .wd     (intr_test_op_done_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 773:     .qe     (reg2hw.intr_test.op_done.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 774:     .q      (reg2hw.intr_test.op_done.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 775:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 776:   );</pre>
<pre style="margin:0; padding:0 "> 777: </pre>
<pre style="margin:0; padding:0 "> 778: </pre>
<pre style="margin:0; padding:0 "> 779:   //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 780:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 781:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:   ) u_intr_test_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 783:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:     .we     (intr_test_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .wd     (intr_test_op_error_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:     .qe     (reg2hw.intr_test.op_error.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:     .q      (reg2hw.intr_test.op_error.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 790:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 791:   );</pre>
<pre style="margin:0; padding:0 "> 792: </pre>
<pre style="margin:0; padding:0 "> 793: </pre>
<pre style="margin:0; padding:0 "> 794:   // R[control]: V(False)</pre>
<pre style="margin:0; padding:0 "> 795: </pre>
<pre style="margin:0; padding:0 "> 796:   //   F[start]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 799:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 800:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 801:   ) u_control_start (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 802:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 803:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 804: </pre>
<pre style="margin:0; padding:0 "> 805:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 806:     .we     (control_start_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 807:     .wd     (control_start_wd),</pre>
<pre style="margin:0; padding:0 "> 808: </pre>
<pre style="margin:0; padding:0 "> 809:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 810:     .de     (hw2reg.control.start.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 811:     .d      (hw2reg.control.start.d ),</pre>
<pre style="margin:0; padding:0 "> 812: </pre>
<pre style="margin:0; padding:0 "> 813:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 814:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:     .q      (reg2hw.control.start.q ),</pre>
<pre style="margin:0; padding:0 "> 816: </pre>
<pre style="margin:0; padding:0 "> 817:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 818:     .qs     (control_start_qs)</pre>
<pre style="margin:0; padding:0 "> 819:   );</pre>
<pre style="margin:0; padding:0 "> 820: </pre>
<pre style="margin:0; padding:0 "> 821: </pre>
<pre style="margin:0; padding:0 "> 822:   //   F[op]: 5:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 824:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 825:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 826:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 827:   ) u_control_op (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 828:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 829:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 830: </pre>
<pre style="margin:0; padding:0 "> 831:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 832:     .we     (control_op_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 833:     .wd     (control_op_wd),</pre>
<pre style="margin:0; padding:0 "> 834: </pre>
<pre style="margin:0; padding:0 "> 835:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 837:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 838: </pre>
<pre style="margin:0; padding:0 "> 839:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 840:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 841:     .q      (reg2hw.control.op.q ),</pre>
<pre style="margin:0; padding:0 "> 842: </pre>
<pre style="margin:0; padding:0 "> 843:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 844:     .qs     (control_op_qs)</pre>
<pre style="margin:0; padding:0 "> 845:   );</pre>
<pre style="margin:0; padding:0 "> 846: </pre>
<pre style="margin:0; padding:0 "> 847: </pre>
<pre style="margin:0; padding:0 "> 848:   //   F[erase_sel]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 851:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 852:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:   ) u_control_erase_sel (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 854:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 855:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 856: </pre>
<pre style="margin:0; padding:0 "> 857:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 858:     .we     (control_erase_sel_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 859:     .wd     (control_erase_sel_wd),</pre>
<pre style="margin:0; padding:0 "> 860: </pre>
<pre style="margin:0; padding:0 "> 861:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 862:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 863:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 864: </pre>
<pre style="margin:0; padding:0 "> 865:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 866:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:     .q      (reg2hw.control.erase_sel.q ),</pre>
<pre style="margin:0; padding:0 "> 868: </pre>
<pre style="margin:0; padding:0 "> 869:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 870:     .qs     (control_erase_sel_qs)</pre>
<pre style="margin:0; padding:0 "> 871:   );</pre>
<pre style="margin:0; padding:0 "> 872: </pre>
<pre style="margin:0; padding:0 "> 873: </pre>
<pre style="margin:0; padding:0 "> 874:   //   F[fifo_rst]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 876:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 877:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 878:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 879:   ) u_control_fifo_rst (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 880:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 881:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 882: </pre>
<pre style="margin:0; padding:0 "> 883:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 884:     .we     (control_fifo_rst_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 885:     .wd     (control_fifo_rst_wd),</pre>
<pre style="margin:0; padding:0 "> 886: </pre>
<pre style="margin:0; padding:0 "> 887:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 888:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 890: </pre>
<pre style="margin:0; padding:0 "> 891:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 892:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:     .q      (reg2hw.control.fifo_rst.q ),</pre>
<pre style="margin:0; padding:0 "> 894: </pre>
<pre style="margin:0; padding:0 "> 895:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 896:     .qs     (control_fifo_rst_qs)</pre>
<pre style="margin:0; padding:0 "> 897:   );</pre>
<pre style="margin:0; padding:0 "> 898: </pre>
<pre style="margin:0; padding:0 "> 899: </pre>
<pre style="margin:0; padding:0 "> 900:   //   F[num]: 27:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 901:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 902:     .DW      (12),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 903:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 904:     .RESVAL  (12'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 905:   ) u_control_num (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 906:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 907:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 908: </pre>
<pre style="margin:0; padding:0 "> 909:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 910:     .we     (control_num_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 911:     .wd     (control_num_wd),</pre>
<pre style="margin:0; padding:0 "> 912: </pre>
<pre style="margin:0; padding:0 "> 913:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 915:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 916: </pre>
<pre style="margin:0; padding:0 "> 917:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 918:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 919:     .q      (reg2hw.control.num.q ),</pre>
<pre style="margin:0; padding:0 "> 920: </pre>
<pre style="margin:0; padding:0 "> 921:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 922:     .qs     (control_num_qs)</pre>
<pre style="margin:0; padding:0 "> 923:   );</pre>
<pre style="margin:0; padding:0 "> 924: </pre>
<pre style="margin:0; padding:0 "> 925: </pre>
<pre style="margin:0; padding:0 "> 926:   // R[addr]: V(False)</pre>
<pre style="margin:0; padding:0 "> 927: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 929:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 930:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:   ) u_addr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 933:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 934:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 935: </pre>
<pre style="margin:0; padding:0 "> 936:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 937:     .we     (addr_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 938:     .wd     (addr_wd),</pre>
<pre style="margin:0; padding:0 "> 939: </pre>
<pre style="margin:0; padding:0 "> 940:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 941:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 942:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 943: </pre>
<pre style="margin:0; padding:0 "> 944:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 945:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 946:     .q      (reg2hw.addr.q ),</pre>
<pre style="margin:0; padding:0 "> 947: </pre>
<pre style="margin:0; padding:0 "> 948:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 949:     .qs     (addr_qs)</pre>
<pre style="margin:0; padding:0 "> 950:   );</pre>
<pre style="margin:0; padding:0 "> 951: </pre>
<pre style="margin:0; padding:0 "> 952: </pre>
<pre style="margin:0; padding:0 "> 953:   // R[region_cfg_regwen]: V(False)</pre>
<pre style="margin:0; padding:0 "> 954: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 955:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 956:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:     .SWACCESS("W0C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 958:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 959:   ) u_region_cfg_regwen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 960:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 961:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 962: </pre>
<pre style="margin:0; padding:0 "> 963:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:     .we     (region_cfg_regwen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 965:     .wd     (region_cfg_regwen_wd),</pre>
<pre style="margin:0; padding:0 "> 966: </pre>
<pre style="margin:0; padding:0 "> 967:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 969:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 970: </pre>
<pre style="margin:0; padding:0 "> 971:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 972:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 973:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 974: </pre>
<pre style="margin:0; padding:0 "> 975:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 976:     .qs     (region_cfg_regwen_qs)</pre>
<pre style="margin:0; padding:0 "> 977:   );</pre>
<pre style="margin:0; padding:0 "> 978: </pre>
<pre style="margin:0; padding:0 "> 979: </pre>
<pre style="margin:0; padding:0 "> 980: </pre>
<pre style="margin:0; padding:0 "> 981:   // Subregister 0 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 "> 982:   // R[mp_region_cfg0]: V(False)</pre>
<pre style="margin:0; padding:0 "> 983: </pre>
<pre style="margin:0; padding:0 "> 984:   // F[en0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 985:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 986:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 987:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 988:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 989:   ) u_mp_region_cfg0_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 990:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 991:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 992: </pre>
<pre style="margin:0; padding:0 "> 993:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 994:     .we     (mp_region_cfg0_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 995:     .wd     (mp_region_cfg0_en0_wd),</pre>
<pre style="margin:0; padding:0 "> 996: </pre>
<pre style="margin:0; padding:0 "> 997:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 998:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 999:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1000: </pre>
<pre style="margin:0; padding:0 ">1001:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1003:     .q      (reg2hw.mp_region_cfg[0].en.q ),</pre>
<pre style="margin:0; padding:0 ">1004: </pre>
<pre style="margin:0; padding:0 ">1005:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:     .qs     (mp_region_cfg0_en0_qs)</pre>
<pre style="margin:0; padding:0 ">1007:   );</pre>
<pre style="margin:0; padding:0 ">1008: </pre>
<pre style="margin:0; padding:0 ">1009: </pre>
<pre style="margin:0; padding:0 ">1010:   // F[rd_en0]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1011:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1012:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1015:   ) u_mp_region_cfg0_rd_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1016:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1017:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1018: </pre>
<pre style="margin:0; padding:0 ">1019:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1020:     .we     (mp_region_cfg0_rd_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1021:     .wd     (mp_region_cfg0_rd_en0_wd),</pre>
<pre style="margin:0; padding:0 ">1022: </pre>
<pre style="margin:0; padding:0 ">1023:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1024:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1025:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1026: </pre>
<pre style="margin:0; padding:0 ">1027:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1029:     .q      (reg2hw.mp_region_cfg[0].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1030: </pre>
<pre style="margin:0; padding:0 ">1031:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1032:     .qs     (mp_region_cfg0_rd_en0_qs)</pre>
<pre style="margin:0; padding:0 ">1033:   );</pre>
<pre style="margin:0; padding:0 ">1034: </pre>
<pre style="margin:0; padding:0 ">1035: </pre>
<pre style="margin:0; padding:0 ">1036:   // F[prog_en0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1038:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1040:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1041:   ) u_mp_region_cfg0_prog_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1042:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1043:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1044: </pre>
<pre style="margin:0; padding:0 ">1045:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:     .we     (mp_region_cfg0_prog_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1047:     .wd     (mp_region_cfg0_prog_en0_wd),</pre>
<pre style="margin:0; padding:0 ">1048: </pre>
<pre style="margin:0; padding:0 ">1049:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1050:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1051:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1052: </pre>
<pre style="margin:0; padding:0 ">1053:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1054:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1055:     .q      (reg2hw.mp_region_cfg[0].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1056: </pre>
<pre style="margin:0; padding:0 ">1057:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1058:     .qs     (mp_region_cfg0_prog_en0_qs)</pre>
<pre style="margin:0; padding:0 ">1059:   );</pre>
<pre style="margin:0; padding:0 ">1060: </pre>
<pre style="margin:0; padding:0 ">1061: </pre>
<pre style="margin:0; padding:0 ">1062:   // F[erase_en0]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1063:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1064:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1065:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1066:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1067:   ) u_mp_region_cfg0_erase_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1068:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1069:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1070: </pre>
<pre style="margin:0; padding:0 ">1071:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1072:     .we     (mp_region_cfg0_erase_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1073:     .wd     (mp_region_cfg0_erase_en0_wd),</pre>
<pre style="margin:0; padding:0 ">1074: </pre>
<pre style="margin:0; padding:0 ">1075:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1076:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1077:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1078: </pre>
<pre style="margin:0; padding:0 ">1079:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1080:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1081:     .q      (reg2hw.mp_region_cfg[0].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1082: </pre>
<pre style="margin:0; padding:0 ">1083:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1084:     .qs     (mp_region_cfg0_erase_en0_qs)</pre>
<pre style="margin:0; padding:0 ">1085:   );</pre>
<pre style="margin:0; padding:0 ">1086: </pre>
<pre style="margin:0; padding:0 ">1087: </pre>
<pre style="margin:0; padding:0 ">1088:   // F[base0]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1090:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1091:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1092:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1093:   ) u_mp_region_cfg0_base0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1094:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1095:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1096: </pre>
<pre style="margin:0; padding:0 ">1097:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1098:     .we     (mp_region_cfg0_base0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1099:     .wd     (mp_region_cfg0_base0_wd),</pre>
<pre style="margin:0; padding:0 ">1100: </pre>
<pre style="margin:0; padding:0 ">1101:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1104: </pre>
<pre style="margin:0; padding:0 ">1105:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1106:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1107:     .q      (reg2hw.mp_region_cfg[0].base.q ),</pre>
<pre style="margin:0; padding:0 ">1108: </pre>
<pre style="margin:0; padding:0 ">1109:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1110:     .qs     (mp_region_cfg0_base0_qs)</pre>
<pre style="margin:0; padding:0 ">1111:   );</pre>
<pre style="margin:0; padding:0 ">1112: </pre>
<pre style="margin:0; padding:0 ">1113: </pre>
<pre style="margin:0; padding:0 ">1114:   // F[size0]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1115:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1116:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1117:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1118:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1119:   ) u_mp_region_cfg0_size0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1120:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1121:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1122: </pre>
<pre style="margin:0; padding:0 ">1123:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1124:     .we     (mp_region_cfg0_size0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1125:     .wd     (mp_region_cfg0_size0_wd),</pre>
<pre style="margin:0; padding:0 ">1126: </pre>
<pre style="margin:0; padding:0 ">1127:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1128:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1129:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1130: </pre>
<pre style="margin:0; padding:0 ">1131:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1132:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1133:     .q      (reg2hw.mp_region_cfg[0].size.q ),</pre>
<pre style="margin:0; padding:0 ">1134: </pre>
<pre style="margin:0; padding:0 ">1135:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1136:     .qs     (mp_region_cfg0_size0_qs)</pre>
<pre style="margin:0; padding:0 ">1137:   );</pre>
<pre style="margin:0; padding:0 ">1138: </pre>
<pre style="margin:0; padding:0 ">1139: </pre>
<pre style="margin:0; padding:0 ">1140:   // Subregister 1 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1141:   // R[mp_region_cfg1]: V(False)</pre>
<pre style="margin:0; padding:0 ">1142: </pre>
<pre style="margin:0; padding:0 ">1143:   // F[en1]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1145:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1146:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1147:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1148:   ) u_mp_region_cfg1_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1149:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1150:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1151: </pre>
<pre style="margin:0; padding:0 ">1152:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1153:     .we     (mp_region_cfg1_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1154:     .wd     (mp_region_cfg1_en1_wd),</pre>
<pre style="margin:0; padding:0 ">1155: </pre>
<pre style="margin:0; padding:0 ">1156:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1157:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1158:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1159: </pre>
<pre style="margin:0; padding:0 ">1160:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1161:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1162:     .q      (reg2hw.mp_region_cfg[1].en.q ),</pre>
<pre style="margin:0; padding:0 ">1163: </pre>
<pre style="margin:0; padding:0 ">1164:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1165:     .qs     (mp_region_cfg1_en1_qs)</pre>
<pre style="margin:0; padding:0 ">1166:   );</pre>
<pre style="margin:0; padding:0 ">1167: </pre>
<pre style="margin:0; padding:0 ">1168: </pre>
<pre style="margin:0; padding:0 ">1169:   // F[rd_en1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1170:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1172:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1173:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1174:   ) u_mp_region_cfg1_rd_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1175:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1176:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1177: </pre>
<pre style="margin:0; padding:0 ">1178:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1179:     .we     (mp_region_cfg1_rd_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1180:     .wd     (mp_region_cfg1_rd_en1_wd),</pre>
<pre style="margin:0; padding:0 ">1181: </pre>
<pre style="margin:0; padding:0 ">1182:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1183:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1184:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1185: </pre>
<pre style="margin:0; padding:0 ">1186:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1187:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1188:     .q      (reg2hw.mp_region_cfg[1].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1189: </pre>
<pre style="margin:0; padding:0 ">1190:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1191:     .qs     (mp_region_cfg1_rd_en1_qs)</pre>
<pre style="margin:0; padding:0 ">1192:   );</pre>
<pre style="margin:0; padding:0 ">1193: </pre>
<pre style="margin:0; padding:0 ">1194: </pre>
<pre style="margin:0; padding:0 ">1195:   // F[prog_en1]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1196:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1197:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1198:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1199:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1200:   ) u_mp_region_cfg1_prog_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1201:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1202:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1203: </pre>
<pre style="margin:0; padding:0 ">1204:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1205:     .we     (mp_region_cfg1_prog_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1206:     .wd     (mp_region_cfg1_prog_en1_wd),</pre>
<pre style="margin:0; padding:0 ">1207: </pre>
<pre style="margin:0; padding:0 ">1208:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1209:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1210:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1211: </pre>
<pre style="margin:0; padding:0 ">1212:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1213:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1214:     .q      (reg2hw.mp_region_cfg[1].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1215: </pre>
<pre style="margin:0; padding:0 ">1216:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1217:     .qs     (mp_region_cfg1_prog_en1_qs)</pre>
<pre style="margin:0; padding:0 ">1218:   );</pre>
<pre style="margin:0; padding:0 ">1219: </pre>
<pre style="margin:0; padding:0 ">1220: </pre>
<pre style="margin:0; padding:0 ">1221:   // F[erase_en1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1222:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1223:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1224:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1225:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1226:   ) u_mp_region_cfg1_erase_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1227:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1228:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1229: </pre>
<pre style="margin:0; padding:0 ">1230:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1231:     .we     (mp_region_cfg1_erase_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1232:     .wd     (mp_region_cfg1_erase_en1_wd),</pre>
<pre style="margin:0; padding:0 ">1233: </pre>
<pre style="margin:0; padding:0 ">1234:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1235:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1236:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1237: </pre>
<pre style="margin:0; padding:0 ">1238:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1239:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1240:     .q      (reg2hw.mp_region_cfg[1].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1241: </pre>
<pre style="margin:0; padding:0 ">1242:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1243:     .qs     (mp_region_cfg1_erase_en1_qs)</pre>
<pre style="margin:0; padding:0 ">1244:   );</pre>
<pre style="margin:0; padding:0 ">1245: </pre>
<pre style="margin:0; padding:0 ">1246: </pre>
<pre style="margin:0; padding:0 ">1247:   // F[base1]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1248:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1249:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1250:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1251:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1252:   ) u_mp_region_cfg1_base1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1253:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1254:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1255: </pre>
<pre style="margin:0; padding:0 ">1256:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1257:     .we     (mp_region_cfg1_base1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1258:     .wd     (mp_region_cfg1_base1_wd),</pre>
<pre style="margin:0; padding:0 ">1259: </pre>
<pre style="margin:0; padding:0 ">1260:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1261:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1262:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1263: </pre>
<pre style="margin:0; padding:0 ">1264:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1265:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1266:     .q      (reg2hw.mp_region_cfg[1].base.q ),</pre>
<pre style="margin:0; padding:0 ">1267: </pre>
<pre style="margin:0; padding:0 ">1268:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1269:     .qs     (mp_region_cfg1_base1_qs)</pre>
<pre style="margin:0; padding:0 ">1270:   );</pre>
<pre style="margin:0; padding:0 ">1271: </pre>
<pre style="margin:0; padding:0 ">1272: </pre>
<pre style="margin:0; padding:0 ">1273:   // F[size1]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1274:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1275:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1276:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1277:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1278:   ) u_mp_region_cfg1_size1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1279:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1280:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1281: </pre>
<pre style="margin:0; padding:0 ">1282:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1283:     .we     (mp_region_cfg1_size1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1284:     .wd     (mp_region_cfg1_size1_wd),</pre>
<pre style="margin:0; padding:0 ">1285: </pre>
<pre style="margin:0; padding:0 ">1286:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1287:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1288:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1289: </pre>
<pre style="margin:0; padding:0 ">1290:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1291:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1292:     .q      (reg2hw.mp_region_cfg[1].size.q ),</pre>
<pre style="margin:0; padding:0 ">1293: </pre>
<pre style="margin:0; padding:0 ">1294:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1295:     .qs     (mp_region_cfg1_size1_qs)</pre>
<pre style="margin:0; padding:0 ">1296:   );</pre>
<pre style="margin:0; padding:0 ">1297: </pre>
<pre style="margin:0; padding:0 ">1298: </pre>
<pre style="margin:0; padding:0 ">1299:   // Subregister 2 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1300:   // R[mp_region_cfg2]: V(False)</pre>
<pre style="margin:0; padding:0 ">1301: </pre>
<pre style="margin:0; padding:0 ">1302:   // F[en2]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1303:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1304:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1305:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1306:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1307:   ) u_mp_region_cfg2_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1308:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1309:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1310: </pre>
<pre style="margin:0; padding:0 ">1311:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1312:     .we     (mp_region_cfg2_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1313:     .wd     (mp_region_cfg2_en2_wd),</pre>
<pre style="margin:0; padding:0 ">1314: </pre>
<pre style="margin:0; padding:0 ">1315:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1316:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1317:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1318: </pre>
<pre style="margin:0; padding:0 ">1319:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1320:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1321:     .q      (reg2hw.mp_region_cfg[2].en.q ),</pre>
<pre style="margin:0; padding:0 ">1322: </pre>
<pre style="margin:0; padding:0 ">1323:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1324:     .qs     (mp_region_cfg2_en2_qs)</pre>
<pre style="margin:0; padding:0 ">1325:   );</pre>
<pre style="margin:0; padding:0 ">1326: </pre>
<pre style="margin:0; padding:0 ">1327: </pre>
<pre style="margin:0; padding:0 ">1328:   // F[rd_en2]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1329:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1330:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1331:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1332:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1333:   ) u_mp_region_cfg2_rd_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1334:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1335:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1336: </pre>
<pre style="margin:0; padding:0 ">1337:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1338:     .we     (mp_region_cfg2_rd_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1339:     .wd     (mp_region_cfg2_rd_en2_wd),</pre>
<pre style="margin:0; padding:0 ">1340: </pre>
<pre style="margin:0; padding:0 ">1341:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1342:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1343:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1344: </pre>
<pre style="margin:0; padding:0 ">1345:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1346:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1347:     .q      (reg2hw.mp_region_cfg[2].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1348: </pre>
<pre style="margin:0; padding:0 ">1349:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1350:     .qs     (mp_region_cfg2_rd_en2_qs)</pre>
<pre style="margin:0; padding:0 ">1351:   );</pre>
<pre style="margin:0; padding:0 ">1352: </pre>
<pre style="margin:0; padding:0 ">1353: </pre>
<pre style="margin:0; padding:0 ">1354:   // F[prog_en2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1355:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1356:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1357:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1358:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1359:   ) u_mp_region_cfg2_prog_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1360:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1361:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1362: </pre>
<pre style="margin:0; padding:0 ">1363:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1364:     .we     (mp_region_cfg2_prog_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1365:     .wd     (mp_region_cfg2_prog_en2_wd),</pre>
<pre style="margin:0; padding:0 ">1366: </pre>
<pre style="margin:0; padding:0 ">1367:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1368:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1369:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1370: </pre>
<pre style="margin:0; padding:0 ">1371:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1372:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1373:     .q      (reg2hw.mp_region_cfg[2].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1374: </pre>
<pre style="margin:0; padding:0 ">1375:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1376:     .qs     (mp_region_cfg2_prog_en2_qs)</pre>
<pre style="margin:0; padding:0 ">1377:   );</pre>
<pre style="margin:0; padding:0 ">1378: </pre>
<pre style="margin:0; padding:0 ">1379: </pre>
<pre style="margin:0; padding:0 ">1380:   // F[erase_en2]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1381:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1382:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1383:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1384:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:   ) u_mp_region_cfg2_erase_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1386:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1387:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1388: </pre>
<pre style="margin:0; padding:0 ">1389:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1390:     .we     (mp_region_cfg2_erase_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1391:     .wd     (mp_region_cfg2_erase_en2_wd),</pre>
<pre style="margin:0; padding:0 ">1392: </pre>
<pre style="margin:0; padding:0 ">1393:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1394:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1395:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1396: </pre>
<pre style="margin:0; padding:0 ">1397:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1398:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1399:     .q      (reg2hw.mp_region_cfg[2].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1400: </pre>
<pre style="margin:0; padding:0 ">1401:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1402:     .qs     (mp_region_cfg2_erase_en2_qs)</pre>
<pre style="margin:0; padding:0 ">1403:   );</pre>
<pre style="margin:0; padding:0 ">1404: </pre>
<pre style="margin:0; padding:0 ">1405: </pre>
<pre style="margin:0; padding:0 ">1406:   // F[base2]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1407:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1408:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1409:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1410:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1411:   ) u_mp_region_cfg2_base2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1412:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1413:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1414: </pre>
<pre style="margin:0; padding:0 ">1415:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1416:     .we     (mp_region_cfg2_base2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1417:     .wd     (mp_region_cfg2_base2_wd),</pre>
<pre style="margin:0; padding:0 ">1418: </pre>
<pre style="margin:0; padding:0 ">1419:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1420:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1421:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1422: </pre>
<pre style="margin:0; padding:0 ">1423:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1424:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1425:     .q      (reg2hw.mp_region_cfg[2].base.q ),</pre>
<pre style="margin:0; padding:0 ">1426: </pre>
<pre style="margin:0; padding:0 ">1427:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:     .qs     (mp_region_cfg2_base2_qs)</pre>
<pre style="margin:0; padding:0 ">1429:   );</pre>
<pre style="margin:0; padding:0 ">1430: </pre>
<pre style="margin:0; padding:0 ">1431: </pre>
<pre style="margin:0; padding:0 ">1432:   // F[size2]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1433:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1434:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1435:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1436:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1437:   ) u_mp_region_cfg2_size2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1438:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1439:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1440: </pre>
<pre style="margin:0; padding:0 ">1441:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1442:     .we     (mp_region_cfg2_size2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1443:     .wd     (mp_region_cfg2_size2_wd),</pre>
<pre style="margin:0; padding:0 ">1444: </pre>
<pre style="margin:0; padding:0 ">1445:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1447:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1448: </pre>
<pre style="margin:0; padding:0 ">1449:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1450:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1451:     .q      (reg2hw.mp_region_cfg[2].size.q ),</pre>
<pre style="margin:0; padding:0 ">1452: </pre>
<pre style="margin:0; padding:0 ">1453:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1454:     .qs     (mp_region_cfg2_size2_qs)</pre>
<pre style="margin:0; padding:0 ">1455:   );</pre>
<pre style="margin:0; padding:0 ">1456: </pre>
<pre style="margin:0; padding:0 ">1457: </pre>
<pre style="margin:0; padding:0 ">1458:   // Subregister 3 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1459:   // R[mp_region_cfg3]: V(False)</pre>
<pre style="margin:0; padding:0 ">1460: </pre>
<pre style="margin:0; padding:0 ">1461:   // F[en3]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1462:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1463:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1465:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1466:   ) u_mp_region_cfg3_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1467:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1468:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1469: </pre>
<pre style="margin:0; padding:0 ">1470:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1471:     .we     (mp_region_cfg3_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1472:     .wd     (mp_region_cfg3_en3_wd),</pre>
<pre style="margin:0; padding:0 ">1473: </pre>
<pre style="margin:0; padding:0 ">1474:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1475:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1476:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1477: </pre>
<pre style="margin:0; padding:0 ">1478:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1479:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1480:     .q      (reg2hw.mp_region_cfg[3].en.q ),</pre>
<pre style="margin:0; padding:0 ">1481: </pre>
<pre style="margin:0; padding:0 ">1482:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1483:     .qs     (mp_region_cfg3_en3_qs)</pre>
<pre style="margin:0; padding:0 ">1484:   );</pre>
<pre style="margin:0; padding:0 ">1485: </pre>
<pre style="margin:0; padding:0 ">1486: </pre>
<pre style="margin:0; padding:0 ">1487:   // F[rd_en3]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1488:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1489:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1490:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1491:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1492:   ) u_mp_region_cfg3_rd_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1493:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1494:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1495: </pre>
<pre style="margin:0; padding:0 ">1496:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1497:     .we     (mp_region_cfg3_rd_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1498:     .wd     (mp_region_cfg3_rd_en3_wd),</pre>
<pre style="margin:0; padding:0 ">1499: </pre>
<pre style="margin:0; padding:0 ">1500:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1501:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1502:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1503: </pre>
<pre style="margin:0; padding:0 ">1504:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1505:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1506:     .q      (reg2hw.mp_region_cfg[3].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1507: </pre>
<pre style="margin:0; padding:0 ">1508:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1509:     .qs     (mp_region_cfg3_rd_en3_qs)</pre>
<pre style="margin:0; padding:0 ">1510:   );</pre>
<pre style="margin:0; padding:0 ">1511: </pre>
<pre style="margin:0; padding:0 ">1512: </pre>
<pre style="margin:0; padding:0 ">1513:   // F[prog_en3]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1514:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1515:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1516:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1517:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1518:   ) u_mp_region_cfg3_prog_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1519:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1520:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1521: </pre>
<pre style="margin:0; padding:0 ">1522:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1523:     .we     (mp_region_cfg3_prog_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1524:     .wd     (mp_region_cfg3_prog_en3_wd),</pre>
<pre style="margin:0; padding:0 ">1525: </pre>
<pre style="margin:0; padding:0 ">1526:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1527:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1529: </pre>
<pre style="margin:0; padding:0 ">1530:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1531:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1532:     .q      (reg2hw.mp_region_cfg[3].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1533: </pre>
<pre style="margin:0; padding:0 ">1534:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1535:     .qs     (mp_region_cfg3_prog_en3_qs)</pre>
<pre style="margin:0; padding:0 ">1536:   );</pre>
<pre style="margin:0; padding:0 ">1537: </pre>
<pre style="margin:0; padding:0 ">1538: </pre>
<pre style="margin:0; padding:0 ">1539:   // F[erase_en3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1540:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1541:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1542:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1543:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1544:   ) u_mp_region_cfg3_erase_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1545:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1546:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1547: </pre>
<pre style="margin:0; padding:0 ">1548:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1549:     .we     (mp_region_cfg3_erase_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1550:     .wd     (mp_region_cfg3_erase_en3_wd),</pre>
<pre style="margin:0; padding:0 ">1551: </pre>
<pre style="margin:0; padding:0 ">1552:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1553:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1554:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1555: </pre>
<pre style="margin:0; padding:0 ">1556:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1557:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1558:     .q      (reg2hw.mp_region_cfg[3].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1559: </pre>
<pre style="margin:0; padding:0 ">1560:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1561:     .qs     (mp_region_cfg3_erase_en3_qs)</pre>
<pre style="margin:0; padding:0 ">1562:   );</pre>
<pre style="margin:0; padding:0 ">1563: </pre>
<pre style="margin:0; padding:0 ">1564: </pre>
<pre style="margin:0; padding:0 ">1565:   // F[base3]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1566:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1567:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1568:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1569:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1570:   ) u_mp_region_cfg3_base3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1571:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1572:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1573: </pre>
<pre style="margin:0; padding:0 ">1574:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1575:     .we     (mp_region_cfg3_base3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1576:     .wd     (mp_region_cfg3_base3_wd),</pre>
<pre style="margin:0; padding:0 ">1577: </pre>
<pre style="margin:0; padding:0 ">1578:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1579:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1580:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1581: </pre>
<pre style="margin:0; padding:0 ">1582:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1583:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1584:     .q      (reg2hw.mp_region_cfg[3].base.q ),</pre>
<pre style="margin:0; padding:0 ">1585: </pre>
<pre style="margin:0; padding:0 ">1586:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1587:     .qs     (mp_region_cfg3_base3_qs)</pre>
<pre style="margin:0; padding:0 ">1588:   );</pre>
<pre style="margin:0; padding:0 ">1589: </pre>
<pre style="margin:0; padding:0 ">1590: </pre>
<pre style="margin:0; padding:0 ">1591:   // F[size3]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1592:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1593:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1594:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1595:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1596:   ) u_mp_region_cfg3_size3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1597:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1598:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1599: </pre>
<pre style="margin:0; padding:0 ">1600:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1601:     .we     (mp_region_cfg3_size3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1602:     .wd     (mp_region_cfg3_size3_wd),</pre>
<pre style="margin:0; padding:0 ">1603: </pre>
<pre style="margin:0; padding:0 ">1604:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1606:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1607: </pre>
<pre style="margin:0; padding:0 ">1608:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1609:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1610:     .q      (reg2hw.mp_region_cfg[3].size.q ),</pre>
<pre style="margin:0; padding:0 ">1611: </pre>
<pre style="margin:0; padding:0 ">1612:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1613:     .qs     (mp_region_cfg3_size3_qs)</pre>
<pre style="margin:0; padding:0 ">1614:   );</pre>
<pre style="margin:0; padding:0 ">1615: </pre>
<pre style="margin:0; padding:0 ">1616: </pre>
<pre style="margin:0; padding:0 ">1617:   // Subregister 4 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1618:   // R[mp_region_cfg4]: V(False)</pre>
<pre style="margin:0; padding:0 ">1619: </pre>
<pre style="margin:0; padding:0 ">1620:   // F[en4]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1621:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1622:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1623:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1624:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1625:   ) u_mp_region_cfg4_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1626:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1627:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1628: </pre>
<pre style="margin:0; padding:0 ">1629:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1630:     .we     (mp_region_cfg4_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1631:     .wd     (mp_region_cfg4_en4_wd),</pre>
<pre style="margin:0; padding:0 ">1632: </pre>
<pre style="margin:0; padding:0 ">1633:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1636: </pre>
<pre style="margin:0; padding:0 ">1637:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1638:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1639:     .q      (reg2hw.mp_region_cfg[4].en.q ),</pre>
<pre style="margin:0; padding:0 ">1640: </pre>
<pre style="margin:0; padding:0 ">1641:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1642:     .qs     (mp_region_cfg4_en4_qs)</pre>
<pre style="margin:0; padding:0 ">1643:   );</pre>
<pre style="margin:0; padding:0 ">1644: </pre>
<pre style="margin:0; padding:0 ">1645: </pre>
<pre style="margin:0; padding:0 ">1646:   // F[rd_en4]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1647:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1648:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1649:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1650:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1651:   ) u_mp_region_cfg4_rd_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1652:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1653:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1654: </pre>
<pre style="margin:0; padding:0 ">1655:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1656:     .we     (mp_region_cfg4_rd_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1657:     .wd     (mp_region_cfg4_rd_en4_wd),</pre>
<pre style="margin:0; padding:0 ">1658: </pre>
<pre style="margin:0; padding:0 ">1659:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1660:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1661:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1662: </pre>
<pre style="margin:0; padding:0 ">1663:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1664:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1665:     .q      (reg2hw.mp_region_cfg[4].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1666: </pre>
<pre style="margin:0; padding:0 ">1667:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1668:     .qs     (mp_region_cfg4_rd_en4_qs)</pre>
<pre style="margin:0; padding:0 ">1669:   );</pre>
<pre style="margin:0; padding:0 ">1670: </pre>
<pre style="margin:0; padding:0 ">1671: </pre>
<pre style="margin:0; padding:0 ">1672:   // F[prog_en4]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1673:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1674:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1675:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1676:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1677:   ) u_mp_region_cfg4_prog_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1678:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1679:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1680: </pre>
<pre style="margin:0; padding:0 ">1681:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1682:     .we     (mp_region_cfg4_prog_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1683:     .wd     (mp_region_cfg4_prog_en4_wd),</pre>
<pre style="margin:0; padding:0 ">1684: </pre>
<pre style="margin:0; padding:0 ">1685:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1686:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1687:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1688: </pre>
<pre style="margin:0; padding:0 ">1689:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1690:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1691:     .q      (reg2hw.mp_region_cfg[4].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1692: </pre>
<pre style="margin:0; padding:0 ">1693:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1694:     .qs     (mp_region_cfg4_prog_en4_qs)</pre>
<pre style="margin:0; padding:0 ">1695:   );</pre>
<pre style="margin:0; padding:0 ">1696: </pre>
<pre style="margin:0; padding:0 ">1697: </pre>
<pre style="margin:0; padding:0 ">1698:   // F[erase_en4]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1699:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1700:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1701:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1702:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1703:   ) u_mp_region_cfg4_erase_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1704:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1705:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1706: </pre>
<pre style="margin:0; padding:0 ">1707:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1708:     .we     (mp_region_cfg4_erase_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1709:     .wd     (mp_region_cfg4_erase_en4_wd),</pre>
<pre style="margin:0; padding:0 ">1710: </pre>
<pre style="margin:0; padding:0 ">1711:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1712:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1713:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1714: </pre>
<pre style="margin:0; padding:0 ">1715:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1716:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1717:     .q      (reg2hw.mp_region_cfg[4].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1718: </pre>
<pre style="margin:0; padding:0 ">1719:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1720:     .qs     (mp_region_cfg4_erase_en4_qs)</pre>
<pre style="margin:0; padding:0 ">1721:   );</pre>
<pre style="margin:0; padding:0 ">1722: </pre>
<pre style="margin:0; padding:0 ">1723: </pre>
<pre style="margin:0; padding:0 ">1724:   // F[base4]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1725:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1726:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1727:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1728:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1729:   ) u_mp_region_cfg4_base4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1730:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1731:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1732: </pre>
<pre style="margin:0; padding:0 ">1733:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1734:     .we     (mp_region_cfg4_base4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1735:     .wd     (mp_region_cfg4_base4_wd),</pre>
<pre style="margin:0; padding:0 ">1736: </pre>
<pre style="margin:0; padding:0 ">1737:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1738:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1739:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1740: </pre>
<pre style="margin:0; padding:0 ">1741:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1742:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1743:     .q      (reg2hw.mp_region_cfg[4].base.q ),</pre>
<pre style="margin:0; padding:0 ">1744: </pre>
<pre style="margin:0; padding:0 ">1745:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1746:     .qs     (mp_region_cfg4_base4_qs)</pre>
<pre style="margin:0; padding:0 ">1747:   );</pre>
<pre style="margin:0; padding:0 ">1748: </pre>
<pre style="margin:0; padding:0 ">1749: </pre>
<pre style="margin:0; padding:0 ">1750:   // F[size4]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1751:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1752:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1753:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1754:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1755:   ) u_mp_region_cfg4_size4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1756:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1757:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1758: </pre>
<pre style="margin:0; padding:0 ">1759:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1760:     .we     (mp_region_cfg4_size4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1761:     .wd     (mp_region_cfg4_size4_wd),</pre>
<pre style="margin:0; padding:0 ">1762: </pre>
<pre style="margin:0; padding:0 ">1763:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1764:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1765:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1766: </pre>
<pre style="margin:0; padding:0 ">1767:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1768:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1769:     .q      (reg2hw.mp_region_cfg[4].size.q ),</pre>
<pre style="margin:0; padding:0 ">1770: </pre>
<pre style="margin:0; padding:0 ">1771:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1772:     .qs     (mp_region_cfg4_size4_qs)</pre>
<pre style="margin:0; padding:0 ">1773:   );</pre>
<pre style="margin:0; padding:0 ">1774: </pre>
<pre style="margin:0; padding:0 ">1775: </pre>
<pre style="margin:0; padding:0 ">1776:   // Subregister 5 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1777:   // R[mp_region_cfg5]: V(False)</pre>
<pre style="margin:0; padding:0 ">1778: </pre>
<pre style="margin:0; padding:0 ">1779:   // F[en5]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1780:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1781:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1782:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1783:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1784:   ) u_mp_region_cfg5_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1785:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1786:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1787: </pre>
<pre style="margin:0; padding:0 ">1788:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1789:     .we     (mp_region_cfg5_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1790:     .wd     (mp_region_cfg5_en5_wd),</pre>
<pre style="margin:0; padding:0 ">1791: </pre>
<pre style="margin:0; padding:0 ">1792:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1793:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1794:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1795: </pre>
<pre style="margin:0; padding:0 ">1796:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1797:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1798:     .q      (reg2hw.mp_region_cfg[5].en.q ),</pre>
<pre style="margin:0; padding:0 ">1799: </pre>
<pre style="margin:0; padding:0 ">1800:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1801:     .qs     (mp_region_cfg5_en5_qs)</pre>
<pre style="margin:0; padding:0 ">1802:   );</pre>
<pre style="margin:0; padding:0 ">1803: </pre>
<pre style="margin:0; padding:0 ">1804: </pre>
<pre style="margin:0; padding:0 ">1805:   // F[rd_en5]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1806:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1807:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1808:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1809:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1810:   ) u_mp_region_cfg5_rd_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1811:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1812:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1813: </pre>
<pre style="margin:0; padding:0 ">1814:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1815:     .we     (mp_region_cfg5_rd_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1816:     .wd     (mp_region_cfg5_rd_en5_wd),</pre>
<pre style="margin:0; padding:0 ">1817: </pre>
<pre style="margin:0; padding:0 ">1818:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1819:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1820:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1821: </pre>
<pre style="margin:0; padding:0 ">1822:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1823:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1824:     .q      (reg2hw.mp_region_cfg[5].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1825: </pre>
<pre style="margin:0; padding:0 ">1826:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1827:     .qs     (mp_region_cfg5_rd_en5_qs)</pre>
<pre style="margin:0; padding:0 ">1828:   );</pre>
<pre style="margin:0; padding:0 ">1829: </pre>
<pre style="margin:0; padding:0 ">1830: </pre>
<pre style="margin:0; padding:0 ">1831:   // F[prog_en5]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1832:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1833:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1834:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1835:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1836:   ) u_mp_region_cfg5_prog_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1837:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1838:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1839: </pre>
<pre style="margin:0; padding:0 ">1840:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1841:     .we     (mp_region_cfg5_prog_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1842:     .wd     (mp_region_cfg5_prog_en5_wd),</pre>
<pre style="margin:0; padding:0 ">1843: </pre>
<pre style="margin:0; padding:0 ">1844:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1845:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1846:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1847: </pre>
<pre style="margin:0; padding:0 ">1848:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1849:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1850:     .q      (reg2hw.mp_region_cfg[5].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1851: </pre>
<pre style="margin:0; padding:0 ">1852:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1853:     .qs     (mp_region_cfg5_prog_en5_qs)</pre>
<pre style="margin:0; padding:0 ">1854:   );</pre>
<pre style="margin:0; padding:0 ">1855: </pre>
<pre style="margin:0; padding:0 ">1856: </pre>
<pre style="margin:0; padding:0 ">1857:   // F[erase_en5]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1858:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1859:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1860:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1861:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1862:   ) u_mp_region_cfg5_erase_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1863:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1864:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1865: </pre>
<pre style="margin:0; padding:0 ">1866:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1867:     .we     (mp_region_cfg5_erase_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1868:     .wd     (mp_region_cfg5_erase_en5_wd),</pre>
<pre style="margin:0; padding:0 ">1869: </pre>
<pre style="margin:0; padding:0 ">1870:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1871:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1872:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1873: </pre>
<pre style="margin:0; padding:0 ">1874:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1875:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1876:     .q      (reg2hw.mp_region_cfg[5].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1877: </pre>
<pre style="margin:0; padding:0 ">1878:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1879:     .qs     (mp_region_cfg5_erase_en5_qs)</pre>
<pre style="margin:0; padding:0 ">1880:   );</pre>
<pre style="margin:0; padding:0 ">1881: </pre>
<pre style="margin:0; padding:0 ">1882: </pre>
<pre style="margin:0; padding:0 ">1883:   // F[base5]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1884:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1885:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1886:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1887:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1888:   ) u_mp_region_cfg5_base5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1889:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1890:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1891: </pre>
<pre style="margin:0; padding:0 ">1892:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1893:     .we     (mp_region_cfg5_base5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1894:     .wd     (mp_region_cfg5_base5_wd),</pre>
<pre style="margin:0; padding:0 ">1895: </pre>
<pre style="margin:0; padding:0 ">1896:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1897:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1898:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1899: </pre>
<pre style="margin:0; padding:0 ">1900:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1901:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1902:     .q      (reg2hw.mp_region_cfg[5].base.q ),</pre>
<pre style="margin:0; padding:0 ">1903: </pre>
<pre style="margin:0; padding:0 ">1904:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1905:     .qs     (mp_region_cfg5_base5_qs)</pre>
<pre style="margin:0; padding:0 ">1906:   );</pre>
<pre style="margin:0; padding:0 ">1907: </pre>
<pre style="margin:0; padding:0 ">1908: </pre>
<pre style="margin:0; padding:0 ">1909:   // F[size5]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1910:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1911:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1912:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1913:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1914:   ) u_mp_region_cfg5_size5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1915:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1916:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1917: </pre>
<pre style="margin:0; padding:0 ">1918:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1919:     .we     (mp_region_cfg5_size5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1920:     .wd     (mp_region_cfg5_size5_wd),</pre>
<pre style="margin:0; padding:0 ">1921: </pre>
<pre style="margin:0; padding:0 ">1922:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1923:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1924:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1925: </pre>
<pre style="margin:0; padding:0 ">1926:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1927:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1928:     .q      (reg2hw.mp_region_cfg[5].size.q ),</pre>
<pre style="margin:0; padding:0 ">1929: </pre>
<pre style="margin:0; padding:0 ">1930:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1931:     .qs     (mp_region_cfg5_size5_qs)</pre>
<pre style="margin:0; padding:0 ">1932:   );</pre>
<pre style="margin:0; padding:0 ">1933: </pre>
<pre style="margin:0; padding:0 ">1934: </pre>
<pre style="margin:0; padding:0 ">1935:   // Subregister 6 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1936:   // R[mp_region_cfg6]: V(False)</pre>
<pre style="margin:0; padding:0 ">1937: </pre>
<pre style="margin:0; padding:0 ">1938:   // F[en6]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1939:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1940:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1941:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1942:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1943:   ) u_mp_region_cfg6_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1944:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1945:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1946: </pre>
<pre style="margin:0; padding:0 ">1947:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1948:     .we     (mp_region_cfg6_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1949:     .wd     (mp_region_cfg6_en6_wd),</pre>
<pre style="margin:0; padding:0 ">1950: </pre>
<pre style="margin:0; padding:0 ">1951:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1952:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1953:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1954: </pre>
<pre style="margin:0; padding:0 ">1955:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1956:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1957:     .q      (reg2hw.mp_region_cfg[6].en.q ),</pre>
<pre style="margin:0; padding:0 ">1958: </pre>
<pre style="margin:0; padding:0 ">1959:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1960:     .qs     (mp_region_cfg6_en6_qs)</pre>
<pre style="margin:0; padding:0 ">1961:   );</pre>
<pre style="margin:0; padding:0 ">1962: </pre>
<pre style="margin:0; padding:0 ">1963: </pre>
<pre style="margin:0; padding:0 ">1964:   // F[rd_en6]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1965:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1966:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1967:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1968:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1969:   ) u_mp_region_cfg6_rd_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1970:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1971:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1972: </pre>
<pre style="margin:0; padding:0 ">1973:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1974:     .we     (mp_region_cfg6_rd_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1975:     .wd     (mp_region_cfg6_rd_en6_wd),</pre>
<pre style="margin:0; padding:0 ">1976: </pre>
<pre style="margin:0; padding:0 ">1977:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1978:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1979:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1980: </pre>
<pre style="margin:0; padding:0 ">1981:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1982:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1983:     .q      (reg2hw.mp_region_cfg[6].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1984: </pre>
<pre style="margin:0; padding:0 ">1985:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1986:     .qs     (mp_region_cfg6_rd_en6_qs)</pre>
<pre style="margin:0; padding:0 ">1987:   );</pre>
<pre style="margin:0; padding:0 ">1988: </pre>
<pre style="margin:0; padding:0 ">1989: </pre>
<pre style="margin:0; padding:0 ">1990:   // F[prog_en6]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1991:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1992:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1993:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1994:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1995:   ) u_mp_region_cfg6_prog_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1996:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1997:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1998: </pre>
<pre style="margin:0; padding:0 ">1999:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2000:     .we     (mp_region_cfg6_prog_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2001:     .wd     (mp_region_cfg6_prog_en6_wd),</pre>
<pre style="margin:0; padding:0 ">2002: </pre>
<pre style="margin:0; padding:0 ">2003:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2004:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2005:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2006: </pre>
<pre style="margin:0; padding:0 ">2007:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2008:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2009:     .q      (reg2hw.mp_region_cfg[6].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">2010: </pre>
<pre style="margin:0; padding:0 ">2011:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2012:     .qs     (mp_region_cfg6_prog_en6_qs)</pre>
<pre style="margin:0; padding:0 ">2013:   );</pre>
<pre style="margin:0; padding:0 ">2014: </pre>
<pre style="margin:0; padding:0 ">2015: </pre>
<pre style="margin:0; padding:0 ">2016:   // F[erase_en6]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2017:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2018:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2019:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2020:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2021:   ) u_mp_region_cfg6_erase_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2022:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2023:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2024: </pre>
<pre style="margin:0; padding:0 ">2025:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2026:     .we     (mp_region_cfg6_erase_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2027:     .wd     (mp_region_cfg6_erase_en6_wd),</pre>
<pre style="margin:0; padding:0 ">2028: </pre>
<pre style="margin:0; padding:0 ">2029:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2030:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2031:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2032: </pre>
<pre style="margin:0; padding:0 ">2033:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2034:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2035:     .q      (reg2hw.mp_region_cfg[6].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">2036: </pre>
<pre style="margin:0; padding:0 ">2037:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2038:     .qs     (mp_region_cfg6_erase_en6_qs)</pre>
<pre style="margin:0; padding:0 ">2039:   );</pre>
<pre style="margin:0; padding:0 ">2040: </pre>
<pre style="margin:0; padding:0 ">2041: </pre>
<pre style="margin:0; padding:0 ">2042:   // F[base6]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2043:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2044:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2045:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2046:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2047:   ) u_mp_region_cfg6_base6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2048:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2049:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2050: </pre>
<pre style="margin:0; padding:0 ">2051:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2052:     .we     (mp_region_cfg6_base6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2053:     .wd     (mp_region_cfg6_base6_wd),</pre>
<pre style="margin:0; padding:0 ">2054: </pre>
<pre style="margin:0; padding:0 ">2055:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2056:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2057:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2058: </pre>
<pre style="margin:0; padding:0 ">2059:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2060:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2061:     .q      (reg2hw.mp_region_cfg[6].base.q ),</pre>
<pre style="margin:0; padding:0 ">2062: </pre>
<pre style="margin:0; padding:0 ">2063:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2064:     .qs     (mp_region_cfg6_base6_qs)</pre>
<pre style="margin:0; padding:0 ">2065:   );</pre>
<pre style="margin:0; padding:0 ">2066: </pre>
<pre style="margin:0; padding:0 ">2067: </pre>
<pre style="margin:0; padding:0 ">2068:   // F[size6]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2069:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2070:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2071:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2072:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2073:   ) u_mp_region_cfg6_size6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2074:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2075:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2076: </pre>
<pre style="margin:0; padding:0 ">2077:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2078:     .we     (mp_region_cfg6_size6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2079:     .wd     (mp_region_cfg6_size6_wd),</pre>
<pre style="margin:0; padding:0 ">2080: </pre>
<pre style="margin:0; padding:0 ">2081:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2082:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2083:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2084: </pre>
<pre style="margin:0; padding:0 ">2085:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2086:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2087:     .q      (reg2hw.mp_region_cfg[6].size.q ),</pre>
<pre style="margin:0; padding:0 ">2088: </pre>
<pre style="margin:0; padding:0 ">2089:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2090:     .qs     (mp_region_cfg6_size6_qs)</pre>
<pre style="margin:0; padding:0 ">2091:   );</pre>
<pre style="margin:0; padding:0 ">2092: </pre>
<pre style="margin:0; padding:0 ">2093: </pre>
<pre style="margin:0; padding:0 ">2094:   // Subregister 7 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">2095:   // R[mp_region_cfg7]: V(False)</pre>
<pre style="margin:0; padding:0 ">2096: </pre>
<pre style="margin:0; padding:0 ">2097:   // F[en7]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2098:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2099:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2100:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2101:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2102:   ) u_mp_region_cfg7_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2103:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2104:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2105: </pre>
<pre style="margin:0; padding:0 ">2106:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2107:     .we     (mp_region_cfg7_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2108:     .wd     (mp_region_cfg7_en7_wd),</pre>
<pre style="margin:0; padding:0 ">2109: </pre>
<pre style="margin:0; padding:0 ">2110:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2111:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2112:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2113: </pre>
<pre style="margin:0; padding:0 ">2114:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2115:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2116:     .q      (reg2hw.mp_region_cfg[7].en.q ),</pre>
<pre style="margin:0; padding:0 ">2117: </pre>
<pre style="margin:0; padding:0 ">2118:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2119:     .qs     (mp_region_cfg7_en7_qs)</pre>
<pre style="margin:0; padding:0 ">2120:   );</pre>
<pre style="margin:0; padding:0 ">2121: </pre>
<pre style="margin:0; padding:0 ">2122: </pre>
<pre style="margin:0; padding:0 ">2123:   // F[rd_en7]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2124:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2125:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2126:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2127:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2128:   ) u_mp_region_cfg7_rd_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2129:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2130:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2131: </pre>
<pre style="margin:0; padding:0 ">2132:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2133:     .we     (mp_region_cfg7_rd_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2134:     .wd     (mp_region_cfg7_rd_en7_wd),</pre>
<pre style="margin:0; padding:0 ">2135: </pre>
<pre style="margin:0; padding:0 ">2136:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2137:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2138:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2139: </pre>
<pre style="margin:0; padding:0 ">2140:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2141:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2142:     .q      (reg2hw.mp_region_cfg[7].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">2143: </pre>
<pre style="margin:0; padding:0 ">2144:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2145:     .qs     (mp_region_cfg7_rd_en7_qs)</pre>
<pre style="margin:0; padding:0 ">2146:   );</pre>
<pre style="margin:0; padding:0 ">2147: </pre>
<pre style="margin:0; padding:0 ">2148: </pre>
<pre style="margin:0; padding:0 ">2149:   // F[prog_en7]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2150:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2151:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2152:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2153:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2154:   ) u_mp_region_cfg7_prog_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2155:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2156:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2157: </pre>
<pre style="margin:0; padding:0 ">2158:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2159:     .we     (mp_region_cfg7_prog_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2160:     .wd     (mp_region_cfg7_prog_en7_wd),</pre>
<pre style="margin:0; padding:0 ">2161: </pre>
<pre style="margin:0; padding:0 ">2162:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2163:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2164:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2165: </pre>
<pre style="margin:0; padding:0 ">2166:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2167:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2168:     .q      (reg2hw.mp_region_cfg[7].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">2169: </pre>
<pre style="margin:0; padding:0 ">2170:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2171:     .qs     (mp_region_cfg7_prog_en7_qs)</pre>
<pre style="margin:0; padding:0 ">2172:   );</pre>
<pre style="margin:0; padding:0 ">2173: </pre>
<pre style="margin:0; padding:0 ">2174: </pre>
<pre style="margin:0; padding:0 ">2175:   // F[erase_en7]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2176:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2177:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2178:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2179:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2180:   ) u_mp_region_cfg7_erase_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2181:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2182:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2183: </pre>
<pre style="margin:0; padding:0 ">2184:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2185:     .we     (mp_region_cfg7_erase_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2186:     .wd     (mp_region_cfg7_erase_en7_wd),</pre>
<pre style="margin:0; padding:0 ">2187: </pre>
<pre style="margin:0; padding:0 ">2188:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2189:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2190:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2191: </pre>
<pre style="margin:0; padding:0 ">2192:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2193:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2194:     .q      (reg2hw.mp_region_cfg[7].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">2195: </pre>
<pre style="margin:0; padding:0 ">2196:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2197:     .qs     (mp_region_cfg7_erase_en7_qs)</pre>
<pre style="margin:0; padding:0 ">2198:   );</pre>
<pre style="margin:0; padding:0 ">2199: </pre>
<pre style="margin:0; padding:0 ">2200: </pre>
<pre style="margin:0; padding:0 ">2201:   // F[base7]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2202:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2203:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2204:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2205:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2206:   ) u_mp_region_cfg7_base7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2207:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2208:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2209: </pre>
<pre style="margin:0; padding:0 ">2210:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2211:     .we     (mp_region_cfg7_base7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2212:     .wd     (mp_region_cfg7_base7_wd),</pre>
<pre style="margin:0; padding:0 ">2213: </pre>
<pre style="margin:0; padding:0 ">2214:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2215:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2216:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2217: </pre>
<pre style="margin:0; padding:0 ">2218:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2219:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2220:     .q      (reg2hw.mp_region_cfg[7].base.q ),</pre>
<pre style="margin:0; padding:0 ">2221: </pre>
<pre style="margin:0; padding:0 ">2222:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2223:     .qs     (mp_region_cfg7_base7_qs)</pre>
<pre style="margin:0; padding:0 ">2224:   );</pre>
<pre style="margin:0; padding:0 ">2225: </pre>
<pre style="margin:0; padding:0 ">2226: </pre>
<pre style="margin:0; padding:0 ">2227:   // F[size7]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2228:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2229:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2230:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2231:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2232:   ) u_mp_region_cfg7_size7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2233:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2234:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2235: </pre>
<pre style="margin:0; padding:0 ">2236:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2237:     .we     (mp_region_cfg7_size7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2238:     .wd     (mp_region_cfg7_size7_wd),</pre>
<pre style="margin:0; padding:0 ">2239: </pre>
<pre style="margin:0; padding:0 ">2240:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2241:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2242:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2243: </pre>
<pre style="margin:0; padding:0 ">2244:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2245:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2246:     .q      (reg2hw.mp_region_cfg[7].size.q ),</pre>
<pre style="margin:0; padding:0 ">2247: </pre>
<pre style="margin:0; padding:0 ">2248:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2249:     .qs     (mp_region_cfg7_size7_qs)</pre>
<pre style="margin:0; padding:0 ">2250:   );</pre>
<pre style="margin:0; padding:0 ">2251: </pre>
<pre style="margin:0; padding:0 ">2252: </pre>
<pre style="margin:0; padding:0 ">2253: </pre>
<pre style="margin:0; padding:0 ">2254:   // R[default_region]: V(False)</pre>
<pre style="margin:0; padding:0 ">2255: </pre>
<pre style="margin:0; padding:0 ">2256:   //   F[rd_en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2257:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2258:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2259:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2260:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2261:   ) u_default_region_rd_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2262:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2263:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2264: </pre>
<pre style="margin:0; padding:0 ">2265:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2266:     .we     (default_region_rd_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2267:     .wd     (default_region_rd_en_wd),</pre>
<pre style="margin:0; padding:0 ">2268: </pre>
<pre style="margin:0; padding:0 ">2269:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2270:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2271:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2272: </pre>
<pre style="margin:0; padding:0 ">2273:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2274:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2275:     .q      (reg2hw.default_region.rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">2276: </pre>
<pre style="margin:0; padding:0 ">2277:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2278:     .qs     (default_region_rd_en_qs)</pre>
<pre style="margin:0; padding:0 ">2279:   );</pre>
<pre style="margin:0; padding:0 ">2280: </pre>
<pre style="margin:0; padding:0 ">2281: </pre>
<pre style="margin:0; padding:0 ">2282:   //   F[prog_en]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2283:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2284:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2285:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2286:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2287:   ) u_default_region_prog_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2288:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2289:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2290: </pre>
<pre style="margin:0; padding:0 ">2291:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2292:     .we     (default_region_prog_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2293:     .wd     (default_region_prog_en_wd),</pre>
<pre style="margin:0; padding:0 ">2294: </pre>
<pre style="margin:0; padding:0 ">2295:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2296:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2297:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2298: </pre>
<pre style="margin:0; padding:0 ">2299:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2300:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2301:     .q      (reg2hw.default_region.prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">2302: </pre>
<pre style="margin:0; padding:0 ">2303:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2304:     .qs     (default_region_prog_en_qs)</pre>
<pre style="margin:0; padding:0 ">2305:   );</pre>
<pre style="margin:0; padding:0 ">2306: </pre>
<pre style="margin:0; padding:0 ">2307: </pre>
<pre style="margin:0; padding:0 ">2308:   //   F[erase_en]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2309:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2310:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2311:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2312:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2313:   ) u_default_region_erase_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2314:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2315:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2316: </pre>
<pre style="margin:0; padding:0 ">2317:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2318:     .we     (default_region_erase_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2319:     .wd     (default_region_erase_en_wd),</pre>
<pre style="margin:0; padding:0 ">2320: </pre>
<pre style="margin:0; padding:0 ">2321:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2322:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2323:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2324: </pre>
<pre style="margin:0; padding:0 ">2325:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2326:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2327:     .q      (reg2hw.default_region.erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">2328: </pre>
<pre style="margin:0; padding:0 ">2329:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2330:     .qs     (default_region_erase_en_qs)</pre>
<pre style="margin:0; padding:0 ">2331:   );</pre>
<pre style="margin:0; padding:0 ">2332: </pre>
<pre style="margin:0; padding:0 ">2333: </pre>
<pre style="margin:0; padding:0 ">2334:   // R[bank_cfg_regwen]: V(False)</pre>
<pre style="margin:0; padding:0 ">2335: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2336:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2337:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2338:     .SWACCESS("W0C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2339:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2340:   ) u_bank_cfg_regwen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2341:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2342:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2343: </pre>
<pre style="margin:0; padding:0 ">2344:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2345:     .we     (bank_cfg_regwen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2346:     .wd     (bank_cfg_regwen_wd),</pre>
<pre style="margin:0; padding:0 ">2347: </pre>
<pre style="margin:0; padding:0 ">2348:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2349:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2350:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2351: </pre>
<pre style="margin:0; padding:0 ">2352:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2353:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2354:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2355: </pre>
<pre style="margin:0; padding:0 ">2356:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2357:     .qs     (bank_cfg_regwen_qs)</pre>
<pre style="margin:0; padding:0 ">2358:   );</pre>
<pre style="margin:0; padding:0 ">2359: </pre>
<pre style="margin:0; padding:0 ">2360: </pre>
<pre style="margin:0; padding:0 ">2361: </pre>
<pre style="margin:0; padding:0 ">2362:   // Subregister 0 of Multireg mp_bank_cfg</pre>
<pre style="margin:0; padding:0 ">2363:   // R[mp_bank_cfg]: V(False)</pre>
<pre style="margin:0; padding:0 ">2364: </pre>
<pre style="margin:0; padding:0 ">2365:   // F[erase_en0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2366:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2367:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2368:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2369:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2370:   ) u_mp_bank_cfg_erase_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2371:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2372:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2373: </pre>
<pre style="margin:0; padding:0 ">2374:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2375:     .we     (mp_bank_cfg_erase_en0_we & bank_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2376:     .wd     (mp_bank_cfg_erase_en0_wd),</pre>
<pre style="margin:0; padding:0 ">2377: </pre>
<pre style="margin:0; padding:0 ">2378:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2379:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2380:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2381: </pre>
<pre style="margin:0; padding:0 ">2382:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2383:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2384:     .q      (reg2hw.mp_bank_cfg[0].q ),</pre>
<pre style="margin:0; padding:0 ">2385: </pre>
<pre style="margin:0; padding:0 ">2386:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2387:     .qs     (mp_bank_cfg_erase_en0_qs)</pre>
<pre style="margin:0; padding:0 ">2388:   );</pre>
<pre style="margin:0; padding:0 ">2389: </pre>
<pre style="margin:0; padding:0 ">2390: </pre>
<pre style="margin:0; padding:0 ">2391:   // F[erase_en1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2392:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2393:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2394:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2395:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2396:   ) u_mp_bank_cfg_erase_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2397:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2398:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2399: </pre>
<pre style="margin:0; padding:0 ">2400:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2401:     .we     (mp_bank_cfg_erase_en1_we & bank_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2402:     .wd     (mp_bank_cfg_erase_en1_wd),</pre>
<pre style="margin:0; padding:0 ">2403: </pre>
<pre style="margin:0; padding:0 ">2404:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2405:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2406:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2407: </pre>
<pre style="margin:0; padding:0 ">2408:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2409:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2410:     .q      (reg2hw.mp_bank_cfg[1].q ),</pre>
<pre style="margin:0; padding:0 ">2411: </pre>
<pre style="margin:0; padding:0 ">2412:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2413:     .qs     (mp_bank_cfg_erase_en1_qs)</pre>
<pre style="margin:0; padding:0 ">2414:   );</pre>
<pre style="margin:0; padding:0 ">2415: </pre>
<pre style="margin:0; padding:0 ">2416: </pre>
<pre style="margin:0; padding:0 ">2417: </pre>
<pre style="margin:0; padding:0 ">2418:   // R[op_status]: V(False)</pre>
<pre style="margin:0; padding:0 ">2419: </pre>
<pre style="margin:0; padding:0 ">2420:   //   F[done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2421:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2422:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2423:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2424:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2425:   ) u_op_status_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2426:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2427:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2428: </pre>
<pre style="margin:0; padding:0 ">2429:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2430:     .we     (op_status_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2431:     .wd     (op_status_done_wd),</pre>
<pre style="margin:0; padding:0 ">2432: </pre>
<pre style="margin:0; padding:0 ">2433:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2434:     .de     (hw2reg.op_status.done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2435:     .d      (hw2reg.op_status.done.d ),</pre>
<pre style="margin:0; padding:0 ">2436: </pre>
<pre style="margin:0; padding:0 ">2437:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2438:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2439:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2440: </pre>
<pre style="margin:0; padding:0 ">2441:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2442:     .qs     (op_status_done_qs)</pre>
<pre style="margin:0; padding:0 ">2443:   );</pre>
<pre style="margin:0; padding:0 ">2444: </pre>
<pre style="margin:0; padding:0 ">2445: </pre>
<pre style="margin:0; padding:0 ">2446:   //   F[err]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2447:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2448:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2449:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2450:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2451:   ) u_op_status_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2452:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2453:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2454: </pre>
<pre style="margin:0; padding:0 ">2455:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2456:     .we     (op_status_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2457:     .wd     (op_status_err_wd),</pre>
<pre style="margin:0; padding:0 ">2458: </pre>
<pre style="margin:0; padding:0 ">2459:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2460:     .de     (hw2reg.op_status.err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2461:     .d      (hw2reg.op_status.err.d ),</pre>
<pre style="margin:0; padding:0 ">2462: </pre>
<pre style="margin:0; padding:0 ">2463:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2464:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2465:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2466: </pre>
<pre style="margin:0; padding:0 ">2467:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2468:     .qs     (op_status_err_qs)</pre>
<pre style="margin:0; padding:0 ">2469:   );</pre>
<pre style="margin:0; padding:0 ">2470: </pre>
<pre style="margin:0; padding:0 ">2471: </pre>
<pre style="margin:0; padding:0 ">2472:   // R[status]: V(True)</pre>
<pre style="margin:0; padding:0 ">2473: </pre>
<pre style="margin:0; padding:0 ">2474:   //   F[rd_full]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2475:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2476:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2477:   ) u_status_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2478:     .re     (status_rd_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2479:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2480:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2481:     .d      (hw2reg.status.rd_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2482:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2483:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2484:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2485:     .qs     (status_rd_full_qs)</pre>
<pre style="margin:0; padding:0 ">2486:   );</pre>
<pre style="margin:0; padding:0 ">2487: </pre>
<pre style="margin:0; padding:0 ">2488: </pre>
<pre style="margin:0; padding:0 ">2489:   //   F[rd_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2490:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2491:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2492:   ) u_status_rd_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2493:     .re     (status_rd_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2494:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2495:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2496:     .d      (hw2reg.status.rd_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2497:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2498:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2499:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2500:     .qs     (status_rd_empty_qs)</pre>
<pre style="margin:0; padding:0 ">2501:   );</pre>
<pre style="margin:0; padding:0 ">2502: </pre>
<pre style="margin:0; padding:0 ">2503: </pre>
<pre style="margin:0; padding:0 ">2504:   //   F[prog_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2505:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2506:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2507:   ) u_status_prog_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2508:     .re     (status_prog_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2509:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2510:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2511:     .d      (hw2reg.status.prog_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2512:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2513:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2514:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2515:     .qs     (status_prog_full_qs)</pre>
<pre style="margin:0; padding:0 ">2516:   );</pre>
<pre style="margin:0; padding:0 ">2517: </pre>
<pre style="margin:0; padding:0 ">2518: </pre>
<pre style="margin:0; padding:0 ">2519:   //   F[prog_empty]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2520:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2521:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2522:   ) u_status_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2523:     .re     (status_prog_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2524:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2525:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2526:     .d      (hw2reg.status.prog_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2527:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2528:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2529:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2530:     .qs     (status_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 ">2531:   );</pre>
<pre style="margin:0; padding:0 ">2532: </pre>
<pre style="margin:0; padding:0 ">2533: </pre>
<pre style="margin:0; padding:0 ">2534:   //   F[init_wip]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2535:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2536:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2537:   ) u_status_init_wip (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2538:     .re     (status_init_wip_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2539:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2540:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2541:     .d      (hw2reg.status.init_wip.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2542:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2543:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2544:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2545:     .qs     (status_init_wip_qs)</pre>
<pre style="margin:0; padding:0 ">2546:   );</pre>
<pre style="margin:0; padding:0 ">2547: </pre>
<pre style="margin:0; padding:0 ">2548: </pre>
<pre style="margin:0; padding:0 ">2549:   //   F[error_page]: 16:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2550:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2551:     .DW    (9)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2552:   ) u_status_error_page (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2553:     .re     (status_error_page_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2554:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2555:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2556:     .d      (hw2reg.status.error_page.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2557:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2558:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2559:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2560:     .qs     (status_error_page_qs)</pre>
<pre style="margin:0; padding:0 ">2561:   );</pre>
<pre style="margin:0; padding:0 ">2562: </pre>
<pre style="margin:0; padding:0 ">2563: </pre>
<pre style="margin:0; padding:0 ">2564:   //   F[error_bank]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2565:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2566:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2567:   ) u_status_error_bank (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2568:     .re     (status_error_bank_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2569:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2570:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2571:     .d      (hw2reg.status.error_bank.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2572:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2573:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2574:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2575:     .qs     (status_error_bank_qs)</pre>
<pre style="margin:0; padding:0 ">2576:   );</pre>
<pre style="margin:0; padding:0 ">2577: </pre>
<pre style="margin:0; padding:0 ">2578: </pre>
<pre style="margin:0; padding:0 ">2579:   // R[scratch]: V(False)</pre>
<pre style="margin:0; padding:0 ">2580: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2581:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2582:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2583:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2584:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2585:   ) u_scratch (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2586:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2587:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2588: </pre>
<pre style="margin:0; padding:0 ">2589:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2590:     .we     (scratch_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2591:     .wd     (scratch_wd),</pre>
<pre style="margin:0; padding:0 ">2592: </pre>
<pre style="margin:0; padding:0 ">2593:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2594:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2595:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2596: </pre>
<pre style="margin:0; padding:0 ">2597:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2598:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2599:     .q      (reg2hw.scratch.q ),</pre>
<pre style="margin:0; padding:0 ">2600: </pre>
<pre style="margin:0; padding:0 ">2601:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2602:     .qs     (scratch_qs)</pre>
<pre style="margin:0; padding:0 ">2603:   );</pre>
<pre style="margin:0; padding:0 ">2604: </pre>
<pre style="margin:0; padding:0 ">2605: </pre>
<pre style="margin:0; padding:0 ">2606:   // R[fifo_lvl]: V(False)</pre>
<pre style="margin:0; padding:0 ">2607: </pre>
<pre style="margin:0; padding:0 ">2608:   //   F[prog]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2609:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2610:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2611:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2612:     .RESVAL  (5'hf)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2613:   ) u_fifo_lvl_prog (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2614:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2615:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2616: </pre>
<pre style="margin:0; padding:0 ">2617:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2618:     .we     (fifo_lvl_prog_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2619:     .wd     (fifo_lvl_prog_wd),</pre>
<pre style="margin:0; padding:0 ">2620: </pre>
<pre style="margin:0; padding:0 ">2621:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2622:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2623:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2624: </pre>
<pre style="margin:0; padding:0 ">2625:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2626:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2627:     .q      (reg2hw.fifo_lvl.prog.q ),</pre>
<pre style="margin:0; padding:0 ">2628: </pre>
<pre style="margin:0; padding:0 ">2629:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2630:     .qs     (fifo_lvl_prog_qs)</pre>
<pre style="margin:0; padding:0 ">2631:   );</pre>
<pre style="margin:0; padding:0 ">2632: </pre>
<pre style="margin:0; padding:0 ">2633: </pre>
<pre style="margin:0; padding:0 ">2634:   //   F[rd]: 12:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2635:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2636:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2637:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2638:     .RESVAL  (5'hf)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2639:   ) u_fifo_lvl_rd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2640:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2641:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2642: </pre>
<pre style="margin:0; padding:0 ">2643:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2644:     .we     (fifo_lvl_rd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2645:     .wd     (fifo_lvl_rd_wd),</pre>
<pre style="margin:0; padding:0 ">2646: </pre>
<pre style="margin:0; padding:0 ">2647:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2648:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2649:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2650: </pre>
<pre style="margin:0; padding:0 ">2651:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2652:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2653:     .q      (reg2hw.fifo_lvl.rd.q ),</pre>
<pre style="margin:0; padding:0 ">2654: </pre>
<pre style="margin:0; padding:0 ">2655:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2656:     .qs     (fifo_lvl_rd_qs)</pre>
<pre style="margin:0; padding:0 ">2657:   );</pre>
<pre style="margin:0; padding:0 ">2658: </pre>
<pre style="margin:0; padding:0 ">2659: </pre>
<pre style="margin:0; padding:0 ">2660: </pre>
<pre style="margin:0; padding:0 ">2661: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2662:   logic [20:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2663:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2664:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2665:     addr_hit[ 0] = (reg_addr == FLASH_CTRL_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2666:     addr_hit[ 1] = (reg_addr == FLASH_CTRL_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2667:     addr_hit[ 2] = (reg_addr == FLASH_CTRL_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2668:     addr_hit[ 3] = (reg_addr == FLASH_CTRL_CONTROL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2669:     addr_hit[ 4] = (reg_addr == FLASH_CTRL_ADDR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2670:     addr_hit[ 5] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2671:     addr_hit[ 6] = (reg_addr == FLASH_CTRL_MP_REGION_CFG0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2672:     addr_hit[ 7] = (reg_addr == FLASH_CTRL_MP_REGION_CFG1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2673:     addr_hit[ 8] = (reg_addr == FLASH_CTRL_MP_REGION_CFG2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2674:     addr_hit[ 9] = (reg_addr == FLASH_CTRL_MP_REGION_CFG3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2675:     addr_hit[10] = (reg_addr == FLASH_CTRL_MP_REGION_CFG4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2676:     addr_hit[11] = (reg_addr == FLASH_CTRL_MP_REGION_CFG5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2677:     addr_hit[12] = (reg_addr == FLASH_CTRL_MP_REGION_CFG6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2678:     addr_hit[13] = (reg_addr == FLASH_CTRL_MP_REGION_CFG7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2679:     addr_hit[14] = (reg_addr == FLASH_CTRL_DEFAULT_REGION_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2680:     addr_hit[15] = (reg_addr == FLASH_CTRL_BANK_CFG_REGWEN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2681:     addr_hit[16] = (reg_addr == FLASH_CTRL_MP_BANK_CFG_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2682:     addr_hit[17] = (reg_addr == FLASH_CTRL_OP_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2683:     addr_hit[18] = (reg_addr == FLASH_CTRL_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2684:     addr_hit[19] = (reg_addr == FLASH_CTRL_SCRATCH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2685:     addr_hit[20] = (reg_addr == FLASH_CTRL_FIFO_LVL_OFFSET);</pre>
<pre style="margin:0; padding:0 ">2686:   end</pre>
<pre style="margin:0; padding:0 ">2687: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2688:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">2689: </pre>
<pre style="margin:0; padding:0 ">2690:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2691:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2692:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2693:     if (addr_hit[ 0] && reg_we && (FLASH_CTRL_PERMIT[ 0] != (FLASH_CTRL_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2694:     if (addr_hit[ 1] && reg_we && (FLASH_CTRL_PERMIT[ 1] != (FLASH_CTRL_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2695:     if (addr_hit[ 2] && reg_we && (FLASH_CTRL_PERMIT[ 2] != (FLASH_CTRL_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2696:     if (addr_hit[ 3] && reg_we && (FLASH_CTRL_PERMIT[ 3] != (FLASH_CTRL_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2697:     if (addr_hit[ 4] && reg_we && (FLASH_CTRL_PERMIT[ 4] != (FLASH_CTRL_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2698:     if (addr_hit[ 5] && reg_we && (FLASH_CTRL_PERMIT[ 5] != (FLASH_CTRL_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2699:     if (addr_hit[ 6] && reg_we && (FLASH_CTRL_PERMIT[ 6] != (FLASH_CTRL_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2700:     if (addr_hit[ 7] && reg_we && (FLASH_CTRL_PERMIT[ 7] != (FLASH_CTRL_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2701:     if (addr_hit[ 8] && reg_we && (FLASH_CTRL_PERMIT[ 8] != (FLASH_CTRL_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2702:     if (addr_hit[ 9] && reg_we && (FLASH_CTRL_PERMIT[ 9] != (FLASH_CTRL_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2703:     if (addr_hit[10] && reg_we && (FLASH_CTRL_PERMIT[10] != (FLASH_CTRL_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2704:     if (addr_hit[11] && reg_we && (FLASH_CTRL_PERMIT[11] != (FLASH_CTRL_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2705:     if (addr_hit[12] && reg_we && (FLASH_CTRL_PERMIT[12] != (FLASH_CTRL_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2706:     if (addr_hit[13] && reg_we && (FLASH_CTRL_PERMIT[13] != (FLASH_CTRL_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2707:     if (addr_hit[14] && reg_we && (FLASH_CTRL_PERMIT[14] != (FLASH_CTRL_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2708:     if (addr_hit[15] && reg_we && (FLASH_CTRL_PERMIT[15] != (FLASH_CTRL_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2709:     if (addr_hit[16] && reg_we && (FLASH_CTRL_PERMIT[16] != (FLASH_CTRL_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2710:     if (addr_hit[17] && reg_we && (FLASH_CTRL_PERMIT[17] != (FLASH_CTRL_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2711:     if (addr_hit[18] && reg_we && (FLASH_CTRL_PERMIT[18] != (FLASH_CTRL_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2712:     if (addr_hit[19] && reg_we && (FLASH_CTRL_PERMIT[19] != (FLASH_CTRL_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2713:     if (addr_hit[20] && reg_we && (FLASH_CTRL_PERMIT[20] != (FLASH_CTRL_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">2714:   end</pre>
<pre style="margin:0; padding:0 ">2715: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2716:   assign intr_state_prog_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2717:   assign intr_state_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2718: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2719:   assign intr_state_prog_lvl_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2720:   assign intr_state_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2721: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2722:   assign intr_state_rd_full_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2723:   assign intr_state_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2724: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2725:   assign intr_state_rd_lvl_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2726:   assign intr_state_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2727: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2728:   assign intr_state_op_done_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2729:   assign intr_state_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">2730: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2731:   assign intr_state_op_error_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2732:   assign intr_state_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">2733: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2734:   assign intr_enable_prog_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2735:   assign intr_enable_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2736: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2737:   assign intr_enable_prog_lvl_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2738:   assign intr_enable_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2739: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2740:   assign intr_enable_rd_full_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2741:   assign intr_enable_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2742: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2743:   assign intr_enable_rd_lvl_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2744:   assign intr_enable_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2745: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2746:   assign intr_enable_op_done_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2747:   assign intr_enable_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">2748: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2749:   assign intr_enable_op_error_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2750:   assign intr_enable_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">2751: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2752:   assign intr_test_prog_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2753:   assign intr_test_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2755:   assign intr_test_prog_lvl_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2756:   assign intr_test_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2757: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2758:   assign intr_test_rd_full_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2759:   assign intr_test_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2760: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2761:   assign intr_test_rd_lvl_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2762:   assign intr_test_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2763: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2764:   assign intr_test_op_done_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2765:   assign intr_test_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">2766: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2767:   assign intr_test_op_error_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2768:   assign intr_test_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">2769: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2770:   assign control_start_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2771:   assign control_start_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2772: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2773:   assign control_op_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2774:   assign control_op_wd = reg_wdata[5:4];</pre>
<pre style="margin:0; padding:0 ">2775: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2776:   assign control_erase_sel_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2777:   assign control_erase_sel_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">2778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2779:   assign control_fifo_rst_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2780:   assign control_fifo_rst_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">2781: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2782:   assign control_num_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2783:   assign control_num_wd = reg_wdata[27:16];</pre>
<pre style="margin:0; padding:0 ">2784: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2785:   assign addr_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2786:   assign addr_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">2787: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2788:   assign region_cfg_regwen_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2789:   assign region_cfg_regwen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2790: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2791:   assign mp_region_cfg0_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2792:   assign mp_region_cfg0_en0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2793: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2794:   assign mp_region_cfg0_rd_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2795:   assign mp_region_cfg0_rd_en0_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2796: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2797:   assign mp_region_cfg0_prog_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2798:   assign mp_region_cfg0_prog_en0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2799: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2800:   assign mp_region_cfg0_erase_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2801:   assign mp_region_cfg0_erase_en0_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2802: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2803:   assign mp_region_cfg0_base0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2804:   assign mp_region_cfg0_base0_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2805: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2806:   assign mp_region_cfg0_size0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2807:   assign mp_region_cfg0_size0_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2808: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2809:   assign mp_region_cfg1_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2810:   assign mp_region_cfg1_en1_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2811: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2812:   assign mp_region_cfg1_rd_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2813:   assign mp_region_cfg1_rd_en1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2814: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2815:   assign mp_region_cfg1_prog_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2816:   assign mp_region_cfg1_prog_en1_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2817: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2818:   assign mp_region_cfg1_erase_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2819:   assign mp_region_cfg1_erase_en1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2820: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2821:   assign mp_region_cfg1_base1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2822:   assign mp_region_cfg1_base1_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2823: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2824:   assign mp_region_cfg1_size1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2825:   assign mp_region_cfg1_size1_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2826: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2827:   assign mp_region_cfg2_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2828:   assign mp_region_cfg2_en2_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2829: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2830:   assign mp_region_cfg2_rd_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2831:   assign mp_region_cfg2_rd_en2_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2832: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2833:   assign mp_region_cfg2_prog_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2834:   assign mp_region_cfg2_prog_en2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2835: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2836:   assign mp_region_cfg2_erase_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2837:   assign mp_region_cfg2_erase_en2_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2838: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2839:   assign mp_region_cfg2_base2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2840:   assign mp_region_cfg2_base2_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2841: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2842:   assign mp_region_cfg2_size2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2843:   assign mp_region_cfg2_size2_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2844: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2845:   assign mp_region_cfg3_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2846:   assign mp_region_cfg3_en3_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2847: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2848:   assign mp_region_cfg3_rd_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2849:   assign mp_region_cfg3_rd_en3_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2850: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2851:   assign mp_region_cfg3_prog_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2852:   assign mp_region_cfg3_prog_en3_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2853: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2854:   assign mp_region_cfg3_erase_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2855:   assign mp_region_cfg3_erase_en3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2856: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2857:   assign mp_region_cfg3_base3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2858:   assign mp_region_cfg3_base3_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2859: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2860:   assign mp_region_cfg3_size3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2861:   assign mp_region_cfg3_size3_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2862: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2863:   assign mp_region_cfg4_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2864:   assign mp_region_cfg4_en4_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2865: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2866:   assign mp_region_cfg4_rd_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2867:   assign mp_region_cfg4_rd_en4_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2868: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2869:   assign mp_region_cfg4_prog_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2870:   assign mp_region_cfg4_prog_en4_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2871: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2872:   assign mp_region_cfg4_erase_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2873:   assign mp_region_cfg4_erase_en4_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2874: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2875:   assign mp_region_cfg4_base4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2876:   assign mp_region_cfg4_base4_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2877: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2878:   assign mp_region_cfg4_size4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2879:   assign mp_region_cfg4_size4_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2880: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2881:   assign mp_region_cfg5_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2882:   assign mp_region_cfg5_en5_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2883: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2884:   assign mp_region_cfg5_rd_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2885:   assign mp_region_cfg5_rd_en5_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2887:   assign mp_region_cfg5_prog_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2888:   assign mp_region_cfg5_prog_en5_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2889: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2890:   assign mp_region_cfg5_erase_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2891:   assign mp_region_cfg5_erase_en5_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2892: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2893:   assign mp_region_cfg5_base5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2894:   assign mp_region_cfg5_base5_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2895: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2896:   assign mp_region_cfg5_size5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2897:   assign mp_region_cfg5_size5_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2898: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2899:   assign mp_region_cfg6_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2900:   assign mp_region_cfg6_en6_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2901: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2902:   assign mp_region_cfg6_rd_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2903:   assign mp_region_cfg6_rd_en6_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2904: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2905:   assign mp_region_cfg6_prog_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2906:   assign mp_region_cfg6_prog_en6_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2907: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2908:   assign mp_region_cfg6_erase_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2909:   assign mp_region_cfg6_erase_en6_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2910: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2911:   assign mp_region_cfg6_base6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2912:   assign mp_region_cfg6_base6_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2913: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2914:   assign mp_region_cfg6_size6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2915:   assign mp_region_cfg6_size6_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2916: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2917:   assign mp_region_cfg7_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2918:   assign mp_region_cfg7_en7_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2919: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2920:   assign mp_region_cfg7_rd_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2921:   assign mp_region_cfg7_rd_en7_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2922: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2923:   assign mp_region_cfg7_prog_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2924:   assign mp_region_cfg7_prog_en7_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2925: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2926:   assign mp_region_cfg7_erase_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2927:   assign mp_region_cfg7_erase_en7_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2928: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2929:   assign mp_region_cfg7_base7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2930:   assign mp_region_cfg7_base7_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2931: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2932:   assign mp_region_cfg7_size7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2933:   assign mp_region_cfg7_size7_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2934: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2935:   assign default_region_rd_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2936:   assign default_region_rd_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2937: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2938:   assign default_region_prog_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2939:   assign default_region_prog_en_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2940: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2941:   assign default_region_erase_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2942:   assign default_region_erase_en_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2943: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2944:   assign bank_cfg_regwen_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2945:   assign bank_cfg_regwen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2946: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2947:   assign mp_bank_cfg_erase_en0_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2948:   assign mp_bank_cfg_erase_en0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2949: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2950:   assign mp_bank_cfg_erase_en1_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2951:   assign mp_bank_cfg_erase_en1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2952: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2953:   assign op_status_done_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2954:   assign op_status_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2955: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2956:   assign op_status_err_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2957:   assign op_status_err_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2958: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2959:   assign status_rd_full_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2960: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2961:   assign status_rd_empty_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2962: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2963:   assign status_prog_full_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2964: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2965:   assign status_prog_empty_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2966: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2967:   assign status_init_wip_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2968: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2969:   assign status_error_page_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2970: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2971:   assign status_error_bank_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2972: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2973:   assign scratch_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2974:   assign scratch_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">2975: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2976:   assign fifo_lvl_prog_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2977:   assign fifo_lvl_prog_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">2978: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2979:   assign fifo_lvl_rd_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2980:   assign fifo_lvl_rd_wd = reg_wdata[12:8];</pre>
<pre style="margin:0; padding:0 ">2981: </pre>
<pre style="margin:0; padding:0 ">2982:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2983:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2984:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2985:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2986:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2987:         reg_rdata_next[0] = intr_state_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2988:         reg_rdata_next[1] = intr_state_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2989:         reg_rdata_next[2] = intr_state_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2990:         reg_rdata_next[3] = intr_state_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2991:         reg_rdata_next[4] = intr_state_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2992:         reg_rdata_next[5] = intr_state_op_error_qs;</pre>
<pre style="margin:0; padding:0 ">2993:       end</pre>
<pre style="margin:0; padding:0 ">2994: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2995:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2996:         reg_rdata_next[0] = intr_enable_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2997:         reg_rdata_next[1] = intr_enable_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2998:         reg_rdata_next[2] = intr_enable_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2999:         reg_rdata_next[3] = intr_enable_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3000:         reg_rdata_next[4] = intr_enable_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3001:         reg_rdata_next[5] = intr_enable_op_error_qs;</pre>
<pre style="margin:0; padding:0 ">3002:       end</pre>
<pre style="margin:0; padding:0 ">3003: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3004:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3005:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3006:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3007:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3008:         reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3009:         reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3010:         reg_rdata_next[5] = '0;</pre>
<pre style="margin:0; padding:0 ">3011:       end</pre>
<pre style="margin:0; padding:0 ">3012: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3013:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3014:         reg_rdata_next[0] = control_start_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3015:         reg_rdata_next[5:4] = control_op_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3016:         reg_rdata_next[6] = control_erase_sel_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3017:         reg_rdata_next[7] = control_fifo_rst_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3018:         reg_rdata_next[27:16] = control_num_qs;</pre>
<pre style="margin:0; padding:0 ">3019:       end</pre>
<pre style="margin:0; padding:0 ">3020: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3021:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3022:         reg_rdata_next[31:0] = addr_qs;</pre>
<pre style="margin:0; padding:0 ">3023:       end</pre>
<pre style="margin:0; padding:0 ">3024: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3025:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3026:         reg_rdata_next[0] = region_cfg_regwen_qs;</pre>
<pre style="margin:0; padding:0 ">3027:       end</pre>
<pre style="margin:0; padding:0 ">3028: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3029:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3030:         reg_rdata_next[0] = mp_region_cfg0_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3031:         reg_rdata_next[1] = mp_region_cfg0_rd_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3032:         reg_rdata_next[2] = mp_region_cfg0_prog_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3033:         reg_rdata_next[3] = mp_region_cfg0_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3034:         reg_rdata_next[12:4] = mp_region_cfg0_base0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3035:         reg_rdata_next[24:16] = mp_region_cfg0_size0_qs;</pre>
<pre style="margin:0; padding:0 ">3036:       end</pre>
<pre style="margin:0; padding:0 ">3037: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3038:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3039:         reg_rdata_next[0] = mp_region_cfg1_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3040:         reg_rdata_next[1] = mp_region_cfg1_rd_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3041:         reg_rdata_next[2] = mp_region_cfg1_prog_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3042:         reg_rdata_next[3] = mp_region_cfg1_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3043:         reg_rdata_next[12:4] = mp_region_cfg1_base1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3044:         reg_rdata_next[24:16] = mp_region_cfg1_size1_qs;</pre>
<pre style="margin:0; padding:0 ">3045:       end</pre>
<pre style="margin:0; padding:0 ">3046: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3047:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3048:         reg_rdata_next[0] = mp_region_cfg2_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3049:         reg_rdata_next[1] = mp_region_cfg2_rd_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3050:         reg_rdata_next[2] = mp_region_cfg2_prog_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3051:         reg_rdata_next[3] = mp_region_cfg2_erase_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3052:         reg_rdata_next[12:4] = mp_region_cfg2_base2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3053:         reg_rdata_next[24:16] = mp_region_cfg2_size2_qs;</pre>
<pre style="margin:0; padding:0 ">3054:       end</pre>
<pre style="margin:0; padding:0 ">3055: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3056:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3057:         reg_rdata_next[0] = mp_region_cfg3_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3058:         reg_rdata_next[1] = mp_region_cfg3_rd_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3059:         reg_rdata_next[2] = mp_region_cfg3_prog_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3060:         reg_rdata_next[3] = mp_region_cfg3_erase_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3061:         reg_rdata_next[12:4] = mp_region_cfg3_base3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3062:         reg_rdata_next[24:16] = mp_region_cfg3_size3_qs;</pre>
<pre style="margin:0; padding:0 ">3063:       end</pre>
<pre style="margin:0; padding:0 ">3064: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3065:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3066:         reg_rdata_next[0] = mp_region_cfg4_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3067:         reg_rdata_next[1] = mp_region_cfg4_rd_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3068:         reg_rdata_next[2] = mp_region_cfg4_prog_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3069:         reg_rdata_next[3] = mp_region_cfg4_erase_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3070:         reg_rdata_next[12:4] = mp_region_cfg4_base4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3071:         reg_rdata_next[24:16] = mp_region_cfg4_size4_qs;</pre>
<pre style="margin:0; padding:0 ">3072:       end</pre>
<pre style="margin:0; padding:0 ">3073: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3074:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3075:         reg_rdata_next[0] = mp_region_cfg5_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3076:         reg_rdata_next[1] = mp_region_cfg5_rd_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3077:         reg_rdata_next[2] = mp_region_cfg5_prog_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3078:         reg_rdata_next[3] = mp_region_cfg5_erase_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3079:         reg_rdata_next[12:4] = mp_region_cfg5_base5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3080:         reg_rdata_next[24:16] = mp_region_cfg5_size5_qs;</pre>
<pre style="margin:0; padding:0 ">3081:       end</pre>
<pre style="margin:0; padding:0 ">3082: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3083:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3084:         reg_rdata_next[0] = mp_region_cfg6_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3085:         reg_rdata_next[1] = mp_region_cfg6_rd_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3086:         reg_rdata_next[2] = mp_region_cfg6_prog_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3087:         reg_rdata_next[3] = mp_region_cfg6_erase_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3088:         reg_rdata_next[12:4] = mp_region_cfg6_base6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3089:         reg_rdata_next[24:16] = mp_region_cfg6_size6_qs;</pre>
<pre style="margin:0; padding:0 ">3090:       end</pre>
<pre style="margin:0; padding:0 ">3091: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3092:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3093:         reg_rdata_next[0] = mp_region_cfg7_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3094:         reg_rdata_next[1] = mp_region_cfg7_rd_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3095:         reg_rdata_next[2] = mp_region_cfg7_prog_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3096:         reg_rdata_next[3] = mp_region_cfg7_erase_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3097:         reg_rdata_next[12:4] = mp_region_cfg7_base7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3098:         reg_rdata_next[24:16] = mp_region_cfg7_size7_qs;</pre>
<pre style="margin:0; padding:0 ">3099:       end</pre>
<pre style="margin:0; padding:0 ">3100: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3101:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3102:         reg_rdata_next[0] = default_region_rd_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3103:         reg_rdata_next[1] = default_region_prog_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3104:         reg_rdata_next[2] = default_region_erase_en_qs;</pre>
<pre style="margin:0; padding:0 ">3105:       end</pre>
<pre style="margin:0; padding:0 ">3106: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3107:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3108:         reg_rdata_next[0] = bank_cfg_regwen_qs;</pre>
<pre style="margin:0; padding:0 ">3109:       end</pre>
<pre style="margin:0; padding:0 ">3110: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3111:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3112:         reg_rdata_next[0] = mp_bank_cfg_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3113:         reg_rdata_next[1] = mp_bank_cfg_erase_en1_qs;</pre>
<pre style="margin:0; padding:0 ">3114:       end</pre>
<pre style="margin:0; padding:0 ">3115: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3116:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3117:         reg_rdata_next[0] = op_status_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3118:         reg_rdata_next[1] = op_status_err_qs;</pre>
<pre style="margin:0; padding:0 ">3119:       end</pre>
<pre style="margin:0; padding:0 ">3120: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3121:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3122:         reg_rdata_next[0] = status_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3123:         reg_rdata_next[1] = status_rd_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3124:         reg_rdata_next[2] = status_prog_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3125:         reg_rdata_next[3] = status_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3126:         reg_rdata_next[4] = status_init_wip_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3127:         reg_rdata_next[16:8] = status_error_page_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3128:         reg_rdata_next[17] = status_error_bank_qs;</pre>
<pre style="margin:0; padding:0 ">3129:       end</pre>
<pre style="margin:0; padding:0 ">3130: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3131:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3132:         reg_rdata_next[31:0] = scratch_qs;</pre>
<pre style="margin:0; padding:0 ">3133:       end</pre>
<pre style="margin:0; padding:0 ">3134: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3135:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3136:         reg_rdata_next[4:0] = fifo_lvl_prog_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3137:         reg_rdata_next[12:8] = fifo_lvl_rd_qs;</pre>
<pre style="margin:0; padding:0 ">3138:       end</pre>
<pre style="margin:0; padding:0 ">3139: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3140:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3141:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">3142:       end</pre>
<pre style="margin:0; padding:0 ">3143:     endcase</pre>
<pre style="margin:0; padding:0 ">3144:   end</pre>
<pre style="margin:0; padding:0 ">3145: </pre>
<pre style="margin:0; padding:0 ">3146:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">3147:   `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">3148:   `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 ">3149: </pre>
<pre style="margin:0; padding:0 ">3150:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 ">3151: </pre>
<pre style="margin:0; padding:0 ">3152:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 ">3153: </pre>
<pre style="margin:0; padding:0 ">3154:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">3155:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">3156:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 ">3157: </pre>
<pre style="margin:0; padding:0 ">3158: endmodule</pre>
<pre style="margin:0; padding:0 ">3159: </pre>
</body>
</html>
