read -sv run_verilog_mid/adder_32b_26_59_a84be242f314117b79df6599686d9631.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_26_59_a84be242f314117b79df6599686d9631_yosys.v
