INFO-FLOW: Workspace F:/FPGA/project/HLS/Haar_2.0/Haar/solution1 opened at Tue Dec 04 20:16:28 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.2 sec.
Execute   set_part xc7vx690tffg1761-3 -tool vivado 
Execute     add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx690t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed fast 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling parameter.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted parameter.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "parameter.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E parameter.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp
Command       clang done; 2.112 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp"  -o "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/useless.bc
Command       clang done; 3.122 sec.
INFO-FLOW: GCC PP time: 5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.63 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.064 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/xilinx-dataflow-lawyer.parameter.pp.0.cpp.diag.yml F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/xilinx-dataflow-lawyer.parameter.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/xilinx-dataflow-lawyer.parameter.pp.0.cpp.err.log 
Command       ap_eval done; 1.438 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.535 sec.
INFO-FLOW: tidy-3.1 time 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.379 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.2.cpp
Command       clang done; 0.871 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.bc
Command       clang done; 2.948 sec.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling image_core.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted image_core.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "image_core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E image_core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp
Command       clang done; 0.863 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp"  -o "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/useless.bc
Command       clang done; 2.696 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.052 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.067 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.diag.yml F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.err.log 
Command       ap_eval done; 1.16 sec.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: image_core.cpp:30:42
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.461 sec.
INFO-FLOW: tidy-3.1 time 4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.299 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.2.cpp
Command       clang done; 0.837 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.bc
Command       clang done; 2.895 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/parameter.g.bc F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/image_core.g.bc -hls-opt -except-internalize Haar_Core -LE:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 6.577 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 104.410 ; gain = 46.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 104.410 ; gain = 46.680
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.pp.bc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.642 sec.
Execute         llvm-ld F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.708 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Haar_Core -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g.0.bc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<4, 100, 2>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<4, 100, 2>::write(hls::Scalar<1, unsigned short>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<256, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<256, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 512, 0>::init' into 'hls::Mat<256, 512, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 100, 2>::init' into 'hls::Mat<4, 100, 2>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 256, 512, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 512, 0>::write' into 'hls::Mat<256, 512, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 256, 512, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 512, 0>::read' into 'hls::Mat<256, 512, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 512, 0>::operator>>' into 'hls::Mat2Array2D<256, 512, 0, unsigned char>' (./type.h:297).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>' (./haar.h:551).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::detectScaled<20, 20, 1000, 256, 512, unsigned char>' (./haar.h:509).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<4, 100, unsigned short>::SetValue' into 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>' (./haar.h:550).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 100, 2>::write' into 'hls::Mat<4, 100, 2>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 100, 2>::operator<<' into 'hls::Array2D2Mat<4, 100, unsigned short, 2>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 100, 2>::read' into 'hls::Mat<4, 100, 2>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 100, 2>::operator>>' into 'hls::Mat2AXIvideo<16, 4, 100, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>.1' into 'hls::AXISetBitFields<16, unsigned short>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>' into 'hls::Mat2AXIvideo<16, 4, 100, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 3.664 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 263.297 ; gain = 205.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g.1.bc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' (./haar.h:484) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<1000, hls::Rect_<short> >::full' into 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' (./haar.h:487) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<1000, hls::Rect_<short> >::push' into 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' (./haar.h:493) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<short>' into 'hls::SimilarRects<short>' (./haar.h:128) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'hls::SimilarRects<short>' (./haar.h:128) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::SimilarRects<short>' (./haar.h:130) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::detectScaled<20, 20, 1000, 256, 512, unsigned char>' into 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>' (./haar.h:545) automatically.
Command         transform done; 67.006 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.819 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:10 ; elapsed = 00:01:56 . Memory (MB): peak = 2491.391 ; gain = 2433.660
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.g.1.bc to F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.o.1.bc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_locations.data_stream.V' (image_core.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src.data_stream.V' (image_core.cpp:21).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./haar.h:80) in function 'hls::HaarCascadeClassifier<21, 21, int, 20, 1047, 2, 3, char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 32>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 32>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./haar.h:448) in function 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./haar.h:457) in function 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./haar.h:463) in function 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./haar.h:465) in function 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./haar.h:472) in function 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./haar.h:87) in function 'hls::HaarCascadeClassifier<21, 21, int, 20, 1047, 2, 3, char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (./haar.h:92) in function 'hls::HaarCascadeClassifier<21, 21, int, 20, 1047, 2, 3, char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_locations.data_stream.V' (image_core.cpp:24) .
INFO: [XFORM 203-101] Partitioning array 'sLineBuffer.val' (./haar.h:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sColBuffer.val' (./haar.h:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sBlockBuffer.val' (./haar.h:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sqLineBuffer.val' (./haar.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sqColBuffer.val' (./haar.h:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sqBlockBuffer.val' (./haar.h:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swinBuffer' (./haar.h:362) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sqwinBuffer' (./haar.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'nodes' (./haar.h:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_locations.data_stream.V' (image_core.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sBlockBuffer.val' (./haar.h:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'sqBlockBuffer.val' (./haar.h:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'swinBuffer' (./haar.h:362) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'sqwinBuffer' (./haar.h:363) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::Resize<256, 512, 256, 512, unsigned char, unsigned char>' (./imgproc.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' (./haar.h:484) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<1000, hls::Rect_<short> >::full' into 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' (./haar.h:487) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<1000, hls::Rect_<short> >::push' into 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' (./haar.h:493) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<short>' into 'hls::SimilarRects<short>' (./haar.h:128) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'hls::SimilarRects<short>' (./haar.h:128) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::SimilarRects<short>' (./haar.h:130) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::SimilarRects<short>' into 'hls::partition<1000>' (./haar.h:171) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::detectScaled<20, 20, 1000, 256, 512, unsigned char>' into 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>' (./haar.h:545) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 109 for loop 'Loop-0-0' in function 'hls::HaarCascadeClassifier<21, 21, int, 20, 1047, 2, 3, char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 3 for loop 'Loop-0-0' in function 'hls::HaarCascadeClassifier<21, 21, int, 20, 1047, 2, 3, char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-713] All the elements of global array 'src.val' should be updated in process function 'hls::Mat2Array2D<256, 512, 0, unsigned char>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'locations.val' should be updated in process function 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'Haar_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit40881_proc160'
	 'hls::AXIvideo2Mat<8, 256, 512, 0>'
	 'hls::Mat2Array2D<256, 512, 0, unsigned char>'
	 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>'
	 'hls::Array2D2Mat<4, 100, unsigned short, 2>'
	 'hls::Mat2AXIvideo<16, 4, 100, 2>'.
Command         transform done; 73.65 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:39:1) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 32>'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./haar.h:271:7) to (./haar.h:278:6) in function 'hls::groupRectangles<99, 1000>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./haar.h:503:28) to (./haar.h:544:26) in function 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./haar.h:508) to (./haar.h:530:9) in function 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./haar.h:488:25) to (./haar.h:494:14) in function 'hls::detect<20, 20, 1000, 256, 512, unsigned char>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:267:35) to (./imgproc.h:267:30) in function 'hls::Resize<256, 512, 256, 512, unsigned char, unsigned char>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:245:28) to (./imgproc.h:265:2) in function 'hls::Resize<256, 512, 256, 512, unsigned char, unsigned char>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./haar.h:80:39) to (./haar.h:80:28) in function 'hls::HaarCascadeClassifier<21, 21, int, 20, 1047, 2, 3, char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 12 basic blocks.
Command         transform done; 7.617 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:29 ; elapsed = 00:03:17 . Memory (MB): peak = 2613.258 ; gain = 2555.527
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.o.2.bc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::partition<1000>' to 'partition<1000>' (./haar.h:138)
WARNING: [XFORM 203-631] Renaming function 'hls::groupRectangles<99, 1000>' to 'groupRectangles' (./haar.h:155:6)
WARNING: [XFORM 203-631] Renaming function 'hls::detectMultiScale<20, 20, 1000, 99, 256, 512, unsigned char>' to 'detectMultiScale' (./type.h:187:21)
WARNING: [XFORM 203-631] Renaming function 'hls::detect<20, 20, 1000, 256, 512, unsigned char>' to 'detect' (./haar.h:112:14)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<256, 512, 256, 512, unsigned char, unsigned char>5' to 'Resize5' (./imgproc.h:14:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<256, 512, 0, unsigned char>' to 'Mat2Array2D' (./type.h:286:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<16, 4, 100, 2>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Integral<256, 512, unsigned char, int>7' to 'Integral7' (./haar.h:360:30)
WARNING: [XFORM 203-631] Renaming function 'hls::HaarCascadeClassifier<21, 21, int, 20, 1047, 2, 3, char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'HaarCascadeClassifie' (./haar.h:76:31)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<4, 100, unsigned short, 2>' to 'Array2D2Mat' (./type.h:361:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 256, 512, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit40881_proc160' to 'Block_Mat.exit40881_' (image_core.cpp:21)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rects.val.x'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rects.val.width'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rects.val.height'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rects.val.y'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[1]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[2]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[3]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[16]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[2]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[17]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[12]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[7]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[6]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[4]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[5]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[14]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[9]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[19]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[5]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[19]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[7]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[14]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[20]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[12]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[4]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[15]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[3]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[13]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[6]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[17]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[16]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[13]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[18]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[15]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[20]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[11]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[9]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[8]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[8]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[18]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[11]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqLineBuffer.val[10]' (./haar.h:427).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sLineBuffer.val[10]' (./haar.h:423).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sqwin.val' (./haar.h:426).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'swin.val' (./haar.h:422).
Command         transform done; 7.474 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:36 ; elapsed = 00:03:25 . Memory (MB): peak = 2613.258 ; gain = 2555.527
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 162.62 sec.
Command     elaborate done; 203.653 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Haar_Core' ...
Execute       ap_set_top_model Haar_Core 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit40881_' to 'Block_Mat_exit40881_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 32>' to 'sqrt_fixed_32_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'partition<1000>' to 'partition_1000_s'.
Execute       get_model_list Haar_Core -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Haar_Core 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Array2D2Mat 
Execute       preproc_iomode -model detectMultiScale 
Execute       preproc_iomode -model groupRectangles 
Execute       preproc_iomode -model partition<1000> 
Execute       preproc_iomode -model detect 
Execute       preproc_iomode -model HaarCascadeClassifie 
Execute       preproc_iomode -model sqrt_fixed<32, 32> 
Execute       preproc_iomode -model Integral7 
Execute       preproc_iomode -model Resize5 
Execute       preproc_iomode -model Mat2Array2D 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit40881_ 
Execute       get_model_list Haar_Core -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core
INFO-FLOW: Configuring Module : Block_Mat.exit40881_ ...
Execute       set_default_model Block_Mat.exit40881_ 
Execute       apply_spec_resource_limit Block_Mat.exit40881_ 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       apply_spec_resource_limit Mat2Array2D 
INFO-FLOW: Configuring Module : Resize5 ...
Execute       set_default_model Resize5 
Execute       apply_spec_resource_limit Resize5 
INFO-FLOW: Configuring Module : Integral7 ...
Execute       set_default_model Integral7 
Execute       apply_spec_resource_limit Integral7 
INFO-FLOW: Configuring Module : sqrt_fixed<32, 32> ...
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       apply_spec_resource_limit sqrt_fixed<32, 32> 
INFO-FLOW: Configuring Module : HaarCascadeClassifie ...
Execute       set_default_model HaarCascadeClassifie 
Execute       apply_spec_resource_limit HaarCascadeClassifie 
INFO-FLOW: Configuring Module : detect ...
Execute       set_default_model detect 
Execute       apply_spec_resource_limit detect 
INFO-FLOW: Configuring Module : partition<1000> ...
Execute       set_default_model partition<1000> 
Execute       apply_spec_resource_limit partition<1000> 
INFO-FLOW: Configuring Module : groupRectangles ...
Execute       set_default_model groupRectangles 
Execute       apply_spec_resource_limit groupRectangles 
INFO-FLOW: Configuring Module : detectMultiScale ...
Execute       set_default_model detectMultiScale 
Execute       apply_spec_resource_limit detectMultiScale 
INFO-FLOW: Configuring Module : Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       apply_spec_resource_limit Array2D2Mat 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : Haar_Core ...
Execute       set_default_model Haar_Core 
Execute       apply_spec_resource_limit Haar_Core 
INFO-FLOW: Model list for preprocess: Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core
INFO-FLOW: Preprocessing Module: Block_Mat.exit40881_ ...
Execute       set_default_model Block_Mat.exit40881_ 
Execute       cdfg_preprocess -model Block_Mat.exit40881_ 
Execute       rtl_gen_preprocess Block_Mat.exit40881_ 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       cdfg_preprocess -model Mat2Array2D 
Execute       rtl_gen_preprocess Mat2Array2D 
INFO-FLOW: Preprocessing Module: Resize5 ...
Execute       set_default_model Resize5 
Execute       cdfg_preprocess -model Resize5 
Execute       rtl_gen_preprocess Resize5 
INFO-FLOW: Preprocessing Module: Integral7 ...
Execute       set_default_model Integral7 
Execute       cdfg_preprocess -model Integral7 
Execute       rtl_gen_preprocess Integral7 
INFO-FLOW: Preprocessing Module: sqrt_fixed<32, 32> ...
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       cdfg_preprocess -model sqrt_fixed<32, 32> 
Execute       rtl_gen_preprocess sqrt_fixed<32, 32> 
INFO-FLOW: Preprocessing Module: HaarCascadeClassifie ...
Execute       set_default_model HaarCascadeClassifie 
Execute       cdfg_preprocess -model HaarCascadeClassifie 
Execute       rtl_gen_preprocess HaarCascadeClassifie 
INFO-FLOW: Preprocessing Module: detect ...
Execute       set_default_model detect 
Execute       cdfg_preprocess -model detect 
Command       cdfg_preprocess done; 0.344 sec.
Execute       rtl_gen_preprocess detect 
INFO-FLOW: Preprocessing Module: partition<1000> ...
Execute       set_default_model partition<1000> 
Execute       cdfg_preprocess -model partition<1000> 
Execute       rtl_gen_preprocess partition<1000> 
INFO-FLOW: Preprocessing Module: groupRectangles ...
Execute       set_default_model groupRectangles 
Execute       cdfg_preprocess -model groupRectangles 
Execute       rtl_gen_preprocess groupRectangles 
INFO-FLOW: Preprocessing Module: detectMultiScale ...
Execute       set_default_model detectMultiScale 
Execute       cdfg_preprocess -model detectMultiScale 
Execute       rtl_gen_preprocess detectMultiScale 
INFO-FLOW: Preprocessing Module: Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       cdfg_preprocess -model Array2D2Mat 
Execute       rtl_gen_preprocess Array2D2Mat 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: Haar_Core ...
Execute       set_default_model Haar_Core 
Execute       cdfg_preprocess -model Haar_Core 
Execute       rtl_gen_preprocess Haar_Core 
INFO-FLOW: Model list for synthesis: Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit40881_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit40881_ 
Execute       schedule -model Block_Mat.exit40881_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.386 sec.
INFO: [HLS 200-111]  Elapsed time: 205.444 seconds; current allocated memory: 553.783 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling Block_Mat.exit40881_.
Execute       set_default_model Block_Mat.exit40881_ 
Execute       bind -model Block_Mat.exit40881_ 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit40881_
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 553.881 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit40881_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.255 sec.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 554.147 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Command       report done; 0.127 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 554.472 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array2D 
Execute       schedule -model Mat2Array2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.183 sec.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 554.669 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array2D.
Execute       set_default_model Mat2Array2D 
Execute       bind -model Mat2Array2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2Array2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 554.808 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize5 
Execute       schedule -model Resize5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.218 sec.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 555.784 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.verbose.sched.rpt -verbose -f 
Command       report done; 0.177 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.sched.adb -f 
Command       db_write done; 0.153 sec.
INFO-FLOW: Finish scheduling Resize5.
Execute       set_default_model Resize5 
Execute       bind -model Resize5 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resize5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 556.430 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.verbose.bind.rpt -verbose -f 
Command       report done; 0.257 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.bind.adb -f 
Command       db_write done; 0.159 sec.
INFO-FLOW: Finish binding Resize5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Integral7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Integral7 
Execute       schedule -model Integral7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 556.819 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.sched.adb -f 
INFO-FLOW: Finish scheduling Integral7.
Execute       set_default_model Integral7 
Execute       bind -model Integral7 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Integral7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 557.139 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.verbose.bind.rpt -verbose -f 
Command       report done; 0.105 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.bind.adb -f 
INFO-FLOW: Finish binding Integral7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       schedule -model sqrt_fixed<32, 32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.202 sec.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 557.748 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.sched.adb -f 
Command       db_write done; 0.128 sec.
INFO-FLOW: Finish scheduling sqrt_fixed<32, 32>.
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       bind -model sqrt_fixed<32, 32> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sqrt_fixed<32, 32>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 558.373 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.193 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.bind.adb -f 
Command       db_write done; 0.155 sec.
INFO-FLOW: Finish binding sqrt_fixed<32, 32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HaarCascadeClassifie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model HaarCascadeClassifie 
Execute       schedule -model HaarCascadeClassifie 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.991 sec.
INFO: [HLS 200-111]  Elapsed time: 1.441 seconds; current allocated memory: 560.576 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.verbose.sched.rpt -verbose -f 
Command       report done; 0.653 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.sched.adb -f 
Command       db_write done; 0.692 sec.
INFO-FLOW: Finish scheduling HaarCascadeClassifie.
Execute       set_default_model HaarCascadeClassifie 
Execute       bind -model HaarCascadeClassifie 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=HaarCascadeClassifie
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.193 sec.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 572.338 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.verbose.bind.rpt -verbose -f 
Command       report done; 0.826 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.bind.adb -f 
Command       db_write done; 0.776 sec.
INFO-FLOW: Finish binding HaarCascadeClassifie.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model detect 
Execute       schedule -model detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.376 sec.
INFO: [HLS 200-111]  Elapsed time: 3.087 seconds; current allocated memory: 575.339 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.verbose.sched.rpt -verbose -f 
Command       report done; 1.166 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.sched.adb -f 
Command       db_write done; 1.175 sec.
INFO-FLOW: Finish scheduling detect.
Execute       set_default_model detect 
Execute       bind -model detect 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=detect
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.562 sec.
INFO: [HLS 200-111]  Elapsed time: 3.004 seconds; current allocated memory: 580.293 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.verbose.bind.rpt -verbose -f 
Command       report done; 1.521 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.bind.adb -f 
Command       db_write done; 1.242 sec.
INFO-FLOW: Finish binding detect.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'partition_1000_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model partition<1000> 
Execute       schedule -model partition<1000> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.252 sec.
INFO: [HLS 200-111]  Elapsed time: 3.129 seconds; current allocated memory: 581.265 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.205 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling partition<1000>.
Execute       set_default_model partition<1000> 
Execute       bind -model partition<1000> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=partition<1000>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 581.875 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.258 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.bind.adb -f 
Command       db_write done; 0.187 sec.
INFO-FLOW: Finish binding partition<1000>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'groupRectangles' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model groupRectangles 
Execute       schedule -model groupRectangles 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.203 sec.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 582.553 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.verbose.sched.rpt -verbose -f 
Command       report done; 0.211 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling groupRectangles.
Execute       set_default_model groupRectangles 
Execute       bind -model groupRectangles 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=groupRectangles
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 583.109 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.verbose.bind.rpt -verbose -f 
Command       report done; 0.293 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.bind.adb -f 
Command       db_write done; 0.158 sec.
INFO-FLOW: Finish binding groupRectangles.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detectMultiScale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model detectMultiScale 
Execute       schedule -model detectMultiScale 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.378 sec.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 583.772 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.152 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.sched.adb -f 
Command       db_write done; 0.121 sec.
INFO-FLOW: Finish scheduling detectMultiScale.
Execute       set_default_model detectMultiScale 
Execute       bind -model detectMultiScale 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=detectMultiScale
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.913 sec.
INFO: [HLS 200-111]  Elapsed time: 1.317 seconds; current allocated memory: 584.911 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.845 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.bind.adb -f 
Command       db_write done; 0.127 sec.
INFO-FLOW: Finish binding detectMultiScale.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2D2Mat 
Execute       schedule -model Array2D2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 1.279 seconds; current allocated memory: 585.483 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2D2Mat.
Execute       set_default_model Array2D2Mat 
Execute       bind -model Array2D2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2D2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 585.630 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.bind.adb -f 
INFO-FLOW: Finish binding Array2D2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.177 sec.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 585.775 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 586.025 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Haar_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Haar_Core 
Execute       schedule -model Haar_Core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 586.194 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.sched.adb -f 
INFO-FLOW: Finish scheduling Haar_Core.
Execute       set_default_model Haar_Core 
Execute       bind -model Haar_Core 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Haar_Core
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.281 sec.
INFO: [HLS 200-111]  Elapsed time: 1.531 seconds; current allocated memory: 587.373 MB.
Execute       report -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.verbose.bind.rpt -verbose -f 
Command       report done; 0.84 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.bind.adb -f 
INFO-FLOW: Finish binding Haar_Core.
Execute       get_model_list Haar_Core -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit40881_ 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Mat2Array2D 
Execute       rtl_gen_preprocess Resize5 
Execute       rtl_gen_preprocess Integral7 
Execute       rtl_gen_preprocess sqrt_fixed<32, 32> 
Execute       rtl_gen_preprocess HaarCascadeClassifie 
Execute       rtl_gen_preprocess detect 
Execute       rtl_gen_preprocess partition<1000> 
Execute       rtl_gen_preprocess groupRectangles 
Execute       rtl_gen_preprocess detectMultiScale 
Execute       rtl_gen_preprocess Array2D2Mat 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess Haar_Core 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit40881_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit40881_ -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit40881_s'.
Command       create_rtl_model done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 587.955 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit40881_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/Block_Mat_exit40881_s -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl Block_Mat.exit40881_ -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/Block_Mat_exit40881_s 
Execute       gen_rtl Block_Mat.exit40881_ -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/Block_Mat_exit40881_s 
Execute       gen_tb_info Block_Mat.exit40881_ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit40881_ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Block_Mat_exit40881_s_csynth.rpt -f 
Execute       report -model Block_Mat.exit40881_ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Block_Mat_exit40881_s_csynth.xml -f -x 
Execute       report -model Block_Mat.exit40881_ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit40881_ -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 588.993 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2Array2D -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 589.333 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/Mat2Array2D -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/Mat2Array2D 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/Mat2Array2D 
Execute       gen_tb_info Mat2Array2D -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Mat2Array2D_csynth.rpt -f 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Mat2Array2D_csynth.xml -f -x 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.verbose.rpt -verbose -f 
Execute       db_write -model Mat2Array2D -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Resize5 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Haar_Core_fadd_32ns_32ns_32_4_full_dsp_1' to 'Haar_Core_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_fmul_32ns_32ns_32_2_max_dsp_1' to 'Haar_Core_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_sitofp_32ns_32_2_1' to 'Haar_Core_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_fpext_32ns_64_1_1' to 'Haar_Core_fpext_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_sdiv_34ns_32s_32_38_seq_1' to 'Haar_Core_sdiv_34fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_fpext_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_sdiv_34fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize5'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 590.764 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/Resize5 -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl Resize5 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/Resize5 
Execute       gen_rtl Resize5 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/Resize5 
Execute       gen_tb_info Resize5 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5 -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model Resize5 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Resize5_csynth.rpt -f 
Execute       report -model Resize5 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Resize5_csynth.xml -f -x 
Execute       report -model Resize5 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.verbose.rpt -verbose -f 
Command       report done; 0.302 sec.
Execute       db_write -model Resize5 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.adb -f 
Command       db_write done; 0.213 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Integral7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Integral7 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Integral7_sLineBuffer' to 'Integral7_sLineBug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Integral7_sqLineBuffer' to 'Integral7_sqLineBhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_mac_muladd_8ns_8ns_32ns_32_1_1' to 'Haar_Core_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_mac_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Integral7'.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 591.694 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Integral7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/Integral7 -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl Integral7 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/Integral7 
Execute       gen_rtl Integral7 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/Integral7 
Execute       gen_tb_info Integral7 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7 -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model Integral7 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Integral7_csynth.rpt -f 
Execute       report -model Integral7 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Integral7_csynth.xml -f -x 
Execute       report -model Integral7 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.verbose.rpt -verbose -f 
Command       report done; 0.122 sec.
Execute       db_write -model Integral7 -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.adb -f 
Command       db_write done; 0.113 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sqrt_fixed<32, 32> -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 593.011 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/sqrt_fixed_32_32_s -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/sqrt_fixed_32_32_s 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/sqrt_fixed_32_32_s 
Execute       gen_tb_info sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/sqrt_fixed_32_32_s_csynth.rpt -f 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/sqrt_fixed_32_32_s_csynth.xml -f -x 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.rpt -verbose -f 
Command       report done; 0.213 sec.
Execute       db_write -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.adb -f 
Command       db_write done; 0.186 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HaarCascadeClassifie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model HaarCascadeClassifie -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_s_count_val' to 'HaarCascadeClassijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_thresh_val_V' to 'HaarCascadeClassikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_weight_val' to 'HaarCascadeClassilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_feature0_val' to 'HaarCascadeClassimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_feature1_val' to 'HaarCascadeClassincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_feature2_val' to 'HaarCascadeClassiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_feature3_val' to 'HaarCascadeClassipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_left_val' to 'HaarCascadeClassiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_right_val' to 'HaarCascadeClassircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_alpha_val_V' to 'HaarCascadeClassisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HaarCascadeClassifie_haar_s_thresh_val_V' to 'HaarCascadeClassitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_mux_4419_32_1_1' to 'Haar_Core_mux_441udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_mul_mul_17s_16ns_33_1_1' to 'Haar_Core_mul_mulvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_mul_mulvdy': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_mux_441udo': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HaarCascadeClassifie'.
Command       create_rtl_model done; 1.504 sec.
INFO: [HLS 200-111]  Elapsed time: 2.163 seconds; current allocated memory: 630.944 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl HaarCascadeClassifie -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/HaarCascadeClassifie -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl HaarCascadeClassifie -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/HaarCascadeClassifie 
Execute       gen_rtl HaarCascadeClassifie -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/HaarCascadeClassifie 
Execute       gen_tb_info HaarCascadeClassifie -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model HaarCascadeClassifie -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/HaarCascadeClassifie_csynth.rpt -f 
Execute       report -model HaarCascadeClassifie -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/HaarCascadeClassifie_csynth.xml -f -x 
Execute       report -model HaarCascadeClassifie -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.verbose.rpt -verbose -f 
Command       report done; 0.829 sec.
Execute       db_write -model HaarCascadeClassifie -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.adb -f 
Command       db_write done; 0.868 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model detect -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_1' to 'detect_sLineBuffewdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_2' to 'detect_sLineBuffexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_3' to 'detect_sLineBuffeyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_4' to 'detect_sLineBuffezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_5' to 'detect_sLineBuffeAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_6' to 'detect_sLineBuffeBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_7' to 'detect_sLineBuffeCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_8' to 'detect_sLineBuffeDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_9' to 'detect_sLineBuffeEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_10' to 'detect_sLineBuffeFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_11' to 'detect_sLineBuffeGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_12' to 'detect_sLineBuffeHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_13' to 'detect_sLineBuffeIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_14' to 'detect_sLineBuffeJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_15' to 'detect_sLineBuffeKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_16' to 'detect_sLineBuffeLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_17' to 'detect_sLineBuffeMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_18' to 'detect_sLineBuffeNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_19' to 'detect_sLineBuffeOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sLineBuffer_val_20' to 'detect_sLineBuffePgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_2' to 'detect_sqLineBuffQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_3' to 'detect_sqLineBuffRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_4' to 'detect_sqLineBuffShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_5' to 'detect_sqLineBuffThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_6' to 'detect_sqLineBuffUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_7' to 'detect_sqLineBuffVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_8' to 'detect_sqLineBuffWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_9' to 'detect_sqLineBuffXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_10' to 'detect_sqLineBuffYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_11' to 'detect_sqLineBuffZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_12' to 'detect_sqLineBuff0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_13' to 'detect_sqLineBuff1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_14' to 'detect_sqLineBuff2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_15' to 'detect_sqLineBuff3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_16' to 'detect_sqLineBuff4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_17' to 'detect_sqLineBuff5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_18' to 'detect_sqLineBuff6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_19' to 'detect_sqLineBuff7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_sqLineBuffer_val_20' to 'detect_sqLineBuff8jQ' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'detect' is 14796 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Finished creating RTL model for 'detect'.
Command       create_rtl_model done; 1.503 sec.
INFO: [HLS 200-111]  Elapsed time: 4.195 seconds; current allocated memory: 639.383 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl detect -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/detect -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Command       gen_rtl done; 0.127 sec.
Execute       gen_rtl detect -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/detect 
Execute       gen_rtl detect -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/detect 
Execute       gen_tb_info detect -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model detect -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/detect_csynth.rpt -f 
Execute       report -model detect -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/detect_csynth.xml -f -x 
Execute       report -model detect -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.verbose.rpt -verbose -f 
Command       report done; 1.608 sec.
Execute       db_write -model detect -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.adb -f 
Command       db_write done; 1.405 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'partition_1000_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model partition<1000> -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'partition_1000_s_nodes_0' to 'partition_1000_s_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'partition_1000_s_nodes_1' to 'partition_1000_s_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_sitofp_32s_32_2_1' to 'Haar_Core_sitofp_bbk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_sitofp_bbk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'partition_1000_s'.
INFO: [HLS 200-111]  Elapsed time: 4.995 seconds; current allocated memory: 642.246 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl partition<1000> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/partition_1000_s -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl partition<1000> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/partition_1000_s 
Execute       gen_rtl partition<1000> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/partition_1000_s 
Execute       gen_tb_info partition<1000> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model partition<1000> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/partition_1000_s_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model partition<1000> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/partition_1000_s_csynth.xml -f -x 
Execute       report -model partition<1000> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.337 sec.
Execute       db_write -model partition<1000> -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.adb -f 
Command       db_write done; 0.277 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'groupRectangles' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model groupRectangles -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'groupRectangles_labels' to 'groupRectangles_lbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'groupRectangles_rrects_x' to 'groupRectangles_rbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'groupRectangles_rrects_y' to 'groupRectangles_rbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'groupRectangles_rrects_width' to 'groupRectangles_rbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'groupRectangles_rrects_height' to 'groupRectangles_rbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'groupRectangles_rweights' to 'groupRectangles_rbhl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_sdiv_34fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'groupRectangles'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111]  Elapsed time: 1.367 seconds; current allocated memory: 643.789 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl groupRectangles -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/groupRectangles -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl groupRectangles -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/groupRectangles 
Execute       gen_rtl groupRectangles -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/groupRectangles 
Execute       gen_tb_info groupRectangles -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model groupRectangles -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/groupRectangles_csynth.rpt -f 
Execute       report -model groupRectangles -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/groupRectangles_csynth.xml -f -x 
Execute       report -model groupRectangles -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.verbose.rpt -verbose -f 
Command       report done; 0.338 sec.
Execute       db_write -model groupRectangles -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.adb -f 
Command       db_write done; 0.261 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detectMultiScale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model detectMultiScale -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'detectMultiScale_dst_val' to 'detectMultiScale_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detectMultiScale_rects_val_x' to 'detectMultiScale_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detectMultiScale_rects_val_y' to 'detectMultiScale_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detectMultiScale_rects_val_width' to 'detectMultiScale_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detectMultiScale_rects_val_height' to 'detectMultiScale_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_fdiv_32ns_32ns_32_7_1' to 'Haar_Core_fdiv_32bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haar_Core_uitofp_32ns_32_2_1' to 'Haar_Core_uitofp_bom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_fdiv_32bnm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_fpext_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haar_Core_uitofp_bom': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'detectMultiScale'.
Command       create_rtl_model done; 0.169 sec.
INFO: [HLS 200-111]  Elapsed time: 1.275 seconds; current allocated memory: 645.692 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl detectMultiScale -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/detectMultiScale -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl detectMultiScale -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/detectMultiScale 
Execute       gen_rtl detectMultiScale -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/detectMultiScale 
Execute       gen_tb_info detectMultiScale -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model detectMultiScale -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/detectMultiScale_csynth.rpt -f 
WARNING: [HLS 200-433] Loop  + Loop 3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model detectMultiScale -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/detectMultiScale_csynth.xml -f -x 
Execute       report -model detectMultiScale -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.981 sec.
Execute       db_write -model detectMultiScale -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.adb -f 
Command       db_write done; 0.238 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Array2D2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 1.749 seconds; current allocated memory: 646.736 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2D2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/Array2D2Mat -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/Array2D2Mat 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/Array2D2Mat 
Execute       gen_tb_info Array2D2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Array2D2Mat_csynth.rpt -f 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Array2D2Mat_csynth.xml -f -x 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.verbose.rpt -verbose -f 
Execute       db_write -model Array2D2Mat -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.adb -f 
Command       db_write done; 0.205 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 647.704 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
Command       db_write done; 0.137 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Haar_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Haar_Core -vendor xilinx -mg_file F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/scale' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Haar_Core/neighbors' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Haar_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'cols', 'scale' and 'neighbors' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'Haar_Core_locations_val' to 'Haar_Core_locatiobpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2Arrbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIbrm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Haar_Core'.
Command       create_rtl_model done; 0.265 sec.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 648.930 MB.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Haar_Core -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/systemc/Haar_Core -synmodules Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core 
Execute       gen_rtl Haar_Core -istop -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/vhdl/Haar_Core 
Execute       gen_rtl Haar_Core -istop -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/verilog/Haar_Core 
Execute       export_constraint_db -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.constraint.tcl -f -tool general 
Execute       report -model Haar_Core -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.design.xml -verbose -f -dv 
Command       report done; 0.627 sec.
Execute       report -model Haar_Core -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info Haar_Core -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core -p F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db 
Execute       report -model Haar_Core -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Haar_Core_csynth.rpt -f 
Execute       report -model Haar_Core -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/syn/report/Haar_Core_csynth.xml -f -x 
Execute       report -model Haar_Core -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.verbose.rpt -verbose -f 
Command       report done; 0.892 sec.
Execute       db_write -model Haar_Core -o F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.adb -f 
Command       db_write done; 0.17 sec.
Execute       sc_get_clocks Haar_Core 
Execute       sc_get_portdomain Haar_Core 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit40881_ AXIvideo2Mat Mat2Array2D Resize5 Integral7 {sqrt_fixed<32, 32>} HaarCascadeClassifie detect partition<1000> groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core
INFO-FLOW: Handling components in module [Block_Mat_exit40881_s] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Array2D] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO-FLOW: Handling components in module [Resize5] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
INFO-FLOW: Found component Haar_Core_fadd_32bkb.
INFO-FLOW: Append model Haar_Core_fadd_32bkb
INFO-FLOW: Found component Haar_Core_fmul_32cud.
INFO-FLOW: Append model Haar_Core_fmul_32cud
INFO-FLOW: Found component Haar_Core_sitofp_dEe.
INFO-FLOW: Append model Haar_Core_sitofp_dEe
INFO-FLOW: Found component Haar_Core_fpext_3eOg.
INFO-FLOW: Append model Haar_Core_fpext_3eOg
INFO-FLOW: Found component Haar_Core_sdiv_34fYi.
INFO-FLOW: Append model Haar_Core_sdiv_34fYi
INFO-FLOW: Handling components in module [Integral7] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
INFO-FLOW: Found component Haar_Core_mac_mulibs.
INFO-FLOW: Append model Haar_Core_mac_mulibs
INFO-FLOW: Found component Integral7_sLineBug8j.
INFO-FLOW: Append model Integral7_sLineBug8j
INFO-FLOW: Handling components in module [sqrt_fixed_32_32_s] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [HaarCascadeClassifie] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
INFO-FLOW: Found component Haar_Core_mux_441udo.
INFO-FLOW: Append model Haar_Core_mux_441udo
INFO-FLOW: Found component Haar_Core_mul_mulvdy.
INFO-FLOW: Append model Haar_Core_mul_mulvdy
INFO-FLOW: Found component HaarCascadeClassijbC.
INFO-FLOW: Append model HaarCascadeClassijbC
INFO-FLOW: Found component HaarCascadeClassikbM.
INFO-FLOW: Append model HaarCascadeClassikbM
INFO-FLOW: Found component HaarCascadeClassilbW.
INFO-FLOW: Append model HaarCascadeClassilbW
INFO-FLOW: Found component HaarCascadeClassimb6.
INFO-FLOW: Append model HaarCascadeClassimb6
INFO-FLOW: Found component HaarCascadeClassincg.
INFO-FLOW: Append model HaarCascadeClassincg
INFO-FLOW: Found component HaarCascadeClassiocq.
INFO-FLOW: Append model HaarCascadeClassiocq
INFO-FLOW: Found component HaarCascadeClassipcA.
INFO-FLOW: Append model HaarCascadeClassipcA
INFO-FLOW: Found component HaarCascadeClassiqcK.
INFO-FLOW: Append model HaarCascadeClassiqcK
INFO-FLOW: Found component HaarCascadeClassircU.
INFO-FLOW: Append model HaarCascadeClassircU
INFO-FLOW: Found component HaarCascadeClassisc4.
INFO-FLOW: Append model HaarCascadeClassisc4
INFO-FLOW: Found component HaarCascadeClassitde.
INFO-FLOW: Append model HaarCascadeClassitde
INFO-FLOW: Handling components in module [detect] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
INFO-FLOW: Found component detect_swin_val.
INFO-FLOW: Append model detect_swin_val
INFO-FLOW: Found component detect_sLineBuffewdI.
INFO-FLOW: Append model detect_sLineBuffewdI
INFO-FLOW: Handling components in module [partition_1000_s] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
INFO-FLOW: Found component Haar_Core_sitofp_bbk.
INFO-FLOW: Append model Haar_Core_sitofp_bbk
INFO-FLOW: Found component partition_1000_s_9j0.
INFO-FLOW: Append model partition_1000_s_9j0
INFO-FLOW: Found component partition_1000_s_bak.
INFO-FLOW: Append model partition_1000_s_bak
INFO-FLOW: Handling components in module [groupRectangles] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
INFO-FLOW: Found component groupRectangles_rbdk.
INFO-FLOW: Append model groupRectangles_rbdk
INFO-FLOW: Handling components in module [detectMultiScale] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
INFO-FLOW: Found component Haar_Core_fdiv_32bnm.
INFO-FLOW: Append model Haar_Core_fdiv_32bnm
INFO-FLOW: Found component Haar_Core_uitofp_bom.
INFO-FLOW: Append model Haar_Core_uitofp_bom
INFO-FLOW: Found component detectMultiScale_bil.
INFO-FLOW: Append model detectMultiScale_bil
INFO-FLOW: Found component detectMultiScale_bjl.
INFO-FLOW: Append model detectMultiScale_bjl
INFO-FLOW: Handling components in module [Array2D2Mat] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [Haar_Core] ... 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w4_d4_A.
INFO-FLOW: Append model fifo_w4_d4_A
INFO-FLOW: Found component fifo_w8_d4_A.
INFO-FLOW: Append model fifo_w8_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_Mat2Arrbqm.
INFO-FLOW: Append model start_for_Mat2Arrbqm
INFO-FLOW: Found component start_for_Mat2AXIbrm.
INFO-FLOW: Append model start_for_Mat2AXIbrm
INFO-FLOW: Found component Haar_Core_ctrl_s_axi.
INFO-FLOW: Append model Haar_Core_ctrl_s_axi
INFO-FLOW: Append model Block_Mat_exit40881_s
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Mat2Array2D
INFO-FLOW: Append model Resize5
INFO-FLOW: Append model Integral7
INFO-FLOW: Append model sqrt_fixed_32_32_s
INFO-FLOW: Append model HaarCascadeClassifie
INFO-FLOW: Append model detect
INFO-FLOW: Append model partition_1000_s
INFO-FLOW: Append model groupRectangles
INFO-FLOW: Append model detectMultiScale
INFO-FLOW: Append model Array2D2Mat
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model Haar_Core
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Haar_Core_fadd_32bkb Haar_Core_fmul_32cud Haar_Core_sitofp_dEe Haar_Core_fpext_3eOg Haar_Core_sdiv_34fYi Haar_Core_mac_mulibs Integral7_sLineBug8j Haar_Core_mux_441udo Haar_Core_mul_mulvdy HaarCascadeClassijbC HaarCascadeClassikbM HaarCascadeClassilbW HaarCascadeClassimb6 HaarCascadeClassincg HaarCascadeClassiocq HaarCascadeClassipcA HaarCascadeClassiqcK HaarCascadeClassircU HaarCascadeClassisc4 HaarCascadeClassitde detect_swin_val detect_sLineBuffewdI Haar_Core_sitofp_bbk partition_1000_s_9j0 partition_1000_s_bak groupRectangles_rbdk Haar_Core_fdiv_32bnm Haar_Core_uitofp_bom detectMultiScale_bil detectMultiScale_bjl fifo_w32_d2_A fifo_w32_d2_A fifo_w4_d4_A fifo_w8_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w4_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w4_d2_A fifo_w8_d2_A start_for_Mat2Arrbqm start_for_Mat2AXIbrm Haar_Core_ctrl_s_axi Block_Mat_exit40881_s AXIvideo2Mat Mat2Array2D Resize5 Integral7 sqrt_fixed_32_32_s HaarCascadeClassifie detect partition_1000_s groupRectangles detectMultiScale Array2D2Mat Mat2AXIvideo Haar_Core
INFO-FLOW: To file: write model Haar_Core_fadd_32bkb
INFO-FLOW: To file: write model Haar_Core_fmul_32cud
INFO-FLOW: To file: write model Haar_Core_sitofp_dEe
INFO-FLOW: To file: write model Haar_Core_fpext_3eOg
INFO-FLOW: To file: write model Haar_Core_sdiv_34fYi
INFO-FLOW: To file: write model Haar_Core_mac_mulibs
INFO-FLOW: To file: write model Integral7_sLineBug8j
INFO-FLOW: To file: write model Haar_Core_mux_441udo
INFO-FLOW: To file: write model Haar_Core_mul_mulvdy
INFO-FLOW: To file: write model HaarCascadeClassijbC
INFO-FLOW: To file: write model HaarCascadeClassikbM
INFO-FLOW: To file: write model HaarCascadeClassilbW
INFO-FLOW: To file: write model HaarCascadeClassimb6
INFO-FLOW: To file: write model HaarCascadeClassincg
INFO-FLOW: To file: write model HaarCascadeClassiocq
INFO-FLOW: To file: write model HaarCascadeClassipcA
INFO-FLOW: To file: write model HaarCascadeClassiqcK
INFO-FLOW: To file: write model HaarCascadeClassircU
INFO-FLOW: To file: write model HaarCascadeClassisc4
INFO-FLOW: To file: write model HaarCascadeClassitde
INFO-FLOW: To file: write model detect_swin_val
INFO-FLOW: To file: write model detect_sLineBuffewdI
INFO-FLOW: To file: write model Haar_Core_sitofp_bbk
INFO-FLOW: To file: write model partition_1000_s_9j0
INFO-FLOW: To file: write model partition_1000_s_bak
INFO-FLOW: To file: write model groupRectangles_rbdk
INFO-FLOW: To file: write model Haar_Core_fdiv_32bnm
INFO-FLOW: To file: write model Haar_Core_uitofp_bom
INFO-FLOW: To file: write model detectMultiScale_bil
INFO-FLOW: To file: write model detectMultiScale_bjl
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w4_d4_A
INFO-FLOW: To file: write model fifo_w8_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_Mat2Arrbqm
INFO-FLOW: To file: write model start_for_Mat2AXIbrm
INFO-FLOW: To file: write model Haar_Core_ctrl_s_axi
INFO-FLOW: To file: write model Block_Mat_exit40881_s
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Mat2Array2D
INFO-FLOW: To file: write model Resize5
INFO-FLOW: To file: write model Integral7
INFO-FLOW: To file: write model sqrt_fixed_32_32_s
INFO-FLOW: To file: write model HaarCascadeClassifie
INFO-FLOW: To file: write model detect
INFO-FLOW: To file: write model partition_1000_s
INFO-FLOW: To file: write model groupRectangles
INFO-FLOW: To file: write model detectMultiScale
INFO-FLOW: To file: write model Array2D2Mat
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model Haar_Core
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.107 sec.
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.366 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.391 sec.
Command       ap_source done; 0.392 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Haar_Core_sdiv_34fYi_div'
Command       ap_source done; 0.309 sec.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Integral7_sLineBug8j_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassilbW_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassimb6_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassincg_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassiocq_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassipcA_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'HaarCascadeClassitde_rom' using distributed ROMs.
Command       ap_source done; 2.351 sec.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'detect_swin_val_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'detect_sLineBuffewdI_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'partition_1000_s_9j0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'partition_1000_s_bak_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'groupRectangles_rbdk_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'detectMultiScale_bil_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'detectMultiScale_bjl_ram (RAM)' using block RAMs.
Command       ap_source done; 0.106 sec.
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Haar_Core_src_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Haar_Core_locatiobpm_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'locations_rows_c_U(fifo_w4_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'locations_cols_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scale_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'neighbors_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c40893_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c40894_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'locations_rows_c4089_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'locations_cols_c4089_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_locations_data_stre_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_locations_rows_V_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_locations_cols_V_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arrbqm_U(start_for_Mat2Arrbqm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIbrm_U(start_for_Mat2AXIbrm)' using Shift Registers.
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.437 sec.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.105 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.107 sec.
Command       ap_source done; 0.107 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.constraint.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.constraint.tcl 
Execute       sc_get_clocks Haar_Core 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/impl/misc/Haar_Core_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/impl/misc/Haar_Core_ap_fdiv_5_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/impl/misc/Haar_Core_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/impl/misc/Haar_Core_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/impl/misc/Haar_Core_ap_sitofp_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/impl/misc/Haar_Core_ap_uitofp_0_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:20 ; elapsed = 00:04:21 . Memory (MB): peak = 2613.258 ; gain = 2555.527
INFO: [SYSC 207-301] Generating SystemC RTL for Haar_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for Haar_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for Haar_Core.
Command     autosyn done; 56.801 sec.
Command   csynth_design done; 260.46 sec.
Command ap_source done; 260.735 sec.
Execute cleanup_all 
Command cleanup_all done; 0.191 sec.
INFO-FLOW: Workspace F:/FPGA/project/HLS/Haar_2.0/Haar/solution1 opened at Tue Dec 04 20:21:16 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.255 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.101 sec.
Command     ap_source done; 0.101 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Block_Mat_exit40881_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Resize5.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Integral7.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/HaarCascadeClassifie.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detect.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/partition_1000_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/groupRectangles.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/detectMultiScale.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/Haar_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.179 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.181 sec.
Command     ap_source done; 0.181 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 43.379 sec.
Command ap_source done; 43.671 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/FPGA/project/HLS/VDMA/Haar_2.0/Haar/solution1 opened at Wed Dec 05 20:44:32 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.123 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.169 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.175 sec.
Command     ap_source done; 0.175 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.347 sec.
Execute   csim_design -quiet 
Execute     source F:/FPGA/project/HLS/VDMA/Haar_2.0/Haar/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/test.cpp 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/test.cpp 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/src2.jpg 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/src2.jpg 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/src1.jpg 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/src1.jpg 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/type.h 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/type.h 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/parameter.h 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/parameter.h 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/parameter.cpp 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/parameter.cpp 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/imgproc.h 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/imgproc.h 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/image_core.h 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/image_core.h 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/image_core.cpp 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/image_core.cpp 
Execute     is_encrypted F:/FPGA/project/HLS/VDMA/Haar_2.0/haar.h 
Execute     is_xip F:/FPGA/project/HLS/VDMA/Haar_2.0/haar.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 22.873 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 49.716 sec.
Command ap_source done; 50.069 sec.
Execute cleanup_all 
