<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LCOM - BREAKPONG: src/controller/serialPort/uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LCOM - BREAKPONG<span id="projectnumber">&#160;1.0.0</span>
   </div>
   <div id="projectbrief">LCOM Curricular Unit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_41ef5d8a90b9cc03a02949a5c062e6f0.html">controller</a></li><li class="navelem"><a class="el" href="dir_a723a159e27cb365f10921eb10c313e4.html">serialPort</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">uart.h</div></div>
</div><!--header-->
<div class="contents">
<a href="uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#include &lt;lcom/lcf.h&gt;</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">//Accessible 8-bit registers</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno"><a class="line" href="uart_8h.html#a3685c78b9bd6dd0fa3861807e24a4e1b">    5</a></span><span class="preprocessor">#define COM1_IRQ 4</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno"><a class="line" href="uart_8h.html#a172cc25a1eb81170b62f27f9cae96d3e">    6</a></span><span class="preprocessor">#define COM1_ADDR 0x3F8</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// UART REGISTERS ADDRESSES</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="uart_8h.html#aa6f7e7a9f4551d6151f9d45362118a50">   11</a></span><span class="preprocessor">#define RBR 0x00 </span><span class="comment">// R   Receiver Buffer Register</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="uart_8h.html#a5e9787adf3c9afcc4b781e85bb545b35">   12</a></span><span class="preprocessor">#define THR 0x00 </span><span class="comment">// W   Transmitter Holding Register</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="uart_8h.html#a3e27fa35f9febccdc4a0c28a5c8cffbb">   13</a></span><span class="preprocessor">#define IER 0x01 </span><span class="comment">// R/W Interrupt Enable Register</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="uart_8h.html#a67004975983f9c99226d63db17ba74c4">   14</a></span><span class="preprocessor">#define IIR 0x02 </span><span class="comment">// R   Interrupt Identification Reg.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="uart_8h.html#a264b36b13386e3f62fe69e04711bc006">   15</a></span><span class="preprocessor">#define FCR 0x02 </span><span class="comment">// W   FIFO Control Register</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="uart_8h.html#a851cb396b6eaa97346364a772b439f37">   16</a></span><span class="preprocessor">#define LCR 0x03 </span><span class="comment">// R/W Line Control Register</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="uart_8h.html#a65364db1603cde6f6533cb61bcfcf553">   17</a></span><span class="preprocessor">#define MCR 0x04 </span><span class="comment">// R/W Modem Control Register</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="uart_8h.html#ad51d51aee21f6cc77d4955221aee3dcb">   18</a></span><span class="preprocessor">#define LSR 0x05 </span><span class="comment">// R   Line Status Register</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="uart_8h.html#ad4806a0bfd996121bc27d2466393207e">   19</a></span><span class="preprocessor">#define MSR 0x06 </span><span class="comment">// R   Modem Status Register</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="uart_8h.html#abaed93a16a0cde13f32bc4dc48b96804">   20</a></span><span class="preprocessor">#define SR 0x07  </span><span class="comment">// R/W Scratchpad Register  </span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="uart_8h.html#a4466639cd64ebf372a621168c5e25964">   22</a></span><span class="preprocessor">#define DLL 0x00 </span><span class="comment">// Divisor latch LSB  (LCR -&gt; DLAB = 1)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="uart_8h.html#a3b48b12dc65f62dd40ab1163fe7997fb">   23</a></span><span class="preprocessor">#define DLM 0x01 </span><span class="comment">// Divisor latch MSB  (LCR -&gt; DLAB = 1)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// Line Status Register - lSR</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="uart_8h.html#a3a3218dc44c9be27929cef957e5bdc40">   27</a></span><span class="preprocessor">#define LSR_ReceiverData BIT(0)  </span><span class="comment">// There is data to be received</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="uart_8h.html#ae844dd49bb0e0770bcf46ad5bfe20973">   28</a></span><span class="preprocessor">#define LSR_OE BIT(1) </span><span class="comment">// Character received overwritten by another</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="uart_8h.html#a0ee28cdbc0917173f06cc39527452a8f">   29</a></span><span class="preprocessor">#define LSR_PE BIT(2) </span><span class="comment">// Character with parity error</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="uart_8h.html#ae3f9ccc88c615d1257ad400cf27af7eb">   30</a></span><span class="preprocessor">#define LSR_FE BIT(3) </span><span class="comment">// Character does not have valid stop bit</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="uart_8h.html#a0fa2f414cac085b768774f2881321b60">   31</a></span><span class="preprocessor">#define LSR_BI BIT(4) </span><span class="comment">// Data input is held in the low level for longer than a full word transmission</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="uart_8h.html#a5cb6cb87d7befe5635acc1add3727502">   32</a></span><span class="preprocessor">#define LSR_THRempty BIT(5) </span><span class="comment">// UART is ready to accept a new character for transmitting</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="uart_8h.html#a0b21bab47cd77f69784860366703308f">   33</a></span><span class="preprocessor">#define LSR_TransEmpty BIT(6) </span><span class="comment">// THR and Transmitter Shift Register are empty</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="uart_8h.html#aaf403dc86bde8c7ddeb2e74248777fc3">   34</a></span><span class="preprocessor">#define LSR_FIFOError BIT(7) </span><span class="comment">// parity/framing/break in the fifo, reset to 0 once read  </span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// BITS 0-4 are reset once LSR is read.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// FIFO buffering may be different - SLIDE14</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// INTERRUPT IDENTIFICATION REGISTER  - IIR</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="uart_8h.html#a72bb2529b035233d8fd80439dcfa1f77">   41</a></span><span class="preprocessor">#define IIR_INT BIT(0) </span><span class="comment">// 1 if no interrupt pending</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="uart_8h.html#a4f4e7fb0a8f5a7251eeeeab1dd8568a1">   42</a></span><span class="preprocessor">#define IIR_INT_ID BIT(1) | BIT(2) | BIT(3) </span><span class="comment">// bit id mask</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="uart_8h.html#a43bcd94c313dff0da38abd68117425cd">   43</a></span><span class="preprocessor">#define IIR_PRIO_RLS BIT(1) | BIT(2) </span><span class="comment">//  Receiver Line Status</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="uart_8h.html#a30d3626ad82fab7722f8f93526773edd">   44</a></span><span class="preprocessor">#define IIR_PRIO_RDA BIT(2)    </span><span class="comment">// Reived Data Available</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="uart_8h.html#a13a97851821d2b63198d40b59aa9bc24">   45</a></span><span class="preprocessor">#define IIR_PRIO_CTO BIT(2) | BIT(3) </span><span class="comment">// FIFO Character Timeout</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="uart_8h.html#a01f612bb384086319d592f24cf741032">   46</a></span><span class="preprocessor">#define IIR_PRIO_THRE BIT(1) </span><span class="comment">// Trasmitter Holding Register Empty</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="uart_8h.html#ad1d1ebc83fc92af1a8ca5c4388499ea3">   47</a></span><span class="preprocessor">#define IIR_PRIO_MS 0 </span><span class="comment">// Modem Status</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// INTERRUPT ENABLE REGISTER  - IER</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="uart_8h.html#acc2bd3737c0687e576384afc1a37a0cc">   52</a></span><span class="preprocessor">#define IER_RDA BIT(0)  </span><span class="comment">// Enables the Received Data Available Interrupt</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="uart_8h.html#a22682c3d4571d7a79ed0ca2bc88a15a6">   53</a></span><span class="preprocessor">#define IER_THRE BIT(1) </span><span class="comment">// Enables the THR empty Interrupt</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="uart_8h.html#aec947c63128590c8f615862ee9c2c953">   54</a></span><span class="preprocessor">#define IER_RLS BIT(2)  </span><span class="comment">// Enables the Receiver Line Status interrupt(change in the LSR bits(1-4))</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="uart_8h.html#a10eaccb0d191d3e004499fa1fb43d9ae">   55</a></span><span class="preprocessor">#define IER_MS BIT(3)   </span><span class="comment">// Enables the Modem Status interrupts  </span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// FIFO Control Register - FCR</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="uart_8h.html#ae3ee634854f9c7f5bc27d945c43a1141">   60</a></span><span class="preprocessor">#define FCR_EB BIT(0)  </span><span class="comment">//Enables both FIFO&#39;s</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="uart_8h.html#a9c3c008dec4cd58e2b649c86993731ee">   61</a></span><span class="preprocessor">#define FCR_CR BIT(1)  </span><span class="comment">//Clears all bytes in Receiver FIFO</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="uart_8h.html#ae617023ceaa988274163cefb6ec4cf4f">   62</a></span><span class="preprocessor">#define FCR_CX BIT(2)  </span><span class="comment">//Clears all bytes in the XMIT FIFO</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// processed Bytes</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="uart_8h.html#ab50157a3fe81012dd63fae790c7782cb">   67</a></span><span class="preprocessor">#define PACKET_BYTE 0xFF </span><span class="comment">// </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="uart_8h.html#abfa3edd0183e1f6ad424917ab3292934">   68</a></span><span class="preprocessor">#define GAMEOVER_BYTE 0xFD</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
