WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500048 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000048 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6661132 cumulative IPC: 3.753 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6661132 cumulative IPC: 3.753 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 27341127 heartbeat IPC: 0.4476 cumulative IPC: 0.2418 (Simulation time: 00 hr 02 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_37.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 76994530 heartbeat IPC: 0.2014 cumulative IPC: 0.2133 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 129084543 heartbeat IPC: 0.192 cumulative IPC: 0.2042 (Simulation time: 00 hr 10 min 53 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 183838350 heartbeat IPC: 0.1826 cumulative IPC: 0.1975 (Simulation time: 00 hr 15 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_37.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 233311021 heartbeat IPC: 0.2021 cumulative IPC: 0.1985 (Simulation time: 00 hr 19 min 12 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 285432978 heartbeat IPC: 0.1919 cumulative IPC: 0.1973 (Simulation time: 00 hr 23 min 20 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 340258654 heartbeat IPC: 0.1824 cumulative IPC: 0.1948 (Simulation time: 00 hr 27 min 39 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_37.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 389769978 heartbeat IPC: 0.202 cumulative IPC: 0.1958 (Simulation time: 00 hr 31 min 37 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 441832410 heartbeat IPC: 0.1921 cumulative IPC: 0.1953 (Simulation time: 00 hr 35 min 45 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 496697835 heartbeat IPC: 0.1823 cumulative IPC: 0.1939 (Simulation time: 00 hr 40 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_37.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 513618693 cumulative IPC: 0.1947 (Simulation time: 00 hr 41 min 59 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 513618693 cumulative IPC: 0.1947 (Simulation time: 00 hr 41 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_37.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1947 instructions: 100000002 cycles: 513618693
CPU 0 Branch Prediction Accuracy: 99.27% MPKI: 1.32 Average ROB Occupancy at Mispredict: 41.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0.314
BRANCH_CONDITIONAL: 1
BRANCH_DIRECT_CALL: 0.00095
BRANCH_INDIRECT_CALL: 0.00027
BRANCH_RETURN: 0.00092

L1D TOTAL        ACCESS:   26863839 HIT:   11090373 MISS:   15773466
L1D LOAD         ACCESS:   21235553 HIT:    8538989 MISS:   12696564
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    2786295 HIT:    2032117 MISS:     754178
L1D TRANSLATION  ACCESS:    2841991 HIT:     519267 MISS:    2322724
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 380 cycles
L1I TOTAL        ACCESS:      40674 HIT:      40032 MISS:        642
L1I LOAD         ACCESS:      40674 HIT:      40032 MISS:        642
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 143.7 cycles
L2C TOTAL        ACCESS:   15446301 HIT:    2667432 MISS:   12778869
L2C LOAD         ACCESS:   10552284 HIT:     953426 MISS:    9598858
L2C RFO          ACCESS:     439857 HIT:     109194 MISS:     330663
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    2140197 HIT:    1484488 MISS:     655709
L2C TRANSLATION  ACCESS:    2313963 HIT:     120324 MISS:    2193639
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 461.6 cycles
LLC TOTAL        ACCESS:   14182577 HIT:    1326915 MISS:   12855662
LLC LOAD         ACCESS:    9598856 HIT:     383140 MISS:    9215716
LLC RFO          ACCESS:     330663 HIT:      49778 MISS:     280885
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2059419 HIT:     633401 MISS:    1426018
LLC TRANSLATION  ACCESS:    2193639 HIT:     260596 MISS:    1933043
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 439.1 cycles
cpu0_DTLB TOTAL        ACCESS:   20954309 HIT:   14317358 MISS:    6636951
cpu0_DTLB LOAD         ACCESS:   20954309 HIT:   14317358 MISS:    6636951
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 253.6 cycles
cpu0_ITLB TOTAL        ACCESS:      40223 HIT:      39672 MISS:        551
cpu0_ITLB LOAD         ACCESS:      40223 HIT:      39672 MISS:        551
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 109.3 cycles
cpu0_STLB TOTAL        ACCESS:    2964236 HIT:     631982 MISS:    2332254
cpu0_STLB LOAD         ACCESS:    2964236 HIT:     631982 MISS:    2332254
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 808.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    6454869
  ROW_BUFFER_MISS:    4972707
 AVG DBUS CONGESTED CYCLE: 3.991
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       5269
  FULL:    2038375
