// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pooling2d_fix16_HH_
#define _max_pooling2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mac_muladd_6ns_8ns_4ns_12_1_1.h"

namespace ap_rtl {

struct max_pooling2d_fix16 : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_depth;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    max_pooling2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(max_pooling2d_fix16);

    ~max_pooling2d_fix16();

    sc_trace_file* mVcdFile;

    network_mac_muladd_6ns_8ns_4ns_12_1_1<1,1,6,8,4,12>* network_mac_muladd_6ns_8ns_4ns_12_1_1_U32;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<13> > indvar_flatten39_reg_174;
    sc_signal< sc_lv<5> > out_d_0_reg_186;
    sc_signal< sc_lv<5> > out_d_0_reg_186_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > out_d_0_reg_186_pp0_iter2_reg;
    sc_signal< sc_lv<5> > out_d_0_reg_186_pp0_iter3_reg;
    sc_signal< sc_lv<5> > out_d_0_reg_186_pp0_iter4_reg;
    sc_signal< sc_lv<8> > indvar_flatten_reg_198;
    sc_signal< sc_lv<4> > out_h_0_reg_209;
    sc_signal< sc_lv<4> > out_h_0_reg_209_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state24_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter6;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > out_h_0_reg_209_pp0_iter2_reg;
    sc_signal< sc_lv<4> > out_h_0_reg_209_pp0_iter3_reg;
    sc_signal< sc_lv<4> > out_h_0_reg_209_pp0_iter4_reg;
    sc_signal< sc_lv<4> > out_w_0_reg_221;
    sc_signal< sc_lv<16> > reg_233;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln18_reg_703;
    sc_signal< sc_lv<1> > icmp_ln18_reg_703_pp0_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state25_pp0_stage2_iter5;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_703_pp0_iter3_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state26_pp0_stage3_iter5;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_703_pp0_iter4_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > icmp_ln18_reg_703_pp0_iter5_reg;
    sc_signal< sc_lv<16> > reg_239;
    sc_signal< sc_lv<4> > empty_fu_250_p1;
    sc_signal< sc_lv<4> > empty_reg_652;
    sc_signal< sc_lv<8> > mul_ln9_fu_266_p2;
    sc_signal< sc_lv<8> > mul_ln9_reg_658;
    sc_signal< sc_lv<9> > zext_ln28_fu_282_p1;
    sc_signal< sc_lv<9> > zext_ln28_reg_664;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<14> > zext_ln28_1_cast4_fu_286_p1;
    sc_signal< sc_lv<14> > zext_ln28_1_cast4_reg_670;
    sc_signal< sc_lv<8> > zext_ln34_fu_290_p1;
    sc_signal< sc_lv<8> > zext_ln34_reg_676;
    sc_signal< sc_lv<12> > zext_ln34_1_cast_fu_294_p1;
    sc_signal< sc_lv<12> > zext_ln34_1_cast_reg_682;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_309_p2;
    sc_signal< sc_lv<13> > mul_ln9_1_reg_687;
    sc_signal< sc_lv<1> > icmp_ln20_fu_315_p2;
    sc_signal< sc_lv<1> > icmp_ln20_reg_692;
    sc_signal< sc_lv<9> > mul_ln28_fu_324_p2;
    sc_signal< sc_lv<9> > mul_ln28_reg_697;
    sc_signal< sc_lv<1> > icmp_ln18_fu_329_p2;
    sc_signal< sc_lv<1> > icmp_ln18_reg_703_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln18_reg_703_pp0_iter6_reg;
    sc_signal< sc_lv<5> > out_d_fu_334_p2;
    sc_signal< sc_lv<5> > out_d_reg_707;
    sc_signal< sc_lv<5> > out_d_reg_707_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_d_reg_707_pp0_iter2_reg;
    sc_signal< sc_lv<5> > out_d_reg_707_pp0_iter3_reg;
    sc_signal< sc_lv<5> > out_d_reg_707_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln19_fu_340_p2;
    sc_signal< sc_lv<1> > icmp_ln19_reg_714;
    sc_signal< sc_lv<1> > icmp_ln19_reg_714_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_714_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_714_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_714_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_714_pp0_iter5_reg;
    sc_signal< sc_lv<8> > add_ln19_1_fu_345_p2;
    sc_signal< sc_lv<8> > add_ln19_1_reg_727;
    sc_signal< sc_lv<4> > select_ln34_fu_351_p3;
    sc_signal< sc_lv<4> > select_ln34_reg_732;
    sc_signal< sc_lv<9> > mul_ln28_1_fu_361_p2;
    sc_signal< sc_lv<9> > mul_ln28_1_reg_738;
    sc_signal< sc_lv<1> > icmp_ln20_1_fu_366_p2;
    sc_signal< sc_lv<1> > icmp_ln20_1_reg_744;
    sc_signal< sc_lv<4> > out_h_fu_371_p2;
    sc_signal< sc_lv<4> > out_h_reg_749;
    sc_signal< sc_lv<4> > out_h_reg_749_pp0_iter1_reg;
    sc_signal< sc_lv<4> > out_h_reg_749_pp0_iter2_reg;
    sc_signal< sc_lv<4> > out_h_reg_749_pp0_iter3_reg;
    sc_signal< sc_lv<4> > out_h_reg_749_pp0_iter4_reg;
    sc_signal< sc_lv<9> > tmp_0_0_fu_388_p2;
    sc_signal< sc_lv<9> > tmp_0_0_reg_756;
    sc_signal< sc_lv<13> > add_ln18_fu_393_p2;
    sc_signal< sc_lv<13> > add_ln18_reg_761;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > select_ln34_12_fu_404_p3;
    sc_signal< sc_lv<1> > select_ln34_12_reg_766;
    sc_signal< sc_lv<1> > select_ln34_12_reg_766_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln34_12_reg_766_pp0_iter2_reg;
    sc_signal< sc_lv<1> > select_ln34_12_reg_766_pp0_iter3_reg;
    sc_signal< sc_lv<1> > select_ln34_12_reg_766_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln18_fu_409_p3;
    sc_signal< sc_lv<5> > select_ln18_reg_774;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_426_p2;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_reg_779;
    sc_signal< sc_lv<8> > select_ln19_1_fu_432_p3;
    sc_signal< sc_lv<8> > select_ln19_1_reg_784;
    sc_signal< sc_lv<4> > select_ln28_fu_447_p3;
    sc_signal< sc_lv<4> > select_ln28_reg_789;
    sc_signal< sc_lv<4> > select_ln28_reg_789_pp0_iter2_reg;
    sc_signal< sc_lv<4> > select_ln28_reg_789_pp0_iter3_reg;
    sc_signal< sc_lv<4> > select_ln28_reg_789_pp0_iter4_reg;
    sc_signal< sc_lv<4> > select_ln28_reg_789_pp0_iter5_reg;
    sc_signal< sc_lv<9> > select_ln28_1_fu_455_p3;
    sc_signal< sc_lv<9> > select_ln28_1_reg_796;
    sc_signal< sc_lv<9> > select_ln28_1_reg_796_pp0_iter2_reg;
    sc_signal< sc_lv<4> > select_ln19_fu_461_p3;
    sc_signal< sc_lv<4> > select_ln19_reg_802;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<14> > mul_ln28_2_fu_469_p2;
    sc_signal< sc_lv<14> > mul_ln28_2_reg_807;
    sc_signal< sc_lv<4> > out_w_fu_474_p2;
    sc_signal< sc_lv<4> > out_w_reg_813;
    sc_signal< sc_lv<14> > zext_ln28_7_fu_486_p1;
    sc_signal< sc_lv<14> > zext_ln28_7_reg_818;
    sc_signal< sc_lv<14> > zext_ln28_7_reg_818_pp0_iter2_reg;
    sc_signal< sc_lv<14> > add_ln28_fu_490_p2;
    sc_signal< sc_lv<14> > add_ln28_reg_823;
    sc_signal< sc_lv<14> > add_ln28_reg_823_pp0_iter2_reg;
    sc_signal< sc_lv<14> > zext_ln28_9_fu_501_p1;
    sc_signal< sc_lv<14> > zext_ln28_9_reg_829;
    sc_signal< sc_lv<14> > zext_ln28_9_reg_829_pp0_iter2_reg;
    sc_signal< sc_lv<14> > add_ln28_1_fu_505_p2;
    sc_signal< sc_lv<14> > add_ln28_1_reg_834;
    sc_signal< sc_lv<14> > add_ln28_1_reg_834_pp0_iter2_reg;
    sc_signal< sc_lv<9> > add_ln28_4_fu_518_p2;
    sc_signal< sc_lv<9> > add_ln28_4_reg_850;
    sc_signal< sc_lv<14> > mul_ln28_3_fu_526_p2;
    sc_signal< sc_lv<14> > mul_ln28_3_reg_855;
    sc_signal< sc_lv<1> > grp_fu_244_p2;
    sc_signal< sc_lv<1> > icmp_ln29_reg_861;
    sc_signal< sc_lv<14> > select_ln29_fu_531_p3;
    sc_signal< sc_lv<14> > select_ln29_reg_866;
    sc_signal< sc_lv<14> > select_ln29_reg_866_pp0_iter3_reg;
    sc_signal< sc_lv<14> > add_ln28_2_fu_536_p2;
    sc_signal< sc_lv<14> > add_ln28_2_reg_872;
    sc_signal< sc_lv<14> > add_ln28_2_reg_872_pp0_iter3_reg;
    sc_signal< sc_lv<14> > add_ln28_3_fu_540_p2;
    sc_signal< sc_lv<14> > add_ln28_3_reg_878;
    sc_signal< sc_lv<14> > add_ln28_3_reg_878_pp0_iter3_reg;
    sc_signal< sc_lv<14> > add_ln28_3_reg_878_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln29_1_reg_894;
    sc_signal< sc_lv<14> > select_ln29_1_fu_552_p3;
    sc_signal< sc_lv<14> > select_ln29_1_reg_899;
    sc_signal< sc_lv<14> > select_ln29_1_reg_899_pp0_iter5_reg;
    sc_signal< sc_lv<8> > mul_ln34_1_fu_568_p2;
    sc_signal< sc_lv<8> > mul_ln34_1_reg_915;
    sc_signal< sc_lv<8> > mul_ln34_fu_577_p2;
    sc_signal< sc_lv<8> > mul_ln34_reg_921;
    sc_signal< sc_lv<1> > icmp_ln29_2_reg_927;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<8> > tmp2_fu_586_p2;
    sc_signal< sc_lv<8> > tmp2_reg_932;
    sc_signal< sc_lv<8> > tmp2_mid1_fu_599_p2;
    sc_signal< sc_lv<8> > tmp2_mid1_reg_937;
    sc_signal< sc_lv<14> > select_ln29_2_fu_605_p3;
    sc_signal< sc_lv<14> > select_ln29_2_reg_942;
    sc_signal< sc_lv<8> > select_ln28_2_fu_615_p3;
    sc_signal< sc_lv<8> > select_ln28_2_reg_947;
    sc_signal< sc_lv<12> > grp_fu_635_p3;
    sc_signal< sc_lv<12> > add_ln34_reg_957;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter5_state24;
    sc_signal< sc_lv<13> > ap_phi_mux_indvar_flatten39_phi_fu_178_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_190_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_202_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_h_0_phi_fu_213_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<4> > ap_phi_mux_out_w_0_phi_fu_225_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln28_8_fu_510_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln28_10_fu_514_p1;
    sc_signal< sc_lv<64> > zext_ln29_fu_544_p1;
    sc_signal< sc_lv<64> > zext_ln28_11_fu_548_p1;
    sc_signal< sc_lv<64> > zext_ln29_19_fu_557_p1;
    sc_signal< sc_lv<64> > zext_ln28_12_fu_561_p1;
    sc_signal< sc_lv<64> > zext_ln29_20_fu_621_p1;
    sc_signal< sc_lv<64> > zext_ln34_9_fu_631_p1;
    sc_signal< sc_lv<5> > empty_fu_250_p0;
    sc_signal< sc_lv<5> > empty_42_fu_254_p0;
    sc_signal< sc_lv<4> > empty_42_fu_254_p1;
    sc_signal< sc_lv<4> > mul_ln9_fu_266_p0;
    sc_signal< sc_lv<4> > mul_ln9_fu_266_p1;
    sc_signal< sc_lv<5> > sext_ln9_fu_272_p0;
    sc_signal< sc_lv<5> > sext_ln9_1_fu_275_p0;
    sc_signal< sc_lv<7> > sext_ln9_2_fu_278_p1;
    sc_signal< sc_lv<6> > sext_ln9_1_fu_275_p1;
    sc_signal< sc_lv<6> > sext_ln9_fu_272_p1;
    sc_signal< sc_lv<5> > empty_43_fu_298_p1;
    sc_signal< sc_lv<5> > mul_ln9_1_fu_309_p0;
    sc_signal< sc_lv<8> > mul_ln9_1_fu_309_p1;
    sc_signal< sc_lv<5> > mul_ln28_fu_324_p0;
    sc_signal< sc_lv<7> > mul_ln28_fu_324_p1;
    sc_signal< sc_lv<5> > mul_ln28_1_fu_361_p0;
    sc_signal< sc_lv<7> > mul_ln28_1_fu_361_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_376_p3;
    sc_signal< sc_lv<9> > zext_ln28_3_fu_384_p1;
    sc_signal< sc_lv<5> > shl_ln28_mid1_fu_415_p3;
    sc_signal< sc_lv<9> > zext_ln28_13_fu_422_p1;
    sc_signal< sc_lv<9> > select_ln34_8_fu_399_p3;
    sc_signal< sc_lv<1> > or_ln28_1_fu_443_p2;
    sc_signal< sc_lv<9> > select_ln34_10_fu_438_p3;
    sc_signal< sc_lv<7> > mul_ln28_2_fu_469_p0;
    sc_signal< sc_lv<9> > mul_ln28_2_fu_469_p1;
    sc_signal< sc_lv<5> > shl_ln28_1_fu_479_p3;
    sc_signal< sc_lv<5> > or_ln28_fu_495_p2;
    sc_signal< sc_lv<7> > mul_ln28_3_fu_526_p0;
    sc_signal< sc_lv<9> > mul_ln28_3_fu_526_p1;
    sc_signal< sc_lv<5> > mul_ln34_1_fu_568_p0;
    sc_signal< sc_lv<6> > mul_ln34_1_fu_568_p1;
    sc_signal< sc_lv<5> > mul_ln34_fu_577_p0;
    sc_signal< sc_lv<6> > mul_ln34_fu_577_p1;
    sc_signal< sc_lv<8> > zext_ln28_2_fu_582_p1;
    sc_signal< sc_lv<8> > zext_ln28_6_fu_596_p1;
    sc_signal< sc_lv<8> > select_ln34_9_fu_591_p3;
    sc_signal< sc_lv<8> > select_ln34_11_fu_610_p3;
    sc_signal< sc_lv<6> > grp_fu_635_p0;
    sc_signal< sc_lv<8> > grp_fu_635_p1;
    sc_signal< sc_lv<4> > grp_fu_635_p2;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<12> > grp_fu_635_p10;
    sc_signal< sc_lv<12> > grp_fu_635_p20;
    sc_signal< sc_lv<9> > mul_ln28_1_fu_361_p00;
    sc_signal< sc_lv<14> > mul_ln28_2_fu_469_p10;
    sc_signal< sc_lv<14> > mul_ln28_3_fu_526_p10;
    sc_signal< sc_lv<9> > mul_ln28_fu_324_p00;
    sc_signal< sc_lv<8> > mul_ln34_1_fu_568_p00;
    sc_signal< sc_lv<8> > mul_ln34_fu_577_p00;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_309_p00;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_309_p10;
    sc_signal< sc_lv<8> > mul_ln9_fu_266_p00;
    sc_signal< sc_lv<8> > mul_ln9_fu_266_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln18_fu_393_p2();
    void thread_add_ln19_1_fu_345_p2();
    void thread_add_ln28_1_fu_505_p2();
    void thread_add_ln28_2_fu_536_p2();
    void thread_add_ln28_3_fu_540_p2();
    void thread_add_ln28_4_fu_518_p2();
    void thread_add_ln28_fu_490_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state29();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state12_pp0_stage1_iter2();
    void thread_ap_block_state13_pp0_stage2_iter2();
    void thread_ap_block_state14_pp0_stage3_iter2();
    void thread_ap_block_state15_pp0_stage0_iter3();
    void thread_ap_block_state16_pp0_stage1_iter3();
    void thread_ap_block_state17_pp0_stage2_iter3();
    void thread_ap_block_state18_pp0_stage3_iter3();
    void thread_ap_block_state19_pp0_stage0_iter4();
    void thread_ap_block_state20_pp0_stage1_iter4();
    void thread_ap_block_state21_pp0_stage2_iter4();
    void thread_ap_block_state22_pp0_stage3_iter4();
    void thread_ap_block_state23_pp0_stage0_iter5();
    void thread_ap_block_state24_pp0_stage1_iter5();
    void thread_ap_block_state25_pp0_stage2_iter5();
    void thread_ap_block_state26_pp0_stage3_iter5();
    void thread_ap_block_state27_pp0_stage0_iter6();
    void thread_ap_block_state28_pp0_stage1_iter6();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter5_state24();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten39_phi_fu_178_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_202_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_190_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_213_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_225_p4();
    void thread_ap_ready();
    void thread_empty_42_fu_254_p0();
    void thread_empty_42_fu_254_p1();
    void thread_empty_43_fu_298_p1();
    void thread_empty_fu_250_p0();
    void thread_empty_fu_250_p1();
    void thread_grp_fu_244_p2();
    void thread_grp_fu_635_p0();
    void thread_grp_fu_635_p1();
    void thread_grp_fu_635_p10();
    void thread_grp_fu_635_p2();
    void thread_grp_fu_635_p20();
    void thread_icmp_ln18_fu_329_p2();
    void thread_icmp_ln19_fu_340_p2();
    void thread_icmp_ln20_1_fu_366_p2();
    void thread_icmp_ln20_fu_315_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_mul_ln28_1_fu_361_p0();
    void thread_mul_ln28_1_fu_361_p00();
    void thread_mul_ln28_1_fu_361_p1();
    void thread_mul_ln28_1_fu_361_p2();
    void thread_mul_ln28_2_fu_469_p0();
    void thread_mul_ln28_2_fu_469_p1();
    void thread_mul_ln28_2_fu_469_p10();
    void thread_mul_ln28_2_fu_469_p2();
    void thread_mul_ln28_3_fu_526_p0();
    void thread_mul_ln28_3_fu_526_p1();
    void thread_mul_ln28_3_fu_526_p10();
    void thread_mul_ln28_3_fu_526_p2();
    void thread_mul_ln28_fu_324_p0();
    void thread_mul_ln28_fu_324_p00();
    void thread_mul_ln28_fu_324_p1();
    void thread_mul_ln28_fu_324_p2();
    void thread_mul_ln34_1_fu_568_p0();
    void thread_mul_ln34_1_fu_568_p00();
    void thread_mul_ln34_1_fu_568_p1();
    void thread_mul_ln34_1_fu_568_p2();
    void thread_mul_ln34_fu_577_p0();
    void thread_mul_ln34_fu_577_p00();
    void thread_mul_ln34_fu_577_p1();
    void thread_mul_ln34_fu_577_p2();
    void thread_mul_ln9_1_fu_309_p0();
    void thread_mul_ln9_1_fu_309_p00();
    void thread_mul_ln9_1_fu_309_p1();
    void thread_mul_ln9_1_fu_309_p10();
    void thread_mul_ln9_1_fu_309_p2();
    void thread_mul_ln9_fu_266_p0();
    void thread_mul_ln9_fu_266_p00();
    void thread_mul_ln9_fu_266_p1();
    void thread_mul_ln9_fu_266_p10();
    void thread_mul_ln9_fu_266_p2();
    void thread_or_ln28_1_fu_443_p2();
    void thread_or_ln28_fu_495_p2();
    void thread_out_d_fu_334_p2();
    void thread_out_h_fu_371_p2();
    void thread_out_w_fu_474_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln18_fu_409_p3();
    void thread_select_ln19_1_fu_432_p3();
    void thread_select_ln19_fu_461_p3();
    void thread_select_ln28_1_fu_455_p3();
    void thread_select_ln28_2_fu_615_p3();
    void thread_select_ln28_fu_447_p3();
    void thread_select_ln29_1_fu_552_p3();
    void thread_select_ln29_2_fu_605_p3();
    void thread_select_ln29_fu_531_p3();
    void thread_select_ln34_10_fu_438_p3();
    void thread_select_ln34_11_fu_610_p3();
    void thread_select_ln34_12_fu_404_p3();
    void thread_select_ln34_8_fu_399_p3();
    void thread_select_ln34_9_fu_591_p3();
    void thread_select_ln34_fu_351_p3();
    void thread_sext_ln9_1_fu_275_p0();
    void thread_sext_ln9_1_fu_275_p1();
    void thread_sext_ln9_2_fu_278_p1();
    void thread_sext_ln9_fu_272_p0();
    void thread_sext_ln9_fu_272_p1();
    void thread_shl_ln28_1_fu_479_p3();
    void thread_shl_ln28_mid1_fu_415_p3();
    void thread_shl_ln_fu_376_p3();
    void thread_tmp2_fu_586_p2();
    void thread_tmp2_mid1_fu_599_p2();
    void thread_tmp_0_0_fu_388_p2();
    void thread_tmp_0_0_mid1_fu_426_p2();
    void thread_zext_ln28_10_fu_514_p1();
    void thread_zext_ln28_11_fu_548_p1();
    void thread_zext_ln28_12_fu_561_p1();
    void thread_zext_ln28_13_fu_422_p1();
    void thread_zext_ln28_1_cast4_fu_286_p1();
    void thread_zext_ln28_2_fu_582_p1();
    void thread_zext_ln28_3_fu_384_p1();
    void thread_zext_ln28_6_fu_596_p1();
    void thread_zext_ln28_7_fu_486_p1();
    void thread_zext_ln28_8_fu_510_p1();
    void thread_zext_ln28_9_fu_501_p1();
    void thread_zext_ln28_fu_282_p1();
    void thread_zext_ln29_19_fu_557_p1();
    void thread_zext_ln29_20_fu_621_p1();
    void thread_zext_ln29_fu_544_p1();
    void thread_zext_ln34_1_cast_fu_294_p1();
    void thread_zext_ln34_9_fu_631_p1();
    void thread_zext_ln34_fu_290_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
