// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VTB_VERILATOR__SYMS_H_
#define VERILATED_VTB_VERILATOR__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODEL CLASS

#include "Vtb_verilator.h"

// INCLUDE MODULE CLASSES
#include "Vtb_verilator___024root.h"
#include "Vtb_verilator_sirv_gnrl_icb2apb__D20.h"
#include "Vtb_verilator_apb_uart_sv__A20.h"
#include "Vtb_verilator_apb_spi_master__A20.h"
#include "Vtb_verilator_timer_module__NB30.h"
#include "Vtb_verilator_floatAdd.h"
#include "Vtb_verilator_floatMult.h"

// SYMS CLASS (contains all model state)
class alignas(VL_CACHE_LINE_BYTES)Vtb_verilator__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    Vtb_verilator* const __Vm_modelp;
    bool __Vm_activity = false;  ///< Used by trace routines to determine change occurred
    uint32_t __Vm_baseCode = 0;  ///< Used by trace routines when tracing multiple models
    VlDeleter __Vm_deleter;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    Vtb_verilator___024root        TOP;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FM1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatAdd         TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatMult        TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_div_100;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb;
    Vtb_verilator_timer_module__NB30 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0;
    Vtb_verilator_timer_module__NB30 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1;
    Vtb_verilator_timer_module__NB30 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2;
    Vtb_verilator_timer_module__NB30 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3;
    Vtb_verilator_apb_spi_master__A20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1;
    Vtb_verilator_apb_spi_master__A20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2;
    Vtb_verilator_apb_uart_sv__A20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0;
    Vtb_verilator_apb_uart_sv__A20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1;
    Vtb_verilator_apb_uart_sv__A20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20 TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb;

    // SCOPE NAMES
    VerilatedScope __Vscope_tb_verilator;

    // CONSTRUCTORS
    Vtb_verilator__Syms(VerilatedContext* contextp, const char* namep, Vtb_verilator* modelp);
    ~Vtb_verilator__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
};

#endif  // guard
