---
date: '2020-03-27'
title: '8-bit Pipelined Processor Design based on RISC V architecture'
github: ''
external: ''
tech:
  - Verilog
  - RISC-V
company: ''
showInProjects: true
---

Simulated a 4 stage pipelined processor with Instruction fetch Unit, Register file, Execution unit(ALU) and Write back stage along with Data hazard detection and
forwarding unit to overcome data hazard for Add, jump, and mov instructions.
