Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 26 07:45:03 2023
| Host         : DESKTOP-D6FVSP1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.071        0.000                      0                 4383        0.012        0.000                      0                 4383        3.000        0.000                       0                  2210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
ether_rx_clk       {0.000 20.000}     40.000          25.000          
ether_tx_clk       {0.000 20.000}     40.000          25.000          
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  ETH_REFCLK_OBUF  {0.000 20.000}     40.000          25.000          
  fb_clk           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ether_tx_clk            15.071        0.000                      0                  208        0.175        0.000                      0                  208       19.020        0.000                       0                   106  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  ETH_REFCLK_OBUF       24.575        0.000                      0                 4175        0.012        0.000                      0                 4175       19.500        0.000                       0                  2101  
  fb_clk                                                                                                                                                             8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           ETH_REFCLK_OBUF                   
(none)           fb_clk                            
(none)                            ETH_REFCLK_OBUF  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ether_tx_clk
  To Clock:  ether_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.071ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 4.863ns (55.567%)  route 3.888ns (44.433%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596     5.143    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y11         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[0])
                                                      0.882     6.025 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[0]
                         net (fo=1, routed)           1.078     7.102    ether_tx/fifo_tx/tx_fifo_output[0]
    SLICE_X5Y58          LUT4 (Prop_lut4_I2_O)        0.124     7.226 r  ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.544     7.770    ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_2_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I3_O)        0.120     7.890 r  ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_1/O
                         net (fo=14, routed)          2.267    10.157    ETH_TXD_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         3.737    13.894 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.894    ETH_TXD[0]
    H14                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                 15.071    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 4.552ns (54.456%)  route 3.807ns (45.544%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596     5.143    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y11         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.882     6.025 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[1]
                         net (fo=1, routed)           1.252     7.277    ether_tx/fifo_tx/tx_fifo_output[1]
    SLICE_X6Y58          LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  ether_tx/fifo_tx/ETH_TXD_OBUF[1]_inst_i_1/O
                         net (fo=15, routed)          2.555     9.956    ETH_TXD_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         3.546    13.501 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.501    ETH_TXD[1]
    J14                                                               r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 4.663ns (55.881%)  route 3.682ns (44.119%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596     5.143    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y11         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[2])
                                                      0.882     6.025 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[2]
                         net (fo=1, routed)           0.919     6.943    ether_tx/fifo_tx/tx_fifo_output[2]
    SLICE_X6Y58          LUT4 (Prop_lut4_I2_O)        0.124     7.067 r  ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.542     7.609    ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_2_n_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.124     7.733 r  ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          2.221     9.954    ETH_TXD_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    13.487 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.487    ETH_TXD[2]
    J13                                                               r  ETH_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -13.487    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.802ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 4.654ns (58.034%)  route 3.366ns (41.966%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596     5.143    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y11         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.882     6.025 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[3]
                         net (fo=1, routed)           1.122     7.146    ether_tx/fifo_tx/tx_fifo_output[3]
    SLICE_X6Y59          LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  ether_tx/fifo_tx/ETH_TXD_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.343     7.614    ether_tx/fifo_tx/ETH_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.738 r  ether_tx/fifo_tx/ETH_TXD_OBUF[3]_inst_i_1/O
                         net (fo=15, routed)          1.900     9.638    ETH_TXD_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.524    13.162 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.162    ETH_TXD[3]
    H17                                                               r  ETH_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                 15.802    

Slack (MET) :             16.547ns  (required time - arrival time)
  Source:                 ether_tx/FSM_onehot_tx_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[4]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 4.500ns (61.497%)  route 2.817ns (38.503%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.554     5.100    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  ether_tx/FSM_onehot_tx_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.419     5.519 f  ether_tx/FSM_onehot_tx_state_reg[5]/Q
                         net (fo=6, routed)           0.957     6.477    ether_tx/tx_state[5]
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.327     6.804 r  ether_tx/ETH_TXD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860     8.664    ETH_TXD_OBUF[4]
    H15                  OBUF (Prop_obuf_I_O)         3.754    12.418 r  ETH_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.418    ETH_TXD[4]
    H15                                                               r  ETH_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                 16.547    

Slack (MET) :             30.845ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.487ns (29.632%)  route 5.906ns (70.368%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 44.804 - 40.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.554     5.100    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.618 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    ether_tx/tx_statecounter_reg[8]
    SLICE_X9Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.425 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.404     6.829    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.953 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.646     7.600    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.724 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.443     8.167    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.291 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.434     8.724    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.118     8.842 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           1.059     9.902    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.356    10.258 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.379    10.637    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.327    10.964 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.308    11.272    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.396 r  ether_tx/tx_statecounter2_carry_i_2/O
                         net (fo=1, routed)           0.622    12.018    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I0_O)        0.124    12.142 r  ether_tx/fifo_tx/tx_statecounter2_carry_i_1/O
                         net (fo=1, routed)           0.000    12.142    ether_tx/fifo_tx_n_12
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.566 r  ether_tx/tx_statecounter2_carry/O[1]
                         net (fo=16, routed)          0.927    13.493    ether_tx/clear
    SLICE_X8Y55          FDRE                                         r  ether_tx/tx_statecounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.437    44.804    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  ether_tx/tx_statecounter_reg[0]/C
                         clock pessimism              0.272    45.076    
                         clock uncertainty           -0.035    45.041    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.703    44.338    ether_tx/tx_statecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         44.338    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                 30.845    

Slack (MET) :             30.845ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.487ns (29.632%)  route 5.906ns (70.368%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 44.804 - 40.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.554     5.100    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.618 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    ether_tx/tx_statecounter_reg[8]
    SLICE_X9Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.425 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.404     6.829    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.953 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.646     7.600    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.724 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.443     8.167    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.291 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.434     8.724    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.118     8.842 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           1.059     9.902    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.356    10.258 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.379    10.637    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.327    10.964 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.308    11.272    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.396 r  ether_tx/tx_statecounter2_carry_i_2/O
                         net (fo=1, routed)           0.622    12.018    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I0_O)        0.124    12.142 r  ether_tx/fifo_tx/tx_statecounter2_carry_i_1/O
                         net (fo=1, routed)           0.000    12.142    ether_tx/fifo_tx_n_12
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.566 r  ether_tx/tx_statecounter2_carry/O[1]
                         net (fo=16, routed)          0.927    13.493    ether_tx/clear
    SLICE_X8Y55          FDRE                                         r  ether_tx/tx_statecounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.437    44.804    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  ether_tx/tx_statecounter_reg[1]/C
                         clock pessimism              0.272    45.076    
                         clock uncertainty           -0.035    45.041    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.703    44.338    ether_tx/tx_statecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         44.338    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                 30.845    

Slack (MET) :             30.845ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.487ns (29.632%)  route 5.906ns (70.368%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 44.804 - 40.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.554     5.100    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.618 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    ether_tx/tx_statecounter_reg[8]
    SLICE_X9Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.425 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.404     6.829    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.953 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.646     7.600    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.724 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.443     8.167    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.291 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.434     8.724    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.118     8.842 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           1.059     9.902    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.356    10.258 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.379    10.637    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.327    10.964 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.308    11.272    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.396 r  ether_tx/tx_statecounter2_carry_i_2/O
                         net (fo=1, routed)           0.622    12.018    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I0_O)        0.124    12.142 r  ether_tx/fifo_tx/tx_statecounter2_carry_i_1/O
                         net (fo=1, routed)           0.000    12.142    ether_tx/fifo_tx_n_12
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.566 r  ether_tx/tx_statecounter2_carry/O[1]
                         net (fo=16, routed)          0.927    13.493    ether_tx/clear
    SLICE_X8Y55          FDRE                                         r  ether_tx/tx_statecounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.437    44.804    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  ether_tx/tx_statecounter_reg[2]/C
                         clock pessimism              0.272    45.076    
                         clock uncertainty           -0.035    45.041    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.703    44.338    ether_tx/tx_statecounter_reg[2]
  -------------------------------------------------------------------
                         required time                         44.338    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                 30.845    

Slack (MET) :             30.845ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.487ns (29.632%)  route 5.906ns (70.368%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 44.804 - 40.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.554     5.100    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.618 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    ether_tx/tx_statecounter_reg[8]
    SLICE_X9Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.425 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.404     6.829    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.953 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.646     7.600    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.724 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.443     8.167    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.291 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.434     8.724    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.118     8.842 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           1.059     9.902    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.356    10.258 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.379    10.637    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.327    10.964 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.308    11.272    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.396 r  ether_tx/tx_statecounter2_carry_i_2/O
                         net (fo=1, routed)           0.622    12.018    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I0_O)        0.124    12.142 r  ether_tx/fifo_tx/tx_statecounter2_carry_i_1/O
                         net (fo=1, routed)           0.000    12.142    ether_tx/fifo_tx_n_12
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.566 r  ether_tx/tx_statecounter2_carry/O[1]
                         net (fo=16, routed)          0.927    13.493    ether_tx/clear
    SLICE_X8Y55          FDRE                                         r  ether_tx/tx_statecounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.437    44.804    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  ether_tx/tx_statecounter_reg[3]/C
                         clock pessimism              0.272    45.076    
                         clock uncertainty           -0.035    45.041    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.703    44.338    ether_tx/tx_statecounter_reg[3]
  -------------------------------------------------------------------
                         required time                         44.338    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                 30.845    

Slack (MET) :             30.919ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 2.487ns (29.809%)  route 5.856ns (70.191%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 44.803 - 40.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.554     5.100    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.618 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    ether_tx/tx_statecounter_reg[8]
    SLICE_X9Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.425 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.404     6.829    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.953 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.646     7.600    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.724 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.443     8.167    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.291 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.434     8.724    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.118     8.842 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           1.059     9.902    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.356    10.258 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.379    10.637    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.327    10.964 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.308    11.272    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.396 r  ether_tx/tx_statecounter2_carry_i_2/O
                         net (fo=1, routed)           0.622    12.018    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I0_O)        0.124    12.142 r  ether_tx/fifo_tx/tx_statecounter2_carry_i_1/O
                         net (fo=1, routed)           0.000    12.142    ether_tx/fifo_tx_n_12
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.566 r  ether_tx/tx_statecounter2_carry/O[1]
                         net (fo=16, routed)          0.877    13.443    ether_tx/clear
    SLICE_X8Y57          FDRE                                         r  ether_tx/tx_statecounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.436    44.803    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ether_tx/tx_statecounter_reg[10]/C
                         clock pessimism              0.297    45.100    
                         clock uncertainty           -0.035    45.065    
    SLICE_X8Y57          FDRE (Setup_fdre_C_R)       -0.703    44.362    ether_tx/tx_statecounter_reg[10]
  -------------------------------------------------------------------
                         required time                         44.362    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                 30.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[210]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.495    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  ether_tx/frame_header_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  ether_tx/frame_header_reg[2]/Q
                         net (fo=2, routed)           0.120     1.779    ether_tx/frame_header_reg_n_0_[2]
    SLICE_X6Y56          SRLC32E                                      r  ether_tx/frame_header_reg[210]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.012    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y56          SRLC32E                                      r  ether_tx/frame_header_reg[210]_srl32/CLK
                         clock pessimism             -0.516     1.495    
    SLICE_X6Y56          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.604    ether_tx/frame_header_reg[210]_srl32
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[211]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  ether_tx/frame_header_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  ether_tx/frame_header_reg[3]/Q
                         net (fo=2, routed)           0.122     1.779    ether_tx/frame_header_reg_n_0_[3]
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[211]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.010    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[211]_srl32/CLK
                         clock pessimism             -0.516     1.493    
    SLICE_X6Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.602    ether_tx/frame_header_reg[211]_srl32
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[208]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.494    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  ether_tx/frame_header_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ether_tx/frame_header_reg[0]/Q
                         net (fo=2, routed)           0.122     1.780    ether_tx/frame_header_reg_n_0_[0]
    SLICE_X6Y59          SRLC32E                                      r  ether_tx/frame_header_reg[208]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.011    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y59          SRLC32E                                      r  ether_tx/frame_header_reg[208]_srl32/CLK
                         clock pessimism             -0.516     1.494    
    SLICE_X6Y59          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.603    ether_tx/frame_header_reg[208]_srl32
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[209]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.494    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  ether_tx/frame_header_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ether_tx/frame_header_reg[1]/Q
                         net (fo=2, routed)           0.122     1.780    ether_tx/frame_header_reg_n_0_[1]
    SLICE_X6Y57          SRLC32E                                      r  ether_tx/frame_header_reg[209]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.011    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y57          SRLC32E                                      r  ether_tx/frame_header_reg[209]_srl32/CLK
                         clock pessimism             -0.516     1.494    
    SLICE_X6Y57          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.603    ether_tx/frame_header_reg[209]_srl32
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ether_tx/crc/crcIn_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/crc/crcIn_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y60          FDSE                                         r  ether_tx/crc/crcIn_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDSE (Prop_fdse_C_Q)         0.141     1.634 r  ether_tx/crc/crcIn_reg[25]/Q
                         net (fo=2, routed)           0.098     1.732    ether_tx/crc/p_27_in
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.045     1.777 r  ether_tx/crc/crcIn[21]_i_1/O
                         net (fo=1, routed)           0.000     1.777    ether_tx/crc/crcOut040_out
    SLICE_X4Y60          FDSE                                         r  ether_tx/crc/crcIn_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.010    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y60          FDSE                                         r  ether_tx/crc/crcIn_reg[21]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X4Y60          FDSE (Hold_fdse_C_D)         0.092     1.598    ether_tx/crc/crcIn_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[83]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[7]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[83]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.825 r  ether_tx/frame_header_reg[83]_srl32/Q31
                         net (fo=1, routed)           0.000     1.825    ether_tx/frame_header_reg[83]_srl32_n_1
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[7]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.010    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[7]_srl19/CLK
                         clock pessimism             -0.516     1.493    
    SLICE_X6Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.610    ether_tx/frame_header_reg[7]_srl19
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[80]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[4]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.494    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y59          SRLC32E                                      r  ether_tx/frame_header_reg[80]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.826 r  ether_tx/frame_header_reg[80]_srl32/Q31
                         net (fo=1, routed)           0.000     1.826    ether_tx/frame_header_reg[80]_srl32_n_1
    SLICE_X6Y59          SRLC32E                                      r  ether_tx/frame_header_reg[4]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.011    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y59          SRLC32E                                      r  ether_tx/frame_header_reg[4]_srl19/CLK
                         clock pessimism             -0.516     1.494    
    SLICE_X6Y59          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.611    ether_tx/frame_header_reg[4]_srl19
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[81]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[5]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.494    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y57          SRLC32E                                      r  ether_tx/frame_header_reg[81]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.826 r  ether_tx/frame_header_reg[81]_srl32/Q31
                         net (fo=1, routed)           0.000     1.826    ether_tx/frame_header_reg[81]_srl32_n_1
    SLICE_X6Y57          SRLC32E                                      r  ether_tx/frame_header_reg[5]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.011    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y57          SRLC32E                                      r  ether_tx/frame_header_reg[5]_srl19/CLK
                         clock pessimism             -0.516     1.494    
    SLICE_X6Y57          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.611    ether_tx/frame_header_reg[5]_srl19
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[82]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[6]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.495    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y56          SRLC32E                                      r  ether_tx/frame_header_reg[82]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.827 r  ether_tx/frame_header_reg[82]_srl32/Q31
                         net (fo=1, routed)           0.000     1.827    ether_tx/frame_header_reg[82]_srl32_n_1
    SLICE_X6Y56          SRLC32E                                      r  ether_tx/frame_header_reg[6]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.012    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y56          SRLC32E                                      r  ether_tx/frame_header_reg[6]_srl19/CLK
                         clock pessimism             -0.516     1.495    
    SLICE_X6Y56          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.612    ether_tx/frame_header_reg[6]_srl19
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[211]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[83]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[211]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.824 r  ether_tx/frame_header_reg[211]_srl32/Q31
                         net (fo=1, routed)           0.000     1.824    ether_tx/frame_header_reg[211]_srl32_n_1
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[83]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.010    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[83]_srl32/CLK
                         clock pessimism             -0.516     1.493    
    SLICE_X6Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.608    ether_tx/frame_header_reg[83]_srl32
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ether_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11    ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  ETH_TX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X7Y57     ether_tx/FSM_onehot_tx_state_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X7Y57     ether_tx/FSM_onehot_tx_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X10Y56    ether_tx/FSM_onehot_tx_state_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X9Y58     ether_tx/FSM_onehot_tx_state_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X9Y57     ether_tx/FSM_onehot_tx_state_reg[4]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X9Y57     ether_tx/FSM_onehot_tx_state_reg[5]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X4Y58     ether_tx/fcs_buffer_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X3Y59     ether_tx/fcs_buffer_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y59     ether_tx/frame_header_reg[208]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y59     ether_tx/frame_header_reg[208]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y57     ether_tx/frame_header_reg[209]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y57     ether_tx/frame_header_reg[209]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y56     ether_tx/frame_header_reg[210]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y56     ether_tx/frame_header_reg[210]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y60     ether_tx/frame_header_reg[211]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y60     ether_tx/frame_header_reg[211]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y59     ether_tx/frame_header_reg[4]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y59     ether_tx/frame_header_reg[4]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y59     ether_tx/frame_header_reg[208]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y59     ether_tx/frame_header_reg[208]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y57     ether_tx/frame_header_reg[209]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y57     ether_tx/frame_header_reg[209]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y56     ether_tx/frame_header_reg[210]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y56     ether_tx/frame_header_reg[210]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y60     ether_tx/frame_header_reg[211]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y60     ether_tx/frame_header_reg[211]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y59     ether_tx/frame_header_reg[4]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y59     ether_tx/frame_header_reg[4]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ETH_REFCLK_OBUF
  To Clock:  ETH_REFCLK_OBUF

Setup :            0  Failing Endpoints,  Worst Slack       24.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.575ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[324]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.098ns  (logic 2.454ns (16.254%)  route 12.644ns (83.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 45.793 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.644    21.290    ps2_rdbit
    SLICE_X47Y17         FDRE                                         r  message_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.443    45.793    ETH_REFCLK_OBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  message_reg[324]/C
                         clock pessimism              0.239    46.032    
                         clock uncertainty           -0.099    45.932    
    SLICE_X47Y17         FDRE (Setup_fdre_C_D)       -0.067    45.865    message_reg[324]
  -------------------------------------------------------------------
                         required time                         45.865    
                         arrival time                         -21.290    
  -------------------------------------------------------------------
                         slack                                 24.575    

Slack (MET) :             24.611ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[328]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.098ns  (logic 2.454ns (16.254%)  route 12.644ns (83.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 45.793 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.644    21.290    ps2_rdbit
    SLICE_X46Y17         FDRE                                         r  message_reg[328]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.443    45.793    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  message_reg[328]/C
                         clock pessimism              0.239    46.032    
                         clock uncertainty           -0.099    45.932    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)       -0.031    45.901    message_reg[328]
  -------------------------------------------------------------------
                         required time                         45.901    
                         arrival time                         -21.290    
  -------------------------------------------------------------------
                         slack                                 24.611    

Slack (MET) :             24.722ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[335]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        14.949ns  (logic 2.454ns (16.415%)  route 12.495ns (83.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.791ns = ( 45.791 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.495    21.142    ps2_rdbit
    SLICE_X47Y18         FDRE                                         r  message_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.441    45.791    ETH_REFCLK_OBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  message_reg[335]/C
                         clock pessimism              0.239    46.030    
                         clock uncertainty           -0.099    45.930    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)       -0.067    45.863    message_reg[335]
  -------------------------------------------------------------------
                         required time                         45.863    
                         arrival time                         -21.142    
  -------------------------------------------------------------------
                         slack                                 24.722    

Slack (MET) :             24.758ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[332]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        14.949ns  (logic 2.454ns (16.415%)  route 12.495ns (83.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.791ns = ( 45.791 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.495    21.142    ps2_rdbit
    SLICE_X46Y18         FDRE                                         r  message_reg[332]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.441    45.791    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  message_reg[332]/C
                         clock pessimism              0.239    46.030    
                         clock uncertainty           -0.099    45.930    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)       -0.031    45.899    message_reg[332]
  -------------------------------------------------------------------
                         required time                         45.899    
                         arrival time                         -21.142    
  -------------------------------------------------------------------
                         slack                                 24.758    

Slack (MET) :             24.879ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[331]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        14.791ns  (logic 2.454ns (16.591%)  route 12.337ns (83.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 45.790 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.337    20.983    ps2_rdbit
    SLICE_X47Y19         FDRE                                         r  message_reg[331]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.440    45.790    ETH_REFCLK_OBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  message_reg[331]/C
                         clock pessimism              0.239    46.029    
                         clock uncertainty           -0.099    45.929    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)       -0.067    45.862    message_reg[331]
  -------------------------------------------------------------------
                         required time                         45.862    
                         arrival time                         -20.983    
  -------------------------------------------------------------------
                         slack                                 24.879    

Slack (MET) :             24.915ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        14.791ns  (logic 2.454ns (16.591%)  route 12.337ns (83.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 45.790 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.337    20.983    ps2_rdbit
    SLICE_X46Y19         FDRE                                         r  message_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.440    45.790    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  message_reg[323]/C
                         clock pessimism              0.239    46.029    
                         clock uncertainty           -0.099    45.929    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)       -0.031    45.898    message_reg[323]
  -------------------------------------------------------------------
                         required time                         45.898    
                         arrival time                         -20.983    
  -------------------------------------------------------------------
                         slack                                 24.915    

Slack (MET) :             25.038ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        14.632ns  (logic 2.454ns (16.771%)  route 12.178ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 45.790 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.178    20.824    ps2_rdbit
    SLICE_X47Y20         FDRE                                         r  message_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.440    45.790    ETH_REFCLK_OBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  message_reg[327]/C
                         clock pessimism              0.239    46.029    
                         clock uncertainty           -0.099    45.929    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)       -0.067    45.862    message_reg[327]
  -------------------------------------------------------------------
                         required time                         45.862    
                         arrival time                         -20.824    
  -------------------------------------------------------------------
                         slack                                 25.038    

Slack (MET) :             25.187ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 2.454ns (16.945%)  route 12.028ns (83.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 45.789 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.028    20.675    ps2_rdbit
    SLICE_X47Y21         FDRE                                         r  message_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.439    45.789    ETH_REFCLK_OBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  message_reg[339]/C
                         clock pessimism              0.239    46.028    
                         clock uncertainty           -0.099    45.928    
    SLICE_X47Y21         FDRE (Setup_fdre_C_D)       -0.067    45.861    message_reg[339]
  -------------------------------------------------------------------
                         required time                         45.861    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                 25.187    

Slack (MET) :             25.223ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[307]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 2.454ns (16.945%)  route 12.028ns (83.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 45.789 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       12.028    20.675    ps2_rdbit
    SLICE_X46Y21         FDRE                                         r  message_reg[307]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.439    45.789    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  message_reg[307]/C
                         clock pessimism              0.239    46.028    
                         clock uncertainty           -0.099    45.928    
    SLICE_X46Y21         FDRE (Setup_fdre_C_D)       -0.031    45.897    message_reg[307]
  -------------------------------------------------------------------
                         required time                         45.897    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                 25.223    

Slack (MET) :             25.343ns  (required time - arrival time)
  Source:                 ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[311]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        14.324ns  (logic 2.454ns (17.132%)  route 11.870ns (82.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 45.787 - 40.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.611     6.192    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454     8.646 r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=1024, routed)       11.870    20.516    ps2_rdbit
    SLICE_X47Y22         FDRE                                         r  message_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.437    45.787    ETH_REFCLK_OBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  message_reg[311]/C
                         clock pessimism              0.239    46.026    
                         clock uncertainty           -0.099    45.926    
    SLICE_X47Y22         FDRE (Setup_fdre_C_D)       -0.067    45.859    message_reg[311]
  -------------------------------------------------------------------
                         required time                         45.859    
                         arrival time                         -20.516    
  -------------------------------------------------------------------
                         slack                                 25.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 message_reg[899]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[899]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.611%)  route 0.160ns (43.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.563     1.836    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  message_reg[899]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     2.000 r  message_reg[899]/Q
                         net (fo=1, routed)           0.160     2.161    message_reg_n_0_[899]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.206 r  send_buffer[899]_i_1/O
                         net (fo=1, routed)           0.000     2.206    send_buffer[899]
    SLICE_X36Y42         FDRE                                         r  send_buffer_reg[899]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.833     2.386    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  send_buffer_reg[899]/C
                         clock pessimism             -0.285     2.101    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.092     2.193    send_buffer_reg[899]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 message_reg[278]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.551     1.824    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  message_reg[278]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  message_reg[278]/Q
                         net (fo=1, routed)           0.159     2.148    message_reg_n_0_[278]
    SLICE_X36Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.193 r  send_buffer[278]_i_1/O
                         net (fo=1, routed)           0.000     2.193    send_buffer[278]
    SLICE_X36Y24         FDRE                                         r  send_buffer_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.818     2.371    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  send_buffer_reg[278]/C
                         clock pessimism             -0.285     2.086    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.091     2.177    send_buffer_reg[278]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 message_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.599%)  route 0.205ns (52.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.592     1.865    ETH_REFCLK_OBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  message_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  message_reg[143]/Q
                         net (fo=1, routed)           0.205     2.211    message_reg_n_0_[143]
    SLICE_X3Y46          LUT5 (Prop_lut5_I2_O)        0.045     2.256 r  send_buffer[143]_i_1/O
                         net (fo=1, routed)           0.000     2.256    send_buffer[143]
    SLICE_X3Y46          FDRE                                         r  send_buffer_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.868     2.421    ETH_REFCLK_OBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  send_buffer_reg[143]/C
                         clock pessimism             -0.280     2.141    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.092     2.233    send_buffer_reg[143]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 send_buffer_reg[773]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[769]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.519%)  route 0.197ns (51.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.556     1.829    ETH_REFCLK_OBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  send_buffer_reg[773]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  send_buffer_reg[773]/Q
                         net (fo=1, routed)           0.197     2.168    in7[769]
    SLICE_X33Y28         LUT5 (Prop_lut5_I3_O)        0.045     2.213 r  send_buffer[769]_i_1/O
                         net (fo=1, routed)           0.000     2.213    send_buffer[769]
    SLICE_X33Y28         FDRE                                         r  send_buffer_reg[769]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.822     2.375    ETH_REFCLK_OBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  send_buffer_reg[769]/C
                         clock pessimism             -0.285     2.090    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092     2.182    send_buffer_reg[769]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 send_buffer_reg[967]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[963]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.654%)  route 0.221ns (54.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.563     1.836    ETH_REFCLK_OBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  send_buffer_reg[967]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  send_buffer_reg[967]/Q
                         net (fo=1, routed)           0.221     2.199    in7[963]
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.045     2.244 r  send_buffer[963]_i_1/O
                         net (fo=1, routed)           0.000     2.244    send_buffer[963]
    SLICE_X36Y38         FDRE                                         r  send_buffer_reg[963]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.832     2.385    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  send_buffer_reg[963]/C
                         clock pessimism             -0.285     2.100    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.092     2.192    send_buffer_reg[963]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 send_buffer_reg[371]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[367]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.011%)  route 0.218ns (53.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.560     1.833    ETH_REFCLK_OBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  send_buffer_reg[371]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  send_buffer_reg[371]/Q
                         net (fo=1, routed)           0.218     2.193    in7[367]
    SLICE_X39Y18         LUT5 (Prop_lut5_I3_O)        0.045     2.238 r  send_buffer[367]_i_1/O
                         net (fo=1, routed)           0.000     2.238    send_buffer[367]
    SLICE_X39Y18         FDRE                                         r  send_buffer_reg[367]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.825     2.378    ETH_REFCLK_OBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  send_buffer_reg[367]/C
                         clock pessimism             -0.285     2.093    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.092     2.185    send_buffer_reg[367]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 message_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.722%)  route 0.249ns (57.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.592     1.865    ETH_REFCLK_OBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  message_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  message_reg[28]/Q
                         net (fo=1, routed)           0.249     2.256    message_reg_n_0_[28]
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.045     2.301 r  send_buffer[28]_i_1/O
                         net (fo=1, routed)           0.000     2.301    send_buffer[28]
    SLICE_X3Y43          FDRE                                         r  send_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.868     2.421    ETH_REFCLK_OBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  send_buffer_reg[28]/C
                         clock pessimism             -0.280     2.141    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.092     2.233    send_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 send_buffer_reg[854]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[850]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.103%)  route 0.236ns (55.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.561     1.834    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  send_buffer_reg[854]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  send_buffer_reg[854]/Q
                         net (fo=1, routed)           0.236     2.211    in7[850]
    SLICE_X35Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.256 r  send_buffer[850]_i_1/O
                         net (fo=1, routed)           0.000     2.256    send_buffer[850]
    SLICE_X35Y34         FDRE                                         r  send_buffer_reg[850]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.827     2.380    ETH_REFCLK_OBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  send_buffer_reg[850]/C
                         clock pessimism             -0.285     2.095    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.092     2.187    send_buffer_reg[850]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 message_reg[895]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[895]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.359%)  route 0.243ns (56.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.563     1.836    ETH_REFCLK_OBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  message_reg[895]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  message_reg[895]/Q
                         net (fo=1, routed)           0.243     2.220    message_reg_n_0_[895]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.265 r  send_buffer[895]_i_1/O
                         net (fo=1, routed)           0.000     2.265    send_buffer[895]
    SLICE_X36Y42         FDRE                                         r  send_buffer_reg[895]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.833     2.386    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  send_buffer_reg[895]/C
                         clock pessimism             -0.285     2.101    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     2.192    send_buffer_reg[895]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 message_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.058%)  route 0.256ns (57.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.590     1.863    ETH_REFCLK_OBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  message_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  message_reg[50]/Q
                         net (fo=1, routed)           0.256     2.261    message_reg_n_0_[50]
    SLICE_X5Y49          LUT5 (Prop_lut5_I2_O)        0.045     2.306 r  send_buffer[50]_i_1/O
                         net (fo=1, routed)           0.000     2.306    send_buffer[50]
    SLICE_X5Y49          FDRE                                         r  send_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.867     2.420    ETH_REFCLK_OBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  send_buffer_reg[50]/C
                         clock pessimism             -0.280     2.140    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.092     2.232    send_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_REFCLK_OBUF
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         40.000      37.424     RAMB36_X0Y11    ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         40.000      37.424     RAMB18_X0Y14    ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         40.000      37.424     RAMB18_X0Y14    ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  ETH_REFCLK_OBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X10Y37    FSM_onehot_proc_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X10Y37    FSM_onehot_proc_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X10Y38    FSM_onehot_proc_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X10Y38    FSM_onehot_proc_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X10Y37    FSM_onehot_proc_state_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y38    FSM_onehot_proc_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y38    FSM_onehot_proc_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y38    FSM_onehot_proc_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y38    FSM_onehot_proc_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y38    FSM_onehot_proc_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y38    FSM_onehot_proc_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y38    FSM_onehot_proc_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y38    FSM_onehot_proc_state_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y37    FSM_onehot_proc_state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  fb_clk
  To Clock:  fb_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ETH_REFCLK_OBUF
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'ETH_REFCLK_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 3.648ns (44.328%)  route 4.582ns (55.672%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489    21.489 f  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253    22.742    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.830 f  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    24.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    24.581 f  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        2.927    27.508    ETH_REFCLK_OBUF_BUFG
    G18                  OBUF (Prop_obuf_I_O)         3.552    31.061 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    31.061    ETH_REFCLK
    G18                                                               f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'ETH_REFCLK_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.279ns (50.649%)  route 1.246ns (49.351%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.745     2.019    ETH_REFCLK_OBUF_BUFG
    G18                  OBUF (Prop_obuf_I_O)         1.253     3.272 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.272    ETH_REFCLK
    G18                                                               r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  fb_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'fb_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_clk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100Mhz (IN)
                         net (fo=0)                   0.000     5.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.844    fb_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'fb_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_clk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    fb_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ETH_REFCLK_OBUF

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.715ns  (logic 1.473ns (31.247%)  route 3.242ns (68.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    G13                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ps2_data_IBUF_inst/O
                         net (fo=1, routed)           3.242     4.715    ps2keyboard/FIFO_SYNC_MACRO_inst/DI[0]
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.491     5.840    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 ps2_clk
                            (input port)
  Destination:            ps2keyboard/de1/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.509ns (33.461%)  route 3.001ns (66.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  ps2_clk (IN)
                         net (fo=0)                   0.000     0.000    ps2_clk
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ps2_clk_IBUF_inst/O
                         net (fo=1, routed)           3.001     4.511    ps2keyboard/de1/ps2_clk_IBUF
    SLICE_X0Y11          FDRE                                         r  ps2keyboard/de1/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        1.519     5.869    ps2keyboard/de1/ETH_REFCLK_OBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  ps2keyboard/de1/ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_clk
                            (input port)
  Destination:            ps2keyboard/de1/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.277ns (18.936%)  route 1.185ns (81.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  ps2_clk (IN)
                         net (fo=0)                   0.000     0.000    ps2_clk
    A11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ps2_clk_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.462    ps2keyboard/de1/ps2_clk_IBUF
    SLICE_X0Y11          FDRE                                         r  ps2keyboard/de1/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.866     2.419    ps2keyboard/de1/ETH_REFCLK_OBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  ps2keyboard/de1/ff_reg[0]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.241ns (14.347%)  route 1.440ns (85.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    G13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ps2_data_IBUF_inst/O
                         net (fo=1, routed)           1.440     1.681    ps2keyboard/FIFO_SYNC_MACRO_inst/DI[0]
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2100, routed)        0.875     2.428    ps2keyboard/FIFO_SYNC_MACRO_inst/ETH_REFCLK_OBUF_BUFG
    RAMB18_X0Y14         FIFO18E1                                     r  ps2keyboard/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK





