<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="db/d44/ip__sdp__ram__infer_8vhd" kind="file" language="VHDL">
    <compoundname>ip_sdp_ram_infer.vhd</compoundname>
    <innerclass refid="d9/d94/classip__sdp__ram__infer" prot="public">ip_sdp_ram_infer</innerclass>
    <innerclass refid="de/dd5/classip__sdp__ram__infer_1_1behavioral" prot="private">ip_sdp_ram_infer::behavioral</innerclass>
    <briefdescription>
<para>Simple dual port symmetric ram. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"></codeline>
<codeline lineno="5" refid="d9/d94/classip__sdp__ram__infer_1a0a6af6eef40212dbaf130d57ce711256" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="6" refid="d9/d94/classip__sdp__ram__infer_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="d4/d6c/classip__mult__rtl_1a0a6af6eef40212dbaf130d57ce711256" kindref="member">ieee</ref>.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="7" refid="d9/d94/classip__sdp__ram__infer_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="d4/d6c/classip__mult__rtl_1a0a6af6eef40212dbaf130d57ce711256" kindref="member">ieee</ref>.numeric_std.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="8"></codeline>
<codeline lineno="12"></codeline>
<codeline lineno="13"></codeline>
<codeline lineno="45"></codeline>
<codeline lineno="46" refid="d9/d94/classip__sdp__ram__infer" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="d9/d94/classip__sdp__ram__infer" kindref="compound">ip_sdp_ram_infer</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="47"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="48" refid="d9/d94/classip__sdp__ram__infer_1a6dc229ff11f564bd831621a5cafc007b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a6dc229ff11f564bd831621a5cafc007b" kindref="member">addressWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="49"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad567103b35620d5e45bdfd2d4074851d" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight></codeline>
<codeline lineno="50" refid="d9/d94/classip__sdp__ram__infer_1ad567103b35620d5e45bdfd2d4074851d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51"></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="53" refid="d9/d94/classip__sdp__ram__infer_1a1b3294348f438a64be41de59876b3d0c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a1b3294348f438a64be41de59876b3d0c" kindref="member">clkA</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="54" refid="d9/d94/classip__sdp__ram__infer_1a4d8c97990b0cc4d513205096c07e8d9b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a4d8c97990b0cc4d513205096c07e8d9b" kindref="member">clkB</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="55" refid="d9/d94/classip__sdp__ram__infer_1adf93a8faacc9ea91b0217e468d60df5b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1adf93a8faacc9ea91b0217e468d60df5b" kindref="member">enA</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="56" refid="d9/d94/classip__sdp__ram__infer_1a4d217bc1d2ef17f9fe8d4630bcc34c52" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a4d217bc1d2ef17f9fe8d4630bcc34c52" kindref="member">enB</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57" refid="d9/d94/classip__sdp__ram__infer_1ad7459a03c8d440e64472db114d01e56f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad7459a03c8d440e64472db114d01e56f" kindref="member">weA</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="58" refid="d9/d94/classip__sdp__ram__infer_1ad8ea53767fa345be9098fd8215e6b242" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad8ea53767fa345be9098fd8215e6b242" kindref="member">addrA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a6dc229ff11f564bd831621a5cafc007b" kindref="member">addressWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="59" refid="d9/d94/classip__sdp__ram__infer_1a6ed81a6ea156ead15f222e668335371b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a6ed81a6ea156ead15f222e668335371b" kindref="member">addrB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a6dc229ff11f564bd831621a5cafc007b" kindref="member">addressWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60" refid="d9/d94/classip__sdp__ram__infer_1aa8438b2b4ba16f8dba8559ea2fd710ad" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1aa8438b2b4ba16f8dba8559ea2fd710ad" kindref="member">diA</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad567103b35620d5e45bdfd2d4074851d" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a7e771e991c78903a9715f040e73fbdf6" kindref="member">doB</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad567103b35620d5e45bdfd2d4074851d" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="62" refid="d9/d94/classip__sdp__ram__infer_1a7e771e991c78903a9715f040e73fbdf6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63"></codeline>
<codeline lineno="64"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/><ref refid="d9/d94/classip__sdp__ram__infer" kindref="compound">ip_sdp_ram_infer</ref>;</highlight></codeline>
<codeline lineno="65"></codeline>
<codeline lineno="66" refid="de/dd5/classip__sdp__ram__infer_1_1behavioral" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral" kindref="compound">behavioral</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="d9/d94/classip__sdp__ram__infer" kindref="compound">ip_sdp_ram_infer</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="67"></codeline>
<codeline lineno="68" refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1ad6432823d3b1b0b41b18ed41287f30cf" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">type</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1ad6432823d3b1b0b41b18ed41287f30cf" kindref="member">ramType1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">is</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">array</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a6dc229ff11f564bd831621a5cafc007b" kindref="member">addressWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad567103b35620d5e45bdfd2d4074851d" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69" refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1ac0bda280de2f6eb86a0b05fb89b81793" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1ac0bda280de2f6eb86a0b05fb89b81793" kindref="member">ram</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1ad6432823d3b1b0b41b18ed41287f30cf" kindref="member">ramType1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70"></codeline>
<codeline lineno="71" refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1a44bb09157ea7e5f499f1837fb8021b37" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1a44bb09157ea7e5f499f1837fb8021b37" kindref="member">readB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad567103b35620d5e45bdfd2d4074851d" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72" refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1a5e8cc465dd36208336fd383ee1a0f5eb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1a5e8cc465dd36208336fd383ee1a0f5eb" kindref="member">regB</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad567103b35620d5e45bdfd2d4074851d" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"></codeline>
<codeline lineno="74"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="75"></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a7e771e991c78903a9715f040e73fbdf6" kindref="member">doB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1a5e8cc465dd36208336fd383ee1a0f5eb" kindref="member">regB</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="77"></codeline>
<codeline lineno="78" refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1abbdf4625db1ff7d0c552bf322c07b91c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>rw<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="d9/d94/classip__sdp__ram__infer_1a1b3294348f438a64be41de59876b3d0c" kindref="member">clkA</ref>,<sp/><ref refid="d9/d94/classip__sdp__ram__infer_1a4d8c97990b0cc4d513205096c07e8d9b" kindref="member">clkB</ref>)</highlight></codeline>
<codeline lineno="79"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a1b3294348f438a64be41de59876b3d0c" kindref="member">clkA</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1adf93a8faacc9ea91b0217e468d60df5b" kindref="member">enA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad7459a03c8d440e64472db114d01e56f" kindref="member">weA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1ac0bda280de2f6eb86a0b05fb89b81793" kindref="member">ram</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1ad8ea53767fa345be9098fd8215e6b242" kindref="member">addrA</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1aa8438b2b4ba16f8dba8559ea2fd710ad" kindref="member">diA</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a4d8c97990b0cc4d513205096c07e8d9b" kindref="member">clkB</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a4d217bc1d2ef17f9fe8d4630bcc34c52" kindref="member">enB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1a44bb09157ea7e5f499f1837fb8021b37" kindref="member">readB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1ac0bda280de2f6eb86a0b05fb89b81793" kindref="member">ram</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d94/classip__sdp__ram__infer_1a6ed81a6ea156ead15f222e668335371b" kindref="member">addrB</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1a5e8cc465dd36208336fd383ee1a0f5eb" kindref="member">regB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/dd5/classip__sdp__ram__infer_1_1behavioral_1a44bb09157ea7e5f499f1837fb8021b37" kindref="member">readB</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rw</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/>behavioral;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer.vhd"/>
  </compounddef>
</doxygen>
