// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_tiled_conv_Pipeline_CHANNEL_KERN_I (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln63,
        sub_ln1319,
        conv_wt_buf_V_address0,
        conv_wt_buf_V_ce0,
        conv_wt_buf_V_q0,
        select_ln45_4,
        conv_in_buf_V_address0,
        conv_in_buf_V_ce0,
        conv_in_buf_V_q0,
        zext_ln1317,
        zext_ln1317_1,
        zext_ln1317_2,
        zext_ln1317_3,
        zext_ln1317_4,
        zext_ln1317_5,
        zext_ln51_1,
        conv_i_i96_lcssa15_i_out,
        conv_i_i96_lcssa15_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 7'd1;
parameter    ap_ST_fsm_pp0_stage1 = 7'd2;
parameter    ap_ST_fsm_pp0_stage2 = 7'd4;
parameter    ap_ST_fsm_pp0_stage3 = 7'd8;
parameter    ap_ST_fsm_pp0_stage4 = 7'd16;
parameter    ap_ST_fsm_pp0_stage5 = 7'd32;
parameter    ap_ST_fsm_pp0_stage6 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [14:0] zext_ln63;
input  [5:0] sub_ln1319;
output  [9:0] conv_wt_buf_V_address0;
output   conv_wt_buf_V_ce0;
input  [15:0] conv_wt_buf_V_q0;
input  [5:0] select_ln45_4;
output  [7:0] conv_in_buf_V_address0;
output   conv_in_buf_V_ce0;
input  [735:0] conv_in_buf_V_q0;
input  [9:0] zext_ln1317;
input  [9:0] zext_ln1317_1;
input  [9:0] zext_ln1317_2;
input  [9:0] zext_ln1317_3;
input  [9:0] zext_ln1317_4;
input  [9:0] zext_ln1317_5;
input  [9:0] zext_ln51_1;
output  [15:0] conv_i_i96_lcssa15_i_out;
output   conv_i_i96_lcssa15_i_out_ap_vld;

reg ap_idle;
reg[9:0] conv_wt_buf_V_address0;
reg conv_wt_buf_V_ce0;
reg conv_in_buf_V_ce0;
reg conv_i_i96_lcssa15_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state14_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_subdone;
reg   [0:0] icmp_ln51_reg_920;
reg    ap_condition_exit_pp0_iter0_stage6;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [15:0] reg_255;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state11_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state13_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state8_pp0_stage0_iter1;
wire    ap_block_state15_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] reg_259;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state12_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state9_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire  signed [6:0] sub_ln1319_cast_fu_267_p1;
reg  signed [6:0] sub_ln1319_cast_reg_915;
wire   [0:0] icmp_ln51_fu_294_p2;
reg   [2:0] i_load_reg_924;
wire   [0:0] icmp_ln56_fu_318_p2;
reg   [0:0] icmp_ln56_reg_929;
wire   [1:0] select_ln51_1_fu_324_p3;
reg   [1:0] select_ln51_1_reg_934;
wire   [2:0] select_ln51_fu_346_p3;
reg   [2:0] select_ln51_reg_944;
wire   [9:0] sub_ln1319_1_fu_408_p2;
reg   [9:0] sub_ln1319_1_reg_950;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state10_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [735:0] conv_in_buf_V_load_reg_986;
reg  signed [15:0] conv_wt_buf_V_load_6_reg_1082;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln1319_1_fu_414_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1319_2_fu_435_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] p_cast5_fu_440_p1;
wire   [63:0] zext_ln1319_3_fu_449_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln1319_4_fu_459_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln1319_5_fu_489_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln1319_6_fu_532_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1319_7_fu_570_p1;
wire    ap_block_pp0_stage1;
reg   [15:0] conv_i_i96_lcssa15_i_fu_98;
wire   [15:0] zext_ln63_cast_fu_263_p1;
reg   [15:0] ap_sig_allocacmp_conv_i_i96_lcssa15_i_load_1;
wire    ap_loop_init;
reg   [2:0] i_fu_102;
wire   [2:0] add_ln56_fu_514_p2;
reg   [2:0] ap_sig_allocacmp_i_load;
reg   [1:0] chan_fu_106;
reg   [1:0] ap_sig_allocacmp_chan_load;
reg   [4:0] indvar_flatten117_fu_110;
wire   [4:0] add_ln51_1_fu_300_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten117_load;
wire    ap_block_pp0_stage0_01001;
wire   [1:0] add_ln51_fu_312_p2;
wire   [6:0] select_ln51_1_cast1_fu_352_p1;
wire  signed [6:0] add_ln1319_fu_355_p2;
wire   [9:0] tmp_fu_364_p3;
wire   [60:0] zext_ln1319_fu_376_p1;
wire  signed [60:0] sext_ln1319_fu_360_p1;
wire  signed [60:0] sext_ln1319_1_fu_372_p1;
wire   [60:0] newFirst_fu_380_p2;
wire   [60:0] newSecond_fu_386_p2;
wire   [6:0] trunc_ln1319_1_fu_396_p1;
wire   [9:0] p_shl_fu_400_p3;
wire   [9:0] trunc_ln1319_fu_392_p1;
wire   [5:0] i_3_cast_fu_418_p1;
wire   [5:0] empty_39_fu_421_p2;
wire   [9:0] add_ln1319_1_fu_430_p2;
wire   [7:0] grp_fu_774_p3;
wire   [9:0] add_ln1319_2_fu_444_p2;
wire   [9:0] add_ln1319_3_fu_454_p2;
wire   [735:0] zext_ln1317_6_fu_464_p1;
wire   [735:0] lshr_ln1317_fu_467_p2;
wire  signed [15:0] trunc_ln1317_fu_472_p1;
wire   [9:0] add_ln1319_4_fu_484_p2;
wire   [735:0] zext_ln1317_7_fu_494_p1;
wire   [735:0] lshr_ln1317_1_fu_497_p2;
wire  signed [15:0] trunc_ln1317_1_fu_502_p1;
wire   [9:0] add_ln1319_5_fu_527_p2;
wire   [735:0] zext_ln1317_8_fu_545_p1;
wire   [735:0] lshr_ln1317_2_fu_548_p2;
wire  signed [15:0] trunc_ln1317_2_fu_553_p1;
wire   [9:0] add_ln1319_6_fu_565_p2;
wire  signed [28:0] tmp_s_fu_575_p1;
wire   [28:0] grp_fu_783_p3;
wire   [15:0] tmp_s_fu_575_p4;
wire   [735:0] zext_ln1317_9_fu_592_p1;
wire   [735:0] lshr_ln1317_3_fu_595_p2;
wire  signed [15:0] trunc_ln1317_3_fu_600_p1;
wire  signed [28:0] tmp_3_fu_612_p1;
wire   [28:0] grp_fu_792_p3;
wire   [15:0] tmp_3_fu_612_p4;
wire   [735:0] zext_ln1317_10_fu_629_p1;
wire   [735:0] lshr_ln1317_4_fu_632_p2;
wire  signed [15:0] trunc_ln1317_4_fu_637_p1;
wire  signed [28:0] tmp_4_fu_649_p1;
wire   [28:0] grp_fu_801_p3;
wire   [15:0] tmp_4_fu_649_p4;
wire   [735:0] zext_ln1317_11_fu_666_p1;
wire   [735:0] lshr_ln1317_5_fu_669_p2;
wire  signed [15:0] trunc_ln1317_5_fu_674_p1;
wire  signed [28:0] tmp_5_fu_686_p1;
wire   [28:0] grp_fu_810_p3;
wire   [15:0] tmp_5_fu_686_p4;
wire   [735:0] zext_ln1317_12_fu_703_p1;
wire   [735:0] lshr_ln1317_6_fu_706_p2;
wire  signed [15:0] trunc_ln1317_6_fu_711_p1;
wire  signed [28:0] tmp_6_fu_722_p1;
wire   [28:0] grp_fu_819_p3;
wire   [15:0] tmp_6_fu_722_p4;
wire  signed [28:0] tmp_7_fu_739_p1;
wire   [28:0] grp_fu_828_p3;
wire   [15:0] tmp_7_fu_739_p4;
wire  signed [28:0] trunc_ln864_6_fu_756_p1;
wire   [28:0] grp_fu_837_p3;
wire   [1:0] grp_fu_774_p0;
wire   [5:0] grp_fu_774_p1;
wire   [5:0] grp_fu_774_p2;
wire   [28:0] grp_fu_783_p2;
wire   [28:0] grp_fu_792_p2;
wire   [28:0] grp_fu_801_p2;
wire   [28:0] grp_fu_810_p2;
wire   [28:0] grp_fu_819_p2;
wire   [28:0] grp_fu_828_p2;
wire   [28:0] grp_fu_837_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [7:0] grp_fu_774_p00;
wire   [7:0] grp_fu_774_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

tiled_conv_mac_muladd_2ns_6ns_6ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mac_muladd_2ns_6ns_6ns_8_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_774_p0),
    .din1(grp_fu_774_p1),
    .din2(grp_fu_774_p2),
    .ce(1'b1),
    .dout(grp_fu_774_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_255),
    .din1(trunc_ln1317_fu_472_p1),
    .din2(grp_fu_783_p2),
    .ce(1'b1),
    .dout(grp_fu_783_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_259),
    .din1(trunc_ln1317_1_fu_502_p1),
    .din2(grp_fu_792_p2),
    .ce(1'b1),
    .dout(grp_fu_792_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_255),
    .din1(trunc_ln1317_2_fu_553_p1),
    .din2(grp_fu_801_p2),
    .ce(1'b1),
    .dout(grp_fu_801_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_259),
    .din1(trunc_ln1317_3_fu_600_p1),
    .din2(grp_fu_810_p2),
    .ce(1'b1),
    .dout(grp_fu_810_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_255),
    .din1(trunc_ln1317_4_fu_637_p1),
    .din2(grp_fu_819_p2),
    .ce(1'b1),
    .dout(grp_fu_819_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_259),
    .din1(trunc_ln1317_5_fu_674_p1),
    .din2(grp_fu_828_p2),
    .ce(1'b1),
    .dout(grp_fu_828_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_wt_buf_V_load_6_reg_1082),
    .din1(trunc_ln1317_6_fu_711_p1),
    .din2(grp_fu_837_p2),
    .ce(1'b1),
    .dout(grp_fu_837_p3)
);

tiled_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln51_fu_294_p2 == 1'd0))) begin
            chan_fu_106 <= select_ln51_1_fu_324_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            chan_fu_106 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            conv_i_i96_lcssa15_i_fu_98 <= zext_ln63_cast_fu_263_p1;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            conv_i_i96_lcssa15_i_fu_98 <= {{trunc_ln864_6_fu_756_p1[28:13]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_102 <= 3'd0;
    end else if (((icmp_ln51_reg_920 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        i_fu_102 <= add_ln56_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln51_fu_294_p2 == 1'd0))) begin
            indvar_flatten117_fu_110 <= add_ln51_1_fu_300_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten117_fu_110 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_reg_920 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_in_buf_V_load_reg_986 <= conv_in_buf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_wt_buf_V_load_6_reg_1082 <= conv_wt_buf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_fu_294_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_load_reg_924 <= ap_sig_allocacmp_i_load;
        icmp_ln56_reg_929 <= icmp_ln56_fu_318_p2;
        select_ln51_1_reg_934 <= select_ln51_1_fu_324_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln51_reg_920 <= icmp_ln51_fu_294_p2;
        sub_ln1319_cast_reg_915 <= sub_ln1319_cast_fu_267_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln51_reg_920 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln51_reg_920 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_255 <= conv_wt_buf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln51_reg_920 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln51_reg_920 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_259 <= conv_wt_buf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_reg_920 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln51_reg_944 <= select_ln51_fu_346_p3;
        sub_ln1319_1_reg_950 <= sub_ln1319_1_fu_408_p2;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_920 == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_920 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_chan_load = 2'd0;
    end else begin
        ap_sig_allocacmp_chan_load = chan_fu_106;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_conv_i_i96_lcssa15_i_load_1 = {{trunc_ln864_6_fu_756_p1[28:13]}};
    end else begin
        ap_sig_allocacmp_conv_i_i96_lcssa15_i_load_1 = conv_i_i96_lcssa15_i_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 3'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten117_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten117_load = indvar_flatten117_fu_110;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_920 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i_i96_lcssa15_i_out_ap_vld = 1'b1;
    end else begin
        conv_i_i96_lcssa15_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_in_buf_V_ce0 = 1'b1;
    end else begin
        conv_in_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_wt_buf_V_address0 = zext_ln1319_7_fu_570_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_wt_buf_V_address0 = zext_ln1319_6_fu_532_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv_wt_buf_V_address0 = zext_ln1319_5_fu_489_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv_wt_buf_V_address0 = zext_ln1319_4_fu_459_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_wt_buf_V_address0 = zext_ln1319_3_fu_449_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_wt_buf_V_address0 = zext_ln1319_2_fu_435_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_wt_buf_V_address0 = zext_ln1319_1_fu_414_p1;
    end else begin
        conv_wt_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv_wt_buf_V_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1319_1_fu_430_p2 = (sub_ln1319_1_reg_950 + 10'd1);

assign add_ln1319_2_fu_444_p2 = (sub_ln1319_1_reg_950 + 10'd2);

assign add_ln1319_3_fu_454_p2 = (sub_ln1319_1_reg_950 + 10'd3);

assign add_ln1319_4_fu_484_p2 = (sub_ln1319_1_reg_950 + 10'd4);

assign add_ln1319_5_fu_527_p2 = (sub_ln1319_1_reg_950 + 10'd5);

assign add_ln1319_6_fu_565_p2 = (sub_ln1319_1_reg_950 + 10'd6);

assign add_ln1319_fu_355_p2 = ($signed(sub_ln1319_cast_reg_915) + $signed(select_ln51_1_cast1_fu_352_p1));

assign add_ln51_1_fu_300_p2 = (ap_sig_allocacmp_indvar_flatten117_load + 5'd1);

assign add_ln51_fu_312_p2 = (ap_sig_allocacmp_chan_load + 2'd1);

assign add_ln56_fu_514_p2 = (select_ln51_reg_944 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

assign conv_i_i96_lcssa15_i_out = conv_i_i96_lcssa15_i_fu_98;

assign conv_in_buf_V_address0 = p_cast5_fu_440_p1;

assign empty_39_fu_421_p2 = (i_3_cast_fu_418_p1 + select_ln45_4);

assign grp_fu_774_p0 = grp_fu_774_p00;

assign grp_fu_774_p00 = select_ln51_1_fu_324_p3;

assign grp_fu_774_p1 = 8'd52;

assign grp_fu_774_p2 = grp_fu_774_p20;

assign grp_fu_774_p20 = empty_39_fu_421_p2;

assign grp_fu_783_p2 = {{ap_sig_allocacmp_conv_i_i96_lcssa15_i_load_1}, {13'd0}};

assign grp_fu_792_p2 = {{tmp_s_fu_575_p4}, {13'd0}};

assign grp_fu_801_p2 = {{tmp_3_fu_612_p4}, {13'd0}};

assign grp_fu_810_p2 = {{tmp_4_fu_649_p4}, {13'd0}};

assign grp_fu_819_p2 = {{tmp_5_fu_686_p4}, {13'd0}};

assign grp_fu_828_p2 = {{tmp_6_fu_722_p4}, {13'd0}};

assign grp_fu_837_p2 = {{tmp_7_fu_739_p4}, {13'd0}};

assign i_3_cast_fu_418_p1 = select_ln51_reg_944;

assign icmp_ln51_fu_294_p2 = ((ap_sig_allocacmp_indvar_flatten117_load == 5'd21) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_318_p2 = ((ap_sig_allocacmp_i_load == 3'd7) ? 1'b1 : 1'b0);

assign lshr_ln1317_1_fu_497_p2 = conv_in_buf_V_load_reg_986 >> zext_ln1317_7_fu_494_p1;

assign lshr_ln1317_2_fu_548_p2 = conv_in_buf_V_load_reg_986 >> zext_ln1317_8_fu_545_p1;

assign lshr_ln1317_3_fu_595_p2 = conv_in_buf_V_load_reg_986 >> zext_ln1317_9_fu_592_p1;

assign lshr_ln1317_4_fu_632_p2 = conv_in_buf_V_load_reg_986 >> zext_ln1317_10_fu_629_p1;

assign lshr_ln1317_5_fu_669_p2 = conv_in_buf_V_load_reg_986 >> zext_ln1317_11_fu_666_p1;

assign lshr_ln1317_6_fu_706_p2 = conv_in_buf_V_load_reg_986 >> zext_ln1317_12_fu_703_p1;

assign lshr_ln1317_fu_467_p2 = conv_in_buf_V_load_reg_986 >> zext_ln1317_6_fu_464_p1;

assign newFirst_fu_380_p2 = ($signed(zext_ln1319_fu_376_p1) - $signed(sext_ln1319_fu_360_p1));

assign newSecond_fu_386_p2 = ($signed(sext_ln1319_1_fu_372_p1) + $signed(newFirst_fu_380_p2));

assign p_cast5_fu_440_p1 = grp_fu_774_p3;

assign p_shl_fu_400_p3 = {{trunc_ln1319_1_fu_396_p1}, {3'd0}};

assign select_ln51_1_cast1_fu_352_p1 = select_ln51_1_reg_934;

assign select_ln51_1_fu_324_p3 = ((icmp_ln56_fu_318_p2[0:0] == 1'b1) ? add_ln51_fu_312_p2 : ap_sig_allocacmp_chan_load);

assign select_ln51_fu_346_p3 = ((icmp_ln56_reg_929[0:0] == 1'b1) ? 3'd0 : i_load_reg_924);

assign sext_ln1319_1_fu_372_p1 = $signed(tmp_fu_364_p3);

assign sext_ln1319_fu_360_p1 = add_ln1319_fu_355_p2;

assign sub_ln1319_1_fu_408_p2 = (p_shl_fu_400_p3 - trunc_ln1319_fu_392_p1);

assign sub_ln1319_cast_fu_267_p1 = $signed(sub_ln1319);

assign tmp_3_fu_612_p1 = grp_fu_792_p3;

assign tmp_3_fu_612_p4 = {{tmp_3_fu_612_p1[28:13]}};

assign tmp_4_fu_649_p1 = grp_fu_801_p3;

assign tmp_4_fu_649_p4 = {{tmp_4_fu_649_p1[28:13]}};

assign tmp_5_fu_686_p1 = grp_fu_810_p3;

assign tmp_5_fu_686_p4 = {{tmp_5_fu_686_p1[28:13]}};

assign tmp_6_fu_722_p1 = grp_fu_819_p3;

assign tmp_6_fu_722_p4 = {{tmp_6_fu_722_p1[28:13]}};

assign tmp_7_fu_739_p1 = grp_fu_828_p3;

assign tmp_7_fu_739_p4 = {{tmp_7_fu_739_p1[28:13]}};

assign tmp_fu_364_p3 = {{add_ln1319_fu_355_p2}, {3'd0}};

assign tmp_s_fu_575_p1 = grp_fu_783_p3;

assign tmp_s_fu_575_p4 = {{tmp_s_fu_575_p1[28:13]}};

assign trunc_ln1317_1_fu_502_p1 = lshr_ln1317_1_fu_497_p2[15:0];

assign trunc_ln1317_2_fu_553_p1 = lshr_ln1317_2_fu_548_p2[15:0];

assign trunc_ln1317_3_fu_600_p1 = lshr_ln1317_3_fu_595_p2[15:0];

assign trunc_ln1317_4_fu_637_p1 = lshr_ln1317_4_fu_632_p2[15:0];

assign trunc_ln1317_5_fu_674_p1 = lshr_ln1317_5_fu_669_p2[15:0];

assign trunc_ln1317_6_fu_711_p1 = lshr_ln1317_6_fu_706_p2[15:0];

assign trunc_ln1317_fu_472_p1 = lshr_ln1317_fu_467_p2[15:0];

assign trunc_ln1319_1_fu_396_p1 = newSecond_fu_386_p2[6:0];

assign trunc_ln1319_fu_392_p1 = newSecond_fu_386_p2[9:0];

assign trunc_ln864_6_fu_756_p1 = grp_fu_837_p3;

assign zext_ln1317_10_fu_629_p1 = zext_ln1317_4;

assign zext_ln1317_11_fu_666_p1 = zext_ln1317_5;

assign zext_ln1317_12_fu_703_p1 = zext_ln51_1;

assign zext_ln1317_6_fu_464_p1 = zext_ln1317;

assign zext_ln1317_7_fu_494_p1 = zext_ln1317_1;

assign zext_ln1317_8_fu_545_p1 = zext_ln1317_2;

assign zext_ln1317_9_fu_592_p1 = zext_ln1317_3;

assign zext_ln1319_1_fu_414_p1 = sub_ln1319_1_reg_950;

assign zext_ln1319_2_fu_435_p1 = add_ln1319_1_fu_430_p2;

assign zext_ln1319_3_fu_449_p1 = add_ln1319_2_fu_444_p2;

assign zext_ln1319_4_fu_459_p1 = add_ln1319_3_fu_454_p2;

assign zext_ln1319_5_fu_489_p1 = add_ln1319_4_fu_484_p2;

assign zext_ln1319_6_fu_532_p1 = add_ln1319_5_fu_527_p2;

assign zext_ln1319_7_fu_570_p1 = add_ln1319_6_fu_565_p2;

assign zext_ln1319_fu_376_p1 = select_ln51_fu_346_p3;

assign zext_ln63_cast_fu_263_p1 = zext_ln63;

endmodule //tiled_conv_tiled_conv_Pipeline_CHANNEL_KERN_I
