#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Apr 21 13:48:22 2024
# Process ID: 20140
# Current directory: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/dec_MIMD/xsim_script.tcl}
# Log file: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog\xsim.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16870 MB
#-----------------------------------------------------------
source xsim.dir/dec_MIMD/xsim_script.tcl
# xsim {dec_MIMD} -autoloadwcfg -tclbatch {dec_MIMD.tcl}
Time resolution is 1 ps
source dec_MIMD.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem0.v: Read request address                   51 exceed AXI master gmem0 array depth:         50
$finish called at time : 1245 ns : File "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem0.v" Line 689
## quit
INFO: [Common 17-206] Exiting xsim at Sun Apr 21 13:48:25 2024...
