$date
	Sun Mar  9 12:05:55 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Comparator $end
$var wire 1 ! compout $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 3 $ op [2:0] $end
$scope module dut $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 3 ' op [2:0] $end
$var reg 1 ( compout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#10
0(
0!
b1 #
b1 &
#20
1(
1!
b1 $
b1 '
b0 #
b0 &
#30
0(
0!
b1 #
b1 &
#40
1(
1!
b0 #
b0 &
b1 "
b1 %
#50
1(
b10 $
b10 '
b0 "
b0 %
#60
0(
0!
b1 "
b1 %
#70
1(
1!
b1 #
b1 &
b0 "
b0 %
#80
0(
0!
b11 $
b11 '
b0 #
b0 &
#90
1(
1!
b1 "
b1 %
#100
0(
0!
b1 #
b1 &
b0 "
b0 %
#110
0(
b100 $
b100 '
b0 #
b0 &
#120
0(
b1 "
b1 %
#130
1(
1!
b1 #
b1 &
b0 "
b0 %
#140
0(
0!
b101 $
b101 '
b0 #
b0 &
#150
1(
1!
b1 "
b1 %
#160
1(
b1 #
b1 &
b0 "
b0 %
#170
