[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2020-09-01 10:19:03","objective":"* Introduction \n      -Moore’s rule\n      -Cost and TW's IC design \n* Production\n      -Mask\n      -Processing\n      -Cross-section , latch up\n      -Layout, Reverse Engineering\n      -Electro-Migration &amp; RC\n      -CMP &amp; Design Rule\n* Gate Level Design\n      -Logic Gates, Noise Margin\n      -Power, Fan-out and loading\n      -Timing of Logic Networks\n* Logic Networks\n      -Simulation, Cross Talk\n      -Test Patent Generation &amp; DFT\n* Memory Devices\n* Introduction to Fin-FET","schedule":"week / date / topics\n01. 09/18/20 Chapter 1 Introduction (Moore’s rule)\n02. 09/25/20 Chapter 1 Introduction (Cost and TW)\n03. 10/02/20 中秋節， 調整放假 \n04. 10/09/20 國慶日遇例假補假   \n05. 10/16/20 Chapter 2 (Mask)\n06. 10/23/20 Quiz 1, Chapter 2 (Processing)\n07. 10/30/20 Chapter 2 (Transistors)\n08. 11/06/20 Midterm Examination\n09. 11/13/20 Review; Chapter 2 (Cross-section , latch up)\n10. 11/20/20 Chapter 2 (Layout, Reverse Engineering)\n11. 11/27/20 Chapter 2 (Electro-Migration, RC &amp; CMP,Design Rule)\n12. 12/04/20 Chapter 3 (Logic Gates, Noise Margin)\n13. 12/11/20 Chapter 3 (Power, fan-out and loading, timing )\n14. 12/18/20 Quiz 2, Chapter 4 (Simulation, Cross Talk)\n15. 12/25/20 Chapter 4 (ATPG &amp; DFT)\n16. 01/01/21 開國紀念日放假一天\n17. 01/08/21 Final Examination\n18. 01/15/21 Exam review and FinFet","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nPrentice Hall, \nby: Wayne Wolf\n\nReferences:\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n\nDigital Integrated Circuits \nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje\n\nClass Notes online:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":true}]
