{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1631654060802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1631654060802 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wrapper 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631654060806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631654060838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631654060838 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1631654061066 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1631654061090 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1631654061162 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1631654061162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 149 " "No exact pin location assignment(s) for 6 pins of 149 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1631654061322 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1631654064916 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 23 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1631654065128 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1631654065128 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631654065128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631654065132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631654065132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631654065132 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1631654065132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1631654065132 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631654065132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrapper.sdc " "Synopsys Design Constraints File file not found: 'wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1631654065865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1631654065869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1631654065869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1631654065869 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1631654065869 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1631654065869 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631654065869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631654065869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_divider:i_clk_divider\|cnt\[23\] " "   1.000 clk_divider:i_clk_divider\|cnt\[23\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631654065869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "   1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631654065869 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1631654065869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631654065873 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1631654065873 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631654065873 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631654065965 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1631654065965 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631654065965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631654067756 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1631654068179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631654068547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631654068891 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631654069647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631654069647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631654070993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1631654073067 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631654073067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631654074377 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1631654075758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631654075770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631654076310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631654076310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631654076844 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631654079747 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1631654079949 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program_files/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program_files/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/demo_step1 nogaps/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631654079965 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1631654079965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/projects/circuits/demo/demo_step1 nogaps/wrapper.fit.smsg " "Generated suppressed messages file E:/projects/circuits/demo/demo_step1 nogaps/wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631654080026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 72 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6269 " "Peak virtual memory: 6269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631654080469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 15 00:14:40 2021 " "Processing ended: Wed Sep 15 00:14:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631654080469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631654080469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631654080469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631654080469 ""}
