Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 28 15:13:27 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    60          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (8)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: CLK/ACLK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Drive/PWM0/TC/E_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Station/WasherPWM/TCR0/E_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.222        0.000                      0                  118        0.171        0.000                      0                  118        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.222        0.000                      0                  118        0.171        0.000                      0                  118        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.836ns (38.370%)  route 2.949ns (61.630%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 f  Station/XADC0/xadc1/inst/DO[12]
                         net (fo=6, routed)           1.599     7.868    Station/XADC0/do_out[7]
    SLICE_X30Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.992 r  Station/XADC0/FSM_sequential_state[0]_i_7/O
                         net (fo=1, routed)           0.666     8.658    Station/SSEGDriver0/FSM_sequential_state_reg[0]_1
    SLICE_X30Y77         LUT5 (Prop_lut5_I4_O)        0.150     8.808 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.684     9.492    Station/SSEGDriver0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I5_O)        0.348     9.840 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.840    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.421    14.762    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X30Y77         FDRE (Setup_fdre_C_D)        0.077    15.062    Station/SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.704ns (19.430%)  route 2.919ns (80.570%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.745     8.678    CLK/ACLK_0
    SLICE_X34Y74         FDRE                                         r  CLK/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  CLK/ACLK_GEN_reg[13]/C
                         clock pessimism              0.273    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y74         FDRE (Setup_fdre_C_R)       -0.524    14.472    CLK/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.704ns (19.430%)  route 2.919ns (80.570%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.745     8.678    CLK/ACLK_0
    SLICE_X34Y74         FDRE                                         r  CLK/ACLK_GEN_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  CLK/ACLK_GEN_reg[14]/C
                         clock pessimism              0.273    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y74         FDRE (Setup_fdre_C_R)       -0.524    14.472    CLK/ACLK_GEN_reg[14]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.704ns (19.430%)  route 2.919ns (80.570%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.745     8.678    CLK/ACLK_0
    SLICE_X34Y74         FDRE                                         r  CLK/ACLK_GEN_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
                         clock pessimism              0.273    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y74         FDRE (Setup_fdre_C_R)       -0.524    14.472    CLK/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.704ns (19.430%)  route 2.919ns (80.570%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.745     8.678    CLK/ACLK_0
    SLICE_X34Y74         FDRE                                         r  CLK/ACLK_GEN_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  CLK/ACLK_GEN_reg[16]/C
                         clock pessimism              0.273    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y74         FDRE (Setup_fdre_C_R)       -0.524    14.472    CLK/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.720     8.654    CLK/ACLK_0
    SLICE_X34Y71         FDRE                                         r  CLK/ACLK_GEN_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  CLK/ACLK_GEN_reg[1]/C
                         clock pessimism              0.273    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X34Y71         FDRE (Setup_fdre_C_R)       -0.524    14.477    CLK/ACLK_GEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.720     8.654    CLK/ACLK_0
    SLICE_X34Y71         FDRE                                         r  CLK/ACLK_GEN_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  CLK/ACLK_GEN_reg[2]/C
                         clock pessimism              0.273    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X34Y71         FDRE (Setup_fdre_C_R)       -0.524    14.477    CLK/ACLK_GEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.720     8.654    CLK/ACLK_0
    SLICE_X34Y71         FDRE                                         r  CLK/ACLK_GEN_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
                         clock pessimism              0.273    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X34Y71         FDRE (Setup_fdre_C_R)       -0.524    14.477    CLK/ACLK_GEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.720     8.654    CLK/ACLK_0
    SLICE_X34Y71         FDRE                                         r  CLK/ACLK_GEN_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  CLK/ACLK_GEN_reg[4]/C
                         clock pessimism              0.273    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X34Y71         FDRE (Setup_fdre_C_R)       -0.524    14.477    CLK/ACLK_GEN_reg[4]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.704ns (20.259%)  route 2.771ns (79.741%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.773     7.284    CLK/ACLK_GEN[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.408 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.401     7.809    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.597     8.530    CLK/ACLK_0
    SLICE_X34Y73         FDRE                                         r  CLK/ACLK_GEN_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  CLK/ACLK_GEN_reg[10]/C
                         clock pessimism              0.273    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X34Y73         FDRE (Setup_fdre_C_R)       -0.524    14.474    CLK/ACLK_GEN_reg[10]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  5.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  Station/SSEGDriver0/y_reg[7]/Q
                         net (fo=2, routed)           0.074     1.639    Station/SSEGDriver0/p_0_in[3]
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X32Y80         FDSE (Hold_fdse_C_D)         0.018     1.467    Station/SSEGDriver0/decimalTemp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Station/SSEGDriver0/y_reg[5]/Q
                         net (fo=3, routed)           0.138     1.716    Station/SSEGDriver0/p_0_in[1]
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X32Y80         FDSE (Hold_fdse_C_D)         0.070     1.519    Station/SSEGDriver0/decimalTemp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.975%)  route 0.159ns (53.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Station/SSEGDriver0/y_reg[4]/Q
                         net (fo=4, routed)           0.159     1.736    Station/SSEGDriver0/p_0_in[0]
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X32Y80         FDSE (Hold_fdse_C_D)         0.059     1.508    Station/SSEGDriver0/decimalTemp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.587%)  route 0.099ns (30.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  Station/SSEGDriver0/y_reg[2]/Q
                         net (fo=7, routed)           0.099     1.663    Station/SSEGDriver0/y_reg_n_0_[2]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.099     1.762 r  Station/SSEGDriver0/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    Station/SSEGDriver0/y[1]
    SLICE_X29Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[1]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.092     1.528    Station/SSEGDriver0/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Station/SSEGDriver0/y_reg[6]/Q
                         net (fo=3, routed)           0.179     1.757    Station/SSEGDriver0/p_0_in[2]
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[6]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X32Y80         FDSE (Hold_fdse_C_D)         0.072     1.521    Station/SSEGDriver0/decimalTemp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.060%)  route 0.179ns (55.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Station/SSEGDriver0/y_reg[3]/Q
                         net (fo=6, routed)           0.179     1.756    Station/SSEGDriver0/y_reg_n_0_[3]
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[3]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X32Y80         FDSE (Hold_fdse_C_D)         0.070     1.519    Station/SSEGDriver0/decimalTemp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.992%)  route 0.212ns (60.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Station/SSEGDriver0/y_reg[0]/Q
                         net (fo=8, routed)           0.212     1.789    Station/SSEGDriver0/y_reg_n_0_[0]
    SLICE_X31Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[0]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X31Y80         FDSE (Hold_fdse_C_D)         0.070     1.539    Station/SSEGDriver0/decimalTemp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  CLK/CLK_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  CLK/CLK_DIV_reg[6]/Q
                         net (fo=1, routed)           0.114     1.714    CLK/CLK_DIV_reg_n_0_[6]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.824 r  CLK/CLK_DIV_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    CLK/CLK_DIV_reg[4]_i_1_n_5
    SLICE_X30Y79         FDRE                                         r  CLK/CLK_DIV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.818     1.946    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  CLK/CLK_DIV_reg[6]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.134     1.569    CLK/CLK_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  CLK/CLK_DIV_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  CLK/CLK_DIV_reg[14]/Q
                         net (fo=1, routed)           0.114     1.716    CLK/CLK_DIV_reg_n_0_[14]
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  CLK/CLK_DIV_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    CLK/CLK_DIV_reg[12]_i_1_n_5
    SLICE_X30Y81         FDRE                                         r  CLK/CLK_DIV_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.948    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  CLK/CLK_DIV_reg[14]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.134     1.571    CLK/CLK_DIV_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  CLK/CLK_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  CLK/CLK_DIV_reg[2]/Q
                         net (fo=1, routed)           0.114     1.713    CLK/CLK_DIV_reg_n_0_[2]
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  CLK/CLK_DIV_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    CLK/CLK_DIV_reg[0]_i_1_n_5
    SLICE_X30Y78         FDRE                                         r  CLK/CLK_DIV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.945    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  CLK/CLK_DIV_reg[2]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.134     1.568    CLK/CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      Station/XADC0/xadc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y73   CLK/ACLK_GEN_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y73   CLK/ACLK_GEN_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y73   CLK/ACLK_GEN_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y73   CLK/ACLK_GEN_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y74   CLK/ACLK_GEN_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y74   CLK/ACLK_GEN_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y74   CLK/ACLK_GEN_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y74   CLK/ACLK_GEN_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y73   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y73   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   CLK/ACLK_GEN_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y73   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y73   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y73   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   CLK/ACLK_GEN_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC0
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.962ns  (logic 5.003ns (45.643%)  route 5.959ns (54.357%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC0 (IN)
                         net (fo=0)                   0.000     0.000    JC0
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC0_IBUF_inst/O
                         net (fo=5, routed)           5.959     7.441    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.962 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.962    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.809ns  (logic 4.363ns (40.367%)  route 6.446ns (59.633%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=17, routed)          1.148     1.604    Station/SSEG_Display0/Q[1]
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.728 f  Station/SSEG_Display0/seg_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.649     2.377    Station/SSEGDriver0/seg[7]
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.501 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.290     2.791    Station/SSEGDriver0/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     2.915 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.359     7.274    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.809 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.809    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.688ns  (logic 4.332ns (40.536%)  route 6.356ns (59.464%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          0.492     0.948    Station/SSEGDriver0/Q[0]
    SLICE_X31Y78         LUT3 (Prop_lut3_I0_O)        0.124     1.072 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.942     2.014    Station/SSEGDriver0/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.138 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.363     2.501    Station/SSEGDriver0/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.625 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.559     7.184    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.688 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.688    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.544ns  (logic 4.945ns (46.896%)  route 5.600ns (53.104%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  JC2_IBUF_inst/O
                         net (fo=5, routed)           5.600     7.037    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.544 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.544    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 4.468ns (42.577%)  route 6.025ns (57.423%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          0.720     1.176    Station/SSEGDriver0/Q[0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I4_O)        0.150     1.326 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.803     2.129    Station/SSEGDriver0/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.326     2.455 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.503     6.957    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.493 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.493    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.474ns  (logic 4.215ns (40.238%)  route 6.260ns (59.762%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=17, routed)          0.999     1.455    Station/SSEGDriver0/Q[1]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.789     2.369    Station/SSEGDriver0/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.493 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.471     6.964    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.474 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.474    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 4.235ns (40.623%)  route 6.191ns (59.377%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          1.213     1.669    Station/SSEGDriver0/Q[0]
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.124     1.793 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.263     2.056    Station/SSEGDriver0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.180 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.715     6.895    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.426 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.426    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.381ns  (logic 4.202ns (40.471%)  route 6.180ns (59.529%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=17, routed)          1.148     1.604    Station/SSEG_Display0/Q[1]
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.728 f  Station/SSEG_Display0/seg_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.276     2.004    Station/SSEGDriver0/seg[7]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.128 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.756     6.884    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    10.381 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.381    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.316ns  (logic 4.233ns (41.035%)  route 6.083ns (58.965%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=17, routed)          0.850     1.306    Station/SSEGDriver0/Q[1]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     1.430 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.940     2.370    Station/SSEGDriver0/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.494 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.293     6.787    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.316 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.316    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.225ns  (logic 4.427ns (43.297%)  route 5.798ns (56.703%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          0.492     0.948    Station/SSEGDriver0/Q[0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I0_O)        0.119     1.067 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.645     1.711    Station/SSEGDriver0/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.332     2.043 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.661     6.705    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.225 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.225    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/matSys/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE                         0.000     0.000 r  Station/matSys/FSM_onehot_state_reg[3]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Station/matSys/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.094     0.258    Station/matSys/FSM_onehot_state_reg_n_0_[3]
    SLICE_X35Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.303 r  Station/matSys/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.303    Station/matSys/FSM_onehot_state[4]_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/WasherPWM/ServoMotorOUT/R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/ServoMotorOUT/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.728%)  route 0.125ns (40.272%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE                         0.000     0.000 r  Station/WasherPWM/ServoMotorOUT/R_reg/C
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Station/WasherPWM/ServoMotorOUT/R_reg/Q
                         net (fo=1, routed)           0.125     0.266    Station/WasherPWM/ServoMotorOUT/R_reg_n_0
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.045     0.311 r  Station/WasherPWM/ServoMotorOUT/out0/O
                         net (fo=1, routed)           0.000     0.311    Station/WasherPWM/ServoMotorOUT/out0_n_0
    SLICE_X31Y73         FDRE                                         r  Station/WasherPWM/ServoMotorOUT/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/TC/E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.191ns (59.293%)  route 0.131ns (40.707%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[2]/C
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[2]/Q
                         net (fo=7, routed)           0.131     0.277    Drive/PWM0/TC/TCR[2]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  Drive/PWM0/TC/E_i_1/O
                         net (fo=1, routed)           0.000     0.322    Drive/PWM0/TC/E_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  Drive/PWM0/TC/E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/TC/TCR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.191ns (59.110%)  route 0.132ns (40.890%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[2]/C
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[2]/Q
                         net (fo=7, routed)           0.132     0.278    Drive/PWM0/TC/TCR[2]
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  Drive/PWM0/TC/TCR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.323    Drive/PWM0/TC/p_0_in__0[6]
    SLICE_X37Y79         FDRE                                         r  Drive/PWM0/TC/TCR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/WasherPWM/TCR0/TCR_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/TCR0/TCR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.232ns (70.025%)  route 0.099ns (29.975%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE                         0.000     0.000 r  Station/WasherPWM/TCR0/TCR_reg[1]/C
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  Station/WasherPWM/TCR0/TCR_reg[1]/Q
                         net (fo=10, routed)          0.099     0.232    Station/WasherPWM/TCR0/Q[1]
    SLICE_X33Y75         LUT6 (Prop_lut6_I2_O)        0.099     0.331 r  Station/WasherPWM/TCR0/TCR[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.331    Station/WasherPWM/TCR0/TCR[5]_i_1__0_n_0
    SLICE_X33Y75         FDRE                                         r  Station/WasherPWM/TCR0/TCR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutB/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.191ns (56.055%)  route 0.150ns (43.945%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[6]/C
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[6]/Q
                         net (fo=4, routed)           0.150     0.296    Drive/PWM0/TC/TCR[6]
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.341 r  Drive/PWM0/TC/R_i_1/O
                         net (fo=1, routed)           0.000     0.341    Drive/PWM0/OutB/R_reg_0
    SLICE_X34Y79         FDRE                                         r  Drive/PWM0/OutB/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/M0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/M0/CrossNum_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE                         0.000     0.000 r  Drive/M0/state_reg[0]/C
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Drive/M0/state_reg[0]/Q
                         net (fo=12, routed)          0.140     0.304    Drive/M0/state_reg_n_0_[0]
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.045     0.349 r  Drive/M0/CrossNum_i_1/O
                         net (fo=1, routed)           0.000     0.349    Drive/M0/CrossNum_i_1_n_0
    SLICE_X35Y78         FDRE                                         r  Drive/M0/CrossNum_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/M0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/M0/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE                         0.000     0.000 r  Drive/M0/state_reg[0]/C
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Drive/M0/state_reg[0]/Q
                         net (fo=12, routed)          0.141     0.305    Drive/M0/state_reg_n_0_[0]
    SLICE_X35Y78         LUT6 (Prop_lut6_I4_O)        0.045     0.350 r  Drive/M0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    Drive/M0/state[2]
    SLICE_X35Y78         FDRE                                         r  Drive/M0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/CCA/CCRx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE                         0.000     0.000 r  Drive/PWM0/CCA/CCRx_reg[5]/C
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Drive/PWM0/CCA/CCRx_reg[5]/Q
                         net (fo=1, routed)           0.141     0.305    Drive/PWM0/TC/R_reg[0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  Drive/PWM0/TC/R_i_1__0/O
                         net (fo=1, routed)           0.000     0.350    Drive/PWM0/OutA/R_reg_0
    SLICE_X34Y79         FDRE                                         r  Drive/PWM0/OutA/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/controlServo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/CCRServo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.133%)  route 0.210ns (59.867%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE                         0.000     0.000 r  Station/matSys/controlServo_reg/C
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Station/matSys/controlServo_reg/Q
                         net (fo=3, routed)           0.210     0.351    Station/WasherPWM/controlServo
    SLICE_X33Y73         FDRE                                         r  Station/WasherPWM/CCRServo_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 4.460ns (39.364%)  route 6.870ns (60.636%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=10, routed)          1.564     7.082    Station/SSEGDriver0/sel0[1]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.152     7.234 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.645     7.879    Station/SSEGDriver0/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.332     8.211 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.661    12.872    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.392 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.392    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.302ns  (logic 4.467ns (39.528%)  route 6.834ns (60.472%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.419     5.481 r  Station/SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=10, routed)          0.971     6.451    Station/SSEGDriver0/sel0[3]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.296     6.747 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.942     7.689    Station/SSEGDriver0/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.363     8.177    Station/SSEGDriver0/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.301 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.559    12.859    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.364 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.364    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.900ns  (logic 4.368ns (40.075%)  route 6.532ns (59.925%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.419     5.481 r  Station/SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=10, routed)          1.299     6.779    Station/SSEGDriver0/sel0[3]
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.296     7.075 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.940     8.015    Station/SSEGDriver0/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.293    12.433    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.962 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.962    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.773ns  (logic 4.370ns (40.569%)  route 6.402ns (59.431%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.419     5.481 r  Station/SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=10, routed)          1.425     6.905    Station/SSEGDriver0/sel0[3]
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.296     7.201 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.263     7.464    Station/SSEGDriver0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.588 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.715    12.303    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.835 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.835    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 4.215ns (39.624%)  route 6.422ns (60.376%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=10, routed)          1.161     6.679    Station/SSEGDriver0/sel0[1]
    SLICE_X31Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.803 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.789     7.593    Station/SSEGDriver0/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.471    12.188    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.698 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.698    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.624ns  (logic 4.470ns (42.070%)  route 6.154ns (57.930%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  Station/SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=10, routed)          0.849     6.367    Station/SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.152     6.519 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.803     7.322    Station/SSEGDriver0/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.326     7.648 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.503    12.150    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.686 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.686    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.538ns  (logic 4.559ns (43.264%)  route 5.979ns (56.736%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=10, routed)          1.161     6.679    Station/SSEGDriver0/sel0[1]
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.118     6.797 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.169     6.966    Station/SSEGDriver0/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.292 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.290     7.582    Station/SSEGDriver0/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.706 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.359    12.065    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.600 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.600    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.118ns  (logic 4.202ns (41.524%)  route 5.917ns (58.476%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  Station/SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=11, routed)          1.010     6.527    Station/SSEGDriver0/sel0[2]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.151     6.803    Station/SSEGDriver0/seg_OBUF[7]_inst_i_2_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.756    11.683    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    15.180 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.180    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.692ns  (logic 1.710ns (36.448%)  route 2.982ns (63.552%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  Station/XADC0/xadc1/inst/DO[4]
                         net (fo=2, routed)           1.223     7.492    Station/XADC0/digitalTemp[0]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.616 r  Station/XADC0/FSM_onehot_state[3]_i_10/O
                         net (fo=1, routed)           0.844     8.460    Station/XADC0/FSM_onehot_state[3]_i_10_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  Station/XADC0/FSM_onehot_state[3]_i_8/O
                         net (fo=1, routed)           0.162     8.746    Station/XADC0/FSM_onehot_state[3]_i_8_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.870 r  Station/XADC0/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.752     9.622    Station/matSys/FSM_onehot_state_reg[3]_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.124     9.746 r  Station/matSys/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     9.746    Station/matSys/FSM_onehot_state[3]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.689ns  (logic 1.710ns (36.472%)  route 2.979ns (63.528%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 f  Station/XADC0/xadc1/inst/DO[4]
                         net (fo=2, routed)           1.223     7.492    Station/XADC0/digitalTemp[0]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  Station/XADC0/FSM_onehot_state[3]_i_10/O
                         net (fo=1, routed)           0.844     8.460    Station/XADC0/FSM_onehot_state[3]_i_10_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.584 f  Station/XADC0/FSM_onehot_state[3]_i_8/O
                         net (fo=1, routed)           0.162     8.746    Station/XADC0/FSM_onehot_state[3]_i_8_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.870 f  Station/XADC0/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.749     9.619    Station/XADC0/FSM_onehot_state[3]_i_8_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.743 r  Station/XADC0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.743    Station/matSys/D[0]
    SLICE_X34Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.346ns (45.118%)  route 0.421ns (54.882%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.687 f  Station/XADC0/xadc1/inst/DO[11]
                         net (fo=5, routed)           0.297     1.985    Station/XADC0/do_out[6]
    SLICE_X30Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.030 f  Station/XADC0/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.123     2.153    Station/XADC0/bbstub_do_out[11]
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.198 r  Station/XADC0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.198    Station/matSys/D[0]
    SLICE_X34Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.301ns (38.558%)  route 0.480ns (61.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 f  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.480     2.167    Station/matSys/drdy_out
    SLICE_X35Y76         LUT5 (Prop_lut5_I2_O)        0.045     2.212 r  Station/matSys/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.212    Station/matSys/FSM_onehot_state[4]_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.346ns (44.319%)  route 0.435ns (55.681%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.687 f  Station/XADC0/xadc1/inst/DO[13]
                         net (fo=6, routed)           0.278     1.965    Station/XADC0/do_out[8]
    SLICE_X30Y76         LUT5 (Prop_lut5_I2_O)        0.045     2.010 f  Station/XADC0/FSM_onehot_state[3]_i_4/O
                         net (fo=2, routed)           0.157     2.167    Station/matSys/FSM_onehot_state_reg[3]_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.212 r  Station/matSys/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.212    Station/matSys/FSM_onehot_state[3]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.346ns (32.429%)  route 0.721ns (67.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.414     2.101    Station/matSys/drdy_out
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.180     2.326    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.371 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.127     2.498    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.346ns (32.429%)  route 0.721ns (67.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.414     2.101    Station/matSys/drdy_out
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.180     2.326    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.371 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.127     2.498    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.346ns (32.429%)  route 0.721ns (67.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.414     2.101    Station/matSys/drdy_out
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.180     2.326    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.371 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.127     2.498    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.346ns (32.429%)  route 0.721ns (67.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.414     2.101    Station/matSys/drdy_out
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.180     2.326    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.371 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.127     2.498    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 0.346ns (30.695%)  route 0.781ns (69.305%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.414     2.101    Station/matSys/drdy_out
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.180     2.326    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.371 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.188     2.558    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 0.346ns (30.695%)  route 0.781ns (69.305%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.414     2.101    Station/matSys/drdy_out
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.180     2.326    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.371 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.188     2.558    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.267ns  (logic 1.416ns (43.340%)  route 1.851ns (56.660%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  Station/SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=10, routed)          0.268     1.845    Station/SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.583     3.473    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.704 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.704    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.540ns  (logic 1.092ns (42.988%)  route 1.448ns (57.012%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           0.764     1.183    Station/SSEGDriver0/correctStation
    SLICE_X30Y77         LUT5 (Prop_lut5_I2_O)        0.325     1.508 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.684     2.192    Station/SSEGDriver0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I5_O)        0.348     2.540 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.540    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.421     4.762    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.224ns  (logic 0.718ns (58.637%)  route 0.506ns (41.363%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           0.506     0.925    Station/SSEGDriver0/correctStation
    SLICE_X31Y77         LUT4 (Prop_lut4_I1_O)        0.299     1.224 r  Station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.224    Station/SSEGDriver0/state__0[1]
    SLICE_X31Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.421     4.762    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.352%)  route 0.198ns (46.648%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           0.198     0.326    Station/SSEGDriver0/correctStation
    SLICE_X31Y77         LUT4 (Prop_lut4_I1_O)        0.099     0.425 r  Station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.425    Station/SSEGDriver0/state__0[1]
    SLICE_X31Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.337ns (45.596%)  route 0.402ns (54.404%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           0.198     0.326    Station/SSEGDriver0/correctStation
    SLICE_X31Y77         LUT4 (Prop_lut4_I1_O)        0.102     0.428 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.204     0.632    Station/SSEGDriver0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.107     0.739 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.739    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C





