// Seed: 4076588706
module module_0 #(
    parameter id_4 = 32'd49
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic _id_4 = 1;
  wire [1 : id_4] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_5 = 32'd54,
    parameter id_6 = 32'd86
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7[id_6 :-1==SystemTFIdentifier(-1/-1, id_5, id_1, id_6,)],
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_9
  );
  input logic [7:0] id_7;
  input wire _id_6;
  output wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire _id_1;
endmodule
