{"vcs1":{"timestamp_begin":1684936695.357969591, "rt":1.64, "ut":0.42, "st":0.21}}
{"vcselab":{"timestamp_begin":1684936697.069026973, "rt":1.18, "ut":0.29, "st":0.07}}
{"link":{"timestamp_begin":1684936698.307320115, "rt":0.61, "ut":0.28, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684936694.792623758}
{"VCS_COMP_START_TIME": 1684936694.792623758}
{"VCS_COMP_END_TIME": 1684936701.195569495}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349864}}
{"stitch_vcselab": {"peak_mem": 222248}}
