<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ethernet_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ethernet_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ethernet_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ethernet_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ethernet_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ethernet_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ethernet_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ethernet_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ethernet_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ethernet_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ethernet_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ethernet_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ethernet_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ethernet_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ethernet_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ethernet_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ethernet_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ethernet_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ethernet_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ethernet_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ethernet_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ethernet_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ethernet_test.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="ethernet_test_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_test_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ethernet_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ethernet_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ethernet_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ethernet_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ethernet_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ethernet_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ethernet_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ethernet_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ethernet_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ethernet_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ethernet_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ethernet_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ethernet_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ethernet_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ethernet_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/ethernet_test_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/ethernet_test_synthesis.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1514288948" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1514288948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514288948" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6693983776477677971" xil_pn:start_ts="1514288948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514337772" xil_pn:in_ck="-7186897567536050201" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4466824419998725951" xil_pn:start_ts="1514337772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram.v"/>
    </transform>
    <transform xil_pn:end_ts="1514288948" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1514288948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514288948" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="962872907109661909" xil_pn:start_ts="1514288948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514288948" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1514288948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514288948" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2307080893272990709" xil_pn:start_ts="1514288948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522228208" xil_pn:in_ck="1151561331433228229" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8210262604476855824" xil_pn:start_ts="1522228168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ethernet_test.lso"/>
      <outfile xil_pn:name="ethernet_test.ngc"/>
      <outfile xil_pn:name="ethernet_test.ngr"/>
      <outfile xil_pn:name="ethernet_test.prj"/>
      <outfile xil_pn:name="ethernet_test.stx"/>
      <outfile xil_pn:name="ethernet_test.syr"/>
      <outfile xil_pn:name="ethernet_test.xst"/>
      <outfile xil_pn:name="ethernet_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1519883710" xil_pn:in_ck="155149898709" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="99475435116669952" xil_pn:start_ts="1519883710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522228213" xil_pn:in_ck="6856364422199183310" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1312145771673057470" xil_pn:start_ts="1522228208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ethernet_test.bld"/>
      <outfile xil_pn:name="ethernet_test.ngd"/>
      <outfile xil_pn:name="ethernet_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1522228258" xil_pn:in_ck="6397560332374355834" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1522228213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ethernet_test.pcf"/>
      <outfile xil_pn:name="ethernet_test_map.map"/>
      <outfile xil_pn:name="ethernet_test_map.mrp"/>
      <outfile xil_pn:name="ethernet_test_map.ncd"/>
      <outfile xil_pn:name="ethernet_test_map.ngm"/>
      <outfile xil_pn:name="ethernet_test_map.xrpt"/>
      <outfile xil_pn:name="ethernet_test_summary.xml"/>
      <outfile xil_pn:name="ethernet_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1522228319" xil_pn:in_ck="6833113852049142515" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1522228258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ethernet_test.ncd"/>
      <outfile xil_pn:name="ethernet_test.pad"/>
      <outfile xil_pn:name="ethernet_test.par"/>
      <outfile xil_pn:name="ethernet_test.ptwx"/>
      <outfile xil_pn:name="ethernet_test.unroutes"/>
      <outfile xil_pn:name="ethernet_test.xpi"/>
      <outfile xil_pn:name="ethernet_test_pad.csv"/>
      <outfile xil_pn:name="ethernet_test_pad.txt"/>
      <outfile xil_pn:name="ethernet_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1522228335" xil_pn:in_ck="-6241821821470762303" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1522228319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ethernet_test.bgn"/>
      <outfile xil_pn:name="ethernet_test.bit"/>
      <outfile xil_pn:name="ethernet_test.drc"/>
      <outfile xil_pn:name="ethernet_test.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1522228352" xil_pn:in_ck="-6241821821470775157" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1522228350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1520498866" xil_pn:in_ck="-6241821821470775157" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-1312145771673057470" xil_pn:start_ts="1520498866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1522228319" xil_pn:in_ck="6397554706739882870" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1522228312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ethernet_test.twr"/>
      <outfile xil_pn:name="ethernet_test.twx"/>
    </transform>
    <transform xil_pn:end_ts="1515375058" xil_pn:in_ck="-3167023545525671399" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-3001727621867604142" xil_pn:start_ts="1515375054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/ethernet_test_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/ethernet_test_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
