{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1770 -y 260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1770 -y 280 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x -30 -y 430 -defaultsOSRD
preplace port CH0 -pg 1 -lvl 0 -x -30 -y 100 -defaultsOSRD
preplace port CH1 -pg 1 -lvl 0 -x -30 -y 120 -defaultsOSRD
preplace port CH2 -pg 1 -lvl 0 -x -30 -y 630 -defaultsOSRD
preplace port CH3 -pg 1 -lvl 0 -x -30 -y 650 -defaultsOSRD
preplace port ST_ARMED -pg 1 -lvl 5 -x 1770 -y 690 -defaultsOSRD
preplace portBus SIG_OUT -pg 1 -lvl 5 -x 1770 -y 1320 -defaultsOSRD
preplace portBus CSTATE -pg 1 -lvl 5 -x 1770 -y 1300 -defaultsOSRD
preplace portBus ST_WAITING -pg 1 -lvl 5 -x 1770 -y 710 -defaultsOSRD
preplace portBus CT_ARMED -pg 1 -lvl 5 -x 1770 -y 800 -defaultsOSRD
preplace portBus CT_WAITING -pg 1 -lvl 5 -x 1770 -y 820 -defaultsOSRD
preplace portBus PG_STABLE -pg 1 -lvl 5 -x 1770 -y 620 -defaultsOSRD
preplace portBus CLK_STABLE -pg 1 -lvl 5 -x 1770 -y 190 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 310 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 640 -y 1030 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 230 -y 540 -defaultsOSRD
preplace inst TIMER_CLK -pg 1 -lvl 2 -x 640 -y 470 -defaultsOSRD
preplace inst REF_CLK -pg 1 -lvl 2 -x 640 -y 350 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1590 -y 620 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 4 -x 1590 -y 190 -defaultsOSRD
preplace inst ST_AXI_PERIPH_wrapper_0 -pg 1 -lvl 3 -x 1280 -y 620 -defaultsOSRD
preplace inst P_COUNTER_wrapper_0 -pg 1 -lvl 3 -x 1280 -y 1130 -defaultsOSRD
preplace inst CT_AXI_PERIPH_wrapper_0 -pg 1 -lvl 3 -x 1280 -y 830 -defaultsOSRD
preplace inst PG_AXI_PERIPH_wrapper_0 -pg 1 -lvl 3 -x 1280 -y 1460 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 -10 420 460 270 900
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 0 440 470
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 440 250 910
preplace netloc sys_clock_1 1 0 2 NJ 430 480
preplace netloc REF_CLK_clk_out1 1 2 1 890 340n
preplace netloc Net 1 0 3 NJ 100 NJ 100 1020
preplace netloc CH1_1 1 0 3 NJ 120 NJ 120 1010
preplace netloc PG_AXI_PERIPH_wrapper_0_OUTP 1 3 2 1430J 1320 NJ
preplace netloc PG_AXI_PERIPH_wrapper_0_CSTATE 1 3 2 1420J 1300 NJ
preplace netloc PG_AXI_PERIPH_wrapper_0_STABLE 1 3 1 1410 630n
preplace netloc REF_CLK_locked 1 2 2 N 360 1430
preplace netloc util_vector_logic_0_Res 1 4 1 NJ 620
preplace netloc util_vector_logic_1_Res 1 4 1 NJ 190
preplace netloc TIMER_CLK_locked 1 2 2 840 180 NJ
preplace netloc ST_AXI_PERIPH_wrapper_0_ARMED 1 3 2 1410J 550 1740J
preplace netloc ST_AXI_PERIPH_wrapper_0_WAITING 1 3 2 1400J 540 1750J
preplace netloc CH2_1 1 0 3 -10J 640 470J 540 990J
preplace netloc CH3_1 1 0 3 NJ 650 430J 550 950J
preplace netloc TIMER_CLK_clk_out1 1 2 1 970 460n
preplace netloc CT_AXI_PERIPH_wrapper_0_WAITING 1 3 2 NJ 840 1740
preplace netloc CT_AXI_PERIPH_wrapper_0_ARMED 1 3 2 1400 800 NJ
preplace netloc axi_interconnect_0_M10_AXI 1 2 1 930 770n
preplace netloc processing_system7_0_DDR 1 1 4 NJ 260 NJ 260 NJ 260 NJ
preplace netloc axi_interconnect_0_M11_AXI 1 2 1 960 790n
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 280 NJ 280 NJ 280 NJ
preplace netloc axi_interconnect_0_M17_AXI 1 2 1 800 1190n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 450 320n
preplace netloc axi_interconnect_0_M18_AXI 1 2 1 790 1210n
preplace netloc axi_interconnect_0_M12_AXI 1 2 1 870 1090n
preplace netloc axi_interconnect_0_M07_AXI 1 2 1 840 990n
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 940 950n
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 920 970n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 980 930n
preplace netloc axi_interconnect_0_M15_AXI 1 2 1 820 1150n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 870 850n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 880 870n
preplace netloc axi_interconnect_0_M14_AXI 1 2 1 830 1130n
preplace netloc axi_interconnect_0_M13_AXI 1 2 1 850 1110n
preplace netloc axi_interconnect_0_M16_AXI 1 2 1 810 1170n
preplace netloc axi_interconnect_0_M08_AXI 1 2 1 830 570n
preplace netloc axi_interconnect_0_M09_AXI 1 2 1 850 590n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 1000 910n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 860 890n
levelinfo -pg 1 -30 230 640 1280 1590 1770
pagesize -pg 1 -db -bbox -sgen -150 -100 1940 1610
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"19",
   "da_ps7_cnt":"1"
}
