read_verilog <<EOT
module test (y);
    output signed [2:0] y = 1'b1;
endmodule
EOT
dump
