$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Wed Oct 04 20:00:59 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 6 ! at_in [5:0] $end
$var reg 1 " button_confirmation $end
$var reg 1 # clk $end
$var reg 2 $ hh1 [1:0] $end
$var reg 2 % hh2 [1:0] $end
$var wire 1 & m_col [4] $end
$var wire 1 ' m_col [3] $end
$var wire 1 ( m_col [2] $end
$var wire 1 ) m_col [1] $end
$var wire 1 * m_col [0] $end
$var wire 1 + m_line [6] $end
$var wire 1 , m_line [5] $end
$var wire 1 - m_line [4] $end
$var wire 1 . m_line [3] $end
$var wire 1 / m_line [2] $end
$var wire 1 0 m_line [1] $end
$var wire 1 1 m_line [0] $end
$var wire 1 2 out [34] $end
$var wire 1 3 out [33] $end
$var wire 1 4 out [32] $end
$var wire 1 5 out [31] $end
$var wire 1 6 out [30] $end
$var wire 1 7 out [29] $end
$var wire 1 8 out [28] $end
$var wire 1 9 out [27] $end
$var wire 1 : out [26] $end
$var wire 1 ; out [25] $end
$var wire 1 < out [24] $end
$var wire 1 = out [23] $end
$var wire 1 > out [22] $end
$var wire 1 ? out [21] $end
$var wire 1 @ out [20] $end
$var wire 1 A out [19] $end
$var wire 1 B out [18] $end
$var wire 1 C out [17] $end
$var wire 1 D out [16] $end
$var wire 1 E out [15] $end
$var wire 1 F out [14] $end
$var wire 1 G out [13] $end
$var wire 1 H out [12] $end
$var wire 1 I out [11] $end
$var wire 1 J out [10] $end
$var wire 1 K out [9] $end
$var wire 1 L out [8] $end
$var wire 1 M out [7] $end
$var wire 1 N out [6] $end
$var wire 1 O out [5] $end
$var wire 1 P out [4] $end
$var wire 1 Q out [3] $end
$var wire 1 R out [2] $end
$var wire 1 S out [1] $end
$var wire 1 T out [0] $end
$var wire 1 U out_7seg [7] $end
$var wire 1 V out_7seg [6] $end
$var wire 1 W out_7seg [5] $end
$var wire 1 X out_7seg [4] $end
$var wire 1 Y out_7seg [3] $end
$var wire 1 Z out_7seg [2] $end
$var wire 1 [ out_7seg [1] $end
$var wire 1 \ out_7seg [0] $end
$var wire 1 ] out_7seg_ac [3] $end
$var wire 1 ^ out_7seg_ac [2] $end
$var wire 1 _ out_7seg_ac [1] $end
$var wire 1 ` out_7seg_ac [0] $end
$var wire 1 a rgb_output [1] $end
$var wire 1 b rgb_output [0] $end

$scope module i1 $end
$var wire 1 c gnd $end
$var wire 1 d vcc $end
$var wire 1 e unknown $end
$var tri1 1 f devclrn $end
$var tri1 1 g devpor $end
$var tri1 1 h devoe $end
$var wire 1 i clk~combout $end
$var wire 1 j div_1|ff_1|q~regout $end
$var wire 1 k count_2_bits_1|ff_2|q~regout $end
$var wire 1 l count_2_bits_1|ff_1|q~regout $end
$var wire 1 m mux_2|gate_5|WideOr0~0_combout $end
$var wire 1 n mux_3|gate_5|WideOr0~0_combout $end
$var wire 1 o mux_2|gate_5|WideOr0~1_combout $end
$var wire 1 p mux_1|gate_5|WideOr0~0_combout $end
$var wire 1 q comb_50|gate_43|WideAnd0~0_combout $end
$var wire 1 r mux_1|gate_5|WideOr0~1_combout $end
$var wire 1 s mux_3|gate_5|WideOr0~1_combout $end
$var wire 1 t mux_3|gate_5|WideOr0~2_combout $end
$var wire 1 u mux_3|gate_5|WideOr0~3_combout $end
$var wire 1 v mux_4|gate_5|WideOr0~0_combout $end
$var wire 1 w mux_4|gate_5|WideOr0~1_combout $end
$var wire 1 x comb_50|gate_5|S~0_combout $end
$var wire 1 y mux_4|gate_5|WideOr0~2_combout $end
$var wire 1 z decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 { decodificador_bcd_ex_1|gate_29|WideOr0~0_combout $end
$var wire 1 | decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 } decodificador_bcd_ex_1|gate_24|WideOr0~1_combout $end
$var wire 1 ~ decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 !! decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 "! decodificador_bcd_ex_1|gate_8|WideOr0~0_combout $end
$var wire 1 #! decodificador_bcd_ex_1|gate_4|WideOr0~0_combout $end
$var wire 1 $! rgb_input|gate_4|WideAnd0~0_combout $end
$var wire 1 %! count_3_bits_1|ff_3|q~regout $end
$var wire 1 &! count_3_bits_1|ff_1|q~regout $end
$var wire 1 '! count_3_bits_1|ff_2|q~regout $end
$var wire 1 (! mux_9|gate_1|WideAnd0~0_combout $end
$var wire 1 )! mux_9|gate_1|WideAnd0~1_combout $end
$var wire 1 *! mux_9|gate_1|WideAnd0~2_combout $end
$var wire 1 +! mux_9|gate_1|WideAnd0~3_combout $end
$var wire 1 ,! mux_9|gate_1|WideAnd0~4_combout $end
$var wire 1 -! comb_50|gate_53|S~0_combout $end
$var wire 1 .! comb_50|gate_16|WideAnd0~0_combout $end
$var wire 1 /! comb_50|gate_53|S~1_combout $end
$var wire 1 0! comb_50|gate_41|S~0_combout $end
$var wire 1 1! comb_50|gate_60|WideOr0~2_combout $end
$var wire 1 2! comb_50|gate_60|WideOr0~0_combout $end
$var wire 1 3! comb_50|gate_60|WideOr0~1_combout $end
$var wire 1 4! comb_50|gate_60|WideOr0~3_combout $end
$var wire 1 5! comb_51|gate_14|WideAnd0~0_combout $end
$var wire 1 6! comb_50|gate_64|WideOr0~2_combout $end
$var wire 1 7! comb_50|gate_64|WideOr0~3_combout $end
$var wire 1 8! comb_50|gate_63|WideOr0~3_combout $end
$var wire 1 9! comb_50|gate_63|WideOr0~2_combout $end
$var wire 1 :! comb_50|gate_63|WideOr0~4_combout $end
$var wire 1 ;! comb_50|gate_63|WideOr0~5_combout $end
$var wire 1 <! comb_50|gate_63|WideOr0~1_combout $end
$var wire 1 =! comb_50|gate_63|WideOr0~0_combout $end
$var wire 1 >! mux_20_rgb_out_at|gate_47|S~0_combout $end
$var wire 1 ?! comb_50|gate_50|WideOr0~0_combout $end
$var wire 1 @! button_confirmation~combout $end
$var wire 1 A! demux_button_confirmation|gate_2|WideAnd0~combout $end
$var wire 1 B! preset_7|gate_1|S $end
$var wire 1 C! reg_matriz_po_1|ff_3|q~regout $end
$var wire 1 D! comb_51|gate_1|WideAnd0~0_combout $end
$var wire 1 E! comb_50|gate_56|S~1_combout $end
$var wire 1 F! comb_50|gate_56|S~3_combout $end
$var wire 1 G! comb_50|gate_56|S~0_combout $end
$var wire 1 H! comb_51|gate_1|WideAnd0~1_combout $end
$var wire 1 I! preset_3|gate_4|S~1_combout $end
$var wire 1 J! reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 K! comb_50|gate_56|S~2_combout $end
$var wire 1 L! gate_20|S~15 $end
$var wire 1 M! gate_20|S~16_combout $end
$var wire 1 N! gate_20|S~2_combout $end
$var wire 1 O! preset_3|gate_4|S~0_combout $end
$var wire 1 P! reg_matriz_po_1|ff_7|q~regout $end
$var wire 1 Q! gate_20|S~13 $end
$var wire 1 R! gate_20|S~14 $end
$var wire 1 S! mux_20_rgb_out_at|gate_47|S~1_combout $end
$var wire 1 T! reg_matriz_po_1|ff_12|q~regout $end
$var wire 1 U! preset_3|gate_4|S~2_combout $end
$var wire 1 V! reg_matriz_po_1|ff_24|q~regout $end
$var wire 1 W! reg_matriz_po_1|ff_32|q~regout $end
$var wire 1 X! gate_20|S~17_combout $end
$var wire 1 Y! gate_20|S~18 $end
$var wire 1 Z! comb_51|gate_9|WideAnd0~0_combout $end
$var wire 1 [! gate_20|S~19_combout $end
$var wire 1 \! gate_20|S~20_combout $end
$var wire 1 ]! comb_51|gate_34|WideAnd0~0_combout $end
$var wire 1 ^! reg_matriz_po_1|ff_33|q~regout $end
$var wire 1 _! gate_20|S~24 $end
$var wire 1 `! gate_20|S~25 $end
$var wire 1 a! reg_matriz_po_1|ff_23|q~regout $end
$var wire 1 b! reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 c! comb_51|gate_17|WideAnd0~0_combout $end
$var wire 1 d! gate_20|S~22_combout $end
$var wire 1 e! gate_20|S~21 $end
$var wire 1 f! gate_20|S~23_combout $end
$var wire 1 g! mux_12_rgb_out_po|gate_9|WideAnd0~0_combout $end
$var wire 1 h! mux_12_rgb_out_po|gate_9|WideAnd0 $end
$var wire 1 i! rgb_input|gate_4|WideAnd0~1_combout $end
$var wire 1 j! gate_20|S~26_combout $end
$var wire 1 k! preset_6|gate_3|S~0_combout $end
$var wire 1 l! reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 m! gate_20|S~10 $end
$var wire 1 n! comb_51|gate_1|WideAnd0~3_combout $end
$var wire 1 o! comb_51|gate_31|WideAnd0 $end
$var wire 1 p! reg_matriz_at_1|ff_10|q~regout $end
$var wire 1 q! reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 r! gate_20|S~8 $end
$var wire 1 s! gate_20|S~9 $end
$var wire 1 t! gate_20|S~11_combout $end
$var wire 1 u! reg_matriz_po_1|ff_25|q~regout $end
$var wire 1 v! gate_20|S~28_combout $end
$var wire 1 w! reg_matriz_po_1|ff_2|q~regout $end
$var wire 1 x! reg_matriz_po_1|ff_1|q~regout $end
$var wire 1 y! gate_20|S~4 $end
$var wire 1 z! gate_20|S~3_combout $end
$var wire 1 {! gate_20|S~5_combout $end
$var wire 1 |! comb_51|gate_13|WideAnd0~0_combout $end
$var wire 1 }! reg_matriz_po_1|ff_13|q~regout $end
$var wire 1 ~! gate_20|S~6 $end
$var wire 1 !" gate_20|S~7_combout $end
$var wire 1 "" gate_20|S~12_combout $end
$var wire 1 #" comb_51|gate_1|WideAnd0~2_combout $end
$var wire 1 $" comb_51|gate_14|WideAnd0 $end
$var wire 1 %" reg_matriz_at_1|ff_32|q~regout $end
$var wire 1 &" reg_matriz_po_1|ff_34|q~regout $end
$var wire 1 '" mux_27|OUT~4_combout $end
$var wire 1 (" comb_51|gate_3|WideAnd0~0_combout $end
$var wire 1 )" comb_51|gate_29|WideAnd0 $end
$var wire 1 *" reg_matriz_at_1|ff_34|q~regout $end
$var wire 1 +" mux_27|OUT~5_combout $end
$var wire 1 ," mux_27|OUT~1_combout $end
$var wire 1 -" comb_51|gate_36|WideAnd0~3_combout $end
$var wire 1 ." comb_51|gate_36|WideAnd0 $end
$var wire 1 /" reg_matriz_at_1|ff_35|q~regout $end
$var wire 1 0" reg_matriz_po_1|ff_35|q~regout $end
$var wire 1 1" mux_27|OUT~0_combout $end
$var wire 1 2" comb_51|gate_5|WideAnd0~0_combout $end
$var wire 1 3" comb_51|gate_7|WideAnd0 $end
$var wire 1 4" reg_matriz_at_1|ff_31|q~regout $end
$var wire 1 5" mux_27|OUT~2_combout $end
$var wire 1 6" mux_27|OUT~3_combout $end
$var wire 1 7" mux_27|OUT~6_combout $end
$var wire 1 8" comb_51|gate_2|WideAnd0~0_combout $end
$var wire 1 9" comb_51|gate_20|WideAnd0 $end
$var wire 1 :" reg_matriz_at_1|ff_28|q~regout $end
$var wire 1 ;" reg_matriz_po_1|ff_28|q~regout $end
$var wire 1 <" comb_51|gate_13|WideAnd0 $end
$var wire 1 =" reg_matriz_at_1|ff_27|q~regout $end
$var wire 1 >" mux_26|OUT~2_combout $end
$var wire 1 ?" mux_26|OUT~3_combout $end
$var wire 1 @" mux_9|gate_1|WideAnd0~5_combout $end
$var wire 1 A" reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 B" gate_20|S~27_combout $end
$var wire 1 C" comb_51|gate_35|WideAnd0 $end
$var wire 1 D" reg_matriz_at_1|ff_30|q~regout $end
$var wire 1 E" mux_26|OUT~0_combout $end
$var wire 1 F" mux_26|OUT~1_combout $end
$var wire 1 G" mux_26|OUT~4_combout $end
$var wire 1 H" reg_matriz_po_1|ff_22|q~regout $end
$var wire 1 I" mux_25|OUT~4_combout $end
$var wire 1 J" mux_25|OUT~3_combout $end
$var wire 1 K" comb_51|gate_19|WideAnd0 $end
$var wire 1 L" reg_matriz_at_1|ff_23|q~regout $end
$var wire 1 M" comb_51|gate_5|WideAnd0 $end
$var wire 1 N" reg_matriz_at_1|ff_21|q~regout $end
$var wire 1 O" mux_25|OUT~1_combout $end
$var wire 1 P" comb_51|gate_26|WideAnd0 $end
$var wire 1 Q" reg_matriz_at_1|ff_24|q~regout $end
$var wire 1 R" comb_51|gate_12|WideAnd0 $end
$var wire 1 S" reg_matriz_at_1|ff_22|q~regout $end
$var wire 1 T" mux_25|OUT~2_combout $end
$var wire 1 U" mux_25|OUT~5_combout $end
$var wire 1 V" comb_51|gate_34|WideAnd0 $end
$var wire 1 W" reg_matriz_at_1|ff_25|q~regout $end
$var wire 1 X" mux_25|OUT~0_combout $end
$var wire 1 Y" mux_25|OUT~6_combout $end
$var wire 1 Z" comb_51|gate_33|WideAnd0~0_combout $end
$var wire 1 [" comb_51|gate_33|WideAnd0 $end
$var wire 1 \" reg_matriz_at_1|ff_20|q~regout $end
$var wire 1 ]" reg_matriz_po_1|ff_20|q~regout $end
$var wire 1 ^" mux_24|OUT~0_combout $end
$var wire 1 _" comb_51|gate_4|WideAnd0 $end
$var wire 1 `" reg_matriz_at_1|ff_16|q~regout $end
$var wire 1 a" mux_24|OUT~1_combout $end
$var wire 1 b" comb_51|gate_11|WideAnd0 $end
$var wire 1 c" reg_matriz_at_1|ff_17|q~regout $end
$var wire 1 d" comb_51|gate_25|WideAnd0 $end
$var wire 1 e" reg_matriz_at_1|ff_19|q~regout $end
$var wire 1 f" mux_24|OUT~2_combout $end
$var wire 1 g" reg_matriz_po_1|ff_17|q~regout $end
$var wire 1 h" mux_24|OUT~3_combout $end
$var wire 1 i" mux_24|OUT~4_combout $end
$var wire 1 j" mux_24|OUT~5_combout $end
$var wire 1 k" comb_51|gate_32|WideAnd0 $end
$var wire 1 l" reg_matriz_at_1|ff_15|q~regout $end
$var wire 1 m" reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 n" mux_23|OUT~0_combout $end
$var wire 1 o" comb_51|gate_17|WideAnd0 $end
$var wire 1 p" reg_matriz_at_1|ff_13|q~regout $end
$var wire 1 q" comb_51|gate_24|WideAnd0 $end
$var wire 1 r" reg_matriz_at_1|ff_14|q~regout $end
$var wire 1 s" comb_51|gate_10|WideAnd0 $end
$var wire 1 t" reg_matriz_at_1|ff_12|q~regout $end
$var wire 1 u" comb_51|gate_3|WideAnd0 $end
$var wire 1 v" reg_matriz_at_1|ff_11|q~regout $end
$var wire 1 w" mux_23|OUT~1_combout $end
$var wire 1 x" mux_23|OUT~2_combout $end
$var wire 1 y" reg_matriz_po_1|ff_11|q~regout $end
$var wire 1 z" mux_23|OUT~3_combout $end
$var wire 1 {" reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 |" mux_23|OUT~4_combout $end
$var wire 1 }" mux_23|OUT~5_combout $end
$var wire 1 ~" mux_23|OUT~6_combout $end
$var wire 1 !# comb_51|gate_23|WideAnd0 $end
$var wire 1 "# reg_matriz_at_1|ff_9|q~regout $end
$var wire 1 ## comb_51|gate_9|WideAnd0 $end
$var wire 1 $# reg_matriz_at_1|ff_7|q~regout $end
$var wire 1 %# mux_22|OUT~2_combout $end
$var wire 1 &# reg_matriz_po_1|ff_9|q~regout $end
$var wire 1 '# mux_22|OUT~3_combout $end
$var wire 1 (# comb_51|gate_2|WideAnd0 $end
$var wire 1 )# reg_matriz_at_1|ff_6|q~regout $end
$var wire 1 *# mux_22|OUT~1_combout $end
$var wire 1 +# mux_22|OUT~4_combout $end
$var wire 1 ,# mux_22|OUT~0 $end
$var wire 1 -# mux_22|OUT~5_combout $end
$var wire 1 .# mux_21|OUT~2_combout $end
$var wire 1 /# reg_matriz_po_1|ff_4|q~regout $end
$var wire 1 0# mux_21|OUT~3_combout $end
$var wire 1 1# comb_51|gate_15|WideAnd0 $end
$var wire 1 2# reg_matriz_at_1|ff_3|q~regout $end
$var wire 1 3# comb_51|gate_1|WideAnd0 $end
$var wire 1 4# reg_matriz_at_1|ff_1|q~regout $end
$var wire 1 5# mux_21|OUT~0_combout $end
$var wire 1 6# comb_51|gate_22|WideAnd0 $end
$var wire 1 7# reg_matriz_at_1|ff_4|q~regout $end
$var wire 1 8# mux_21|OUT~1_combout $end
$var wire 1 9# mux_21|OUT~4_combout $end
$var wire 1 :# reg_matriz_po_1|ff_5|q~regout $end
$var wire 1 ;# mux_21|OUT~5_combout $end
$var wire 1 <# mux_20_rgb_out_at|gate_47|S~8_combout $end
$var wire 1 =# mux_20_rgb_out_at|gate_47|S~6_combout $end
$var wire 1 ># mux_20_rgb_out_at|gate_47|S~7_combout $end
$var wire 1 ?# mux_20_rgb_out_at|gate_47|S~2_combout $end
$var wire 1 @# mux_20_rgb_out_at|gate_47|S~3_combout $end
$var wire 1 A# mux_20_rgb_out_at|gate_47|S~4_combout $end
$var wire 1 B# mux_20_rgb_out_at|gate_47|S~5_combout $end
$var wire 1 C# mux_20_rgb_out_at|gate_47|S~9_combout $end
$var wire 1 D# mux_20_rgb_out_at|gate_47|S~14_combout $end
$var wire 1 E# mux_20_rgb_out_at|gate_47|S~15_combout $end
$var wire 1 F# mux_20_rgb_out_at|gate_47|S~16_combout $end
$var wire 1 G# mux_20_rgb_out_at|gate_47|S~10_combout $end
$var wire 1 H# mux_20_rgb_out_at|gate_47|S~11_combout $end
$var wire 1 I# mux_20_rgb_out_at|gate_47|S~12_combout $end
$var wire 1 J# mux_20_rgb_out_at|gate_47|S~13_combout $end
$var wire 1 K# mux_20_rgb_out_at|gate_47|S~17_combout $end
$var wire 1 L# mux_20_rgb_out_at|gate_47|S~20_combout $end
$var wire 1 M# mux_20_rgb_out_at|gate_47|S~19_combout $end
$var wire 1 N# mux_20_rgb_out_at|gate_47|S~22_combout $end
$var wire 1 O# mux_20_rgb_out_at|gate_47|S~21_combout $end
$var wire 1 P# mux_20_rgb_out_at|gate_47|S~23_combout $end
$var wire 1 Q# mux_20_rgb_out_at|gate_47|S~18_combout $end
$var wire 1 R# mux_20_rgb_out_at|gate_47|S~24_combout $end
$var wire 1 S# mux_20_rgb_out_at|gate_47|S~25_combout $end
$var wire 1 T# mux_20_rgb_out_at|gate_47|S~26_combout $end
$var wire 1 U# mux_20_rgb_out_at|gate_47|S~27_combout $end
$var wire 1 V# mux_20_rgb_out_at|gate_47|S~28_combout $end
$var wire 1 W# rgb_input|gate_4|WideAnd0~2_combout $end
$var wire 1 X# rgb_input|gate_1|WideAnd0~0_combout $end
$var wire 1 Y# at_in~combout [5] $end
$var wire 1 Z# at_in~combout [4] $end
$var wire 1 [# at_in~combout [3] $end
$var wire 1 \# at_in~combout [2] $end
$var wire 1 ]# at_in~combout [1] $end
$var wire 1 ^# at_in~combout [0] $end
$var wire 1 _# hh1~combout [1] $end
$var wire 1 `# hh1~combout [0] $end
$var wire 1 a# hh2~combout [1] $end
$var wire 1 b# hh2~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !
1"
0#
b0 $
b0 %
0*
0)
0(
0'
1&
11
10
1/
1.
1-
1,
1+
1T
1S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1E
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
1\
0[
1Z
0Y
0X
0W
0V
1U
1`
1_
1^
0]
0b
0a
0c
1d
xe
1f
1g
1h
0i
0j
0k
0l
0m
0n
1o
xp
xq
1r
0s
xt
0u
0v
xw
xx
0y
0z
1{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
1@!
0A!
0B!
0C!
xD!
xE!
xF!
xG!
xH!
0I!
0J!
xK!
xL!
xM!
xN!
0O!
0P!
xQ!
xR!
xS!
0T!
0U!
0V!
0W!
xX!
xY!
xZ!
x[!
x\!
x]!
0^!
1_!
x`!
0a!
0b!
xc!
xd!
xe!
xf!
xg!
xh!
0i!
1j!
0k!
0l!
xm!
0n!
0o!
0p!
0q!
xr!
xs!
xt!
0u!
xv!
0w!
0x!
xy!
xz!
x{!
x|!
0}!
1~!
x!"
x""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
1+"
1,"
x-"
0."
0/"
00"
11"
x2"
03"
04"
05"
16"
17"
x8"
09"
0:"
0;"
0<"
0="
0>"
0?"
1@"
0A"
1B"
0C"
0D"
1E"
1F"
1G"
0H"
1I"
1J"
0K"
0L"
0M"
0N"
1O"
0P"
0Q"
0R"
0S"
1T"
1U"
0V"
0W"
1X"
1Y"
xZ"
0["
0\"
0]"
1^"
0_"
0`"
1a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
1i"
1j"
0k"
0l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
1x"
0y"
1z"
0{"
1|"
1}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
1*#
1+#
1,#
1-#
1.#
0/#
10#
01#
02#
03#
04#
15#
06#
07#
18#
19#
0:#
1;#
x<#
x=#
x>#
1?#
1@#
xA#
xB#
xC#
xD#
xE#
xF#
xG#
xH#
xI#
xJ#
xK#
xL#
xM#
xN#
xO#
xP#
xQ#
1R#
xS#
xT#
xU#
xV#
0W#
0X#
x^#
x]#
x\#
x[#
xZ#
xY#
0`#
0_#
0b#
0a#
$end
#2500
1#
1i
#5000
0#
0i
1j
#7500
1#
1i
#10000
b0xxxxx !
b0xxxx !
b0xxx !
b0xx !
b0x !
b0 !
b1 $
0"
0#
1`#
0^#
0]#
0\#
0[#
0Z#
0Y#
0@!
0i
1A!
1v
1n
0E!
1;!
18!
06!
12!
00!
0q
1.!
0I#
0G!
0-!
0F!
1>!
1<!
1w
0t
0p
0x
1y
1s
0o
0K!
19!
07!
03!
01!
0Z!
0N!
0?!
0/!
0=!
0#!
0{
1u
1T#
1S#
0M#
1G#
1=#
0v!
1m!
0h!
0e!
0X!
0L!
1:!
0E#
0D#
0Z"
08"
1y!
0r!
0g!
0c!
0[!
04!
1Q#
0-"
0]!
0S!
1H!
1!!
1~
0H#
0>#
0f!
0Y!
0F#
0s!
0d!
0\!
0<#
02"
0|!
1z!
1D!
05!
0`!
0U
0Z
0J#
0t!
0L#
1U#
1{!
1A#
1M!
0Q!
1W
1X
0K#
0O#
0N#
1V#
1!"
1B#
0R!
0P#
1""
1C#
1x!
1w!
1u!
1l!
1b!
1a!
1^!
1W!
1V!
1T!
1P!
1J!
1C!
0j
0.#
0y!
0X"
0E"
0,"
0J"
0_!
0'"
0'#
0M!
00#
0{!
0F"
06"
0+"
09#
0!"
0G"
07"
0;#
0""
00
01
0+
1&!
0*#
1%#
0z"
1f"
0a"
0O"
0@"
1?"
0,!
1+!
0+#
0|"
1G"
0&
1'
0-#
0}"
10
0~"
0,
0-
#12500
1#
1i
#15000
0#
0i
1j
#17500
1#
1i
#20000
b11 $
b1 !
b10 $
1"
0#
1^#
0`#
1_#
1@!
0i
1E!
0;!
16!
0v
0A!
1$!
19#
1+#
1}"
0^"
1E"
15"
1+"
0,#
1_!
17!
0y
1;#
1-#
1~"
1F"
16"
17"
0^
0_
1O#
1N#
1<#
18"
1g!
1e!
1[!
0D!
0!!
1+
1,
1-
11
1P#
1H#
0A#
0W
1J#
0B#
1K#
0C#
0j
1'!
0&!
1l
1*#
1'#
1z"
0w"
0h"
1a"
1O"
0I"
1>"
01"
1'"
0+!
1*!
0T"
0s
0r
1|"
1T"
0U"
0u
1!!
0~
1{
0'
1(
1U"
0Y"
0!!
0{
1z
1W
0X
1Z
1Y"
0/
0W
0Z
1[
1/
#22500
1#
1i
#25000
0#
0i
1j
#27500
1#
1i
#30000
b11 !
b10 !
0"
0#
0^#
1]#
0@!
0i
1;!
06!
1=!
0.!
1i!
0_!
07!
0Q#
1S!
1X#
0j!
0O#
0N#
0<#
08"
0g!
0e!
0[!
1D!
1\!
0B"
1#"
1a
0P#
0H#
0\!
1A#
1u"
1B"
0#"
1("
0J#
0B"
1#"
1B#
0u"
0("
0K#
1u"
1("
1C#
0V#
1v"
0j
0?#
0<
1&!
0l
1k
05#
1.#
0*#
1w"
0a"
0?"
0>"
0*!
1)!
1s
0w
1t
10#
0G"
1?"
1u
0(
1)
1G"
1!!
1{
0z
00
10
1W
1Z
0[
#32500
1#
1i
#35000
0#
0i
1j
#37500
1#
1i
#40000
b11 !
1"
0#
1^#
1@!
0i
0;!
16!
1|
1v
0i!
1_!
17!
1}
1y
0X#
1j!
1O#
1N#
1<#
1_"
18"
1g!
1e!
1[!
0D!
0!!
1B"
0#"
1Y
0a
1P#
1H#
1\!
0A#
0u"
0_"
0("
0W
1J#
0B#
1K#
0C#
1V#
1`"
0j
0A
0'!
0&!
1%!
0k
15#
0.#
1*#
0'#
0%#
0w"
1h"
0f"
1I"
1@"
11"
0'"
0)!
1(!
08#
09#
0-#
0~"
0j"
1^"
0Y"
1X"
0G"
06"
1,#
0|
1w
0v
0t
1r
18#
00#
0x"
0i"
1-#
1~"
1j"
1Y"
1G"
16"
07"
0}
0y
1!!
1~
0{
0)
1*
0,
0-
0.
0/
00
0}"
17"
0!!
1,
1-
1.
1/
10
01
0Y
1W
1X
0Z
11
0W
#42500
1#
1i
#45000
0#
0i
1j
#47500
1#
1i
#50000
b111 !
b101 !
b100 !
0#
0^#
0]#
1\#
0i
1;!
06!
0=!
1I#
13!
0_!
07!
1Q#
0S!
14!
0O#
0N#
08"
1|!
0g!
0e!
0[!
0\!
12"
0z!
1f!
1X!
15!
0P#
1!"
0H#
0f!
1L#
1""
1O#
1N#
1P#
0j
0%!
1l
19#
0~"
0^"
0X"
0,#
1,!
0(!
0s
0r
0j"
0u
1!!
0~
1{
0-
1&
0*
0!!
0{
1z
0.
1W
0X
1Z
0W
0Z
1[
#52500
1#
1i
#55000
0#
0i
1j
#57500
1#
1i
#60000
b101 !
0#
1^#
0i
0J#
0;!
08!
16!
0K#
1_!
17!
0O#
0L#
0<#
1Z"
0|!
1e!
1[!
0P#
1>#
0!"
1f!
1C#
0""
0j
1&!
0l
1k
0*#
1%#
0z"
1w"
1f"
0O"
0@"
0,!
1+!
1v
1m
1|
0w
1t
0|"
1x"
1i"
1y
1o
1}
0&
1'
1}"
1j"
1"!
0z
1Y
1~"
1.
1V
0[
1-
#62500
1#
1i
#65000
0#
0i
1j
#67500
1#
1i
#70000
b111 !
b110 !
0#
0^#
1]#
0i
1J#
1;!
18!
06!
0|
0v
1=!
1s
1K#
0_!
07!
0}
0y
0Q#
1S!
1u
0N#
1L#
1<#
0Z"
1|!
0e!
0[!
1\!
0Y
1O#
1N#
0>#
1!"
0f!
0\!
1P#
0C#
0j
1'!
0&!
0k
1*#
1'#
1z"
0w"
0h"
1a"
1O"
0I"
1>"
01"
1'"
0+!
1*!
0T"
1w
0t
1r
0m
1|"
1T"
0U"
1#!
1!!
1~
1{
1z
0o
0'
1(
1U"
0Y"
0#!
0"!
0!!
0{
0z
1U
1W
1X
1Z
1[
1Y"
0/
0U
0V
0W
0Z
0[
1/
#72500
1#
1i
#75000
0#
0i
1j
#77500
1#
1i
#80000
