
*** Running vivado
    with args -log DDR_SCH_TEST_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DDR_SCH_TEST_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DDR_SCH_TEST_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDR_SCH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.runs/impl_1/{D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.cache/ip} 
Command: link_design -top DDR_SCH_TEST_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_processing_system7_0_0/DDR_SCH_TEST_processing_system7_0_0.xdc] for cell 'DDR_SCH_TEST_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_processing_system7_0_0/DDR_SCH_TEST_processing_system7_0_0.xdc] for cell 'DDR_SCH_TEST_i/processing_system7_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_axi_gpio_0_0/DDR_SCH_TEST_axi_gpio_0_0_board.xdc] for cell 'DDR_SCH_TEST_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_axi_gpio_0_0/DDR_SCH_TEST_axi_gpio_0_0_board.xdc] for cell 'DDR_SCH_TEST_i/axi_gpio_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_axi_gpio_0_0/DDR_SCH_TEST_axi_gpio_0_0.xdc] for cell 'DDR_SCH_TEST_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_axi_gpio_0_0/DDR_SCH_TEST_axi_gpio_0_0.xdc] for cell 'DDR_SCH_TEST_i/axi_gpio_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_rst_ps7_0_100M_0/DDR_SCH_TEST_rst_ps7_0_100M_0_board.xdc] for cell 'DDR_SCH_TEST_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_rst_ps7_0_100M_0/DDR_SCH_TEST_rst_ps7_0_100M_0_board.xdc] for cell 'DDR_SCH_TEST_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_rst_ps7_0_100M_0/DDR_SCH_TEST_rst_ps7_0_100M_0.xdc] for cell 'DDR_SCH_TEST_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_rst_ps7_0_100M_0/DDR_SCH_TEST_rst_ps7_0_100M_0.xdc] for cell 'DDR_SCH_TEST_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_0/DDR_SCH_TEST_clk_wiz_0_0_board.xdc] for cell 'DDR_SCH_TEST_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_0/DDR_SCH_TEST_clk_wiz_0_0_board.xdc] for cell 'DDR_SCH_TEST_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_0/DDR_SCH_TEST_clk_wiz_0_0.xdc] for cell 'DDR_SCH_TEST_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_0/DDR_SCH_TEST_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_0/DDR_SCH_TEST_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.449 ; gain = 549.859
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_0/DDR_SCH_TEST_clk_wiz_0_0.xdc] for cell 'DDR_SCH_TEST_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_1/DDR_SCH_TEST_clk_wiz_0_1_board.xdc] for cell 'DDR_SCH_TEST_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_1/DDR_SCH_TEST_clk_wiz_0_1_board.xdc] for cell 'DDR_SCH_TEST_i/clk_wiz_1/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_1/DDR_SCH_TEST_clk_wiz_0_1.xdc] for cell 'DDR_SCH_TEST_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_1/DDR_SCH_TEST_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_1/DDR_SCH_TEST_clk_wiz_0_1.xdc] for cell 'DDR_SCH_TEST_i/clk_wiz_1/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_axi_gpio_1_0/DDR_SCH_TEST_axi_gpio_1_0_board.xdc] for cell 'DDR_SCH_TEST_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_axi_gpio_1_0/DDR_SCH_TEST_axi_gpio_1_0_board.xdc] for cell 'DDR_SCH_TEST_i/axi_gpio_1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_axi_gpio_1_0/DDR_SCH_TEST_axi_gpio_1_0.xdc] for cell 'DDR_SCH_TEST_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_axi_gpio_1_0/DDR_SCH_TEST_axi_gpio_1_0.xdc] for cell 'DDR_SCH_TEST_i/axi_gpio_1/U0'
Parsing XDC File [D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/constrs_1/new/PYNQ-Z1.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.srcs/constrs_1/new/PYNQ-Z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1252.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.449 ; gain = 941.902
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 1252.449 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 200dfa2ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1267.438 ; gain = 14.988

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25d1c2e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 58 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aa117331

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 87 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 203608af0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.688 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 234 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 203608af0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.737 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 203608af0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.782 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 203608af0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.815 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              58  |                                              0  |
|  Constant propagation         |               0  |              87  |                                              0  |
|  Sweep                        |               0  |             234  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1408.719 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cf1c0dec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.915 . Memory (MB): peak = 1408.719 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cf1c0dec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1408.719 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cf1c0dec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.719 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.719 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cf1c0dec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1408.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.runs/impl_1/DDR_SCH_TEST_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DDR_SCH_TEST_wrapper_drc_opted.rpt -pb DDR_SCH_TEST_wrapper_drc_opted.pb -rpx DDR_SCH_TEST_wrapper_drc_opted.rpx
Command: report_drc -file DDR_SCH_TEST_wrapper_drc_opted.rpt -pb DDR_SCH_TEST_wrapper_drc_opted.pb -rpx DDR_SCH_TEST_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.runs/impl_1/DDR_SCH_TEST_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.719 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 112df12be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1408.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7748818b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1831b039d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1831b039d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1408.719 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1831b039d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a1d499e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.719 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: f67e1921

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1408.719 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: fafa5d89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1408.719 ; gain = 0.000
Phase 2 Global Placement | Checksum: fafa5d89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 136231b9a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2018e777f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f81e911d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e296711

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d594f76e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 173c622e1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a0cb6962

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 256f68f76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1938d6a30

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.719 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1938d6a30

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.719 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 164f86e77

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 164f86e77

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1418.699 ; gain = 9.980
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.570. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1aa72338b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.699 ; gain = 9.980
Phase 4.1 Post Commit Optimization | Checksum: 1aa72338b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.699 ; gain = 9.980

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aa72338b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.699 ; gain = 9.980

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1aa72338b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.699 ; gain = 9.980

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.699 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1efb38f4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.699 ; gain = 9.980
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1efb38f4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.699 ; gain = 9.980
Ending Placer Task | Checksum: ffe45e75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.699 ; gain = 9.980
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.699 ; gain = 9.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.699 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1428.656 ; gain = 9.957
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.runs/impl_1/DDR_SCH_TEST_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DDR_SCH_TEST_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1428.656 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DDR_SCH_TEST_wrapper_utilization_placed.rpt -pb DDR_SCH_TEST_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DDR_SCH_TEST_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1428.656 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5d9fa892 ConstDB: 0 ShapeSum: a244b5e3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14798518f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1523.797 ; gain = 93.566
Post Restoration Checksum: NetGraph: c2680393 NumContArr: 85304dfc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14798518f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.031 ; gain = 121.801

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14798518f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.305 ; gain = 129.074

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14798518f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.305 ; gain = 129.074
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a8979df1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1584.871 ; gain = 154.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.463 | TNS=-194.618| WHS=-0.167 | THS=-27.876|

Phase 2 Router Initialization | Checksum: 14af33b81

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1584.871 ; gain = 154.641

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1801
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1801
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 146b9c2ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.105 ; gain = 164.875
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |                    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/isstate_reg/D|
|               clk_fpga_0 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |                    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.598 | TNS=-211.159| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1806a0140

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.571 | TNS=-209.968| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17f42ad61

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.571 | TNS=-209.968| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2793bb05e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.105 ; gain = 164.875
Phase 4 Rip-up And Reroute | Checksum: 2793bb05e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2860d71a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.105 ; gain = 164.875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.571 | TNS=-196.193| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 167aca457

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167aca457

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875
Phase 5 Delay and Skew Optimization | Checksum: 167aca457

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1243b5ac3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.571 | TNS=-189.460| WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a9d603c4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875
Phase 6 Post Hold Fix | Checksum: 1a9d603c4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.303044 %
  Global Horizontal Routing Utilization  = 0.402383 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: d4387725

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d4387725

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1abccf0dd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.571 | TNS=-189.460| WHS=0.055  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1abccf0dd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.105 ; gain = 164.875

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1595.105 ; gain = 166.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1595.105 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1606.398 ; gain = 11.293
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.runs/impl_1/DDR_SCH_TEST_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DDR_SCH_TEST_wrapper_drc_routed.rpt -pb DDR_SCH_TEST_wrapper_drc_routed.pb -rpx DDR_SCH_TEST_wrapper_drc_routed.rpx
Command: report_drc -file DDR_SCH_TEST_wrapper_drc_routed.rpt -pb DDR_SCH_TEST_wrapper_drc_routed.pb -rpx DDR_SCH_TEST_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.runs/impl_1/DDR_SCH_TEST_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DDR_SCH_TEST_wrapper_methodology_drc_routed.rpt -pb DDR_SCH_TEST_wrapper_methodology_drc_routed.pb -rpx DDR_SCH_TEST_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file DDR_SCH_TEST_wrapper_methodology_drc_routed.rpt -pb DDR_SCH_TEST_wrapper_methodology_drc_routed.pb -rpx DDR_SCH_TEST_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/SInglePhotons/Vivado Projects/DDR_SCH_TEST_OV/DDR_SCH_TEST_OV.runs/impl_1/DDR_SCH_TEST_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DDR_SCH_TEST_wrapper_power_routed.rpt -pb DDR_SCH_TEST_wrapper_power_summary_routed.pb -rpx DDR_SCH_TEST_wrapper_power_routed.rpx
Command: report_power -file DDR_SCH_TEST_wrapper_power_routed.rpt -pb DDR_SCH_TEST_wrapper_power_summary_routed.pb -rpx DDR_SCH_TEST_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DDR_SCH_TEST_wrapper_route_status.rpt -pb DDR_SCH_TEST_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DDR_SCH_TEST_wrapper_timing_summary_routed.rpt -pb DDR_SCH_TEST_wrapper_timing_summary_routed.pb -rpx DDR_SCH_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DDR_SCH_TEST_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DDR_SCH_TEST_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DDR_SCH_TEST_wrapper_bus_skew_routed.rpt -pb DDR_SCH_TEST_wrapper_bus_skew_routed.pb -rpx DDR_SCH_TEST_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force DDR_SCH_TEST_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DDR_SCH_TEST_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2025.855 ; gain = 409.777
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 14:10:44 2019...
