 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : top
Version: Q-2019.12-SP5-3
Date   : Mon Mar 20 18:49:39 2023
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: CREATE_ACT/addr_port1_y_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_6_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_6_/Q (DFXQD4)                        0.021     0.116      0.116 f
  CREATE_ACT/addr_port1_y[6] (net)              3        0.005               0.000      0.116 f
  CREATE_ACT/addr_port1_y[6] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.116 f
  addr_port1_y[6] (net)                                  0.005               0.000      0.116 f
  U146/CO (FA1D0)                                                  0.037     0.161      0.277 f
  n36 (net)                                     1        0.001               0.000      0.277 f
  U130/S (FA1D0)                                                   0.057     0.116      0.393 r
  n38 (net)                                     1        0.002               0.000      0.393 r
  U213/S (FA1D4)                                                   0.040     0.103      0.496 r
  n95 (net)                                     2        0.005               0.000      0.496 r
  U73/ZN (NR2D3)                                                   0.021     0.022      0.518 f
  n257 (net)                                    3        0.005               0.000      0.518 f
  U114/ZN (NR2D2)                                                  0.063     0.048      0.566 r
  n379 (net)                                    5        0.005               0.000      0.566 r
  U325/ZN (ND2D2)                                                  0.030     0.028      0.594 f
  n263 (net)                                    1        0.002               0.000      0.594 f
  U326/ZN (CKND2)                                                  0.014     0.015      0.609 r
  n265 (net)                                    1        0.001               0.000      0.609 r
  U327/ZN (ND2D1)                                                  0.034     0.027      0.636 f
  n277 (net)                                    1        0.002               0.000      0.636 f
  U331/ZN (ND2D2)                                                  0.025     0.023      0.659 r
  n279 (net)                                    1        0.003               0.000      0.659 r
  U332/ZN (XNR2D4)                                                 0.039     0.081      0.740 f
  n427 (net)                                    1        0.004               0.000      0.740 f
  U45/ZN (CKND4)                                                   0.032     0.030      0.770 r
  n25 (net)                                     1        0.012               0.000      0.770 r
  U44/ZN (CKND12)                                                  0.033     0.030      0.800 f
  addr_port1[16] (net)                          1        0.050               0.000      0.800 f
  addr_port1[16] (out)                                             0.033     0.000      0.800 f
  data arrival time                                                                     0.800

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: CREATE_ACT/addr_port1_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_3_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_3_/Q (DFXQD4)                        0.027     0.121      0.121 f
  CREATE_ACT/addr_port1_y[3] (net)              5        0.009               0.000      0.121 f
  CREATE_ACT/addr_port1_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.121 f
  addr_port1_y[3] (net)                                  0.009               0.000      0.121 f
  U221/CO (FA1D1)                                                  0.035     0.140      0.261 f
  n55 (net)                                     1        0.002               0.000      0.261 f
  U219/CO (FA1D1)                                                  0.039     0.072      0.333 f
  n53 (net)                                     1        0.003               0.000      0.333 f
  U218/S (FA1D4)                                                   0.038     0.141      0.474 r
  n252 (net)                                    3        0.005               0.000      0.474 r
  U220/ZN (NR2XD1)                                                 0.031     0.027      0.502 f
  n89 (net)                                     2        0.003               0.000      0.502 f
  U223/ZN (NR2XD0)                                                 0.039     0.032      0.534 r
  n86 (net)                                     1        0.001               0.000      0.534 r
  U79/ZN (ND2D1)                                                   0.034     0.033      0.567 f
  n93 (net)                                     1        0.002               0.000      0.567 f
  U239/ZN (ND2D2)                                                  0.035     0.029      0.596 r
  n264 (net)                                    2        0.006               0.000      0.596 r
  U35/ZN (INVD4)                                                   0.023     0.024      0.619 f
  n386 (net)                                    6        0.013               0.000      0.619 f
  U253/ZN (OAI21D1)                                                0.065     0.044      0.664 r
  n131 (net)                                    2        0.002               0.000      0.664 r
  U254/ZN (INVD1)                                                  0.025     0.027      0.691 f
  n129 (net)                                    1        0.002               0.000      0.691 f
  U255/ZN (ND2D2)                                                  0.022     0.019      0.710 r
  n133 (net)                                    1        0.002               0.000      0.710 r
  U194/Z (AN2D4)                                                   0.031     0.052      0.762 r
  n28 (net)                                     1        0.009               0.000      0.762 r
  U257/ZN (CKND8)                                                  0.048     0.038      0.800 f
  addr_port1[14] (net)                          1        0.050               0.000      0.800 f
  addr_port1[14] (out)                                             0.048     0.000      0.800 f
  data arrival time                                                                     0.800

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: CREATE_ACT/addr_port2_y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_0_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_0_/Q (DFQD4)                         0.032     0.127      0.127 f
  CREATE_ACT/addr_port2_y[0] (net)              7        0.009               0.000      0.127 f
  CREATE_ACT/addr_port2_y[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.127 f
  addr_port2_y[0] (net)                                  0.009               0.000      0.127 f
  U15/CO (FA1D1)                                                   0.033     0.140      0.267 f
  n144 (net)                                    2        0.002               0.000      0.267 f
  U12/ZN (XNR3D2)                                                  0.051     0.133      0.400 f
  n154 (net)                                    2        0.005               0.000      0.400 f
  U31/ZN (NR2D3)                                                   0.041     0.036      0.436 r
  n351 (net)                                    2        0.003               0.000      0.436 r
  U102/ZN (OAI21D2)                                                0.053     0.038      0.475 f
  n363 (net)                                    2        0.005               0.000      0.475 f
  U265/ZN (AOI21D4)                                                0.063     0.052      0.527 r
  n359 (net)                                    3        0.007               0.000      0.527 r
  U87/ZN (OAI21D4)                                                 0.037     0.032      0.559 f
  n185 (net)                                    1        0.004               0.000      0.559 f
  U280/ZN (AOI21D4)                                                0.081     0.051      0.610 r
  n400 (net)                                    7        0.011               0.000      0.610 r
  U30/ZN (XNR2D1)                                                  0.061     0.129      0.740 f
  n18 (net)                                     1        0.007               0.000      0.740 f
  U180/ZN (INVD6)                                                  0.078     0.060      0.800 r
  addr_port2[10] (net)                          1        0.050               0.000      0.800 r
  addr_port2[10] (out)                                             0.078     0.000      0.800 r
  data arrival time                                                                     0.800

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: CREATE_ACT/addr_port1_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_3_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_3_/Q (DFXQD4)                        0.027     0.121      0.121 f
  CREATE_ACT/addr_port1_y[3] (net)              5        0.009               0.000      0.121 f
  CREATE_ACT/addr_port1_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.121 f
  addr_port1_y[3] (net)                                  0.009               0.000      0.121 f
  U221/CO (FA1D1)                                                  0.035     0.140      0.261 f
  n55 (net)                                     1        0.002               0.000      0.261 f
  U219/CO (FA1D1)                                                  0.039     0.072      0.333 f
  n53 (net)                                     1        0.003               0.000      0.333 f
  U218/S (FA1D4)                                                   0.038     0.141      0.474 r
  n252 (net)                                    3        0.005               0.000      0.474 r
  U220/ZN (NR2XD1)                                                 0.031     0.027      0.502 f
  n89 (net)                                     2        0.003               0.000      0.502 f
  U223/ZN (NR2XD0)                                                 0.039     0.032      0.534 r
  n86 (net)                                     1        0.001               0.000      0.534 r
  U79/ZN (ND2D1)                                                   0.034     0.033      0.567 f
  n93 (net)                                     1        0.002               0.000      0.567 f
  U239/ZN (ND2D2)                                                  0.035     0.029      0.596 r
  n264 (net)                                    2        0.006               0.000      0.596 r
  U35/ZN (INVD4)                                                   0.023     0.024      0.619 f
  n386 (net)                                    6        0.013               0.000      0.619 f
  U258/ZN (OAI21D2)                                                0.054     0.040      0.659 r
  n136 (net)                                    1        0.003               0.000      0.659 r
  U259/ZN (XNR2D4)                                                 0.046     0.095      0.754 f
  n137 (net)                                    1        0.008               0.000      0.754 f
  U260/ZN (CKND8)                                                  0.058     0.046      0.800 r
  addr_port1[12] (net)                          1        0.050               0.000      0.800 r
  addr_port1[12] (out)                                             0.058     0.000      0.800 r
  data arrival time                                                                     0.800

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: CREATE_ACT/addr_port1_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_3_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_3_/Q (DFXQD4)                        0.027     0.121      0.121 f
  CREATE_ACT/addr_port1_y[3] (net)              5        0.009               0.000      0.121 f
  CREATE_ACT/addr_port1_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.121 f
  addr_port1_y[3] (net)                                  0.009               0.000      0.121 f
  U221/CO (FA1D1)                                                  0.035     0.140      0.261 f
  n55 (net)                                     1        0.002               0.000      0.261 f
  U219/CO (FA1D1)                                                  0.039     0.072      0.333 f
  n53 (net)                                     1        0.003               0.000      0.333 f
  U218/S (FA1D4)                                                   0.038     0.141      0.474 r
  n252 (net)                                    3        0.005               0.000      0.474 r
  U220/ZN (NR2XD1)                                                 0.031     0.027      0.502 f
  n89 (net)                                     2        0.003               0.000      0.502 f
  U223/ZN (NR2XD0)                                                 0.039     0.032      0.534 r
  n86 (net)                                     1        0.001               0.000      0.534 r
  U79/ZN (ND2D1)                                                   0.034     0.033      0.567 f
  n93 (net)                                     1        0.002               0.000      0.567 f
  U239/ZN (ND2D2)                                                  0.035     0.029      0.596 r
  n264 (net)                                    2        0.006               0.000      0.596 r
  U35/ZN (INVD4)                                                   0.023     0.024      0.619 f
  n386 (net)                                    6        0.013               0.000      0.619 f
  U314/ZN (OAI21D2)                                                0.054     0.040      0.659 r
  n248 (net)                                    1        0.003               0.000      0.659 r
  U316/ZN (XNR2D4)                                                 0.046     0.095      0.754 f
  n249 (net)                                    1        0.008               0.000      0.754 f
  U317/ZN (CKND8)                                                  0.058     0.046      0.800 r
  addr_port1[11] (net)                          1        0.050               0.000      0.800 r
  addr_port1[11] (out)                                             0.058     0.000      0.800 r
  data arrival time                                                                     0.800

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: MLP/n_beats_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_1_/CP (DFD1)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_1_/QN (DFD1)                                     0.095     0.196      0.196 r
  MLP/n1375 (net)                              10        0.010               0.000      0.196 r
  MLP/U433/ZN (XNR2D0)                                             0.038     0.096      0.292 f
  MLP/n71 (net)                                 1        0.001               0.000      0.292 f
  MLP/U1051/ZN (ND2D1)                                             0.068     0.048      0.340 r
  MLP/n1336 (net)                               7        0.006               0.000      0.340 r
  MLP/U1323/ZN (INVD1)                                             0.036     0.038      0.377 f
  MLP/n1231 (net)                               5        0.005               0.000      0.377 f
  MLP/U552/ZN (NR2D0)                                              0.151     0.098      0.475 r
  MLP/n812 (net)                                4        0.004               0.000      0.475 r
  MLP/U295/ZN (ND4D0)                                              0.092     0.093      0.568 f
  MLP/n717 (net)                                1        0.001               0.000      0.568 f
  MLP/U294/ZN (NR2D0)                                              0.087     0.074      0.642 r
  MLP/n1154 (net)                               2        0.002               0.000      0.642 r
  MLP/U422/ZN (NR2D0)                                              0.036     0.040      0.682 f
  MLP/n720 (net)                                2        0.002               0.000      0.682 f
  MLP/U424/ZN (NR2D0)                                              0.112     0.076      0.759 r
  MLP/n1156 (net)                               3        0.002               0.000      0.759 r
  MLP/U425/ZN (NR2D0)                                              0.036     0.036      0.795 f
  MLP/n1155 (net)                               1        0.001               0.000      0.795 f
  MLP/U814/ZN (AOI21D0)                                            0.104     0.084      0.878 r
  MLP/n1170 (net)                               1        0.002               0.000      0.878 r
  MLP/U1456/Z (CKXOR2D1)                                           0.032     0.089      0.968 r
  MLP/N4224 (net)                               1        0.001               0.000      0.968 r
  MLP/fc1_pol_mul_reg_1__4__2_/D (DFQD1)                           0.032     0.000      0.968 r
  data arrival time                                                                     0.968

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__4__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.968
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: CREATE_ACT/addr_port2_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_3_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_3_/Q (DFQD4)                         0.036     0.130      0.130 f
  CREATE_ACT/addr_port2_y[3] (net)              6        0.012               0.000      0.130 f
  CREATE_ACT/addr_port2_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.130 f
  addr_port2_y[3] (net)                                  0.012               0.000      0.130 f
  U261/Z (BUFFD1)                                                  0.036     0.061      0.191 f
  n159 (net)                                    3        0.004               0.000      0.191 f
  U14/S (FA1D0)                                                    0.057     0.116      0.306 r
  n160 (net)                                    1        0.002               0.000      0.306 r
  U60/S (FA1D1)                                                    0.037     0.097      0.403 r
  n156 (net)                                    2        0.002               0.000      0.403 r
  U262/Z (OR2D1)                                                   0.055     0.066      0.468 r
  n362 (net)                                    2        0.005               0.000      0.468 r
  U358/ZN (ND2D1)                                                  0.034     0.034      0.503 f
  n364 (net)                                    1        0.002               0.000      0.503 f
  U176/ZN (XNR2D1)                                                 0.424     0.297      0.800 r
  addr_port2[6] (net)                           1        0.050               0.000      0.800 r
  addr_port2[6] (out)                                              0.424     0.000      0.800 r
  data arrival time                                                                     0.800

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr2_y_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U90/Z (CKMUX2D1)                                      0.049     0.107      0.430 f
  CREATE_ACT/input_addr_addr_calc_y[0] (net)     5       0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (net)        0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/U39/ZN (ND2D1)                         0.057     0.047      0.477 r
  CREATE_ACT/addr_calc_inst/n123 (net)          5        0.005               0.000      0.477 r
  CREATE_ACT/addr_calc_inst/U29/ZN (CKND2D1)                       0.032     0.033      0.510 f
  CREATE_ACT/addr_calc_inst/n116 (net)          2        0.002               0.000      0.510 f
  CREATE_ACT/addr_calc_inst/U88/ZN (NR2D0)                         0.122     0.081      0.591 r
  CREATE_ACT/addr_calc_inst/n132 (net)          3        0.003               0.000      0.591 r
  CREATE_ACT/addr_calc_inst/U185/ZN (CKND2D1)                      0.050     0.047      0.638 f
  CREATE_ACT/addr_calc_inst/n133 (net)          2        0.002               0.000      0.638 f
  CREATE_ACT/addr_calc_inst/U40/ZN (NR2D1)                         0.096     0.068      0.706 r
  CREATE_ACT/addr_calc_inst/n152 (net)          3        0.004               0.000      0.706 r
  CREATE_ACT/addr_calc_inst/U25/ZN (CKND2D2)                       0.036     0.034      0.740 f
  CREATE_ACT/addr_calc_inst/n153 (net)          2        0.002               0.000      0.740 f
  CREATE_ACT/addr_calc_inst/U188/ZN (NR2XD1)                       0.040     0.030      0.769 r
  CREATE_ACT/addr_calc_inst/n159 (net)          2        0.002               0.000      0.769 r
  CREATE_ACT/addr_calc_inst/U191/Z (CKXOR2D1)                      0.033     0.081      0.851 f
  CREATE_ACT/addr_calc_inst/n161 (net)          1        0.001               0.000      0.851 f
  CREATE_ACT/addr_calc_inst/U156/ZN (CKND2D0)                      0.058     0.041      0.892 r
  CREATE_ACT/addr_calc_inst/n172 (net)          2        0.002               0.000      0.892 r
  CREATE_ACT/addr_calc_inst/U149/ZN (OAI211D0)                     0.082     0.079      0.971 f
  CREATE_ACT/addr_calc_inst/n43 (net)           1        0.001               0.000      0.971 f
  CREATE_ACT/addr_calc_inst/addr2_y_reg_8_/D (DFQD1)               0.082     0.000      0.971 f
  data arrival time                                                                     0.971

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr2_y_reg_8_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.028      0.972
  data required time                                                                    0.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.972
  data arrival time                                                                    -0.971
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr1_y_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U90/Z (CKMUX2D1)                                      0.049     0.107      0.430 f
  CREATE_ACT/input_addr_addr_calc_y[0] (net)     5       0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (net)        0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/U39/ZN (ND2D1)                         0.057     0.047      0.477 r
  CREATE_ACT/addr_calc_inst/n123 (net)          5        0.005               0.000      0.477 r
  CREATE_ACT/addr_calc_inst/U29/ZN (CKND2D1)                       0.032     0.033      0.510 f
  CREATE_ACT/addr_calc_inst/n116 (net)          2        0.002               0.000      0.510 f
  CREATE_ACT/addr_calc_inst/U88/ZN (NR2D0)                         0.122     0.081      0.591 r
  CREATE_ACT/addr_calc_inst/n132 (net)          3        0.003               0.000      0.591 r
  CREATE_ACT/addr_calc_inst/U185/ZN (CKND2D1)                      0.050     0.047      0.638 f
  CREATE_ACT/addr_calc_inst/n133 (net)          2        0.002               0.000      0.638 f
  CREATE_ACT/addr_calc_inst/U40/ZN (NR2D1)                         0.096     0.068      0.706 r
  CREATE_ACT/addr_calc_inst/n152 (net)          3        0.004               0.000      0.706 r
  CREATE_ACT/addr_calc_inst/U25/ZN (CKND2D2)                       0.036     0.034      0.740 f
  CREATE_ACT/addr_calc_inst/n153 (net)          2        0.002               0.000      0.740 f
  CREATE_ACT/addr_calc_inst/U188/ZN (NR2XD1)                       0.040     0.030      0.769 r
  CREATE_ACT/addr_calc_inst/n159 (net)          2        0.002               0.000      0.769 r
  CREATE_ACT/addr_calc_inst/U191/Z (CKXOR2D1)                      0.033     0.081      0.851 f
  CREATE_ACT/addr_calc_inst/n161 (net)          1        0.001               0.000      0.851 f
  CREATE_ACT/addr_calc_inst/U156/ZN (CKND2D0)                      0.058     0.041      0.892 r
  CREATE_ACT/addr_calc_inst/n172 (net)          2        0.002               0.000      0.892 r
  CREATE_ACT/addr_calc_inst/U111/ZN (OAI211D0)                     0.082     0.079      0.971 f
  CREATE_ACT/addr_calc_inst/n42 (net)           1        0.001               0.000      0.971 f
  CREATE_ACT/addr_calc_inst/addr1_y_reg_8_/D (DFQD1)               0.082     0.000      0.971 f
  data arrival time                                                                     0.971

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr1_y_reg_8_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.028      0.972
  data required time                                                                    0.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.972
  data arrival time                                                                    -0.971
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: CREATE_ACT/addr_port1_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_3_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_3_/Q (DFXQD4)                        0.027     0.121      0.121 f
  CREATE_ACT/addr_port1_y[3] (net)              5        0.009               0.000      0.121 f
  CREATE_ACT/addr_port1_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.121 f
  addr_port1_y[3] (net)                                  0.009               0.000      0.121 f
  U221/CO (FA1D1)                                                  0.035     0.140      0.261 f
  n55 (net)                                     1        0.002               0.000      0.261 f
  U219/CO (FA1D1)                                                  0.039     0.072      0.333 f
  n53 (net)                                     1        0.003               0.000      0.333 f
  U218/S (FA1D4)                                                   0.038     0.141      0.474 r
  n252 (net)                                    3        0.005               0.000      0.474 r
  U220/ZN (NR2XD1)                                                 0.031     0.027      0.502 f
  n89 (net)                                     2        0.003               0.000      0.502 f
  U223/ZN (NR2XD0)                                                 0.039     0.032      0.534 r
  n86 (net)                                     1        0.001               0.000      0.534 r
  U79/ZN (ND2D1)                                                   0.034     0.033      0.567 f
  n93 (net)                                     1        0.002               0.000      0.567 f
  U239/ZN (ND2D2)                                                  0.035     0.029      0.596 r
  n264 (net)                                    2        0.006               0.000      0.596 r
  U35/ZN (INVD4)                                                   0.023     0.024      0.619 f
  n386 (net)                                    6        0.013               0.000      0.619 f
  U379/ZN (OAI21D1)                                                0.065     0.044      0.664 r
  n392 (net)                                    2        0.002               0.000      0.664 r
  U380/ZN (INVD1)                                                  0.025     0.027      0.691 f
  n390 (net)                                    1        0.002               0.000      0.691 f
  U381/ZN (ND2D2)                                                  0.022     0.018      0.709 r
  n394 (net)                                    1        0.002               0.000      0.709 r
  U383/ZN (ND2D2)                                                  0.023     0.021      0.730 f
  n395 (net)                                    1        0.002               0.000      0.730 f
  U6/ZN (INVD2)                                                    0.044     0.032      0.762 r
  n396 (net)                                    1        0.009               0.000      0.762 r
  U81/ZN (INVD8)                                                   0.038     0.036      0.798 f
  addr_port1[13] (net)                          1        0.050               0.000      0.798 f
  addr_port1[13] (out)                                             0.038     0.000      0.798 f
  data arrival time                                                                     0.798

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.798
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: CREATE_ACT/addr_port2_y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_0_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_0_/Q (DFQD4)                         0.032     0.127      0.127 f
  CREATE_ACT/addr_port2_y[0] (net)              7        0.009               0.000      0.127 f
  CREATE_ACT/addr_port2_y[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.127 f
  addr_port2_y[0] (net)                                  0.009               0.000      0.127 f
  U15/CO (FA1D1)                                                   0.033     0.140      0.267 f
  n144 (net)                                    2        0.002               0.000      0.267 f
  U12/ZN (XNR3D2)                                                  0.051     0.133      0.400 f
  n154 (net)                                    2        0.005               0.000      0.400 f
  U31/ZN (NR2D3)                                                   0.041     0.036      0.436 r
  n351 (net)                                    2        0.003               0.000      0.436 r
  U102/ZN (OAI21D2)                                                0.053     0.038      0.475 f
  n363 (net)                                    2        0.005               0.000      0.475 f
  U265/ZN (AOI21D4)                                                0.063     0.052      0.527 r
  n359 (net)                                    3        0.007               0.000      0.527 r
  U87/ZN (OAI21D4)                                                 0.037     0.032      0.559 f
  n185 (net)                                    1        0.004               0.000      0.559 f
  U280/ZN (AOI21D4)                                                0.081     0.051      0.610 r
  n400 (net)                                    7        0.011               0.000      0.610 r
  U311/ZN (OAI21D1)                                                0.049     0.048      0.658 f
  n242 (net)                                    1        0.003               0.000      0.658 f
  U312/ZN (XNR2D4)                                                 0.046     0.093      0.751 f
  n243 (net)                                    1        0.008               0.000      0.751 f
  U313/ZN (CKND8)                                                  0.058     0.046      0.798 r
  addr_port2[11] (net)                          1        0.050               0.000      0.798 r
  addr_port2[11] (out)                                             0.058     0.000      0.798 r
  data arrival time                                                                     0.798

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.798
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: CREATE_ACT/addr_port2_y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_0_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_0_/Q (DFQD4)                         0.032     0.127      0.127 f
  CREATE_ACT/addr_port2_y[0] (net)              7        0.009               0.000      0.127 f
  CREATE_ACT/addr_port2_y[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.127 f
  addr_port2_y[0] (net)                                  0.009               0.000      0.127 f
  U15/CO (FA1D1)                                                   0.033     0.140      0.267 f
  n144 (net)                                    2        0.002               0.000      0.267 f
  U12/ZN (XNR3D2)                                                  0.051     0.133      0.400 f
  n154 (net)                                    2        0.005               0.000      0.400 f
  U31/ZN (NR2D3)                                                   0.041     0.036      0.436 r
  n351 (net)                                    2        0.003               0.000      0.436 r
  U102/ZN (OAI21D2)                                                0.053     0.038      0.475 f
  n363 (net)                                    2        0.005               0.000      0.475 f
  U265/ZN (AOI21D4)                                                0.063     0.052      0.527 r
  n359 (net)                                    3        0.007               0.000      0.527 r
  U87/ZN (OAI21D4)                                                 0.037     0.032      0.559 f
  n185 (net)                                    1        0.004               0.000      0.559 f
  U280/ZN (AOI21D4)                                                0.081     0.051      0.610 r
  n400 (net)                                    7        0.011               0.000      0.610 r
  U295/ZN (OAI21D1)                                                0.049     0.048      0.658 f
  n223 (net)                                    1        0.003               0.000      0.658 f
  U297/ZN (XNR2D4)                                                 0.046     0.093      0.751 f
  n224 (net)                                    1        0.008               0.000      0.751 f
  U298/ZN (CKND8)                                                  0.058     0.046      0.798 r
  addr_port2[13] (net)                          1        0.050               0.000      0.798 r
  addr_port2[13] (out)                                             0.058     0.000      0.798 r
  data arrival time                                                                     0.798

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.798
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: CREATE_ACT/addr_port2_y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_0_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_0_/Q (DFQD4)                         0.032     0.127      0.127 f
  CREATE_ACT/addr_port2_y[0] (net)              7        0.009               0.000      0.127 f
  CREATE_ACT/addr_port2_y[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.127 f
  addr_port2_y[0] (net)                                  0.009               0.000      0.127 f
  U15/CO (FA1D1)                                                   0.033     0.140      0.267 f
  n144 (net)                                    2        0.002               0.000      0.267 f
  U12/ZN (XNR3D2)                                                  0.051     0.133      0.400 f
  n154 (net)                                    2        0.005               0.000      0.400 f
  U31/ZN (NR2D3)                                                   0.041     0.036      0.436 r
  n351 (net)                                    2        0.003               0.000      0.436 r
  U102/ZN (OAI21D2)                                                0.053     0.038      0.475 f
  n363 (net)                                    2        0.005               0.000      0.475 f
  U265/ZN (AOI21D4)                                                0.063     0.052      0.527 r
  n359 (net)                                    3        0.007               0.000      0.527 r
  U87/ZN (OAI21D4)                                                 0.037     0.032      0.559 f
  n185 (net)                                    1        0.004               0.000      0.559 f
  U280/ZN (AOI21D4)                                                0.081     0.051      0.610 r
  n400 (net)                                    7        0.011               0.000      0.610 r
  U306/ZN (OAI21D1)                                                0.049     0.048      0.658 f
  n237 (net)                                    1        0.003               0.000      0.658 f
  U309/ZN (XNR2D4)                                                 0.046     0.093      0.751 f
  n238 (net)                                    1        0.008               0.000      0.751 f
  U310/ZN (CKND8)                                                  0.058     0.046      0.798 r
  addr_port2[15] (net)                          1        0.050               0.000      0.798 r
  addr_port2[15] (out)                                             0.058     0.000      0.798 r
  data arrival time                                                                     0.798

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.798
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: CREATE_ACT/addr_port2_y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_0_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_0_/Q (DFQD4)                         0.032     0.127      0.127 f
  CREATE_ACT/addr_port2_y[0] (net)              7        0.009               0.000      0.127 f
  CREATE_ACT/addr_port2_y[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.127 f
  addr_port2_y[0] (net)                                  0.009               0.000      0.127 f
  U15/CO (FA1D1)                                                   0.033     0.140      0.267 f
  n144 (net)                                    2        0.002               0.000      0.267 f
  U12/ZN (XNR3D2)                                                  0.051     0.133      0.400 f
  n154 (net)                                    2        0.005               0.000      0.400 f
  U31/ZN (NR2D3)                                                   0.041     0.036      0.436 r
  n351 (net)                                    2        0.003               0.000      0.436 r
  U102/ZN (OAI21D2)                                                0.053     0.038      0.475 f
  n363 (net)                                    2        0.005               0.000      0.475 f
  U265/ZN (AOI21D4)                                                0.063     0.052      0.527 r
  n359 (net)                                    3        0.007               0.000      0.527 r
  U87/ZN (OAI21D4)                                                 0.037     0.032      0.559 f
  n185 (net)                                    1        0.004               0.000      0.559 f
  U280/ZN (AOI21D4)                                                0.081     0.051      0.610 r
  n400 (net)                                    7        0.011               0.000      0.610 r
  U288/ZN (OAI21D1)                                                0.049     0.048      0.658 f
  n209 (net)                                    1        0.003               0.000      0.658 f
  U290/ZN (XNR2D4)                                                 0.046     0.093      0.751 f
  n210 (net)                                    1        0.008               0.000      0.751 f
  U291/ZN (CKND8)                                                  0.058     0.046      0.798 r
  addr_port2[12] (net)                          1        0.050               0.000      0.798 r
  addr_port2[12] (out)                                             0.058     0.000      0.798 r
  data arrival time                                                                     0.798

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.798
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: CREATE_ACT/addr_port2_y_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_6_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_6_/Q (DFQD4)                         0.038     0.132      0.132 f
  CREATE_ACT/addr_port2_y[6] (net)              6        0.014               0.000      0.132 f
  CREATE_ACT/addr_port2_y[6] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.132 f
  addr_port2_y[6] (net)                                  0.014               0.000      0.132 f
  U17/S (FA1D1)                                                    0.038     0.151      0.282 f
  n217 (net)                                    3        0.003               0.000      0.282 f
  U139/ZN (NR2D0)                                                  0.068     0.052      0.334 r
  n219 (net)                                    1        0.001               0.000      0.334 r
  U93/ZN (OAI21D1)                                                 0.044     0.044      0.378 f
  n222 (net)                                    2        0.002               0.000      0.378 f
  U9/ZN (NR2XD0)                                                   0.077     0.055      0.434 r
  n313 (net)                                    3        0.003               0.000      0.434 r
  U296/ZN (INVD1)                                                  0.030     0.032      0.465 f
  n327 (net)                                    3        0.003               0.000      0.465 f
  U144/ZN (CKND2D0)                                                0.072     0.049      0.514 r
  n338 (net)                                    2        0.002               0.000      0.514 r
  U353/ZN (OAI21D1)                                                0.042     0.040      0.555 f
  n339 (net)                                    1        0.002               0.000      0.555 f
  U354/ZN (AOI21D2)                                                0.053     0.053      0.608 r
  n342 (net)                                    1        0.002               0.000      0.608 r
  U89/ZN (OAI21D2)                                                 0.039     0.043      0.651 f
  n345 (net)                                    1        0.003               0.000      0.651 f
  U355/ZN (XNR2D4)                                                 0.122     0.145      0.797 r
  addr_port2[16] (net)                          1        0.050               0.000      0.797 r
  addr_port2[16] (out)                                             0.122     0.000      0.797 r
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: CREATE_ACT/addr_port1_y_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_6_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_6_/Q (DFXQD4)                        0.021     0.116      0.116 f
  CREATE_ACT/addr_port1_y[6] (net)              3        0.005               0.000      0.116 f
  CREATE_ACT/addr_port1_y[6] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.116 f
  addr_port1_y[6] (net)                                  0.005               0.000      0.116 f
  U146/CO (FA1D0)                                                  0.037     0.161      0.277 f
  n36 (net)                                     1        0.001               0.000      0.277 f
  U130/S (FA1D0)                                                   0.057     0.116      0.393 r
  n38 (net)                                     1        0.002               0.000      0.393 r
  U213/S (FA1D4)                                                   0.040     0.103      0.496 r
  n95 (net)                                     2        0.005               0.000      0.496 r
  U73/ZN (NR2D3)                                                   0.021     0.022      0.518 f
  n257 (net)                                    3        0.005               0.000      0.518 f
  U114/ZN (NR2D2)                                                  0.063     0.048      0.566 r
  n379 (net)                                    5        0.005               0.000      0.566 r
  U82/ZN (CKND2D0)                                                 0.065     0.056      0.622 f
  n110 (net)                                    1        0.002               0.000      0.622 f
  U33/ZN (OAI21D2)                                                 0.052     0.046      0.668 r
  n117 (net)                                    2        0.002               0.000      0.668 r
  U247/ZN (INVD1)                                                  0.021     0.024      0.691 f
  n115 (net)                                    1        0.002               0.000      0.691 f
  U249/ZN (CKND2D2)                                                0.027     0.021      0.712 r
  n119 (net)                                    1        0.002               0.000      0.712 r
  U251/ZN (ND2D2)                                                  0.027     0.025      0.737 f
  n120 (net)                                    1        0.003               0.000      0.737 f
  U43/ZN (INVD3)                                                   0.033     0.027      0.764 r
  n121 (net)                                    1        0.009               0.000      0.764 r
  U72/ZN (INVD8)                                                   0.037     0.032      0.796 f
  addr_port1[15] (net)                          1        0.050               0.000      0.796 f
  addr_port1[15] (out)                                             0.037     0.000      0.796 f
  data arrival time                                                                     0.796

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.796
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: CREATE_ACT/addr_port2_y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_0_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_0_/Q (DFQD4)                         0.032     0.127      0.127 f
  CREATE_ACT/addr_port2_y[0] (net)              7        0.009               0.000      0.127 f
  CREATE_ACT/addr_port2_y[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.127 f
  addr_port2_y[0] (net)                                  0.009               0.000      0.127 f
  U15/CO (FA1D1)                                                   0.033     0.140      0.267 f
  n144 (net)                                    2        0.002               0.000      0.267 f
  U12/ZN (XNR3D2)                                                  0.051     0.133      0.400 f
  n154 (net)                                    2        0.005               0.000      0.400 f
  U31/ZN (NR2D3)                                                   0.041     0.036      0.436 r
  n351 (net)                                    2        0.003               0.000      0.436 r
  U102/ZN (OAI21D2)                                                0.053     0.038      0.475 f
  n363 (net)                                    2        0.005               0.000      0.475 f
  U265/ZN (AOI21D4)                                                0.063     0.052      0.527 r
  n359 (net)                                    3        0.007               0.000      0.527 r
  U87/ZN (OAI21D4)                                                 0.037     0.032      0.559 f
  n185 (net)                                    1        0.004               0.000      0.559 f
  U280/ZN (AOI21D4)                                                0.081     0.051      0.610 r
  n400 (net)                                    7        0.011               0.000      0.610 r
  U77/ZN (OAI21D2)                                                 0.039     0.040      0.651 f
  n320 (net)                                    1        0.003               0.000      0.651 f
  U343/ZN (XNR2D4)                                                 0.122     0.145      0.796 r
  addr_port2[14] (net)                          1        0.050               0.000      0.796 r
  addr_port2[14] (out)                                             0.122     0.000      0.796 r
  data arrival time                                                                     0.796

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.796
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: CREATE_ACT/addr_port2_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_3_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_3_/Q (DFQD4)                         0.036     0.130      0.130 f
  CREATE_ACT/addr_port2_y[3] (net)              6        0.012               0.000      0.130 f
  CREATE_ACT/addr_port2_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.130 f
  addr_port2_y[3] (net)                                  0.012               0.000      0.130 f
  U261/Z (BUFFD1)                                                  0.036     0.061      0.191 f
  n159 (net)                                    3        0.004               0.000      0.191 f
  U126/ZN (ND2D1)                                                  0.041     0.033      0.224 r
  n145 (net)                                    3        0.003               0.000      0.224 r
  U12/ZN (XNR3D2)                                                  0.048     0.178      0.401 r
  n154 (net)                                    2        0.005               0.000      0.401 r
  U31/ZN (NR2D3)                                                   0.024     0.020      0.422 f
  n351 (net)                                    2        0.003               0.000      0.422 f
  U102/ZN (OAI21D2)                                                0.076     0.052      0.473 r
  n363 (net)                                    2        0.006               0.000      0.473 r
  U265/ZN (AOI21D4)                                                0.035     0.042      0.515 f
  n359 (net)                                    3        0.007               0.000      0.515 f
  U344/Z (OA21D1)                                                  0.032     0.070      0.585 f
  n350 (net)                                    2        0.003               0.000      0.585 f
  U345/ZN (OAI21D1)                                                0.078     0.054      0.639 r
  n325 (net)                                    1        0.003               0.000      0.639 r
  U348/ZN (XNR2D4)                                                 0.122     0.157      0.796 r
  addr_port2[9] (net)                           1        0.050               0.000      0.796 r
  addr_port2[9] (out)                                              0.122     0.000      0.796 r
  data arrival time                                                                     0.796

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.796
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_0__0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.036     0.142      0.142 f
  MLP/n_beats[3] (net)                          7        0.008               0.000      0.142 f
  MLP/U148/ZN (INVD2)                                              0.051     0.039      0.181 r
  MLP/n13 (net)                                 8        0.011               0.000      0.181 r
  MLP/U6/ZN (CKND2D1)                                              0.083     0.063      0.244 f
  MLP/n489 (net)                                8        0.007               0.000      0.244 f
  MLP/U179/ZN (NR2D1)                                              0.147     0.107      0.351 r
  MLP/n1161 (net)                               8        0.007               0.000      0.351 r
  MLP/U1277/ZN (INVD1)                                             0.059     0.058      0.409 f
  MLP/n924 (net)                                7        0.006               0.000      0.409 f
  MLP/U402/ZN (CKND2D0)                                            0.123     0.084      0.493 r
  MLP/n1264 (net)                               5        0.005               0.000      0.493 r
  MLP/U1360/ZN (NR4D0)                                             0.043     0.050      0.543 f
  MLP/n723 (net)                                1        0.001               0.000      0.543 f
  MLP/U128/Z (AN3D0)                                               0.031     0.061      0.603 f
  MLP/n940 (net)                                2        0.002               0.000      0.603 f
  MLP/U513/ZN (NR2D0)                                              0.088     0.062      0.665 r
  MLP/n949 (net)                                1        0.002               0.000      0.665 r
  MLP/U511/ZN (XNR2D0)                                             0.041     0.097      0.762 f
  MLP/n952 (net)                                2        0.002               0.000      0.762 f
  MLP/U516/Z (OR2D0)                                               0.029     0.071      0.833 f
  MLP/n954 (net)                                1        0.001               0.000      0.833 f
  MLP/U909/ZN (CKND2D0)                                            0.058     0.041      0.874 r
  MLP/n957 (net)                                1        0.002               0.000      0.874 r
  MLP/U908/ZN (XNR2D0)                                             0.038     0.088      0.962 r
  MLP/N3240 (net)                               1        0.001               0.000      0.962 r
  MLP/fc1_mag_mul_reg_0__0__3_/D (DFQD1)                           0.038     0.000      0.962 r
  data arrival time                                                                     0.962

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_0__0__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.962
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_0__9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.040     0.121      0.121 r
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.121 r
  MLP/U25/ZN (INVD0)                                               0.057     0.046      0.167 f
  MLP/n432 (net)                                3        0.005               0.000      0.167 f
  MLP/U1000/ZN (NR2D3)                                             0.104     0.078      0.245 r
  MLP/n1388 (net)                              15        0.015               0.000      0.245 r
  MLP/U164/ZN (ND3D0)                                              0.107     0.091      0.336 f
  MLP/n61 (net)                                 2        0.002               0.000      0.336 f
  MLP/U1013/ZN (INVD1)                                             0.063     0.059      0.395 r
  MLP/n75 (net)                                 6        0.005               0.000      0.395 r
  MLP/U916/ZN (INVD0)                                              0.044     0.044      0.439 f
  MLP/n780 (net)                                4        0.003               0.000      0.439 f
  MLP/U1014/ZN (ND2D1)                                             0.046     0.038      0.477 r
  MLP/n572 (net)                                4        0.003               0.000      0.477 r
  MLP/U523/ZN (INVD0)                                              0.027     0.029      0.506 f
  MLP/n673 (net)                                2        0.002               0.000      0.506 f
  MLP/U525/ZN (CKND2D0)                                            0.062     0.043      0.549 r
  MLP/n872 (net)                                2        0.002               0.000      0.549 r
  MLP/U1348/ZN (IND4D1)                                            0.037     0.057      0.606 r
  MLP/n676 (net)                                1        0.001               0.000      0.606 r
  MLP/U1349/ZN (INVD1)                                             0.017     0.020      0.626 f
  MLP/n993 (net)                                2        0.002               0.000      0.626 f
  MLP/U583/ZN (NR2D0)                                              0.088     0.059      0.685 r
  MLP/n1002 (net)                               1        0.002               0.000      0.685 r
  MLP/U582/ZN (XNR2D0)                                             0.041     0.097      0.782 f
  MLP/n1006 (net)                               2        0.002               0.000      0.782 f
  MLP/U586/Z (OR2D0)                                               0.033     0.075      0.856 f
  MLP/n1008 (net)                               1        0.001               0.000      0.856 f
  MLP/U153/ZN (ND2D1)                                              0.029     0.025      0.882 r
  MLP/n1011 (net)                               1        0.002               0.000      0.882 r
  MLP/U726/ZN (XNR2D0)                                             0.038     0.080      0.961 r
  MLP/N5212 (net)                               1        0.001               0.000      0.961 r
  MLP/fc1_mag_mul_reg_0__9__3_/D (DFQD1)                           0.038     0.000      0.961 r
  data arrival time                                                                     0.961

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_0__9__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.036     0.130      0.130 f
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.130 f
  MLP/U25/ZN (INVD0)                                               0.092     0.062      0.192 r
  MLP/n432 (net)                                3        0.005               0.000      0.192 r
  MLP/U1000/ZN (NR2D3)                                             0.044     0.046      0.238 f
  MLP/n1388 (net)                              15        0.015               0.000      0.238 f
  MLP/U164/ZN (ND3D0)                                              0.066     0.048      0.286 r
  MLP/n61 (net)                                 2        0.002               0.000      0.286 r
  MLP/U1013/ZN (INVD1)                                             0.037     0.039      0.324 f
  MLP/n75 (net)                                 6        0.005               0.000      0.324 f
  MLP/U916/ZN (INVD0)                                              0.069     0.050      0.375 r
  MLP/n780 (net)                                4        0.003               0.000      0.375 r
  MLP/U1014/ZN (ND2D1)                                             0.050     0.049      0.423 f
  MLP/n572 (net)                                4        0.003               0.000      0.423 f
  MLP/U523/ZN (INVD0)                                              0.041     0.038      0.461 r
  MLP/n673 (net)                                2        0.002               0.000      0.461 r
  MLP/U274/ZN (ND3D0)                                              0.072     0.053      0.515 f
  MLP/n25 (net)                                 1        0.001               0.000      0.515 f
  MLP/U272/ZN (NR4D0)                                              0.117     0.105      0.620 r
  MLP/n36 (net)                                 2        0.002               0.000      0.620 r
  MLP/U369/ZN (NR2D0)                                              0.047     0.045      0.665 f
  MLP/n778 (net)                                2        0.002               0.000      0.665 f
  MLP/U371/ZN (NR2D0)                                              0.112     0.079      0.743 r
  MLP/n1311 (net)                               3        0.002               0.000      0.743 r
  MLP/U952/ZN (NR2D0)                                              0.042     0.044      0.788 f
  MLP/n1310 (net)                               2        0.002               0.000      0.788 f
  MLP/U722/ZN (AOI21D0)                                            0.104     0.085      0.873 r
  MLP/n1314 (net)                               1        0.002               0.000      0.873 r
  MLP/U1485/Z (CKXOR2D1)                                           0.032     0.089      0.962 r
  MLP/N5248 (net)                               1        0.001               0.000      0.962 r
  MLP/fc1_pol_mul_reg_0__9__2_/D (DFQD1)                           0.032     0.000      0.962 r
  data arrival time                                                                     0.962

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__9__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.962
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.006


  Startpoint: MLP/n_beats_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_0_/CP (DFD2)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_0_/Q (DFD2)                                      0.038     0.147      0.147 f
  MLP/n_beats[0] (net)                         12        0.010               0.000      0.147 f
  MLP/U1028/ZN (NR2XD0)                                            0.065     0.051      0.198 r
  MLP/n47 (net)                                 3        0.003               0.000      0.198 r
  MLP/U82/ZN (ND2D0)                                               0.066     0.059      0.257 f
  MLP/n467 (net)                                3        0.002               0.000      0.257 f
  MLP/U10/ZN (NR2D0)                                               0.194     0.128      0.385 r
  MLP/n1077 (net)                               5        0.005               0.000      0.385 r
  MLP/U1029/ZN (INVD1)                                             0.057     0.049      0.435 f
  MLP/n538 (net)                                4        0.003               0.000      0.435 f
  MLP/U72/ZN (ND2D0)                                               0.059     0.045      0.480 r
  MLP/n474 (net)                                2        0.002               0.000      0.480 r
  MLP/U1298/ZN (INVD1)                                             0.037     0.037      0.517 f
  MLP/n1291 (net)                               6        0.005               0.000      0.517 f
  MLP/U136/ZN (CKND2D1)                                            0.069     0.047      0.564 r
  MLP/n1158 (net)                               5        0.004               0.000      0.564 r
  MLP/U130/ZN (NR2XD0)                                             0.050     0.047      0.611 f
  MLP/n1110 (net)                               4        0.003               0.000      0.611 f
  MLP/U652/ZN (INVD0)                                              0.029     0.030      0.641 r
  MLP/n481 (net)                                1        0.001               0.000      0.641 r
  MLP/U981/ZN (NR2D0)                                              0.028     0.026      0.667 f
  MLP/n734 (net)                                2        0.002               0.000      0.667 f
  MLP/U468/ZN (NR2D0)                                              0.086     0.060      0.727 r
  MLP/n738 (net)                                2        0.002               0.000      0.727 r
  MLP/U472/ZN (CKND2D0)                                            0.063     0.061      0.788 f
  MLP/n1075 (net)                               3        0.002               0.000      0.788 f
  MLP/U473/ZN (CKND2D0)                                            0.041     0.042      0.829 r
  MLP/n1074 (net)                               1        0.001               0.000      0.829 r
  MLP/U868/ZN (OAI21D0)                                            0.059     0.056      0.885 f
  MLP/n1088 (net)                               1        0.002               0.000      0.885 f
  MLP/U1441/Z (CKXOR2D1)                                           0.031     0.077      0.962 r
  MLP/N3715 (net)                               1        0.001               0.000      0.962 r
  MLP/fc1_pol_mul_reg_0__2__2_/D (DFQD1)                           0.031     0.000      0.962 r
  data arrival time                                                                     0.962

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__2__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.962
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.006


  Startpoint: MLP/n_beats_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_1__9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_0_/CP (DFD2)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_0_/Q (DFD2)                                      0.038     0.147      0.147 f
  MLP/n_beats[0] (net)                         12        0.010               0.000      0.147 f
  MLP/U1028/ZN (NR2XD0)                                            0.065     0.051      0.198 r
  MLP/n47 (net)                                 3        0.003               0.000      0.198 r
  MLP/U82/ZN (ND2D0)                                               0.066     0.059      0.257 f
  MLP/n467 (net)                                3        0.002               0.000      0.257 f
  MLP/U10/ZN (NR2D0)                                               0.194     0.128      0.385 r
  MLP/n1077 (net)                               5        0.005               0.000      0.385 r
  MLP/U1029/ZN (INVD1)                                             0.057     0.049      0.435 f
  MLP/n538 (net)                                4        0.003               0.000      0.435 f
  MLP/U72/ZN (ND2D0)                                               0.059     0.045      0.480 r
  MLP/n474 (net)                                2        0.002               0.000      0.480 r
  MLP/U1298/ZN (INVD1)                                             0.037     0.037      0.517 f
  MLP/n1291 (net)                               6        0.005               0.000      0.517 f
  MLP/U136/ZN (CKND2D1)                                            0.069     0.047      0.564 r
  MLP/n1158 (net)                               5        0.004               0.000      0.564 r
  MLP/U540/ZN (NR2D0)                                              0.028     0.028      0.592 f
  MLP/n700 (net)                                1        0.001               0.000      0.592 f
  MLP/U539/ZN (CKND2D0)                                            0.056     0.042      0.634 r
  MLP/n1324 (net)                               2        0.002               0.000      0.634 r
  MLP/U1486/ZN (INVD0)                                             0.024     0.028      0.662 f
  MLP/n1325 (net)                               1        0.001               0.000      0.662 f
  MLP/U42/ZN (NR2XD0)                                              0.051     0.035      0.697 r
  MLP/n1326 (net)                               1        0.002               0.000      0.697 r
  MLP/U917/ZN (XNR2D1)                                             0.037     0.091      0.788 r
  MLP/n10 (net)                                 2        0.002               0.000      0.788 r
  MLP/U720/ZN (NR2D0)                                              0.032     0.023      0.811 f
  MLP/n1329 (net)                               1        0.001               0.000      0.811 f
  MLP/U719/ZN (NR2D0)                                              0.088     0.065      0.876 r
  MLP/n1332 (net)                               1        0.002               0.000      0.876 r
  MLP/U1488/Z (CKXOR2D1)                                           0.031     0.086      0.961 r
  MLP/n1385 (net)                               1        0.001               0.000      0.961 r
  MLP/fc1_mag_mul_reg_1__9__3_/D (DFQD1)                           0.031     0.000      0.961 r
  data arrival time                                                                     0.961

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_1__9__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr2_x_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U86/Z (CKMUX2D1)                                      0.047     0.113      0.436 r
  CREATE_ACT/input_addr_addr_calc_x[2] (net)     4       0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (net)        0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/U150/ZN (NR2D0)                        0.064     0.031      0.467 f
  CREATE_ACT/addr_calc_inst/n94 (net)           2        0.002               0.000      0.467 f
  CREATE_ACT/addr_calc_inst/U37/ZN (NR2D0)                         0.058     0.055      0.522 r
  CREATE_ACT/addr_calc_inst/n64 (net)           1        0.001               0.000      0.522 r
  CREATE_ACT/addr_calc_inst/U4/ZN (AOI21D0)                        0.055     0.050      0.572 f
  CREATE_ACT/addr_calc_inst/n84 (net)           2        0.002               0.000      0.572 f
  CREATE_ACT/addr_calc_inst/U7/ZN (OAI21D0)                        0.135     0.092      0.664 r
  CREATE_ACT/addr_calc_inst/n83 (net)           2        0.003               0.000      0.664 r
  CREATE_ACT/addr_calc_inst/U15/ZN (AOI21D1)                       0.057     0.053      0.717 f
  CREATE_ACT/addr_calc_inst/n79 (net)           2        0.002               0.000      0.717 f
  CREATE_ACT/addr_calc_inst/U63/ZN (OAI21D0)                       0.122     0.085      0.803 r
  CREATE_ACT/addr_calc_inst/n74 (net)           2        0.002               0.000      0.803 r
  CREATE_ACT/addr_calc_inst/U126/ZN (IOA21D1)                      0.042     0.086      0.889 r
  CREATE_ACT/addr_calc_inst/n70 (net)           1        0.002               0.000      0.889 r
  CREATE_ACT/addr_calc_inst/U178/Z (CKXOR2D1)                      0.031     0.072      0.961 r
  CREATE_ACT/addr_calc_inst/N128 (net)          1        0.001               0.000      0.961 r
  CREATE_ACT/addr_calc_inst/addr2_x_reg_8_/D (DFQD1)               0.031     0.000      0.961 r
  data arrival time                                                                     0.961

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr2_x_reg_8_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: MLP/n_beats_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_0_/CP (DFD2)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_0_/Q (DFD2)                                      0.056     0.148      0.148 r
  MLP/n_beats[0] (net)                         12        0.011               0.000      0.148 r
  MLP/U15/ZN (ND2D1)                                               0.062     0.055      0.202 f
  MLP/n44 (net)                                 3        0.005               0.000      0.202 f
  MLP/U1018/ZN (NR2D1)                                             0.106     0.077      0.279 r
  MLP/n756 (net)                                5        0.005               0.000      0.279 r
  MLP/U1019/ZN (INVD1)                                             0.031     0.028      0.307 f
  MLP/n30 (net)                                 1        0.001               0.000      0.307 f
  MLP/U1020/ZN (NR2D1)                                             0.191     0.115      0.423 r
  MLP/n1271 (net)                              11        0.010               0.000      0.423 r
  MLP/U925/ZN (INVD0)                                              0.077     0.078      0.501 f
  MLP/n1317 (net)                               5        0.004               0.000      0.501 f
  MLP/U304/ZN (CKND2D0)                                            0.057     0.054      0.555 r
  MLP/n881 (net)                                2        0.002               0.000      0.555 r
  MLP/U1319/ZN (INVD0)                                             0.023     0.026      0.581 f
  MLP/n543 (net)                                1        0.001               0.000      0.581 f
  MLP/U645/ZN (ND4D0)                                              0.059     0.040      0.621 r
  MLP/n798 (net)                                2        0.002               0.000      0.621 r
  MLP/U258/ZN (CKND2D0)                                            0.067     0.047      0.668 f
  MLP/n799 (net)                                2        0.002               0.000      0.668 f
  MLP/U465/ZN (NR2D0)                                              0.112     0.083      0.752 r
  MLP/n1091 (net)                               3        0.002               0.000      0.752 r
  MLP/U466/ZN (NR2D0)                                              0.036     0.036      0.788 f
  MLP/n1090 (net)                               1        0.001               0.000      0.788 f
  MLP/U859/ZN (AOI21D0)                                            0.104     0.084      0.871 r
  MLP/n1100 (net)                               1        0.002               0.000      0.871 r
  MLP/U1443/Z (CKXOR2D1)                                           0.032     0.089      0.961 r
  MLP/N3786 (net)                               1        0.001               0.000      0.961 r
  MLP/fc1_pol_mul_reg_1__2__2_/D (DFQD1)                           0.032     0.000      0.961 r
  data arrival time                                                                     0.961

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__2__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.036     0.130      0.130 f
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.130 f
  MLP/U25/ZN (INVD0)                                               0.092     0.062      0.192 r
  MLP/n432 (net)                                3        0.005               0.000      0.192 r
  MLP/U1000/ZN (NR2D3)                                             0.044     0.046      0.238 f
  MLP/n1388 (net)                              15        0.015               0.000      0.238 f
  MLP/U1002/ZN (ND2D1)                                             0.028     0.028      0.266 r
  MLP/n475 (net)                                2        0.002               0.000      0.266 r
  MLP/U316/ZN (NR2D0)                                              0.048     0.036      0.302 f
  MLP/n863 (net)                                4        0.004               0.000      0.302 f
  MLP/U559/ZN (INVD0)                                              0.057     0.047      0.349 r
  MLP/n642 (net)                                3        0.003               0.000      0.349 r
  MLP/U1003/ZN (CKND2D1)                                           0.032     0.032      0.380 f
  MLP/n15 (net)                                 1        0.001               0.000      0.380 f
  MLP/U226/ZN (NR2D1)                                              0.120     0.081      0.461 r
  MLP/n536 (net)                                7        0.006               0.000      0.461 r
  MLP/U1286/ZN (CKND2D1)                                           0.046     0.043      0.504 f
  MLP/n769 (net)                                2        0.002               0.000      0.504 f
  MLP/U314/ZN (INVD0)                                              0.045     0.040      0.544 r
  MLP/n809 (net)                                2        0.002               0.000      0.544 r
  MLP/U157/ZN (ND3D1)                                              0.059     0.048      0.593 f
  MLP/n874 (net)                                2        0.002               0.000      0.593 f
  MLP/U290/ZN (NR4D0)                                              0.117     0.075      0.667 r
  MLP/n1171 (net)                               2        0.002               0.000      0.667 r
  MLP/U411/ZN (NR2D0)                                              0.048     0.047      0.714 f
  MLP/n877 (net)                                2        0.002               0.000      0.714 f
  MLP/U1391/ZN (NR2XD0)                                            0.067     0.051      0.765 r
  MLP/n1173 (net)                               3        0.003               0.000      0.765 r
  MLP/U1457/ZN (NR2D1)                                             0.029     0.023      0.788 f
  MLP/n1172 (net)                               1        0.001               0.000      0.788 f
  MLP/U803/ZN (AOI21D0)                                            0.104     0.082      0.870 r
  MLP/n1184 (net)                               1        0.002               0.000      0.870 r
  MLP/U1458/Z (CKXOR2D1)                                           0.032     0.089      0.959 r
  MLP/N4372 (net)                               1        0.001               0.000      0.959 r
  MLP/fc1_pol_mul_reg_0__5__2_/D (DFQD1)                           0.032     0.000      0.959 r
  data arrival time                                                                     0.959

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__5__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.959
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.009


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.036     0.130      0.130 f
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.130 f
  MLP/U25/ZN (INVD0)                                               0.092     0.062      0.192 r
  MLP/n432 (net)                                3        0.005               0.000      0.192 r
  MLP/U1000/ZN (NR2D3)                                             0.044     0.046      0.238 f
  MLP/n1388 (net)                              15        0.015               0.000      0.238 f
  MLP/U1002/ZN (ND2D1)                                             0.028     0.028      0.266 r
  MLP/n475 (net)                                2        0.002               0.000      0.266 r
  MLP/U316/ZN (NR2D0)                                              0.048     0.036      0.302 f
  MLP/n863 (net)                                4        0.004               0.000      0.302 f
  MLP/U559/ZN (INVD0)                                              0.057     0.047      0.349 r
  MLP/n642 (net)                                3        0.003               0.000      0.349 r
  MLP/U1003/ZN (CKND2D1)                                           0.032     0.032      0.380 f
  MLP/n15 (net)                                 1        0.001               0.000      0.380 f
  MLP/U226/ZN (NR2D1)                                              0.120     0.081      0.461 r
  MLP/n536 (net)                                7        0.006               0.000      0.461 r
  MLP/U1286/ZN (CKND2D1)                                           0.046     0.043      0.504 f
  MLP/n769 (net)                                2        0.002               0.000      0.504 f
  MLP/U314/ZN (INVD0)                                              0.045     0.040      0.544 r
  MLP/n809 (net)                                2        0.002               0.000      0.544 r
  MLP/U157/ZN (ND3D1)                                              0.059     0.048      0.593 f
  MLP/n874 (net)                                2        0.002               0.000      0.593 f
  MLP/U1377/ZN (NR2D1)                                             0.061     0.048      0.641 r
  MLP/n935 (net)                                2        0.002               0.000      0.641 r
  MLP/U1378/ZN (NR2D1)                                             0.039     0.025      0.666 f
  MLP/n816 (net)                                2        0.002               0.000      0.666 f
  MLP/U24/ZN (NR2D0)                                               0.125     0.084      0.750 r
  MLP/n1102 (net)                               3        0.003               0.000      0.750 r
  MLP/U1407/ZN (NR2D1)                                             0.037     0.034      0.784 f
  MLP/n1101 (net)                               2        0.002               0.000      0.784 f
  MLP/U847/ZN (AOI21D0)                                            0.104     0.084      0.868 r
  MLP/n1105 (net)                               1        0.002               0.000      0.868 r
  MLP/U1444/Z (CKXOR2D1)                                           0.032     0.089      0.958 r
  MLP/N3934 (net)                               1        0.001               0.000      0.958 r
  MLP/fc1_pol_mul_reg_0__3__2_/D (DFQD1)                           0.032     0.000      0.958 r
  data arrival time                                                                     0.958

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__3__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.958
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.010


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_1__0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.036     0.142      0.142 f
  MLP/n_beats[3] (net)                          7        0.008               0.000      0.142 f
  MLP/U1004/ZN (NR2D1)                                             0.113     0.074      0.216 r
  MLP/n428 (net)                                5        0.005               0.000      0.216 r
  MLP/U1006/ZN (CKND2D1)                                           0.068     0.065      0.281 f
  MLP/n923 (net)                                4        0.005               0.000      0.281 f
  MLP/U142/ZN (NR2D2)                                              0.119     0.084      0.365 r
  MLP/n1198 (net)                              13        0.012               0.000      0.365 r
  MLP/U209/ZN (INVD0)                                              0.057     0.060      0.425 f
  MLP/n899 (net)                                4        0.004               0.000      0.425 f
  MLP/U213/ZN (ND2D1)                                              0.086     0.062      0.487 r
  MLP/n1162 (net)                              10        0.009               0.000      0.487 r
  MLP/U9/ZN (NR2D0)                                                0.041     0.046      0.533 f
  MLP/n803 (net)                                3        0.002               0.000      0.533 f
  MLP/U566/ZN (INVD0)                                              0.050     0.041      0.575 r
  MLP/n551 (net)                                2        0.002               0.000      0.575 r
  MLP/U1325/ZN (NR2D1)                                             0.020     0.022      0.596 f
  MLP/n557 (net)                                1        0.001               0.000      0.596 f
  MLP/U1326/ZN (ND2D1)                                             0.033     0.024      0.620 r
  MLP/n1053 (net)                               3        0.002               0.000      0.620 r
  MLP/U568/ZN (CKND2D0)                                            0.069     0.044      0.665 f
  MLP/n1059 (net)                               2        0.002               0.000      0.665 f
  MLP/U1432/ZN (INVD0)                                             0.034     0.035      0.700 r
  MLP/n1056 (net)                               1        0.001               0.000      0.700 r
  MLP/U501/ZN (CKND2D0)                                            0.041     0.036      0.736 f
  MLP/n1061 (net)                               1        0.001               0.000      0.736 f
  MLP/U1434/Z (AN2XD1)                                             0.020     0.042      0.778 f
  MLP/n1062 (net)                               2        0.002               0.000      0.778 f
  MLP/U1435/Z (AN2XD1)                                             0.015     0.035      0.813 f
  MLP/n1065 (net)                               1        0.001               0.000      0.813 f
  MLP/U984/ZN (NR2D0)                                              0.088     0.059      0.872 r
  MLP/n1067 (net)                               1        0.002               0.000      0.872 r
  MLP/U1436/Z (CKXOR2D1)                                           0.031     0.086      0.958 r
  MLP/N3311 (net)                               1        0.001               0.000      0.958 r
  MLP/fc1_mag_mul_reg_1__0__3_/D (DFQD1)                           0.031     0.000      0.958 r
  data arrival time                                                                     0.958

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_1__0__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.958
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.011


  Startpoint: CREATE_ACT/addr_port2_y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_0_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_0_/Q (DFQD4)                         0.032     0.127      0.127 f
  CREATE_ACT/addr_port2_y[0] (net)              7        0.009               0.000      0.127 f
  CREATE_ACT/addr_port2_y[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.127 f
  addr_port2_y[0] (net)                                  0.009               0.000      0.127 f
  U15/CO (FA1D1)                                                   0.033     0.140      0.267 f
  n144 (net)                                    2        0.002               0.000      0.267 f
  U12/ZN (XNR3D2)                                                  0.051     0.133      0.400 f
  n154 (net)                                    2        0.005               0.000      0.400 f
  U31/ZN (NR2D3)                                                   0.041     0.036      0.436 r
  n351 (net)                                    2        0.003               0.000      0.436 r
  U175/ZN (INVD0)                                                  0.019     0.023      0.459 f
  n353 (net)                                    1        0.001               0.000      0.459 f
  U174/ZN (CKND2D0)                                                0.058     0.039      0.498 r
  n355 (net)                                    1        0.002               0.000      0.498 r
  U173/Z (CKXOR2D1)                                                0.427     0.291      0.789 r
  addr_port2[5] (net)                           1        0.050               0.000      0.789 r
  addr_port2[5] (out)                                              0.427     0.000      0.789 r
  data arrival time                                                                     0.789

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.789
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.011


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.040     0.121      0.121 r
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.121 r
  MLP/U25/ZN (INVD0)                                               0.057     0.046      0.167 f
  MLP/n432 (net)                                3        0.005               0.000      0.167 f
  MLP/U1000/ZN (NR2D3)                                             0.104     0.078      0.245 r
  MLP/n1388 (net)                              15        0.015               0.000      0.245 r
  MLP/U164/ZN (ND3D0)                                              0.107     0.091      0.336 f
  MLP/n61 (net)                                 2        0.002               0.000      0.336 f
  MLP/U1047/ZN (ND2D1)                                             0.047     0.044      0.380 r
  MLP/n62 (net)                                 1        0.002               0.000      0.380 r
  MLP/U912/ZN (NR2D2)                                              0.055     0.043      0.423 f
  MLP/N3308 (net)                              17        0.017               0.000      0.423 f
  MLP/U491/ZN (NR2D1)                                              0.196     0.124      0.547 r
  MLP/n1347 (net)                              14        0.010               0.000      0.547 r
  MLP/U1350/ZN (INVD1)                                             0.076     0.074      0.621 f
  MLP/n1298 (net)                              10        0.007               0.000      0.621 f
  MLP/U441/ZN (NR2D0)                                              0.092     0.077      0.697 r
  MLP/n822 (net)                                2        0.002               0.000      0.697 r
  MLP/U97/ZN (CKND2D1)                                             0.041     0.047      0.744 f
  MLP/n1147 (net)                               3        0.002               0.000      0.744 f
  MLP/U841/ZN (AOI21D0)                                            0.134     0.084      0.829 r
  MLP/n1141 (net)                               2        0.003               0.000      0.829 r
  MLP/U1453/ZN (MUX2ND0)                                           0.050     0.091      0.920 f
  MLP/n1144 (net)                               1        0.001               0.000      0.920 f
  MLP/U839/ZN (IOA21D0)                                            0.042     0.035      0.955 r
  MLP/N4006 (net)                               1        0.001               0.000      0.955 r
  MLP/fc1_pol_mul_reg_1__3__3_/D (DFQD1)                           0.042     0.000      0.955 r
  data arrival time                                                                     0.955

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__3__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.955
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.011


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.047     0.124      0.124 r
  MLP/n_beats[3] (net)                          7        0.009               0.000      0.124 r
  MLP/U148/ZN (INVD2)                                              0.033     0.033      0.157 f
  MLP/n13 (net)                                 8        0.010               0.000      0.157 f
  MLP/U6/ZN (CKND2D1)                                              0.097     0.062      0.219 r
  MLP/n489 (net)                                8        0.007               0.000      0.219 r
  MLP/U188/ZN (NR2D0)                                              0.036     0.038      0.257 f
  MLP/n22 (net)                                 1        0.001               0.000      0.257 f
  MLP/U141/ZN (ND2D1)                                              0.058     0.042      0.299 r
  MLP/n1030 (net)                               6        0.005               0.000      0.299 r
  MLP/U1042/ZN (CKND2D1)                                           0.058     0.052      0.351 f
  MLP/n1046 (net)                               5        0.005               0.000      0.351 f
  MLP/U14/ZN (NR2D1)                                               0.152     0.101      0.451 r
  MLP/n880 (net)                                8        0.008               0.000      0.451 r
  MLP/U135/ZN (CKND2D2)                                            0.059     0.053      0.504 f
  MLP/n1135 (net)                               6        0.005               0.000      0.504 f
  MLP/U1394/ZN (NR4D0)                                             0.086     0.056      0.561 r
  MLP/n885 (net)                                1        0.001               0.000      0.561 r
  MLP/U123/Z (AN3D0)                                               0.052     0.104      0.665 r
  MLP/n1299 (net)                               2        0.002               0.000      0.665 r
  MLP/U589/ZN (NR2D0)                                              0.036     0.032      0.697 f
  MLP/n888 (net)                                2        0.002               0.000      0.697 f
  MLP/U593/ZN (NR2D0)                                              0.122     0.082      0.779 r
  MLP/n1301 (net)                               3        0.003               0.000      0.779 r
  MLP/U592/ZN (NR2D0)                                              0.041     0.042      0.820 f
  MLP/n1300 (net)                               1        0.001               0.000      0.820 f
  MLP/U1482/ZN (AOI21D1)                                           0.062     0.058      0.879 r
  MLP/n1309 (net)                               1        0.002               0.000      0.879 r
  MLP/U1484/Z (CKXOR2D1)                                           0.031     0.078      0.957 r
  MLP/N5100 (net)                               1        0.001               0.000      0.957 r
  MLP/fc1_pol_mul_reg_1__8__2_/D (DFQD1)                           0.031     0.000      0.957 r
  data arrival time                                                                     0.957

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__8__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.957
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.012


  Startpoint: MLP/n_beats_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_0_/CP (DFD2)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_0_/Q (DFD2)                                      0.038     0.147      0.147 f
  MLP/n_beats[0] (net)                         12        0.010               0.000      0.147 f
  MLP/U1028/ZN (NR2XD0)                                            0.065     0.051      0.198 r
  MLP/n47 (net)                                 3        0.003               0.000      0.198 r
  MLP/U82/ZN (ND2D0)                                               0.066     0.059      0.257 f
  MLP/n467 (net)                                3        0.002               0.000      0.257 f
  MLP/U10/ZN (NR2D0)                                               0.194     0.128      0.385 r
  MLP/n1077 (net)                               5        0.005               0.000      0.385 r
  MLP/U1029/ZN (INVD1)                                             0.057     0.049      0.435 f
  MLP/n538 (net)                                4        0.003               0.000      0.435 f
  MLP/U72/ZN (ND2D0)                                               0.059     0.045      0.480 r
  MLP/n474 (net)                                2        0.002               0.000      0.480 r
  MLP/U1298/ZN (INVD1)                                             0.037     0.037      0.517 f
  MLP/n1291 (net)                               6        0.005               0.000      0.517 f
  MLP/U136/ZN (CKND2D1)                                            0.069     0.047      0.564 r
  MLP/n1158 (net)                               5        0.004               0.000      0.564 r
  MLP/U130/ZN (NR2XD0)                                             0.050     0.047      0.611 f
  MLP/n1110 (net)                               4        0.003               0.000      0.611 f
  MLP/U660/ZN (CKND2D0)                                            0.052     0.044      0.655 r
  MLP/n893 (net)                                2        0.001               0.000      0.655 r
  MLP/U1384/Z (CKAN2D1)                                            0.033     0.064      0.719 r
  MLP/n838 (net)                                2        0.002               0.000      0.719 r
  MLP/U1386/ZN (CKND2D1)                                           0.038     0.035      0.754 f
  MLP/n1040 (net)                               3        0.003               0.000      0.754 f
  MLP/U1422/ZN (CKND2D1)                                           0.040     0.033      0.787 r
  MLP/n1039 (net)                               2        0.002               0.000      0.787 r
  MLP/U92/ZN (CKND2D1)                                             0.039     0.034      0.821 f
  MLP/n1028 (net)                               2        0.002               0.000      0.821 f
  MLP/U905/ZN (XNR2D0)                                             0.037     0.080      0.901 f
  MLP/n1037 (net)                               1        0.001               0.000      0.901 f
  MLP/U1428/ZN (MUX2ND0)                                           0.066     0.045      0.947 r
  MLP/N3277 (net)                               1        0.001               0.000      0.947 r
  MLP/fc1_pol_mul_reg_0__0__3_/D (DFQD1)                           0.066     0.000      0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__0__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.040      0.960
  data required time                                                                    0.960
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.960
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.013


  Startpoint: CREATE_ACT/addr_port1_y_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_4_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_4_/Q (DFXQD4)                        0.025     0.119      0.119 f
  CREATE_ACT/addr_port1_y[4] (net)              4        0.008               0.000      0.119 f
  CREATE_ACT/addr_port1_y[4] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.119 f
  addr_port1_y[4] (net)                                  0.008               0.000      0.119 f
  U61/CO (FA1D1)                                                   0.034     0.139      0.259 f
  n82 (net)                                     1        0.002               0.000      0.259 f
  U25/S (FA1D1)                                                    0.038     0.149      0.408 f
  n76 (net)                                     2        0.003               0.000      0.408 f
  U21/ZN (INVD1)                                                   0.027     0.026      0.434 r
  n74 (net)                                     1        0.002               0.000      0.434 r
  U231/ZN (ND2D2)                                                  0.036     0.030      0.465 f
  n296 (net)                                    2        0.005               0.000      0.465 f
  U335/ZN (ND2D1)                                                  0.028     0.026      0.491 r
  n298 (net)                                    1        0.002               0.000      0.491 r
  U5/ZN (XNR2D1)                                                   0.424     0.295      0.786 r
  addr_port1[6] (net)                           1        0.050               0.000      0.786 r
  addr_port1[6] (out)                                              0.424     0.000      0.786 r
  data arrival time                                                                     0.786

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.786
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.014


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_1__7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.036     0.142      0.142 f
  MLP/n_beats[3] (net)                          7        0.008               0.000      0.142 f
  MLP/U148/ZN (INVD2)                                              0.051     0.039      0.181 r
  MLP/n13 (net)                                 8        0.011               0.000      0.181 r
  MLP/U5/ZN (NR2D2)                                                0.025     0.026      0.207 f
  MLP/n49 (net)                                 5        0.005               0.000      0.207 f
  MLP/U1024/ZN (CKND2D1)                                           0.044     0.031      0.239 r
  MLP/n69 (net)                                 3        0.002               0.000      0.239 r
  MLP/U11/ZN (NR2D0)                                               0.057     0.046      0.285 f
  MLP/n1229 (net)                               5        0.005               0.000      0.285 f
  MLP/U13/ZN (NR2D0)                                               0.201     0.130      0.415 r
  MLP/n1178 (net)                               6        0.005               0.000      0.415 r
  MLP/U69/ZN (CKND2D1)                                             0.088     0.081      0.495 f
  MLP/n790 (net)                                5        0.005               0.000      0.495 f
  MLP/U1310/ZN (NR3D0)                                             0.062     0.052      0.547 r
  MLP/n516 (net)                                1        0.001               0.000      0.547 r
  MLP/U599/ZN (ND3D0)                                              0.101     0.081      0.629 f
  MLP/n1250 (net)                               3        0.002               0.000      0.629 f
  MLP/U56/ZN (CKND2D0)                                             0.057     0.059      0.688 r
  MLP/n1255 (net)                               1        0.001               0.000      0.688 r
  MLP/U999/Z (CKXOR2D1)                                            0.038     0.110      0.798 f
  MLP/n1256 (net)                               2        0.002               0.000      0.798 f
  MLP/U918/Z (OR2D1)                                               0.022     0.059      0.857 f
  MLP/n11 (net)                                 1        0.001               0.000      0.857 f
  MLP/U27/ZN (CKND2D1)                                             0.036     0.026      0.884 r
  MLP/n1260 (net)                               1        0.002               0.000      0.884 r
  MLP/U1477/Z (CKXOR2D1)                                           0.031     0.070      0.954 r
  MLP/n1386 (net)                               1        0.001               0.000      0.954 r
  MLP/fc1_mag_mul_reg_1__7__3_/D (DFQD1)                           0.031     0.000      0.954 r
  data arrival time                                                                     0.954

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_1__7__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.954
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.015


  Startpoint: CREATE_ACT/addr_port2_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_3_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_3_/Q (DFQD4)                         0.036     0.130      0.130 f
  CREATE_ACT/addr_port2_y[3] (net)              6        0.012               0.000      0.130 f
  CREATE_ACT/addr_port2_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.130 f
  addr_port2_y[3] (net)                                  0.012               0.000      0.130 f
  U266/ZN (XNR3D2)                                                 0.042     0.184      0.315 f
  n171 (net)                                    1        0.002               0.000      0.315 f
  U59/CO (FA1D1)                                                   0.045     0.152      0.466 f
  n179 (net)                                    2        0.004               0.000      0.466 f
  U273/ZN (NR2XD1)                                                 0.046     0.045      0.511 r
  n346 (net)                                    3        0.004               0.000      0.511 r
  U179/ZN (INVD0)                                                  0.020     0.024      0.535 f
  n348 (net)                                    1        0.001               0.000      0.535 f
  U178/ZN (CKND2D0)                                                0.050     0.034      0.569 r
  n349 (net)                                    1        0.001               0.000      0.569 r
  U356/Z (XOR2D2)                                                  0.221     0.216      0.785 r
  addr_port2[8] (net)                           1        0.050               0.000      0.785 r
  addr_port2[8] (out)                                              0.221     0.000      0.785 r
  data arrival time                                                                     0.785

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.785
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.015


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr1_x_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U86/Z (CKMUX2D1)                                      0.047     0.113      0.436 r
  CREATE_ACT/input_addr_addr_calc_x[2] (net)     4       0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (net)        0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/U158/ZN (NR2XD0)                       0.072     0.039      0.476 f
  CREATE_ACT/addr_calc_inst/n31 (net)           3        0.002               0.000      0.476 f
  CREATE_ACT/addr_calc_inst/U43/ZN (NR2D0)                         0.072     0.065      0.540 r
  CREATE_ACT/addr_calc_inst/n3 (net)            1        0.001               0.000      0.540 r
  CREATE_ACT/addr_calc_inst/U162/ZN (AOI21D1)                      0.043     0.042      0.583 f
  CREATE_ACT/addr_calc_inst/n30 (net)           2        0.002               0.000      0.583 f
  CREATE_ACT/addr_calc_inst/U8/ZN (OAI21D0)                        0.135     0.089      0.672 r
  CREATE_ACT/addr_calc_inst/n25 (net)           2        0.003               0.000      0.672 r
  CREATE_ACT/addr_calc_inst/U14/ZN (AOI21D1)                       0.060     0.056      0.728 f
  CREATE_ACT/addr_calc_inst/n21 (net)           2        0.003               0.000      0.728 f
  CREATE_ACT/addr_calc_inst/U35/ZN (OAI21D1)                       0.075     0.058      0.787 r
  CREATE_ACT/addr_calc_inst/n16 (net)           2        0.003               0.000      0.787 r
  CREATE_ACT/addr_calc_inst/U167/ZN (AOI21D1)                      0.047     0.046      0.832 f
  CREATE_ACT/addr_calc_inst/n12 (net)           2        0.003               0.000      0.832 f
  CREATE_ACT/addr_calc_inst/U169/ZN (OAI21D1)                      0.056     0.045      0.877 r
  CREATE_ACT/addr_calc_inst/n7 (net)            1        0.002               0.000      0.877 r
  CREATE_ACT/addr_calc_inst/U170/Z (CKXOR2D1)                      0.031     0.076      0.953 r
  CREATE_ACT/addr_calc_inst/N119 (net)          1        0.001               0.000      0.953 r
  CREATE_ACT/addr_calc_inst/addr1_x_reg_8_/D (DFQD1)               0.031     0.000      0.953 r
  data arrival time                                                                     0.953

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr1_x_reg_8_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.953
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.016


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.047     0.124      0.124 r
  MLP/n_beats[3] (net)                          7        0.009               0.000      0.124 r
  MLP/U148/ZN (INVD2)                                              0.033     0.033      0.157 f
  MLP/n13 (net)                                 8        0.010               0.000      0.157 f
  MLP/U6/ZN (CKND2D1)                                              0.097     0.062      0.219 r
  MLP/n489 (net)                                8        0.007               0.000      0.219 r
  MLP/U179/ZN (NR2D1)                                              0.054     0.055      0.274 f
  MLP/n1161 (net)                               8        0.007               0.000      0.274 f
  MLP/U1277/ZN (INVD1)                                             0.058     0.047      0.321 r
  MLP/n924 (net)                                7        0.006               0.000      0.321 r
  MLP/U181/ZN (ND2D1)                                              0.060     0.053      0.374 f
  MLP/n1137 (net)                               5        0.005               0.000      0.374 f
  MLP/U1337/ZN (NR2XD0)                                            0.130     0.088      0.463 r
  MLP/n1228 (net)                               8        0.007               0.000      0.463 r
  MLP/U279/ZN (ND3D0)                                              0.092     0.085      0.548 f
  MLP/n1273 (net)                               2        0.002               0.000      0.548 f
  MLP/U288/Z (OR4D0)                                               0.072     0.169      0.717 f
  MLP/n1193 (net)                               2        0.002               0.000      0.717 f
  MLP/U1392/ZN (CKND2D1)                                           0.044     0.041      0.757 r
  MLP/n882 (net)                                2        0.002               0.000      0.757 r
  MLP/U1393/ZN (CKND2D1)                                           0.044     0.036      0.794 f
  MLP/n1195 (net)                               3        0.003               0.000      0.794 f
  MLP/U782/ZN (OAI21D0)                                            0.095     0.071      0.865 r
  MLP/n1204 (net)                               1        0.002               0.000      0.865 r
  MLP/U1464/Z (CKXOR2D1)                                           0.031     0.087      0.952 r
  MLP/N4591 (net)                               1        0.001               0.000      0.952 r
  MLP/fc1_pol_mul_reg_0__6__2_/D (DFQD1)                           0.031     0.000      0.952 r
  data arrival time                                                                     0.952

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__6__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.952
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.016


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.040     0.121      0.121 r
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.121 r
  MLP/U25/ZN (INVD0)                                               0.057     0.046      0.167 f
  MLP/n432 (net)                                3        0.005               0.000      0.167 f
  MLP/U1000/ZN (NR2D3)                                             0.104     0.078      0.245 r
  MLP/n1388 (net)                              15        0.015               0.000      0.245 r
  MLP/U164/ZN (ND3D0)                                              0.107     0.091      0.336 f
  MLP/n61 (net)                                 2        0.002               0.000      0.336 f
  MLP/U1047/ZN (ND2D1)                                             0.047     0.044      0.380 r
  MLP/n62 (net)                                 1        0.002               0.000      0.380 r
  MLP/U912/ZN (NR2D2)                                              0.055     0.043      0.423 f
  MLP/N3308 (net)                              17        0.017               0.000      0.423 f
  MLP/U491/ZN (NR2D1)                                              0.196     0.124      0.547 r
  MLP/n1347 (net)                              14        0.010               0.000      0.547 r
  MLP/U1350/ZN (INVD1)                                             0.076     0.074      0.621 f
  MLP/n1298 (net)                              10        0.007               0.000      0.621 f
  MLP/U360/ZN (NR2D0)                                              0.082     0.071      0.692 r
  MLP/n742 (net)                                2        0.002               0.000      0.692 r
  MLP/U362/ZN (CKND2D0)                                            0.062     0.060      0.752 f
  MLP/n1354 (net)                               3        0.002               0.000      0.752 f
  MLP/U363/ZN (CKND2D0)                                            0.059     0.051      0.803 r
  MLP/n1353 (net)                               2        0.002               0.000      0.803 r
  MLP/U713/ZN (CKND2D0)                                            0.035     0.037      0.840 f
  MLP/n1350 (net)                               1        0.001               0.000      0.840 f
  MLP/U711/Z (XOR3D0)                                              0.041     0.110      0.950 r
  MLP/N5320 (net)                               1        0.001               0.000      0.950 r
  MLP/fc1_pol_mul_reg_1__9__3_/D (DFQD1)                           0.041     0.000      0.950 r
  data arrival time                                                                     0.950

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__9__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.950
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.016


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.036     0.130      0.130 f
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.130 f
  MLP/U25/ZN (INVD0)                                               0.092     0.062      0.192 r
  MLP/n432 (net)                                3        0.005               0.000      0.192 r
  MLP/U1000/ZN (NR2D3)                                             0.044     0.046      0.238 f
  MLP/n1388 (net)                              15        0.015               0.000      0.238 f
  MLP/U1002/ZN (ND2D1)                                             0.028     0.028      0.266 r
  MLP/n475 (net)                                2        0.002               0.000      0.266 r
  MLP/U316/ZN (NR2D0)                                              0.048     0.036      0.302 f
  MLP/n863 (net)                                4        0.004               0.000      0.302 f
  MLP/U559/ZN (INVD0)                                              0.057     0.047      0.349 r
  MLP/n642 (net)                                3        0.003               0.000      0.349 r
  MLP/U1003/ZN (CKND2D1)                                           0.032     0.032      0.380 f
  MLP/n15 (net)                                 1        0.001               0.000      0.380 f
  MLP/U226/ZN (NR2D1)                                              0.120     0.081      0.461 r
  MLP/n536 (net)                                7        0.006               0.000      0.461 r
  MLP/U1286/ZN (CKND2D1)                                           0.046     0.043      0.504 f
  MLP/n769 (net)                                2        0.002               0.000      0.504 f
  MLP/U314/ZN (INVD0)                                              0.045     0.040      0.544 r
  MLP/n809 (net)                                2        0.002               0.000      0.544 r
  MLP/U157/ZN (ND3D1)                                              0.059     0.048      0.593 f
  MLP/n874 (net)                                2        0.002               0.000      0.593 f
  MLP/U1377/ZN (NR2D1)                                             0.061     0.048      0.641 r
  MLP/n935 (net)                                2        0.002               0.000      0.641 r
  MLP/U1378/ZN (NR2D1)                                             0.039     0.025      0.666 f
  MLP/n816 (net)                                2        0.002               0.000      0.666 f
  MLP/U24/ZN (NR2D0)                                               0.125     0.084      0.750 r
  MLP/n1102 (net)                               3        0.003               0.000      0.750 r
  MLP/U1407/ZN (NR2D1)                                             0.037     0.034      0.784 f
  MLP/n1101 (net)                               2        0.002               0.000      0.784 f
  MLP/U850/ZN (NR2D0)                                              0.061     0.048      0.832 r
  MLP/n937 (net)                                1        0.001               0.000      0.832 r
  MLP/U848/ZN (XNR3D0)                                             0.041     0.117      0.949 r
  MLP/N3935 (net)                               1        0.001               0.000      0.949 r
  MLP/fc1_pol_mul_reg_0__3__3_/D (DFQD1)                           0.041     0.000      0.949 r
  data arrival time                                                                     0.949

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__3__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.949
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.036     0.142      0.142 f
  MLP/n_beats[3] (net)                          7        0.008               0.000      0.142 f
  MLP/U148/ZN (INVD2)                                              0.051     0.039      0.181 r
  MLP/n13 (net)                                 8        0.011               0.000      0.181 r
  MLP/U5/ZN (NR2D2)                                                0.025     0.026      0.207 f
  MLP/n49 (net)                                 5        0.005               0.000      0.207 f
  MLP/U1024/ZN (CKND2D1)                                           0.044     0.031      0.239 r
  MLP/n69 (net)                                 3        0.002               0.000      0.239 r
  MLP/U11/ZN (NR2D0)                                               0.057     0.046      0.285 f
  MLP/n1229 (net)                               5        0.005               0.000      0.285 f
  MLP/U13/ZN (NR2D0)                                               0.201     0.130      0.415 r
  MLP/n1178 (net)                               6        0.005               0.000      0.415 r
  MLP/U270/ZN (CKND2D0)                                            0.093     0.090      0.505 f
  MLP/n858 (net)                                3        0.003               0.000      0.505 f
  MLP/U543/ZN (INVD0)                                              0.049     0.048      0.553 r
  MLP/n1023 (net)                               2        0.002               0.000      0.553 r
  MLP/U598/ZN (ND4D0)                                              0.081     0.070      0.623 f
  MLP/n450 (net)                                1        0.001               0.000      0.623 f
  MLP/U597/ZN (NR2D0)                                              0.099     0.082      0.705 r
  MLP/n680 (net)                                2        0.002               0.000      0.705 r
  MLP/U1351/ZN (NR2D1)                                             0.033     0.033      0.738 f
  MLP/n684 (net)                                2        0.002               0.000      0.738 f
  MLP/U103/ZN (CKND2D1)                                            0.048     0.036      0.773 r
  MLP/n1281 (net)                               3        0.003               0.000      0.773 r
  MLP/U94/ZN (CKND2D1)                                             0.031     0.031      0.804 f
  MLP/n1280 (net)                               2        0.002               0.000      0.804 f
  MLP/U976/ZN (CKND2D0)                                            0.041     0.032      0.837 r
  MLP/n1277 (net)                               1        0.001               0.000      0.837 r
  MLP/U754/Z (XOR3D0)                                              0.041     0.111      0.948 r
  MLP/N4882 (net)                               1        0.001               0.000      0.948 r
  MLP/fc1_pol_mul_reg_1__7__3_/D (DFQD1)                           0.041     0.000      0.948 r
  data arrival time                                                                     0.948

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__7__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.948
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: CREATE_ACT/addr_port1_y_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_2_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_2_/Q (DFXQD4)                        0.027     0.118      0.118 r
  CREATE_ACT/addr_port1_y[2] (net)              2        0.006               0.000      0.118 r
  CREATE_ACT/addr_port1_y[2] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.118 r
  addr_port1_y[2] (net)                                  0.006               0.000      0.118 r
  U85/Z (CKBD4)                                                    0.033     0.045      0.162 r
  n69 (net)                                     4        0.012               0.000      0.162 r
  U145/S (HA1D1)                                                   0.028     0.076      0.238 f
  n63 (net)                                     2        0.002               0.000      0.238 f
  U122/ZN (NR2D0)                                                  0.099     0.067      0.305 r
  n308 (net)                                    2        0.002               0.000      0.305 r
  U90/ZN (OAI21D1)                                                 0.047     0.047      0.352 f
  n301 (net)                                    2        0.002               0.000      0.352 f
  U23/ZN (AOI21D1)                                                 0.091     0.065      0.417 r
  n283 (net)                                    2        0.003               0.000      0.417 r
  U103/ZN (OAI21D2)                                                0.053     0.053      0.470 f
  n297 (net)                                    2        0.005               0.000      0.470 f
  U233/ZN (AOI21D4)                                                0.057     0.043      0.513 r
  n293 (net)                                    2        0.005               0.000      0.513 r
  U236/ZN (OAI21D4)                                                0.030     0.027      0.540 f
  n250 (net)                                    2        0.002               0.000      0.540 f
  U29/ZN (INVD0)                                                   0.062     0.045      0.585 r
  n289 (net)                                    2        0.003               0.000      0.585 r
  U333/Z (XOR2D2)                                                  0.160     0.197      0.782 f
  addr_port1[8] (net)                           1        0.050               0.000      0.782 f
  addr_port1[8] (out)                                              0.160     0.000      0.782 f
  data arrival time                                                                     0.782

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.782
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.036     0.142      0.142 f
  MLP/n_beats[3] (net)                          7        0.008               0.000      0.142 f
  MLP/U148/ZN (INVD2)                                              0.051     0.039      0.181 r
  MLP/n13 (net)                                 8        0.011               0.000      0.181 r
  MLP/U5/ZN (NR2D2)                                                0.025     0.026      0.207 f
  MLP/n49 (net)                                 5        0.005               0.000      0.207 f
  MLP/U1024/ZN (CKND2D1)                                           0.044     0.031      0.239 r
  MLP/n69 (net)                                 3        0.002               0.000      0.239 r
  MLP/U11/ZN (NR2D0)                                               0.057     0.046      0.285 f
  MLP/n1229 (net)                               5        0.005               0.000      0.285 f
  MLP/U13/ZN (NR2D0)                                               0.201     0.130      0.415 r
  MLP/n1178 (net)                               6        0.005               0.000      0.415 r
  MLP/U247/ZN (CKND2D0)                                            0.096     0.093      0.508 f
  MLP/n1213 (net)                               3        0.003               0.000      0.508 f
  MLP/U1027/ZN (NR3D0)                                             0.066     0.055      0.562 r
  MLP/n38 (net)                                 1        0.001               0.000      0.562 r
  MLP/U115/Z (AN4D0)                                               0.061     0.121      0.683 r
  MLP/n55 (net)                                 2        0.002               0.000      0.683 r
  MLP/U374/Z (OR2D0)                                               0.029     0.050      0.734 r
  MLP/n8 (net)                                  1        0.001               0.000      0.734 r
  MLP/U48/Z (CKXOR2D0)                                             0.045     0.121      0.855 f
  MLP/n57 (net)                                 1        0.001               0.000      0.855 f
  MLP/U1044/Z (CKXOR2D1)                                           0.031     0.095      0.950 r
  MLP/N5249 (net)                               1        0.001               0.000      0.950 r
  MLP/fc1_pol_mul_reg_0__9__3_/D (DFQD1)                           0.031     0.000      0.950 r
  data arrival time                                                                     0.950

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__9__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.950
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: CREATE_ACT/addr_port2_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_3_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_3_/Q (DFQD4)                         0.036     0.130      0.130 f
  CREATE_ACT/addr_port2_y[3] (net)              6        0.012               0.000      0.130 f
  CREATE_ACT/addr_port2_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.130 f
  addr_port2_y[3] (net)                                  0.012               0.000      0.130 f
  U266/ZN (XNR3D2)                                                 0.042     0.184      0.315 f
  n171 (net)                                    1        0.002               0.000      0.315 f
  U59/S (FA1D1)                                                    0.038     0.147      0.462 f
  n164 (net)                                    2        0.003               0.000      0.462 f
  U51/ZN (NR2D2)                                                   0.071     0.051      0.513 r
  n356 (net)                                    3        0.006               0.000      0.513 r
  U177/ZN (INVD0)                                                  0.026     0.029      0.542 f
  n358 (net)                                    1        0.001               0.000      0.542 f
  U209/ZN (CKND2D0)                                                0.062     0.042      0.584 r
  n360 (net)                                    1        0.002               0.000      0.584 r
  U357/Z (XOR2D2)                                                  0.160     0.197      0.781 f
  addr_port2[7] (net)                           1        0.050               0.000      0.781 f
  addr_port2[7] (out)                                              0.160     0.000      0.781 f
  data arrival time                                                                     0.781

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.781
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.019


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.036     0.142      0.142 f
  MLP/n_beats[3] (net)                          7        0.008               0.000      0.142 f
  MLP/U148/ZN (INVD2)                                              0.051     0.039      0.181 r
  MLP/n13 (net)                                 8        0.011               0.000      0.181 r
  MLP/U5/ZN (NR2D2)                                                0.025     0.026      0.207 f
  MLP/n49 (net)                                 5        0.005               0.000      0.207 f
  MLP/U1024/ZN (CKND2D1)                                           0.044     0.031      0.239 r
  MLP/n69 (net)                                 3        0.002               0.000      0.239 r
  MLP/U11/ZN (NR2D0)                                               0.057     0.046      0.285 f
  MLP/n1229 (net)                               5        0.005               0.000      0.285 f
  MLP/U13/ZN (NR2D0)                                               0.201     0.130      0.415 r
  MLP/n1178 (net)                               6        0.005               0.000      0.415 r
  MLP/U270/ZN (CKND2D0)                                            0.093     0.090      0.505 f
  MLP/n858 (net)                                3        0.003               0.000      0.505 f
  MLP/U543/ZN (INVD0)                                              0.049     0.048      0.553 r
  MLP/n1023 (net)                               2        0.002               0.000      0.553 r
  MLP/U598/ZN (ND4D0)                                              0.081     0.070      0.623 f
  MLP/n450 (net)                                1        0.001               0.000      0.623 f
  MLP/U597/ZN (NR2D0)                                              0.099     0.082      0.705 r
  MLP/n680 (net)                                2        0.002               0.000      0.705 r
  MLP/U1351/ZN (NR2D1)                                             0.033     0.033      0.738 f
  MLP/n684 (net)                                2        0.002               0.000      0.738 f
  MLP/U103/ZN (CKND2D1)                                            0.048     0.036      0.773 r
  MLP/n1281 (net)                               3        0.003               0.000      0.773 r
  MLP/U94/ZN (CKND2D1)                                             0.031     0.031      0.804 f
  MLP/n1280 (net)                               2        0.002               0.000      0.804 f
  MLP/U753/ZN (OAI21D0)                                            0.092     0.042      0.846 r
  MLP/n1284 (net)                               1        0.002               0.000      0.846 r
  MLP/U30/Z (CKXOR2D0)                                             0.042     0.100      0.946 r
  MLP/N4881 (net)                               1        0.001               0.000      0.946 r
  MLP/fc1_pol_mul_reg_1__7__2_/D (DFQD1)                           0.042     0.000      0.946 r
  data arrival time                                                                     0.946

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__7__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.946
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.047     0.124      0.124 r
  MLP/n_beats[3] (net)                          7        0.009               0.000      0.124 r
  MLP/U148/ZN (INVD2)                                              0.033     0.033      0.157 f
  MLP/n13 (net)                                 8        0.010               0.000      0.157 f
  MLP/U6/ZN (CKND2D1)                                              0.097     0.062      0.219 r
  MLP/n489 (net)                                8        0.007               0.000      0.219 r
  MLP/U79/ZN (INVD1)                                               0.038     0.039      0.258 f
  MLP/n424 (net)                                4        0.004               0.000      0.258 f
  MLP/U74/ZN (CKND2D1)                                             0.071     0.052      0.310 r
  MLP/n879 (net)                                6        0.005               0.000      0.310 r
  MLP/U19/ZN (CKND2D0)                                             0.090     0.074      0.384 f
  MLP/n672 (net)                                4        0.004               0.000      0.384 f
  MLP/U1283/ZN (NR2D1)                                             0.125     0.093      0.478 r
  MLP/n1337 (net)                               8        0.006               0.000      0.478 r
  MLP/U198/ZN (INVD0)                                              0.054     0.056      0.534 f
  MLP/n610 (net)                                3        0.003               0.000      0.534 f
  MLP/U1339/ZN (NR3D0)                                             0.061     0.059      0.593 r
  MLP/n612 (net)                                1        0.001               0.000      0.593 r
  MLP/U613/ZN (ND4D0)                                              0.117     0.088      0.681 f
  MLP/n855 (net)                                2        0.002               0.000      0.681 f
  MLP/U246/ZN (CKND2D0)                                            0.062     0.063      0.745 r
  MLP/n856 (net)                                2        0.002               0.000      0.745 r
  MLP/U23/ZN (NR2D0)                                               0.041     0.041      0.785 f
  MLP/n1207 (net)                               3        0.002               0.000      0.785 f
  MLP/U17/ZN (NR2D0)                                               0.057     0.047      0.832 r
  MLP/n1206 (net)                               1        0.001               0.000      0.832 r
  MLP/U977/ZN (AOI21D0)                                            0.061     0.039      0.871 f
  MLP/n1216 (net)                               1        0.002               0.000      0.871 f
  MLP/U1468/Z (CKXOR2D1)                                           0.032     0.077      0.948 r
  MLP/N4662 (net)                               1        0.001               0.000      0.948 r
  MLP/fc1_pol_mul_reg_1__6__2_/D (DFQD1)                           0.032     0.000      0.948 r
  data arrival time                                                                     0.948

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__6__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.948
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: CREATE_ACT/addr_port1_y_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_6_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_6_/Q (DFXQD4)                        0.021     0.116      0.116 f
  CREATE_ACT/addr_port1_y[6] (net)              3        0.005               0.000      0.116 f
  CREATE_ACT/addr_port1_y[6] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.116 f
  addr_port1_y[6] (net)                                  0.005               0.000      0.116 f
  U146/CO (FA1D0)                                                  0.037     0.161      0.277 f
  n36 (net)                                     1        0.001               0.000      0.277 f
  U130/S (FA1D0)                                                   0.057     0.116      0.393 r
  n38 (net)                                     1        0.002               0.000      0.393 r
  U213/S (FA1D4)                                                   0.046     0.110      0.503 f
  n95 (net)                                     2        0.005               0.000      0.503 f
  U73/ZN (NR2D3)                                                   0.051     0.042      0.545 r
  n257 (net)                                    3        0.005               0.000      0.545 r
  U192/ZN (INVD0)                                                  0.024     0.028      0.572 f
  n259 (net)                                    1        0.001               0.000      0.572 f
  U322/ZN (CKND2D1)                                                0.054     0.037      0.609 r
  n260 (net)                                    1        0.003               0.000      0.609 r
  U323/Z (CKXOR2D4)                                                0.099     0.170      0.778 f
  addr_port1[10] (net)                          1        0.050               0.000      0.778 f
  addr_port1[10] (out)                                             0.099     0.000      0.778 f
  data arrival time                                                                     0.778

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.778
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.022


  Startpoint: CREATE_ACT/addr_port1_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_3_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_3_/Q (DFXQD4)                        0.034     0.123      0.123 r
  CREATE_ACT/addr_port1_y[3] (net)              5        0.010               0.000      0.123 r
  CREATE_ACT/addr_port1_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.123 r
  addr_port1_y[3] (net)                                  0.010               0.000      0.123 r
  U27/Z (CKBD1)                                                    0.025     0.040      0.163 r
  n22 (net)                                     1        0.002               0.000      0.163 r
  U224/CO (HA1D0)                                                  0.057     0.073      0.236 r
  n72 (net)                                     1        0.002               0.000      0.236 r
  U53/S (FA1D1)                                                    0.038     0.151      0.388 f
  n68 (net)                                     2        0.003               0.000      0.388 f
  U157/ZN (NR2D2)                                                  0.045     0.037      0.424 r
  n280 (net)                                    2        0.003               0.000      0.424 r
  U187/ZN (INVD0)                                                  0.020     0.024      0.448 f
  n282 (net)                                    1        0.001               0.000      0.448 f
  U186/ZN (CKND2D0)                                                0.058     0.039      0.487 r
  n284 (net)                                    1        0.002               0.000      0.487 r
  U185/Z (CKXOR2D1)                                                0.427     0.291      0.778 r
  addr_port1[5] (net)                           1        0.050               0.000      0.778 r
  addr_port1[5] (out)                                              0.427     0.000      0.778 r
  data arrival time                                                                     0.778

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.778
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.022


  Startpoint: CREATE_ACT/addr_port1_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_3_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_3_/Q (DFXQD4)                        0.034     0.123      0.123 r
  CREATE_ACT/addr_port1_y[3] (net)              5        0.010               0.000      0.123 r
  CREATE_ACT/addr_port1_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.123 r
  addr_port1_y[3] (net)                                  0.010               0.000      0.123 r
  U27/Z (CKBD1)                                                    0.025     0.040      0.163 r
  n22 (net)                                     1        0.002               0.000      0.163 r
  U224/CO (HA1D0)                                                  0.057     0.073      0.236 r
  n72 (net)                                     1        0.002               0.000      0.236 r
  U53/S (FA1D1)                                                    0.046     0.149      0.386 r
  n68 (net)                                     2        0.003               0.000      0.386 r
  U22/ZN (ND2D1)                                                   0.042     0.039      0.424 f
  n281 (net)                                    2        0.003               0.000      0.424 f
  U103/ZN (OAI21D2)                                                0.074     0.040      0.464 r
  n297 (net)                                    2        0.005               0.000      0.464 r
  U233/ZN (AOI21D4)                                                0.036     0.037      0.501 f
  n293 (net)                                    2        0.005               0.000      0.501 f
  U236/ZN (OAI21D4)                                                0.034     0.031      0.532 r
  n250 (net)                                    2        0.002               0.000      0.532 r
  U29/ZN (INVD0)                                                   0.039     0.034      0.566 f
  n289 (net)                                    2        0.003               0.000      0.566 f
  U318/ZN (OAI21D1)                                                0.078     0.055      0.621 r
  n256 (net)                                    1        0.003               0.000      0.621 r
  U321/ZN (XNR2D4)                                                 0.122     0.157      0.778 r
  addr_port1[9] (net)                           1        0.050               0.000      0.778 r
  addr_port1[9] (out)                                              0.122     0.000      0.778 r
  data arrival time                                                                     0.778

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.778
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.022


  Startpoint: MLP/FC2_MAG/tree_reg_0__4__0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/FC2_MAG/tree_reg_0__4__0__2_/CP (DFQD1)                      0.000     0.000      0.000 r
  MLP/FC2_MAG/tree_reg_0__4__0__2_/Q (DFQD1)                       0.046     0.118      0.118 r
  MLP/FC2_MAG/y[2] (net)                        5        0.004               0.000      0.118 r
  MLP/FC2_MAG/y[2] (matvec_mul_R1_C11_W_X4_W_K4)                             0.000      0.118 r
  MLP/fc2_out[2] (net)                                   0.004               0.000      0.118 r
  MLP/U21/ZN (INVD0)                                               0.058     0.048      0.167 f
  MLP/n686 (net)                                6        0.005               0.000      0.167 f
  MLP/U20/ZN (NR2D0)                                               0.181     0.122      0.288 r
  MLP/n752 (net)                                6        0.004               0.000      0.288 r
  MLP/U342/ZN (NR2D0)                                              0.066     0.066      0.355 f
  MLP/n845 (net)                                3        0.002               0.000      0.355 f
  MLP/U332/ZN (INVD0)                                              0.044     0.043      0.397 r
  MLP/n1362 (net)                               2        0.002               0.000      0.397 r
  MLP/U668/ZN (AOI22D0)                                            0.061     0.051      0.449 f
  MLP/n850 (net)                                1        0.001               0.000      0.449 f
  MLP/U667/ZN (OAI211D0)                                           0.086     0.047      0.496 r
  MLP/out[5] (net)                              1        0.001               0.000      0.496 r
  MLP/out[5] (mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16)                       0.000      0.496 r
  n438 (net)                                             0.001               0.000      0.496 r
  U372/Z (BUFFD1)                                                  0.443     0.277      0.773 r
  out[5] (net)                                  1        0.050               0.000      0.773 r
  out[5] (out)                                                     0.443     0.000      0.773 r
  data arrival time                                                                     0.773

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.773
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.027


  Startpoint: MLP/n_beats_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_1_/CP (DFD1)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_1_/Q (DFD1)                                      0.076     0.144      0.144 r
  MLP/n_beats[1] (net)                          7        0.008               0.000      0.144 r
  MLP/U162/ZN (NR2D1)                                              0.033     0.035      0.180 f
  MLP/n27 (net)                                 4        0.003               0.000      0.180 f
  MLP/U165/ZN (INVD0)                                              0.038     0.033      0.212 r
  MLP/n32 (net)                                 2        0.002               0.000      0.212 r
  MLP/U16/ZN (NR2D0)                                               0.047     0.039      0.251 f
  MLP/n524 (net)                                4        0.004               0.000      0.251 f
  MLP/U915/ZN (INVD0)                                              0.101     0.070      0.321 r
  MLP/n977 (net)                                6        0.005               0.000      0.321 r
  MLP/U1008/ZN (CKND2D1)                                           0.073     0.068      0.389 f
  MLP/n1032 (net)                               5        0.006               0.000      0.389 f
  MLP/U1011/ZN (NR2D2)                                             0.076     0.061      0.450 r
  MLP/n1084 (net)                               8        0.007               0.000      0.450 r
  MLP/U114/ZN (ND3D1)                                              0.056     0.056      0.507 f
  MLP/n823 (net)                                2        0.002               0.000      0.507 f
  MLP/U603/ZN (IND3D0)                                             0.098     0.108      0.614 f
  MLP/n859 (net)                                2        0.002               0.000      0.614 f
  MLP/U1389/ZN (CKND2D1)                                           0.049     0.048      0.663 r
  MLP/n860 (net)                                2        0.002               0.000      0.663 r
  MLP/U99/ZN (NR2D1)                                               0.036     0.026      0.689 f
  MLP/n1239 (net)                               3        0.002               0.000      0.689 f
  MLP/U396/ZN (NR2D0)                                              0.092     0.065      0.753 r
  MLP/n1238 (net)                               2        0.002               0.000      0.753 r
  MLP/U93/ZN (NR2XD0)                                              0.051     0.050      0.803 f
  MLP/n1226 (net)                               2        0.002               0.000      0.803 f
  MLP/U762/ZN (XNR2D0)                                             0.037     0.083      0.887 f
  MLP/n1236 (net)                               1        0.001               0.000      0.887 f
  MLP/U1473/ZN (MUX2ND0)                                           0.066     0.045      0.932 r
  MLP/N4811 (net)                               1        0.001               0.000      0.932 r
  MLP/fc1_pol_mul_reg_0__7__3_/D (DFQD1)                           0.066     0.000      0.932 r
  data arrival time                                                                     0.932

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__7__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.040      0.960
  data required time                                                                    0.960
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.960
  data arrival time                                                                    -0.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.028


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.040     0.121      0.121 r
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.121 r
  MLP/U25/ZN (INVD0)                                               0.057     0.046      0.167 f
  MLP/n432 (net)                                3        0.005               0.000      0.167 f
  MLP/U1000/ZN (NR2D3)                                             0.104     0.078      0.245 r
  MLP/n1388 (net)                              15        0.015               0.000      0.245 r
  MLP/U164/ZN (ND3D0)                                              0.107     0.091      0.336 f
  MLP/n61 (net)                                 2        0.002               0.000      0.336 f
  MLP/U1047/ZN (ND2D1)                                             0.047     0.044      0.380 r
  MLP/n62 (net)                                 1        0.002               0.000      0.380 r
  MLP/U912/ZN (NR2D2)                                              0.055     0.043      0.423 f
  MLP/N3308 (net)                              17        0.017               0.000      0.423 f
  MLP/U491/ZN (NR2D1)                                              0.196     0.124      0.547 r
  MLP/n1347 (net)                              14        0.010               0.000      0.547 r
  MLP/U1350/ZN (INVD1)                                             0.076     0.074      0.621 f
  MLP/n1298 (net)                              10        0.007               0.000      0.621 f
  MLP/U360/ZN (NR2D0)                                              0.082     0.071      0.692 r
  MLP/n742 (net)                                2        0.002               0.000      0.692 r
  MLP/U362/ZN (CKND2D0)                                            0.062     0.060      0.752 f
  MLP/n1354 (net)                               3        0.002               0.000      0.752 f
  MLP/U363/ZN (CKND2D0)                                            0.059     0.051      0.803 r
  MLP/n1353 (net)                               2        0.002               0.000      0.803 r
  MLP/U710/ZN (OAI21D0)                                            0.059     0.060      0.863 f
  MLP/n1357 (net)                               1        0.002               0.000      0.863 f
  MLP/U1490/Z (CKXOR2D1)                                           0.031     0.077      0.940 r
  MLP/N5319 (net)                               1        0.001               0.000      0.940 r
  MLP/fc1_pol_mul_reg_1__9__2_/D (DFQD1)                           0.031     0.000      0.940 r
  data arrival time                                                                     0.940

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__9__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.940
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.028


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.040     0.121      0.121 r
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.121 r
  MLP/U25/ZN (INVD0)                                               0.057     0.046      0.167 f
  MLP/n432 (net)                                3        0.005               0.000      0.167 f
  MLP/U1000/ZN (NR2D3)                                             0.104     0.078      0.245 r
  MLP/n1388 (net)                              15        0.015               0.000      0.245 r
  MLP/U164/ZN (ND3D0)                                              0.107     0.091      0.336 f
  MLP/n61 (net)                                 2        0.002               0.000      0.336 f
  MLP/U1047/ZN (ND2D1)                                             0.047     0.044      0.380 r
  MLP/n62 (net)                                 1        0.002               0.000      0.380 r
  MLP/U912/ZN (NR2D2)                                              0.055     0.043      0.423 f
  MLP/N3308 (net)                              17        0.017               0.000      0.423 f
  MLP/U491/ZN (NR2D1)                                              0.196     0.124      0.547 r
  MLP/n1347 (net)                              14        0.010               0.000      0.547 r
  MLP/U1350/ZN (INVD1)                                             0.076     0.074      0.621 f
  MLP/n1298 (net)                              10        0.007               0.000      0.621 f
  MLP/U490/ZN (NR2D0)                                              0.082     0.071      0.692 r
  MLP/n715 (net)                                2        0.002               0.000      0.692 r
  MLP/U983/ZN (CKND2D0)                                            0.067     0.063      0.755 f
  MLP/n1069 (net)                               3        0.003               0.000      0.755 f
  MLP/U35/ZN (CKND2D1)                                             0.041     0.039      0.794 r
  MLP/n1068 (net)                               2        0.002               0.000      0.794 r
  MLP/U899/ZN (CKND2D0)                                            0.034     0.033      0.827 f
  MLP/n920 (net)                                1        0.001               0.000      0.827 f
  MLP/U896/ZN (XNR3D0)                                             0.041     0.110      0.936 r
  MLP/N3348 (net)                               1        0.001               0.000      0.936 r
  MLP/fc1_pol_mul_reg_1__0__3_/D (DFQD1)                           0.041     0.000      0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__0__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.030


  Startpoint: MLP/n_beats_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_0_/CP (DFD2)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_0_/Q (DFD2)                                      0.038     0.147      0.147 f
  MLP/n_beats[0] (net)                         12        0.010               0.000      0.147 f
  MLP/U1028/ZN (NR2XD0)                                            0.065     0.051      0.198 r
  MLP/n47 (net)                                 3        0.003               0.000      0.198 r
  MLP/U82/ZN (ND2D0)                                               0.066     0.059      0.257 f
  MLP/n467 (net)                                3        0.002               0.000      0.257 f
  MLP/U10/ZN (NR2D0)                                               0.194     0.128      0.385 r
  MLP/n1077 (net)                               5        0.005               0.000      0.385 r
  MLP/U1029/ZN (INVD1)                                             0.057     0.049      0.435 f
  MLP/n538 (net)                                4        0.003               0.000      0.435 f
  MLP/U72/ZN (ND2D0)                                               0.059     0.045      0.480 r
  MLP/n474 (net)                                2        0.002               0.000      0.480 r
  MLP/U1298/ZN (INVD1)                                             0.037     0.037      0.517 f
  MLP/n1291 (net)                               6        0.005               0.000      0.517 f
  MLP/U136/ZN (CKND2D1)                                            0.069     0.047      0.564 r
  MLP/n1158 (net)                               5        0.004               0.000      0.564 r
  MLP/U130/ZN (NR2XD0)                                             0.050     0.047      0.611 f
  MLP/n1110 (net)                               4        0.003               0.000      0.611 f
  MLP/U660/ZN (CKND2D0)                                            0.052     0.044      0.655 r
  MLP/n893 (net)                                2        0.001               0.000      0.655 r
  MLP/U1384/Z (CKAN2D1)                                            0.033     0.064      0.719 r
  MLP/n838 (net)                                2        0.002               0.000      0.719 r
  MLP/U1386/ZN (CKND2D1)                                           0.038     0.035      0.754 f
  MLP/n1040 (net)                               3        0.003               0.000      0.754 f
  MLP/U1422/ZN (CKND2D1)                                           0.040     0.033      0.787 r
  MLP/n1039 (net)                               2        0.002               0.000      0.787 r
  MLP/U903/ZN (OAI21D0)                                            0.056     0.054      0.841 f
  MLP/n1043 (net)                               1        0.002               0.000      0.841 f
  MLP/U28/Z (CKXOR2D0)                                             0.042     0.089      0.931 r
  MLP/N3276 (net)                               1        0.001               0.000      0.931 r
  MLP/fc1_pol_mul_reg_0__0__2_/D (DFQD1)                           0.042     0.000      0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__0__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.035


  Startpoint: MLP/n_beats_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_0__7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_1_/CP (DFD1)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_1_/QN (DFD1)                                     0.095     0.196      0.196 r
  MLP/n1375 (net)                              10        0.010               0.000      0.196 r
  MLP/U90/ZN (ND2D1)                                               0.054     0.054      0.250 f
  MLP/n473 (net)                                4        0.003               0.000      0.250 f
  MLP/U557/ZN (NR2D0)                                              0.057     0.052      0.302 r
  MLP/n873 (net)                                1        0.001               0.000      0.302 r
  MLP/U26/ZN (INVD0)                                               0.045     0.043      0.346 f
  MLP/n6 (net)                                  4        0.003               0.000      0.346 f
  MLP/U12/ZN (INVD0)                                               0.118     0.078      0.424 r
  MLP/n5 (net)                                  7        0.006               0.000      0.424 r
  MLP/U1272/ZN (NR2D1)                                             0.043     0.041      0.465 f
  MLP/n958 (net)                                4        0.003               0.000      0.465 f
  MLP/U919/ZN (INVD0)                                              0.031     0.031      0.496 r
  MLP/n959 (net)                                1        0.001               0.000      0.496 r
  MLP/U1410/ZN (NR4D0)                                             0.062     0.028      0.524 f
  MLP/n960 (net)                                1        0.001               0.000      0.524 f
  MLP/U1411/ZN (IND3D1)                                            0.031     0.030      0.555 r
  MLP/n963 (net)                                1        0.001               0.000      0.555 r
  MLP/U1412/ZN (INVD0)                                             0.018     0.020      0.575 f
  MLP/n964 (net)                                1        0.001               0.000      0.575 f
  MLP/U608/ZN (NR2D0)                                              0.089     0.059      0.634 r
  MLP/n967 (net)                                1        0.002               0.000      0.634 r
  MLP/U606/ZN (XNR2D0)                                             0.041     0.097      0.731 f
  MLP/n970 (net)                                2        0.002               0.000      0.731 f
  MLP/U610/Z (OR2D0)                                               0.029     0.071      0.802 f
  MLP/n972 (net)                                1        0.001               0.000      0.802 f
  MLP/U767/ZN (CKND2D0)                                            0.058     0.041      0.843 r
  MLP/n975 (net)                                1        0.002               0.000      0.843 r
  MLP/U765/ZN (XNR2D0)                                             0.038     0.088      0.931 r
  MLP/N4774 (net)                               1        0.001               0.000      0.931 r
  MLP/fc1_mag_mul_reg_0__7__3_/D (DFQD1)                           0.038     0.000      0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_0__7__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.035


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr2_y_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U90/Z (CKMUX2D1)                                      0.049     0.107      0.430 f
  CREATE_ACT/input_addr_addr_calc_y[0] (net)     5       0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (net)        0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/U39/ZN (ND2D1)                         0.057     0.047      0.477 r
  CREATE_ACT/addr_calc_inst/n123 (net)          5        0.005               0.000      0.477 r
  CREATE_ACT/addr_calc_inst/U29/ZN (CKND2D1)                       0.032     0.033      0.510 f
  CREATE_ACT/addr_calc_inst/n116 (net)          2        0.002               0.000      0.510 f
  CREATE_ACT/addr_calc_inst/U88/ZN (NR2D0)                         0.122     0.081      0.591 r
  CREATE_ACT/addr_calc_inst/n132 (net)          3        0.003               0.000      0.591 r
  CREATE_ACT/addr_calc_inst/U185/ZN (CKND2D1)                      0.050     0.047      0.638 f
  CREATE_ACT/addr_calc_inst/n133 (net)          2        0.002               0.000      0.638 f
  CREATE_ACT/addr_calc_inst/U40/ZN (NR2D1)                         0.096     0.068      0.706 r
  CREATE_ACT/addr_calc_inst/n152 (net)          3        0.004               0.000      0.706 r
  CREATE_ACT/addr_calc_inst/U25/ZN (CKND2D2)                       0.036     0.034      0.740 f
  CREATE_ACT/addr_calc_inst/n153 (net)          2        0.002               0.000      0.740 f
  CREATE_ACT/addr_calc_inst/U95/Z (AO21D0)                         0.035     0.084      0.824 f
  CREATE_ACT/addr_calc_inst/n154 (net)          1        0.001               0.000      0.824 f
  CREATE_ACT/addr_calc_inst/U189/ZN (CKND2D1)                      0.040     0.029      0.853 r
  CREATE_ACT/addr_calc_inst/n167 (net)          2        0.002               0.000      0.853 r
  CREATE_ACT/addr_calc_inst/U147/ZN (OAI211D0)                     0.118     0.077      0.930 f
  CREATE_ACT/addr_calc_inst/n45 (net)           1        0.001               0.000      0.930 f
  CREATE_ACT/addr_calc_inst/addr2_y_reg_7_/D (DFQD1)               0.118     0.000      0.930 f
  data arrival time                                                                     0.930

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr2_y_reg_7_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.930
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.037


  Startpoint: MLP/n_beats_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_0__3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_2_/CP (DFD2)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_2_/QN (DFD2)                                     0.033     0.166      0.166 r
  MLP/n1370 (net)                               5        0.005               0.000      0.166 r
  MLP/U532/ZN (ND2D1)                                              0.034     0.030      0.196 f
  MLP/n24 (net)                                 2        0.002               0.000      0.196 f
  MLP/U7/ZN (INVD0)                                                0.033     0.030      0.226 r
  MLP/n14 (net)                                 1        0.001               0.000      0.226 r
  MLP/U75/ZN (ND2D1)                                               0.049     0.039      0.265 f
  MLP/n460 (net)                                4        0.003               0.000      0.265 f
  MLP/U8/ZN (NR2D0)                                                0.228     0.145      0.410 r
  MLP/n709 (net)                                6        0.006               0.000      0.410 r
  MLP/U1312/ZN (INVD1)                                             0.071     0.063      0.473 f
  MLP/n810 (net)                                6        0.004               0.000      0.473 f
  MLP/U212/ZN (CKND2D0)                                            0.083     0.068      0.541 r
  MLP/n1109 (net)                               3        0.003               0.000      0.541 r
  MLP/U1416/ZN (IND4D1)                                            0.036     0.061      0.602 r
  MLP/n980 (net)                                1        0.001               0.000      0.602 r
  MLP/U923/ZN (INVD0)                                              0.020     0.023      0.625 f
  MLP/n981 (net)                                1        0.001               0.000      0.625 f
  MLP/U120/ZN (NR2XD0)                                             0.039     0.025      0.650 r
  MLP/n982 (net)                                1        0.001               0.000      0.650 r
  MLP/U640/ZN (XNR2D0)                                             0.044     0.116      0.767 f
  MLP/n986 (net)                                2        0.002               0.000      0.767 f
  MLP/U1417/Z (OR2D1)                                              0.022     0.055      0.821 f
  MLP/n988 (net)                                1        0.001               0.000      0.821 f
  MLP/U102/ZN (CKND2D1)                                            0.036     0.026      0.848 r
  MLP/n991 (net)                                1        0.002               0.000      0.848 r
  MLP/U95/ZN (XNR2D0)                                              0.038     0.082      0.930 r
  MLP/N3898 (net)                               1        0.001               0.000      0.930 r
  MLP/fc1_mag_mul_reg_0__3__3_/D (DFQD1)                           0.038     0.000      0.930 r
  data arrival time                                                                     0.930

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_0__3__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.930
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.037


  Startpoint: MLP/n_beats_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_1__3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_2_/CP (DFD2)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_2_/QN (DFD2)                                     0.033     0.166      0.166 r
  MLP/n1370 (net)                               5        0.005               0.000      0.166 r
  MLP/U532/ZN (ND2D1)                                              0.034     0.030      0.196 f
  MLP/n24 (net)                                 2        0.002               0.000      0.196 f
  MLP/U7/ZN (INVD0)                                                0.033     0.030      0.226 r
  MLP/n14 (net)                                 1        0.001               0.000      0.226 r
  MLP/U75/ZN (ND2D1)                                               0.049     0.039      0.265 f
  MLP/n460 (net)                                4        0.003               0.000      0.265 f
  MLP/U8/ZN (NR2D0)                                                0.228     0.145      0.410 r
  MLP/n709 (net)                                6        0.006               0.000      0.410 r
  MLP/U14/ZN (NR2D1)                                               0.087     0.084      0.493 f
  MLP/n880 (net)                                8        0.008               0.000      0.493 f
  MLP/U1307/ZN (INVD1)                                             0.033     0.030      0.524 r
  MLP/n509 (net)                                1        0.001               0.000      0.524 r
  MLP/U1308/ZN (NR2XD0)                                            0.040     0.031      0.554 f
  MLP/n546 (net)                                2        0.002               0.000      0.554 f
  MLP/U1324/ZN (ND3D1)                                             0.043     0.034      0.588 r
  MLP/n1114 (net)                               3        0.002               0.000      0.588 r
  MLP/U553/ZN (CKND2D0)                                            0.065     0.044      0.632 f
  MLP/n1120 (net)                               2        0.002               0.000      0.632 f
  MLP/U1446/ZN (INVD0)                                             0.033     0.034      0.666 r
  MLP/n1118 (net)                               1        0.001               0.000      0.666 r
  MLP/U451/ZN (CKND2D0)                                            0.032     0.031      0.697 f
  MLP/n1122 (net)                               1        0.001               0.000      0.697 f
  MLP/U33/Z (AN2D1)                                                0.024     0.051      0.749 f
  MLP/n1123 (net)                               2        0.002               0.000      0.749 f
  MLP/U1448/Z (AN2XD1)                                             0.015     0.037      0.785 f
  MLP/n1126 (net)                               1        0.001               0.000      0.785 f
  MLP/U980/ZN (NR2D0)                                              0.088     0.059      0.844 r
  MLP/n1128 (net)                               1        0.002               0.000      0.844 r
  MLP/U1449/Z (CKXOR2D1)                                           0.031     0.086      0.930 r
  MLP/N3969 (net)                               1        0.001               0.000      0.930 r
  MLP/fc1_mag_mul_reg_1__3__3_/D (DFQD1)                           0.031     0.000      0.930 r
  data arrival time                                                                     0.930

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_1__3__3_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.930
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.038


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.040     0.121      0.121 r
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.121 r
  MLP/U25/ZN (INVD0)                                               0.057     0.046      0.167 f
  MLP/n432 (net)                                3        0.005               0.000      0.167 f
  MLP/U1000/ZN (NR2D3)                                             0.104     0.078      0.245 r
  MLP/n1388 (net)                              15        0.015               0.000      0.245 r
  MLP/U164/ZN (ND3D0)                                              0.107     0.091      0.336 f
  MLP/n61 (net)                                 2        0.002               0.000      0.336 f
  MLP/U1047/ZN (ND2D1)                                             0.047     0.044      0.380 r
  MLP/n62 (net)                                 1        0.002               0.000      0.380 r
  MLP/U912/ZN (NR2D2)                                              0.055     0.043      0.423 f
  MLP/N3308 (net)                              17        0.017               0.000      0.423 f
  MLP/U491/ZN (NR2D1)                                              0.196     0.124      0.547 r
  MLP/n1347 (net)                              14        0.010               0.000      0.547 r
  MLP/U1350/ZN (INVD1)                                             0.076     0.074      0.621 f
  MLP/n1298 (net)                              10        0.007               0.000      0.621 f
  MLP/U490/ZN (NR2D0)                                              0.082     0.071      0.692 r
  MLP/n715 (net)                                2        0.002               0.000      0.692 r
  MLP/U983/ZN (CKND2D0)                                            0.067     0.063      0.755 f
  MLP/n1069 (net)                               3        0.003               0.000      0.755 f
  MLP/U35/ZN (CKND2D1)                                             0.041     0.039      0.794 r
  MLP/n1068 (net)                               2        0.002               0.000      0.794 r
  MLP/U895/ZN (OAI21D0)                                            0.059     0.056      0.849 f
  MLP/n1072 (net)                               1        0.002               0.000      0.849 f
  MLP/U1437/Z (CKXOR2D1)                                           0.031     0.077      0.926 r
  MLP/N3347 (net)                               1        0.001               0.000      0.926 r
  MLP/fc1_pol_mul_reg_1__0__2_/D (DFQD1)                           0.031     0.000      0.926 r
  data arrival time                                                                     0.926

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__0__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.926
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.042


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr1_y_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U90/Z (CKMUX2D1)                                      0.049     0.107      0.430 f
  CREATE_ACT/input_addr_addr_calc_y[0] (net)     5       0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (net)        0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/U39/ZN (ND2D1)                         0.057     0.047      0.477 r
  CREATE_ACT/addr_calc_inst/n123 (net)          5        0.005               0.000      0.477 r
  CREATE_ACT/addr_calc_inst/U29/ZN (CKND2D1)                       0.032     0.033      0.510 f
  CREATE_ACT/addr_calc_inst/n116 (net)          2        0.002               0.000      0.510 f
  CREATE_ACT/addr_calc_inst/U88/ZN (NR2D0)                         0.122     0.081      0.591 r
  CREATE_ACT/addr_calc_inst/n132 (net)          3        0.003               0.000      0.591 r
  CREATE_ACT/addr_calc_inst/U185/ZN (CKND2D1)                      0.050     0.047      0.638 f
  CREATE_ACT/addr_calc_inst/n133 (net)          2        0.002               0.000      0.638 f
  CREATE_ACT/addr_calc_inst/U40/ZN (NR2D1)                         0.096     0.068      0.706 r
  CREATE_ACT/addr_calc_inst/n152 (net)          3        0.004               0.000      0.706 r
  CREATE_ACT/addr_calc_inst/U25/ZN (CKND2D2)                       0.036     0.034      0.740 f
  CREATE_ACT/addr_calc_inst/n153 (net)          2        0.002               0.000      0.740 f
  CREATE_ACT/addr_calc_inst/U95/Z (AO21D0)                         0.035     0.084      0.824 f
  CREATE_ACT/addr_calc_inst/n154 (net)          1        0.001               0.000      0.824 f
  CREATE_ACT/addr_calc_inst/U189/ZN (CKND2D1)                      0.040     0.029      0.853 r
  CREATE_ACT/addr_calc_inst/n167 (net)          2        0.002               0.000      0.853 r
  CREATE_ACT/addr_calc_inst/U109/ZN (OAI211D0)                     0.082     0.077      0.930 f
  CREATE_ACT/addr_calc_inst/n44 (net)           1        0.001               0.000      0.930 f
  CREATE_ACT/addr_calc_inst/addr1_y_reg_7_/D (DFQD1)               0.082     0.000      0.930 f
  data arrival time                                                                     0.930

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr1_y_reg_7_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.028      0.972
  data required time                                                                    0.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.972
  data arrival time                                                                    -0.930
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.042


  Startpoint: CREATE_ACT/addr_port1_y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_0_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_0_/Q (DFXQD4)                        0.026     0.121      0.121 f
  CREATE_ACT/addr_port1_y[0] (net)              7        0.009               0.000      0.121 f
  CREATE_ACT/addr_port1_y[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.121 f
  addr_port1_y[0] (net)                                  0.009               0.000      0.121 f
  U26/CO (FA1D0)                                                   0.047     0.171      0.292 f
  n79 (net)                                     1        0.002               0.000      0.292 f
  U52/S (FA1D1)                                                    0.038     0.153      0.445 f
  n85 (net)                                     2        0.003               0.000      0.445 f
  U234/ZN (NR2D2)                                                  0.061     0.045      0.490 r
  n290 (net)                                    2        0.005               0.000      0.490 r
  U189/ZN (INVD0)                                                  0.024     0.027      0.517 f
  n292 (net)                                    1        0.001               0.000      0.517 f
  U188/ZN (CKND2D0)                                                0.061     0.041      0.558 r
  n294 (net)                                    1        0.002               0.000      0.558 r
  U334/Z (XOR2D2)                                                  0.160     0.197      0.755 f
  addr_port1[7] (net)                           1        0.050               0.000      0.755 f
  addr_port1[7] (out)                                              0.160     0.000      0.755 f
  data arrival time                                                                     0.755

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.755
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.045


  Startpoint: MLP/n_beats_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_1_/CP (DFD1)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_1_/QN (DFD1)                                     0.095     0.196      0.196 r
  MLP/n1375 (net)                              10        0.010               0.000      0.196 r
  MLP/U90/ZN (ND2D1)                                               0.054     0.054      0.250 f
  MLP/n473 (net)                                4        0.003               0.000      0.250 f
  MLP/U1007/ZN (INVD1)                                             0.055     0.046      0.296 r
  MLP/n439 (net)                                5        0.005               0.000      0.296 r
  MLP/U187/ZN (ND3D1)                                              0.158     0.108      0.404 f
  MLP/n1290 (net)                              11        0.009               0.000      0.404 f
  MLP/U1008/ZN (CKND2D1)                                           0.095     0.092      0.496 r
  MLP/n1032 (net)                               5        0.006               0.000      0.496 r
  MLP/U1011/ZN (NR2D2)                                             0.038     0.038      0.534 f
  MLP/n1084 (net)                               8        0.007               0.000      0.534 f
  MLP/U114/ZN (ND3D1)                                              0.038     0.031      0.565 r
  MLP/n823 (net)                                2        0.002               0.000      0.565 r
  MLP/U603/ZN (IND3D0)                                             0.060     0.065      0.630 r
  MLP/n859 (net)                                2        0.002               0.000      0.630 r
  MLP/U1389/ZN (CKND2D1)                                           0.039     0.036      0.666 f
  MLP/n860 (net)                                2        0.002               0.000      0.666 f
  MLP/U99/ZN (NR2D1)                                               0.062     0.047      0.713 r
  MLP/n1239 (net)                               3        0.002               0.000      0.713 r
  MLP/U396/ZN (NR2D0)                                              0.038     0.036      0.748 f
  MLP/n1238 (net)                               2        0.002               0.000      0.748 f
  MLP/U761/ZN (AOI21D0)                                            0.104     0.084      0.833 r
  MLP/n1242 (net)                               1        0.002               0.000      0.833 r
  MLP/U1474/Z (CKXOR2D1)                                           0.032     0.089      0.922 r
  MLP/N4810 (net)                               1        0.001               0.000      0.922 r
  MLP/fc1_pol_mul_reg_0__7__2_/D (DFQD1)                           0.032     0.000      0.922 r
  data arrival time                                                                     0.922

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__7__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.922
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.046


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr1_x_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U86/Z (CKMUX2D1)                                      0.047     0.113      0.436 r
  CREATE_ACT/input_addr_addr_calc_x[2] (net)     4       0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (net)        0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/U158/ZN (NR2XD0)                       0.072     0.039      0.476 f
  CREATE_ACT/addr_calc_inst/n31 (net)           3        0.002               0.000      0.476 f
  CREATE_ACT/addr_calc_inst/U43/ZN (NR2D0)                         0.072     0.065      0.540 r
  CREATE_ACT/addr_calc_inst/n3 (net)            1        0.001               0.000      0.540 r
  CREATE_ACT/addr_calc_inst/U162/ZN (AOI21D1)                      0.043     0.042      0.583 f
  CREATE_ACT/addr_calc_inst/n30 (net)           2        0.002               0.000      0.583 f
  CREATE_ACT/addr_calc_inst/U8/ZN (OAI21D0)                        0.135     0.089      0.672 r
  CREATE_ACT/addr_calc_inst/n25 (net)           2        0.003               0.000      0.672 r
  CREATE_ACT/addr_calc_inst/U14/ZN (AOI21D1)                       0.060     0.056      0.728 f
  CREATE_ACT/addr_calc_inst/n21 (net)           2        0.003               0.000      0.728 f
  CREATE_ACT/addr_calc_inst/U35/ZN (OAI21D1)                       0.075     0.058      0.787 r
  CREATE_ACT/addr_calc_inst/n16 (net)           2        0.003               0.000      0.787 r
  CREATE_ACT/addr_calc_inst/U167/ZN (AOI21D1)                      0.047     0.046      0.832 f
  CREATE_ACT/addr_calc_inst/n12 (net)           2        0.003               0.000      0.832 f
  CREATE_ACT/addr_calc_inst/U10/Z (XOR2D0)                         0.038     0.082      0.914 r
  CREATE_ACT/addr_calc_inst/N118 (net)          1        0.001               0.000      0.914 r
  CREATE_ACT/addr_calc_inst/addr1_x_reg_7_/D (DFQD1)               0.038     0.000      0.914 r
  data arrival time                                                                     0.914

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr1_x_reg_7_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.914
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.053


  Startpoint: MLP/FC2_MAG/tree_reg_0__4__0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/FC2_MAG/tree_reg_0__4__0__2_/CP (DFQD1)                      0.000     0.000      0.000 r
  MLP/FC2_MAG/tree_reg_0__4__0__2_/Q (DFQD1)                       0.034     0.134      0.134 f
  MLP/FC2_MAG/y[2] (net)                        5        0.004               0.000      0.134 f
  MLP/FC2_MAG/y[2] (matvec_mul_R1_C11_W_X4_W_K4)                             0.000      0.134 f
  MLP/fc2_out[2] (net)                                   0.004               0.000      0.134 f
  MLP/U21/ZN (INVD0)                                               0.093     0.062      0.196 r
  MLP/n686 (net)                                6        0.005               0.000      0.196 r
  MLP/U20/ZN (NR2D0)                                               0.062     0.062      0.258 f
  MLP/n752 (net)                                6        0.005               0.000      0.258 f
  MLP/U342/ZN (NR2D0)                                              0.112     0.085      0.343 r
  MLP/n845 (net)                                3        0.002               0.000      0.343 r
  MLP/U332/ZN (INVD0)                                              0.042     0.044      0.386 f
  MLP/n1362 (net)                               2        0.002               0.000      0.386 f
  MLP/U1492/ZN (OAI222D0)                                          0.154     0.071      0.457 r
  MLP/out[6] (net)                              1        0.001               0.000      0.457 r
  MLP/out[6] (mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16)                       0.000      0.457 r
  n437 (net)                                             0.001               0.000      0.457 r
  U370/Z (BUFFD1)                                                  0.444     0.289      0.746 r
  out[6] (net)                                  1        0.050               0.000      0.746 r
  out[6] (out)                                                     0.444     0.000      0.746 r
  data arrival time                                                                     0.746

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.746
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.054


  Startpoint: MLP/n_beats_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_1_/CP (DFD1)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_1_/Q (DFD1)                                      0.076     0.144      0.144 r
  MLP/n_beats[1] (net)                          7        0.008               0.000      0.144 r
  MLP/U162/ZN (NR2D1)                                              0.033     0.035      0.180 f
  MLP/n27 (net)                                 4        0.003               0.000      0.180 f
  MLP/U914/Z (CKAN2D1)                                             0.033     0.065      0.244 f
  MLP/n7 (net)                                  2        0.002               0.000      0.244 f
  MLP/U1031/ZN (ND2D1)                                             0.061     0.043      0.287 r
  MLP/n691 (net)                                7        0.006               0.000      0.287 r
  MLP/U548/ZN (INVD0)                                              0.037     0.039      0.326 f
  MLP/n564 (net)                                3        0.002               0.000      0.326 f
  MLP/U530/ZN (NR2D0)                                              0.112     0.076      0.402 r
  MLP/n675 (net)                                2        0.002               0.000      0.402 r
  MLP/U1035/ZN (ND2D1)                                             0.069     0.066      0.468 f
  MLP/n1082 (net)                               5        0.005               0.000      0.468 f
  MLP/U1052/ZN (INVD1)                                             0.060     0.052      0.520 r
  MLP/n895 (net)                                7        0.006               0.000      0.520 r
  MLP/U277/ZN (CKND2D0)                                            0.035     0.037      0.558 f
  MLP/n656 (net)                                1        0.001               0.000      0.558 f
  MLP/U275/ZN (NR2D0)                                              0.085     0.061      0.619 r
  MLP/n1286 (net)                               2        0.002               0.000      0.619 r
  MLP/U382/ZN (NR2D0)                                              0.050     0.043      0.662 f
  MLP/n659 (net)                                2        0.002               0.000      0.662 f
  MLP/U154/ZN (NR2D1)                                              0.063     0.049      0.711 r
  MLP/n1288 (net)                               3        0.002               0.000      0.711 r
  MLP/U386/ZN (NR2D0)                                              0.031     0.028      0.739 f
  MLP/n1287 (net)                               1        0.001               0.000      0.739 f
  MLP/U740/ZN (AOI21D0)                                            0.104     0.082      0.822 r
  MLP/n1297 (net)                               1        0.002               0.000      0.822 r
  MLP/U1481/Z (CKXOR2D1)                                           0.032     0.089      0.911 r
  MLP/N5029 (net)                               1        0.001               0.000      0.911 r
  MLP/fc1_pol_mul_reg_0__8__2_/D (DFQD1)                           0.032     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__8__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.032      0.968
  data required time                                                                    0.968
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.968
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.057


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr2_x_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U86/Z (CKMUX2D1)                                      0.047     0.113      0.436 r
  CREATE_ACT/input_addr_addr_calc_x[2] (net)     4       0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (net)        0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/U150/ZN (NR2D0)                        0.064     0.031      0.467 f
  CREATE_ACT/addr_calc_inst/n94 (net)           2        0.002               0.000      0.467 f
  CREATE_ACT/addr_calc_inst/U37/ZN (NR2D0)                         0.058     0.055      0.522 r
  CREATE_ACT/addr_calc_inst/n64 (net)           1        0.001               0.000      0.522 r
  CREATE_ACT/addr_calc_inst/U4/ZN (AOI21D0)                        0.055     0.050      0.572 f
  CREATE_ACT/addr_calc_inst/n84 (net)           2        0.002               0.000      0.572 f
  CREATE_ACT/addr_calc_inst/U7/ZN (OAI21D0)                        0.135     0.092      0.664 r
  CREATE_ACT/addr_calc_inst/n83 (net)           2        0.003               0.000      0.664 r
  CREATE_ACT/addr_calc_inst/U15/ZN (AOI21D1)                       0.057     0.053      0.717 f
  CREATE_ACT/addr_calc_inst/n79 (net)           2        0.002               0.000      0.717 f
  CREATE_ACT/addr_calc_inst/U63/ZN (OAI21D0)                       0.122     0.085      0.803 r
  CREATE_ACT/addr_calc_inst/n74 (net)           2        0.002               0.000      0.803 r
  CREATE_ACT/addr_calc_inst/U124/ZN (XNR2D0)                       0.039     0.105      0.907 r
  CREATE_ACT/addr_calc_inst/N127 (net)          1        0.001               0.000      0.907 r
  CREATE_ACT/addr_calc_inst/addr2_x_reg_7_/D (DFQD1)               0.039     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr2_x_reg_7_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.059


  Startpoint: MLP/FC2_MAG/tree_reg_0__4__0__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/FC2_MAG/tree_reg_0__4__0__1_/CP (DFQD1)                      0.000     0.000      0.000 r
  MLP/FC2_MAG/tree_reg_0__4__0__1_/Q (DFQD1)                       0.043     0.141      0.141 f
  MLP/FC2_MAG/y[1] (net)                        7        0.006               0.000      0.141 f
  MLP/FC2_MAG/y[1] (matvec_mul_R1_C11_W_X4_W_K4)                             0.000      0.141 f
  MLP/fc2_out[1] (net)                                   0.006               0.000      0.141 f
  MLP/U151/ZN (INVD1)                                              0.059     0.045      0.186 r
  MLP/n1367 (net)                               7        0.006               0.000      0.186 r
  MLP/U84/ZN (CKND2D1)                                             0.066     0.057      0.243 f
  MLP/n1361 (net)                               7        0.005               0.000      0.243 f
  MLP/U948/ZN (NR2D0)                                              0.082     0.069      0.312 r
  MLP/n1364 (net)                               2        0.002               0.000      0.312 r
  MLP/U665/ZN (NR2D0)                                              0.031     0.034      0.346 f
  MLP/n1366 (net)                               1        0.001               0.000      0.346 f
  MLP/U1493/ZN (OAI222D0)                                          0.154     0.101      0.447 r
  MLP/out[2] (net)                              1        0.001               0.000      0.447 r
  MLP/out[2] (mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16)                       0.000      0.447 r
  n441 (net)                                             0.001               0.000      0.447 r
  U37/Z (BUFFD1)                                                   0.444     0.289      0.736 r
  out[2] (net)                                  1        0.050               0.000      0.736 r
  out[2] (out)                                                     0.444     0.000      0.736 r
  data arrival time                                                                     0.736

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.736
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.064


  Startpoint: MLP/n_beats_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_0__4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_1_/CP (DFD1)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_1_/Q (DFD1)                                      0.076     0.144      0.144 r
  MLP/n_beats[1] (net)                          7        0.008               0.000      0.144 r
  MLP/U162/ZN (NR2D1)                                              0.033     0.035      0.180 f
  MLP/n27 (net)                                 4        0.003               0.000      0.180 f
  MLP/U914/Z (CKAN2D1)                                             0.033     0.065      0.244 f
  MLP/n7 (net)                                  2        0.002               0.000      0.244 f
  MLP/U1031/ZN (ND2D1)                                             0.061     0.043      0.287 r
  MLP/n691 (net)                                7        0.006               0.000      0.287 r
  MLP/U548/ZN (INVD0)                                              0.037     0.039      0.326 f
  MLP/n564 (net)                                3        0.002               0.000      0.326 f
  MLP/U530/ZN (NR2D0)                                              0.112     0.076      0.402 r
  MLP/n675 (net)                                2        0.002               0.000      0.402 r
  MLP/U1035/ZN (ND2D1)                                             0.069     0.066      0.468 f
  MLP/n1082 (net)                               5        0.005               0.000      0.468 f
  MLP/U1052/ZN (INVD1)                                             0.060     0.052      0.520 r
  MLP/n895 (net)                                7        0.006               0.000      0.520 r
  MLP/U298/ZN (CKND2D0)                                            0.040     0.040      0.560 f
  MLP/n897 (net)                                1        0.001               0.000      0.560 f
  MLP/U1397/ZN (NR4D0)                                             0.119     0.071      0.631 r
  MLP/n904 (net)                                2        0.002               0.000      0.631 r
  MLP/U436/ZN (INVD0)                                              0.036     0.036      0.667 f
  MLP/n898 (net)                                1        0.001               0.000      0.667 f
  MLP/U827/ZN (CKND2D0)                                            0.043     0.033      0.700 r
  MLP/n907 (net)                                1        0.001               0.000      0.700 r
  MLP/U825/ZN (XNR3D0)                                             0.041     0.191      0.892 r
  MLP/N4153 (net)                               1        0.001               0.000      0.892 r
  MLP/fc1_pol_mul_reg_0__4__2_/D (DFQD1)                           0.041     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_0__4__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.074


  Startpoint: MLP/FC2_MAG/tree_reg_0__4__0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/FC2_MAG/tree_reg_0__4__0__2_/CP (DFQD1)                      0.000     0.000      0.000 r
  MLP/FC2_MAG/tree_reg_0__4__0__2_/Q (DFQD1)                       0.046     0.118      0.118 r
  MLP/FC2_MAG/y[2] (net)                        5        0.004               0.000      0.118 r
  MLP/FC2_MAG/y[2] (matvec_mul_R1_C11_W_X4_W_K4)                             0.000      0.118 r
  MLP/fc2_out[2] (net)                                   0.004               0.000      0.118 r
  MLP/U21/ZN (INVD0)                                               0.058     0.048      0.167 f
  MLP/n686 (net)                                6        0.005               0.000      0.167 f
  MLP/U20/ZN (NR2D0)                                               0.181     0.122      0.288 r
  MLP/n752 (net)                                6        0.004               0.000      0.288 r
  MLP/U339/ZN (INVD0)                                              0.057     0.054      0.342 f
  MLP/n847 (net)                                2        0.002               0.000      0.342 f
  MLP/U679/ZN (AOI22D0)                                            0.085     0.083      0.426 r
  MLP/n755 (net)                                1        0.001               0.000      0.426 r
  MLP/U677/ZN (OAI211D0)                                           0.080     0.081      0.507 f
  MLP/out[14] (net)                             1        0.001               0.000      0.507 f
  MLP/out[14] (mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16)                      0.000      0.507 f
  n429 (net)                                             0.001               0.000      0.507 f
  U371/Z (BUFFD1)                                                  0.292     0.217      0.724 f
  out[14] (net)                                 1        0.050               0.000      0.724 f
  out[14] (out)                                                    0.292     0.000      0.724 f
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U17/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[15] (net)           1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[15] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[15] (net)                               0.050               0.000      0.724 r
  write_data_mem[15] (out)                                         0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U22/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[14] (net)           1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[14] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[14] (net)                               0.050               0.000      0.724 r
  write_data_mem[14] (out)                                         0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U21/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[13] (net)           1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[13] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[13] (net)                               0.050               0.000      0.724 r
  write_data_mem[13] (out)                                         0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U20/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[12] (net)           1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[12] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[12] (net)                               0.050               0.000      0.724 r
  write_data_mem[12] (out)                                         0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U19/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[11] (net)           1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[11] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[11] (net)                               0.050               0.000      0.724 r
  write_data_mem[11] (out)                                         0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U18/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[10] (net)           1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[10] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[10] (net)                               0.050               0.000      0.724 r
  write_data_mem[10] (out)                                         0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U16/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[9] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[9] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[9] (net)                                0.050               0.000      0.724 r
  write_data_mem[9] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U15/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[8] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[8] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[8] (net)                                0.050               0.000      0.724 r
  write_data_mem[8] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U14/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[7] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[7] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[7] (net)                                0.050               0.000      0.724 r
  write_data_mem[7] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U13/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[6] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[6] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[6] (net)                                0.050               0.000      0.724 r
  write_data_mem[6] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U8/Z (CKAN2D1)                                        0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[5] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[5] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[5] (net)                                0.050               0.000      0.724 r
  write_data_mem[5] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U10/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[4] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[4] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[4] (net)                                0.050               0.000      0.724 r
  write_data_mem[4] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U7/Z (CKAN2D1)                                        0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[3] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[3] (net)                                0.050               0.000      0.724 r
  write_data_mem[3] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U11/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[2] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[2] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[2] (net)                                0.050               0.000      0.724 r
  write_data_mem[2] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U9/Z (CKAN2D1)                                        0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[1] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[1] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[1] (net)                                0.050               0.000      0.724 r
  write_data_mem[1] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_data_mem[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/current_state_reg_1_/CP (DFCNQD1)                     0.000     0.000      0.000 r
  CREATE_ACT/current_state_reg_1_/Q (DFCNQD1)                      0.051     0.153      0.153 r
  CREATE_ACT/current_state[1] (net)             4        0.004               0.000      0.153 r
  CREATE_ACT/U24/ZN (INVD1)                                        0.025     0.027      0.180 f
  CREATE_ACT/n28 (net)                          2        0.003               0.000      0.180 f
  CREATE_ACT/U5/ZN (NR2D2)                                         0.372     0.212      0.391 r
  CREATE_ACT/n20 (net)                         34        0.043               0.000      0.391 r
  CREATE_ACT/U12/Z (CKAN2D1)                                       0.435     0.333      0.724 r
  CREATE_ACT/write_data_mem[0] (net)            1        0.050               0.000      0.724 r
  CREATE_ACT/write_data_mem[0] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.724 r
  write_data_mem[0] (net)                                0.050               0.000      0.724 r
  write_data_mem[0] (out)                                          0.435     0.000      0.724 r
  data arrival time                                                                     0.724

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: MLP/n_beats_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_1_/CP (DFD1)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_1_/QN (DFD1)                                     0.095     0.196      0.196 r
  MLP/n1375 (net)                              10        0.010               0.000      0.196 r
  MLP/U352/ZN (NR2D1)                                              0.046     0.049      0.245 f
  MLP/n1014 (net)                               6        0.005               0.000      0.245 f
  MLP/U223/ZN (CKND2D0)                                            0.102     0.069      0.315 r
  MLP/n1044 (net)                               5        0.004               0.000      0.315 r
  MLP/U556/ZN (INVD0)                                              0.041     0.044      0.358 f
  MLP/n1078 (net)                               2        0.002               0.000      0.358 f
  MLP/U192/ZN (NR2D0)                                              0.112     0.077      0.436 r
  MLP/n1219 (net)                               3        0.002               0.000      0.436 r
  MLP/U528/ZN (INVD0)                                              0.045     0.047      0.483 f
  MLP/n896 (net)                                2        0.002               0.000      0.483 f
  MLP/U1379/ZN (NR4D0)                                             0.103     0.092      0.575 r
  MLP/n820 (net)                                1        0.001               0.000      0.575 r
  MLP/U1381/ZN (ND4D1)                                             0.081     0.071      0.646 f
  MLP/n1129 (net)                               2        0.002               0.000      0.646 f
  MLP/U257/ZN (CKND2D0)                                            0.075     0.065      0.711 r
  MLP/n1148 (net)                               2        0.002               0.000      0.711 r
  MLP/U838/Z (XOR3D0)                                              0.038     0.195      0.906 f
  MLP/N4005 (net)                               1        0.001               0.000      0.906 f
  MLP/fc1_pol_mul_reg_1__3__2_/D (DFQD1)                           0.038     0.000      0.906 f
  data arrival time                                                                     0.906

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__3__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.018      0.982
  data required time                                                                    0.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.982
  data arrival time                                                                    -0.906
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.076


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr2_y_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U90/Z (CKMUX2D1)                                      0.057     0.119      0.443 r
  CREATE_ACT/input_addr_addr_calc_y[0] (net)     5       0.005               0.000      0.443 r
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.443 r
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (net)        0.005               0.000      0.443 r
  CREATE_ACT/addr_calc_inst/U39/ZN (ND2D1)                         0.063     0.056      0.499 f
  CREATE_ACT/addr_calc_inst/n123 (net)          5        0.005               0.000      0.499 f
  CREATE_ACT/addr_calc_inst/U48/ZN (NR2D0)                         0.085     0.070      0.569 r
  CREATE_ACT/addr_calc_inst/n143 (net)          2        0.002               0.000      0.569 r
  CREATE_ACT/addr_calc_inst/U47/ZN (INVD0)                         0.042     0.046      0.615 f
  CREATE_ACT/addr_calc_inst/n130 (net)          2        0.002               0.000      0.615 f
  CREATE_ACT/addr_calc_inst/U152/ZN (NR2D0)                        0.088     0.064      0.679 r
  CREATE_ACT/addr_calc_inst/n131 (net)          1        0.002               0.000      0.679 r
  CREATE_ACT/addr_calc_inst/U92/ZN (XNR2D0)                        0.042     0.098      0.777 f
  CREATE_ACT/addr_calc_inst/n136 (net)          2        0.002               0.000      0.777 f
  CREATE_ACT/addr_calc_inst/U145/ZN (CKND2D0)                      0.046     0.034      0.811 r
  CREATE_ACT/addr_calc_inst/n138 (net)          1        0.001               0.000      0.811 r
  CREATE_ACT/addr_calc_inst/U144/ZN (OAI211D0)                     0.118     0.076      0.887 f
  CREATE_ACT/addr_calc_inst/n49 (net)           1        0.001               0.000      0.887 f
  CREATE_ACT/addr_calc_inst/addr2_y_reg_5_/D (DFQD1)               0.118     0.000      0.887 f
  data arrival time                                                                     0.887

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr2_y_reg_5_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.887
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.080


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr1_y_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U90/Z (CKMUX2D1)                                      0.049     0.107      0.430 f
  CREATE_ACT/input_addr_addr_calc_y[0] (net)     5       0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (net)        0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/U39/ZN (ND2D1)                         0.057     0.047      0.477 r
  CREATE_ACT/addr_calc_inst/n123 (net)          5        0.005               0.000      0.477 r
  CREATE_ACT/addr_calc_inst/U29/ZN (CKND2D1)                       0.032     0.033      0.510 f
  CREATE_ACT/addr_calc_inst/n116 (net)          2        0.002               0.000      0.510 f
  CREATE_ACT/addr_calc_inst/U88/ZN (NR2D0)                         0.122     0.081      0.591 r
  CREATE_ACT/addr_calc_inst/n132 (net)          3        0.003               0.000      0.591 r
  CREATE_ACT/addr_calc_inst/U185/ZN (CKND2D1)                      0.050     0.047      0.638 f
  CREATE_ACT/addr_calc_inst/n133 (net)          2        0.002               0.000      0.638 f
  CREATE_ACT/addr_calc_inst/U40/ZN (NR2D1)                         0.096     0.068      0.706 r
  CREATE_ACT/addr_calc_inst/n152 (net)          3        0.004               0.000      0.706 r
  CREATE_ACT/addr_calc_inst/U24/Z (XOR2D0)                         0.035     0.092      0.798 r
  CREATE_ACT/addr_calc_inst/n139 (net)          1        0.001               0.000      0.798 r
  CREATE_ACT/addr_calc_inst/U84/ZN (CKND2D0)                       0.071     0.041      0.838 f
  CREATE_ACT/addr_calc_inst/n147 (net)          2        0.002               0.000      0.838 f
  CREATE_ACT/addr_calc_inst/U107/ZN (CKND2D0)                      0.048     0.046      0.885 r
  CREATE_ACT/addr_calc_inst/n46 (net)           1        0.001               0.000      0.885 r
  CREATE_ACT/addr_calc_inst/addr1_y_reg_6_/D (DFQD1)               0.048     0.000      0.885 r
  data arrival time                                                                     0.885

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr1_y_reg_6_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.036      0.964
  data required time                                                                    0.964
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.964
  data arrival time                                                                    -0.885
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.080


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr2_y_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U90/Z (CKMUX2D1)                                      0.049     0.107      0.430 f
  CREATE_ACT/input_addr_addr_calc_y[0] (net)     5       0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.430 f
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (net)        0.005               0.000      0.430 f
  CREATE_ACT/addr_calc_inst/U39/ZN (ND2D1)                         0.057     0.047      0.477 r
  CREATE_ACT/addr_calc_inst/n123 (net)          5        0.005               0.000      0.477 r
  CREATE_ACT/addr_calc_inst/U29/ZN (CKND2D1)                       0.032     0.033      0.510 f
  CREATE_ACT/addr_calc_inst/n116 (net)          2        0.002               0.000      0.510 f
  CREATE_ACT/addr_calc_inst/U88/ZN (NR2D0)                         0.122     0.081      0.591 r
  CREATE_ACT/addr_calc_inst/n132 (net)          3        0.003               0.000      0.591 r
  CREATE_ACT/addr_calc_inst/U185/ZN (CKND2D1)                      0.050     0.047      0.638 f
  CREATE_ACT/addr_calc_inst/n133 (net)          2        0.002               0.000      0.638 f
  CREATE_ACT/addr_calc_inst/U40/ZN (NR2D1)                         0.096     0.068      0.706 r
  CREATE_ACT/addr_calc_inst/n152 (net)          3        0.004               0.000      0.706 r
  CREATE_ACT/addr_calc_inst/U24/Z (XOR2D0)                         0.035     0.092      0.798 r
  CREATE_ACT/addr_calc_inst/n139 (net)          1        0.001               0.000      0.798 r
  CREATE_ACT/addr_calc_inst/U84/ZN (CKND2D0)                       0.071     0.041      0.838 f
  CREATE_ACT/addr_calc_inst/n147 (net)          2        0.002               0.000      0.838 f
  CREATE_ACT/addr_calc_inst/U146/ZN (CKND2D0)                      0.048     0.046      0.885 r
  CREATE_ACT/addr_calc_inst/n47 (net)           1        0.001               0.000      0.885 r
  CREATE_ACT/addr_calc_inst/addr2_y_reg_6_/D (DFQD1)               0.048     0.000      0.885 r
  data arrival time                                                                     0.885

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr2_y_reg_6_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.036      0.964
  data required time                                                                    0.964
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.964
  data arrival time                                                                    -0.885
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.080


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr1_y_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U90/Z (CKMUX2D1)                                      0.057     0.119      0.443 r
  CREATE_ACT/input_addr_addr_calc_y[0] (net)     5       0.005               0.000      0.443 r
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.443 r
  CREATE_ACT/addr_calc_inst/input_addr_y[0] (net)        0.005               0.000      0.443 r
  CREATE_ACT/addr_calc_inst/U39/ZN (ND2D1)                         0.063     0.056      0.499 f
  CREATE_ACT/addr_calc_inst/n123 (net)          5        0.005               0.000      0.499 f
  CREATE_ACT/addr_calc_inst/U48/ZN (NR2D0)                         0.085     0.070      0.569 r
  CREATE_ACT/addr_calc_inst/n143 (net)          2        0.002               0.000      0.569 r
  CREATE_ACT/addr_calc_inst/U47/ZN (INVD0)                         0.042     0.046      0.615 f
  CREATE_ACT/addr_calc_inst/n130 (net)          2        0.002               0.000      0.615 f
  CREATE_ACT/addr_calc_inst/U152/ZN (NR2D0)                        0.088     0.064      0.679 r
  CREATE_ACT/addr_calc_inst/n131 (net)          1        0.002               0.000      0.679 r
  CREATE_ACT/addr_calc_inst/U92/ZN (XNR2D0)                        0.042     0.098      0.777 f
  CREATE_ACT/addr_calc_inst/n136 (net)          2        0.002               0.000      0.777 f
  CREATE_ACT/addr_calc_inst/U106/ZN (CKND2D0)                      0.041     0.034      0.811 r
  CREATE_ACT/addr_calc_inst/n135 (net)          1        0.001               0.000      0.811 r
  CREATE_ACT/addr_calc_inst/U105/ZN (OAI211D0)                     0.082     0.075      0.886 f
  CREATE_ACT/addr_calc_inst/n48 (net)           1        0.001               0.000      0.886 f
  CREATE_ACT/addr_calc_inst/addr1_y_reg_5_/D (DFQD1)               0.082     0.000      0.886 f
  data arrival time                                                                     0.886

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr1_y_reg_5_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.028      0.972
  data required time                                                                    0.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.972
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.086


  Startpoint: CREATE_ACT/count_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CREATE_ACT/addr_calc_inst/addr1_x_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/count_reg_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  CREATE_ACT/count_reg_reg_0_/Q (DFCNQD1)                          0.043     0.163      0.163 f
  CREATE_ACT/count_reg[0] (net)                 4        0.005               0.000      0.163 f
  CREATE_ACT/U39/ZN (NR3D1)                                        0.085     0.072      0.235 r
  CREATE_ACT/n27 (net)                          2        0.004               0.000      0.235 r
  CREATE_ACT/U3/ZN (CKND2D3)                                       0.114     0.089      0.323 f
  CREATE_ACT/n58 (net)                         18        0.031               0.000      0.323 f
  CREATE_ACT/U86/Z (CKMUX2D1)                                      0.047     0.113      0.436 r
  CREATE_ACT/input_addr_addr_calc_x[2] (net)     4       0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (addr_calc_CAVIAR_X_Y_BITS9)     0.000      0.436 r
  CREATE_ACT/addr_calc_inst/input_addr_x[2] (net)        0.003               0.000      0.436 r
  CREATE_ACT/addr_calc_inst/U158/ZN (NR2XD0)                       0.072     0.039      0.476 f
  CREATE_ACT/addr_calc_inst/n31 (net)           3        0.002               0.000      0.476 f
  CREATE_ACT/addr_calc_inst/U43/ZN (NR2D0)                         0.072     0.065      0.540 r
  CREATE_ACT/addr_calc_inst/n3 (net)            1        0.001               0.000      0.540 r
  CREATE_ACT/addr_calc_inst/U162/ZN (AOI21D1)                      0.043     0.042      0.583 f
  CREATE_ACT/addr_calc_inst/n30 (net)           2        0.002               0.000      0.583 f
  CREATE_ACT/addr_calc_inst/U8/ZN (OAI21D0)                        0.135     0.089      0.672 r
  CREATE_ACT/addr_calc_inst/n25 (net)           2        0.003               0.000      0.672 r
  CREATE_ACT/addr_calc_inst/U14/ZN (AOI21D1)                       0.060     0.056      0.728 f
  CREATE_ACT/addr_calc_inst/n21 (net)           2        0.003               0.000      0.728 f
  CREATE_ACT/addr_calc_inst/U35/ZN (OAI21D1)                       0.075     0.058      0.787 r
  CREATE_ACT/addr_calc_inst/n16 (net)           2        0.003               0.000      0.787 r
  CREATE_ACT/addr_calc_inst/U136/ZN (XNR2D0)                       0.038     0.093      0.880 r
  CREATE_ACT/addr_calc_inst/N117 (net)          1        0.001               0.000      0.880 r
  CREATE_ACT/addr_calc_inst/addr1_x_reg_6_/D (DFQD1)               0.038     0.000      0.880 r
  data arrival time                                                                     0.880

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  CREATE_ACT/addr_calc_inst/addr1_x_reg_6_/CP (DFQD1)                        0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.880
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.087


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.047     0.124      0.124 r
  MLP/n_beats[3] (net)                          7        0.009               0.000      0.124 r
  MLP/U148/ZN (INVD2)                                              0.033     0.033      0.157 f
  MLP/n13 (net)                                 8        0.010               0.000      0.157 f
  MLP/U6/ZN (CKND2D1)                                              0.097     0.062      0.219 r
  MLP/n489 (net)                                8        0.007               0.000      0.219 r
  MLP/U79/ZN (INVD1)                                               0.038     0.039      0.258 f
  MLP/n424 (net)                                4        0.004               0.000      0.258 f
  MLP/U74/ZN (CKND2D1)                                             0.071     0.052      0.310 r
  MLP/n879 (net)                                6        0.005               0.000      0.310 r
  MLP/U19/ZN (CKND2D0)                                             0.090     0.074      0.384 f
  MLP/n672 (net)                                4        0.004               0.000      0.384 f
  MLP/U1283/ZN (NR2D1)                                             0.125     0.093      0.478 r
  MLP/n1337 (net)                               8        0.006               0.000      0.478 r
  MLP/U198/ZN (INVD0)                                              0.054     0.056      0.534 f
  MLP/n610 (net)                                3        0.003               0.000      0.534 f
  MLP/U305/ZN (NR2D0)                                              0.085     0.065      0.599 r
  MLP/n634 (net)                                2        0.002               0.000      0.599 r
  MLP/U645/ZN (ND4D0)                                              0.117     0.093      0.692 f
  MLP/n798 (net)                                2        0.002               0.000      0.692 f
  MLP/U258/ZN (CKND2D0)                                            0.064     0.064      0.757 r
  MLP/n799 (net)                                2        0.002               0.000      0.757 r
  MLP/U465/ZN (NR2D0)                                              0.042     0.040      0.797 f
  MLP/n1091 (net)                               3        0.002               0.000      0.797 f
  MLP/U857/Z (AO21D0)                                              0.035     0.098      0.894 f
  MLP/N3785 (net)                               1        0.001               0.000      0.894 f
  MLP/fc1_pol_mul_reg_1__2__1_/D (DFQD1)                           0.035     0.000      0.894 f
  data arrival time                                                                     0.894

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__2__1_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.017      0.983
  data required time                                                                    0.983
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.983
  data arrival time                                                                    -0.894
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.089


  Startpoint: CREATE_ACT/addr_port2_y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port2[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port2_y_reg_3_/CP (DFQD4)                        0.000     0.000      0.000 r
  CREATE_ACT/addr_port2_y_reg_3_/Q (DFQD4)                         0.036     0.130      0.130 f
  CREATE_ACT/addr_port2_y[3] (net)              6        0.012               0.000      0.130 f
  CREATE_ACT/addr_port2_y[3] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.130 f
  addr_port2_y[3] (net)                                  0.012               0.000      0.130 f
  U261/Z (BUFFD1)                                                  0.036     0.061      0.191 f
  n159 (net)                                    3        0.004               0.000      0.191 f
  U133/ZN (XNR2D0)                                                 0.041     0.083      0.273 f
  n150 (net)                                    2        0.002               0.000      0.273 f
  U148/Z (OR2D0)                                                   0.040     0.087      0.360 f
  n366 (net)                                    2        0.002               0.000      0.360 f
  U172/ZN (CKND2D0)                                                0.058     0.044      0.405 r
  n368 (net)                                    1        0.002               0.000      0.405 r
  U171/ZN (XNR2D1)                                                 0.424     0.304      0.709 r
  addr_port2[4] (net)                           1        0.050               0.000      0.709 r
  addr_port2[4] (out)                                              0.424     0.000      0.709 r
  data arrival time                                                                     0.709

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.709
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: MLP/FC2_MAG/tree_reg_0__4__0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/FC2_MAG/tree_reg_0__4__0__2_/CP (DFQD1)                      0.000     0.000      0.000 r
  MLP/FC2_MAG/tree_reg_0__4__0__2_/Q (DFQD1)                       0.046     0.118      0.118 r
  MLP/FC2_MAG/y[2] (net)                        5        0.004               0.000      0.118 r
  MLP/FC2_MAG/y[2] (matvec_mul_R1_C11_W_X4_W_K4)                             0.000      0.118 r
  MLP/fc2_out[2] (net)                                   0.004               0.000      0.118 r
  MLP/U21/ZN (INVD0)                                               0.058     0.048      0.167 f
  MLP/n686 (net)                                6        0.005               0.000      0.167 f
  MLP/U20/ZN (NR2D0)                                               0.181     0.122      0.288 r
  MLP/n752 (net)                                6        0.004               0.000      0.288 r
  MLP/U342/ZN (NR2D0)                                              0.066     0.066      0.355 f
  MLP/n845 (net)                                3        0.002               0.000      0.355 f
  MLP/U680/ZN (OAI211D0)                                           0.086     0.072      0.426 r
  MLP/out[15] (net)                             1        0.001               0.000      0.426 r
  MLP/out[15] (mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16)                      0.000      0.426 r
  n428 (net)                                             0.001               0.000      0.426 r
  U362/Z (BUFFD1)                                                  0.443     0.277      0.703 r
  out[15] (net)                                 1        0.050               0.000      0.703 r
  out[15] (out)                                                    0.443     0.000      0.703 r
  data arrival time                                                                     0.703

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.703
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.097


  Startpoint: MLP/FC2_MAG/tree_reg_0__4__0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/FC2_MAG/tree_reg_0__4__0__2_/CP (DFQD1)                      0.000     0.000      0.000 r
  MLP/FC2_MAG/tree_reg_0__4__0__2_/Q (DFQD1)                       0.046     0.118      0.118 r
  MLP/FC2_MAG/y[2] (net)                        5        0.004               0.000      0.118 r
  MLP/FC2_MAG/y[2] (matvec_mul_R1_C11_W_X4_W_K4)                             0.000      0.118 r
  MLP/fc2_out[2] (net)                                   0.004               0.000      0.118 r
  MLP/U21/ZN (INVD0)                                               0.058     0.048      0.167 f
  MLP/n686 (net)                                6        0.005               0.000      0.167 f
  MLP/U20/ZN (NR2D0)                                               0.181     0.122      0.288 r
  MLP/n752 (net)                                6        0.004               0.000      0.288 r
  MLP/U663/ZN (AOI22D0)                                            0.081     0.083      0.371 f
  MLP/n616 (net)                                1        0.001               0.000      0.371 f
  MLP/U662/ZN (OAI211D0)                                           0.086     0.053      0.424 r
  MLP/out[1] (net)                              1        0.001               0.000      0.424 r
  MLP/out[1] (mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16)                       0.000      0.424 r
  n442 (net)                                             0.001               0.000      0.424 r
  U363/Z (BUFFD1)                                                  0.443     0.277      0.701 r
  out[1] (net)                                  1        0.050               0.000      0.701 r
  out[1] (out)                                                     0.443     0.000      0.701 r
  data arrival time                                                                     0.701

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.701
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.099


  Startpoint: CREATE_ACT/addr_port1_y_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_port1[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  CREATE_ACT/addr_port1_y_reg_2_/CP (DFXQD4)                       0.000     0.000      0.000 r
  CREATE_ACT/addr_port1_y_reg_2_/Q (DFXQD4)                        0.027     0.118      0.118 r
  CREATE_ACT/addr_port1_y[2] (net)              2        0.006               0.000      0.118 r
  CREATE_ACT/addr_port1_y[2] (create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2)    0.000    0.118 r
  addr_port1_y[2] (net)                                  0.006               0.000      0.118 r
  U85/Z (CKBD4)                                                    0.033     0.045      0.162 r
  n69 (net)                                     4        0.012               0.000      0.162 r
  U145/CO (HA1D1)                                                  0.032     0.054      0.216 r
  n62 (net)                                     1        0.002               0.000      0.216 r
  U57/S (FA1D1)                                                    0.033     0.085      0.301 f
  n65 (net)                                     2        0.002               0.000      0.301 f
  U225/Z (OR2D1)                                                   0.026     0.056      0.357 f
  n300 (net)                                    2        0.002               0.000      0.357 f
  U184/ZN (CKND2D0)                                                0.058     0.040      0.397 r
  n302 (net)                                    1        0.002               0.000      0.397 r
  U183/ZN (XNR2D1)                                                 0.424     0.304      0.701 r
  addr_port1[4] (net)                           1        0.050               0.000      0.701 r
  addr_port1[4] (out)                                              0.424     0.000      0.701 r
  data arrival time                                                                     0.701

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.701
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.099


  Startpoint: MLP/n_beats_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_3_/CP (DFQD2)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_3_/Q (DFQD2)                                     0.047     0.124      0.124 r
  MLP/n_beats[3] (net)                          7        0.009               0.000      0.124 r
  MLP/U148/ZN (INVD2)                                              0.033     0.033      0.157 f
  MLP/n13 (net)                                 8        0.010               0.000      0.157 f
  MLP/U6/ZN (CKND2D1)                                              0.097     0.062      0.219 r
  MLP/n489 (net)                                8        0.007               0.000      0.219 r
  MLP/U79/ZN (INVD1)                                               0.038     0.039      0.258 f
  MLP/n424 (net)                                4        0.004               0.000      0.258 f
  MLP/U74/ZN (CKND2D1)                                             0.071     0.052      0.310 r
  MLP/n879 (net)                                6        0.005               0.000      0.310 r
  MLP/U19/ZN (CKND2D0)                                             0.090     0.074      0.384 f
  MLP/n672 (net)                                4        0.004               0.000      0.384 f
  MLP/U1283/ZN (NR2D1)                                             0.125     0.093      0.478 r
  MLP/n1337 (net)                               8        0.006               0.000      0.478 r
  MLP/U198/ZN (INVD0)                                              0.054     0.056      0.534 f
  MLP/n610 (net)                                3        0.003               0.000      0.534 f
  MLP/U1339/ZN (NR3D0)                                             0.061     0.059      0.593 r
  MLP/n612 (net)                                1        0.001               0.000      0.593 r
  MLP/U613/ZN (ND4D0)                                              0.117     0.088      0.681 f
  MLP/n855 (net)                                2        0.002               0.000      0.681 f
  MLP/U246/ZN (CKND2D0)                                            0.062     0.063      0.745 r
  MLP/n856 (net)                                2        0.002               0.000      0.745 r
  MLP/U23/ZN (NR2D0)                                               0.041     0.041      0.785 f
  MLP/n1207 (net)                               3        0.002               0.000      0.785 f
  MLP/U774/Z (AO21D0)                                              0.035     0.097      0.883 f
  MLP/N4661 (net)                               1        0.001               0.000      0.883 f
  MLP/fc1_pol_mul_reg_1__6__1_/D (DFQD1)                           0.035     0.000      0.883 f
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__6__1_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.017      0.983
  data required time                                                                    0.983
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.983
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.100


  Startpoint: MLP/n_beats_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_pol_mul_reg_1__5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_4_/CP (DFQD4)                                    0.000     0.000      0.000 r
  MLP/n_beats_reg_4_/Q (DFQD4)                                     0.040     0.121      0.121 r
  MLP/n_beats[4] (net)                         13        0.012               0.000      0.121 r
  MLP/U25/ZN (INVD0)                                               0.057     0.046      0.167 f
  MLP/n432 (net)                                3        0.005               0.000      0.167 f
  MLP/U1000/ZN (NR2D3)                                             0.104     0.078      0.245 r
  MLP/n1388 (net)                              15        0.015               0.000      0.245 r
  MLP/U164/ZN (ND3D0)                                              0.107     0.091      0.336 f
  MLP/n61 (net)                                 2        0.002               0.000      0.336 f
  MLP/U1047/ZN (ND2D1)                                             0.047     0.044      0.380 r
  MLP/n62 (net)                                 1        0.002               0.000      0.380 r
  MLP/U912/ZN (NR2D2)                                              0.055     0.043      0.423 f
  MLP/N3308 (net)                              17        0.017               0.000      0.423 f
  MLP/U491/ZN (NR2D1)                                              0.196     0.124      0.547 r
  MLP/n1347 (net)                              14        0.010               0.000      0.547 r
  MLP/U1350/ZN (INVD1)                                             0.076     0.074      0.621 f
  MLP/n1298 (net)                              10        0.007               0.000      0.621 f
  MLP/U408/ZN (NR2D0)                                              0.082     0.071      0.692 r
  MLP/n792 (net)                                2        0.002               0.000      0.692 r
  MLP/U410/ZN (CKND2D0)                                            0.051     0.053      0.745 f
  MLP/n1190 (net)                               2        0.002               0.000      0.745 f
  MLP/U792/Z (XOR3D0)                                              0.041     0.114      0.859 r
  MLP/N4443 (net)                               1        0.001               0.000      0.859 r
  MLP/fc1_pol_mul_reg_1__5__2_/D (DFQD1)                           0.041     0.000      0.859 r
  data arrival time                                                                     0.859

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_pol_mul_reg_1__5__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.034      0.966
  data required time                                                                    0.966
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.966
  data arrival time                                                                    -0.859
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.107


  Startpoint: MLP/n_beats_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MLP/fc1_mag_mul_reg_0__5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/n_beats_reg_0_/CP (DFD2)                                     0.000     0.000      0.000 r
  MLP/n_beats_reg_0_/Q (DFD2)                                      0.038     0.147      0.147 f
  MLP/n_beats[0] (net)                         12        0.010               0.000      0.147 f
  MLP/U1028/ZN (NR2XD0)                                            0.065     0.051      0.198 r
  MLP/n47 (net)                                 3        0.003               0.000      0.198 r
  MLP/U82/ZN (ND2D0)                                               0.066     0.059      0.257 f
  MLP/n467 (net)                                3        0.002               0.000      0.257 f
  MLP/U10/ZN (NR2D0)                                               0.194     0.128      0.385 r
  MLP/n1077 (net)                               5        0.005               0.000      0.385 r
  MLP/U1029/ZN (INVD1)                                             0.057     0.049      0.435 f
  MLP/n538 (net)                                4        0.003               0.000      0.435 f
  MLP/U72/ZN (ND2D0)                                               0.059     0.045      0.480 r
  MLP/n474 (net)                                2        0.002               0.000      0.480 r
  MLP/U1298/ZN (INVD1)                                             0.037     0.037      0.517 f
  MLP/n1291 (net)                               6        0.005               0.000      0.517 f
  MLP/U136/ZN (CKND2D1)                                            0.069     0.047      0.564 r
  MLP/n1158 (net)                               5        0.004               0.000      0.564 r
  MLP/U130/ZN (NR2XD0)                                             0.050     0.047      0.611 f
  MLP/n1110 (net)                               4        0.003               0.000      0.611 f
  MLP/U416/ZN (IND3D0)                                             0.042     0.038      0.649 r
  MLP/n567 (net)                                1        0.001               0.000      0.649 r
  MLP/U415/ZN (INVD0)                                              0.026     0.028      0.678 f
  MLP/n801 (net)                                2        0.002               0.000      0.678 f
  MLP/U418/ZN (NR2D0)                                              0.085     0.059      0.737 r
  MLP/n806 (net)                                2        0.002               0.000      0.737 r
  MLP/U807/Z (OR2D0)                                               0.025     0.055      0.792 r
  MLP/n808 (net)                                1        0.001               0.000      0.792 r
  MLP/U39/Z (CKAN2D0)                                              0.037     0.064      0.856 r
  MLP/n1379 (net)                               1        0.001               0.000      0.856 r
  MLP/fc1_mag_mul_reg_0__5__2_/D (DFQD1)                           0.037     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  MLP/fc1_mag_mul_reg_0__5__2_/CP (DFQD1)                                    0.000      1.000 r
  library setup time                                                        -0.033      0.967
  data required time                                                                    0.967
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.967
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.111


  Startpoint: MLP/FC2_MAG/tree_reg_0__4__0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/FC2_MAG/tree_reg_0__4__0__2_/CP (DFQD1)                      0.000     0.000      0.000 r
  MLP/FC2_MAG/tree_reg_0__4__0__2_/Q (DFQD1)                       0.034     0.134      0.134 f
  MLP/FC2_MAG/y[2] (net)                        5        0.004               0.000      0.134 f
  MLP/FC2_MAG/y[2] (matvec_mul_R1_C11_W_X4_W_K4)                             0.000      0.134 f
  MLP/fc2_out[2] (net)                                   0.004               0.000      0.134 f
  MLP/U21/ZN (INVD0)                                               0.093     0.062      0.196 r
  MLP/n686 (net)                                6        0.005               0.000      0.196 r
  MLP/U85/ZN (CKND2D1)                                             0.061     0.061      0.257 f
  MLP/n851 (net)                                6        0.005               0.000      0.257 f
  MLP/U330/ZN (INVD0)                                              0.051     0.047      0.304 r
  MLP/n668 (net)                                3        0.002               0.000      0.304 r
  MLP/U337/ZN (OAI21D0)                                            0.056     0.049      0.352 f
  MLP/n1358 (net)                               2        0.002               0.000      0.352 f
  MLP/U1491/ZN (OAI221D0)                                          0.113     0.054      0.406 r
  MLP/out[12] (net)                             1        0.001               0.000      0.406 r
  MLP/out[12] (mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16)                      0.000      0.406 r
  n431 (net)                                             0.001               0.000      0.406 r
  U369/Z (BUFFD1)                                                  0.444     0.282      0.688 r
  out[12] (net)                                 1        0.050               0.000      0.688 r
  out[12] (out)                                                    0.444     0.000      0.688 r
  data arrival time                                                                     0.688

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.688
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.112


  Startpoint: MLP/FC2_MAG/tree_reg_0__4__0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec_mul_R1_C11_W_X4_W_K4 ZeroWireload tcbn65gpluswc
  addr_calc_CAVIAR_X_Y_BITS9 ZeroWireload  tcbn65gpluswc
  mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16 ZeroWireload tcbn65gpluswc
  top                ZeroWireload          tcbn65gpluswc
  create_mlp_activations_DVS_WIDTH346_DVS_HEIGHT260_WORD_SIZE18_CAVIAR_X_Y_BITS9_TIMESTAMP_BITS16_POLARITY_BITS2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  MLP/FC2_MAG/tree_reg_0__4__0__2_/CP (DFQD1)                      0.000     0.000      0.000 r
  MLP/FC2_MAG/tree_reg_0__4__0__2_/Q (DFQD1)                       0.046     0.118      0.118 r
  MLP/FC2_MAG/y[2] (net)                        5        0.004               0.000      0.118 r
  MLP/FC2_MAG/y[2] (matvec_mul_R1_C11_W_X4_W_K4)                             0.000      0.118 r
  MLP/fc2_out[2] (net)                                   0.004               0.000      0.118 r
  MLP/U21/ZN (INVD0)                                               0.058     0.048      0.167 f
  MLP/n686 (net)                                6        0.005               0.000      0.167 f
  MLP/U20/ZN (NR2D0)                                               0.181     0.122      0.288 r
  MLP/n752 (net)                                6        0.004               0.000      0.288 r
  MLP/U338/ZN (CKND2D0)                                            0.064     0.071      0.359 f
  MLP/n669 (net)                                2        0.002               0.000      0.359 f
  MLP/U987/ZN (OAI211D0)                                           0.086     0.051      0.410 r
  MLP/out[13] (net)                             1        0.001               0.000      0.410 r
  MLP/out[13] (mlp_serial_N198_N210_P2_W_X4_W_K4_W_Y16)                      0.000      0.410 r
  n430 (net)                                             0.001               0.000      0.410 r
  U366/Z (BUFFD1)                                                  0.443     0.277      0.687 r
  out[13] (net)                                 1        0.050               0.000      0.687 r
  out[13] (out)                                                    0.443     0.000      0.687 r
  data arrival time                                                                     0.687

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.687
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.113


1
