=== README.txt ===

## Description
Project03 involves implementing and testing various logic chips in HDL (Hardware Description Language) as part of the NAND2Tetris course.

## Logic Chips
The following logic chips have been implemented in this order:

All working chips:

1. Bit (folder a)
2. Register (folder a)
3. RAM8 (folder a)
4. RAM64 (folder a)
5. RAM512 (folder b)
6. RAM4K (folder b)
7. RAM16K (folder b)
8. PC (folder a)
