<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail_because: 
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>
defines: 
time_elapsed: 1.308s
ram usage: 41012 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6wro_cvg/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:30</a>: No timescale set for &#34;sparc_ifu_thrcmpl&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:30</a>: Compile module &#34;work@sparc_ifu_thrcmpl&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>: Implicit port type (wire) for &#34;completion&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:30</a>: Top level module &#34;work@sparc_ifu_thrcmpl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>: Cannot find a module definition for &#34;work@sparc_ifu_thrcmpl::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>: Cannot find a module definition for &#34;work@sparc_ifu_thrcmpl::dffr_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp6wro_cvg/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sparc_ifu_thrcmpl
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6wro_cvg/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6wro_cvg/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sparc_ifu_thrcmpl)
 |vpiName:work@sparc_ifu_thrcmpl
 |uhdmallPackages:
 \_package: builtin, parent:work@sparc_ifu_thrcmpl
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sparc_ifu_thrcmpl, file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:30, parent:work@sparc_ifu_thrcmpl
   |vpiDefName:work@sparc_ifu_thrcmpl
   |vpiFullName:work@sparc_ifu_thrcmpl
   |vpiPort:
   \_port: (completion), line:32
     |vpiName:completion
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (completion), line:32
         |vpiName:completion
         |vpiFullName:work@sparc_ifu_thrcmpl.completion
   |vpiPort:
   \_port: (wm_imiss), line:32
     |vpiName:wm_imiss
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_imiss), line:97
         |vpiName:wm_imiss
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
         |vpiNetType:1
   |vpiPort:
   \_port: (wm_other), line:32
     |vpiName:wm_other
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_other), line:98
         |vpiName:wm_other
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
         |vpiNetType:1
   |vpiPort:
   \_port: (clk), line:34
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:34
         |vpiName:clk
         |vpiFullName:work@sparc_ifu_thrcmpl.clk
   |vpiPort:
   \_port: (se), line:34
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:34
         |vpiName:se
         |vpiFullName:work@sparc_ifu_thrcmpl.se
   |vpiPort:
   \_port: (si), line:34
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:34
         |vpiName:si
         |vpiFullName:work@sparc_ifu_thrcmpl.si
   |vpiPort:
   \_port: (reset), line:34
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:34
         |vpiName:reset
         |vpiFullName:work@sparc_ifu_thrcmpl.reset
   |vpiPort:
   \_port: (fcl_ifq_icmiss_s1), line:34
     |vpiName:fcl_ifq_icmiss_s1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fcl_ifq_icmiss_s1), line:34
         |vpiName:fcl_ifq_icmiss_s1
         |vpiFullName:work@sparc_ifu_thrcmpl.fcl_ifq_icmiss_s1
   |vpiPort:
   \_port: (erb_dtu_ifeterr_d1), line:34
     |vpiName:erb_dtu_ifeterr_d1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (erb_dtu_ifeterr_d1), line:34
         |vpiName:erb_dtu_ifeterr_d1
         |vpiFullName:work@sparc_ifu_thrcmpl.erb_dtu_ifeterr_d1
   |vpiPort:
   \_port: (sw_cond_s), line:35
     |vpiName:sw_cond_s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sw_cond_s), line:35
         |vpiName:sw_cond_s
         |vpiFullName:work@sparc_ifu_thrcmpl.sw_cond_s
   |vpiPort:
   \_port: (en_spec_g), line:35
     |vpiName:en_spec_g
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (en_spec_g), line:35
         |vpiName:en_spec_g
         |vpiFullName:work@sparc_ifu_thrcmpl.en_spec_g
   |vpiPort:
   \_port: (atr_s), line:35
     |vpiName:atr_s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (atr_s), line:35
         |vpiName:atr_s
         |vpiFullName:work@sparc_ifu_thrcmpl.atr_s
   |vpiPort:
   \_port: (dtu_fcl_thr_active), line:35
     |vpiName:dtu_fcl_thr_active
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dtu_fcl_thr_active), line:35
         |vpiName:dtu_fcl_thr_active
         |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
   |vpiPort:
   \_port: (ifq_dtu_thrrdy), line:35
     |vpiName:ifq_dtu_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifq_dtu_thrrdy), line:35
         |vpiName:ifq_dtu_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_thrrdy
   |vpiPort:
   \_port: (ifq_dtu_pred_rdy), line:36
     |vpiName:ifq_dtu_pred_rdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifq_dtu_pred_rdy), line:36
         |vpiName:ifq_dtu_pred_rdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_pred_rdy
   |vpiPort:
   \_port: (exu_lop_done), line:36
     |vpiName:exu_lop_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (exu_lop_done), line:36
         |vpiName:exu_lop_done
         |vpiFullName:work@sparc_ifu_thrcmpl.exu_lop_done
   |vpiPort:
   \_port: (branch_done_d), line:36
     |vpiName:branch_done_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (branch_done_d), line:36
         |vpiName:branch_done_d
         |vpiFullName:work@sparc_ifu_thrcmpl.branch_done_d
   |vpiPort:
   \_port: (fixedop_done), line:36
     |vpiName:fixedop_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fixedop_done), line:36
         |vpiName:fixedop_done
         |vpiFullName:work@sparc_ifu_thrcmpl.fixedop_done
   |vpiPort:
   \_port: (ldmiss), line:37
     |vpiName:ldmiss
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldmiss), line:37
         |vpiName:ldmiss
         |vpiFullName:work@sparc_ifu_thrcmpl.ldmiss
   |vpiPort:
   \_port: (spec_ld_d), line:37
     |vpiName:spec_ld_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spec_ld_d), line:37
         |vpiName:spec_ld_d
         |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_d
   |vpiPort:
   \_port: (trap), line:37
     |vpiName:trap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (trap), line:37
         |vpiName:trap
         |vpiFullName:work@sparc_ifu_thrcmpl.trap
   |vpiPort:
   \_port: (retr_thr_wakeup), line:37
     |vpiName:retr_thr_wakeup
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (retr_thr_wakeup), line:37
         |vpiName:retr_thr_wakeup
         |vpiFullName:work@sparc_ifu_thrcmpl.retr_thr_wakeup
   |vpiPort:
   \_port: (flush_wake_w2), line:37
     |vpiName:flush_wake_w2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (flush_wake_w2), line:37
         |vpiName:flush_wake_w2
         |vpiFullName:work@sparc_ifu_thrcmpl.flush_wake_w2
   |vpiPort:
   \_port: (ldhit_thr), line:38
     |vpiName:ldhit_thr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldhit_thr), line:38
         |vpiName:ldhit_thr
         |vpiFullName:work@sparc_ifu_thrcmpl.ldhit_thr
   |vpiPort:
   \_port: (spec_ld_g), line:38
     |vpiName:spec_ld_g
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spec_ld_g), line:38
         |vpiName:spec_ld_g
         |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_g
   |vpiPort:
   \_port: (clear_wmo_e), line:38
     |vpiName:clear_wmo_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clear_wmo_e), line:38
         |vpiName:clear_wmo_e
         |vpiFullName:work@sparc_ifu_thrcmpl.clear_wmo_e
   |vpiPort:
   \_port: (wm_stbwait), line:38
     |vpiName:wm_stbwait
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_stbwait), line:38
         |vpiName:wm_stbwait
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_stbwait
   |vpiPort:
   \_port: (stb_retry), line:38
     |vpiName:stb_retry
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (stb_retry), line:38
         |vpiName:stb_retry
         |vpiFullName:work@sparc_ifu_thrcmpl.stb_retry
   |vpiPort:
   \_port: (rst_thread), line:39
     |vpiName:rst_thread
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_thread), line:39
         |vpiName:rst_thread
         |vpiFullName:work@sparc_ifu_thrcmpl.rst_thread
   |vpiPort:
   \_port: (trap_thrrdy), line:39
     |vpiName:trap_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (trap_thrrdy), line:39
         |vpiName:trap_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.trap_thrrdy
   |vpiPort:
   \_port: (thr_s2), line:39
     |vpiName:thr_s2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_s2), line:39
         |vpiName:thr_s2
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_s2
   |vpiPort:
   \_port: (thr_e), line:39
     |vpiName:thr_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_e), line:39
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
   |vpiPort:
   \_port: (thr_s1), line:39
     |vpiName:thr_s1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_s1), line:39
         |vpiName:thr_s1
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_s1
   |vpiPort:
   \_port: (fp_thrrdy), line:39
     |vpiName:fp_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fp_thrrdy), line:108
         |vpiName:fp_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.fp_thrrdy
         |vpiNetType:1
   |vpiPort:
   \_port: (lsu_ifu_ldst_cmplt), line:40
     |vpiName:lsu_ifu_ldst_cmplt
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lsu_ifu_ldst_cmplt), line:40
         |vpiName:lsu_ifu_ldst_cmplt
         |vpiFullName:work@sparc_ifu_thrcmpl.lsu_ifu_ldst_cmplt
   |vpiPort:
   \_port: (sta_done_e), line:40
     |vpiName:sta_done_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sta_done_e), line:40
         |vpiName:sta_done_e
         |vpiFullName:work@sparc_ifu_thrcmpl.sta_done_e
   |vpiPort:
   \_port: (killed_inst_done_e), line:40
     |vpiName:killed_inst_done_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (killed_inst_done_e), line:40
         |vpiName:killed_inst_done_e
         |vpiFullName:work@sparc_ifu_thrcmpl.killed_inst_done_e
   |vpiContAssign:
   \_cont_assign: , line:141
     |vpiRhs:
     \_operation: , line:141
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:141
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:141
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:141
             |vpiOpType:34
             |vpiOperand:
             \_constant: , line:141
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiOperand:
             \_ref_obj: (fcl_ifq_icmiss_s1), line:141
               |vpiName:fcl_ifq_icmiss_s1
           |vpiOperand:
           \_ref_obj: (thr_s1), line:141
             |vpiName:thr_s1
             |vpiFullName:work@sparc_ifu_thrcmpl.thr_s1
         |vpiOperand:
         \_operation: , line:142
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:142
             |vpiOpType:34
             |vpiOperand:
             \_constant: , line:142
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiOperand:
             \_ref_obj: (erb_dtu_ifeterr_d1), line:142
               |vpiName:erb_dtu_ifeterr_d1
               |vpiFullName:work@sparc_ifu_thrcmpl.erb_dtu_ifeterr_d1
           |vpiOperand:
           \_ref_obj: (thr_e), line:142
             |vpiName:thr_e
             |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
       |vpiOperand:
       \_operation: , line:143
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (wm_imiss), line:143
           |vpiName:wm_imiss
           |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
         |vpiOperand:
         \_operation: , line:143
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (imiss_thrrdy), line:143
             |vpiName:imiss_thrrdy
             |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
     |vpiLhs:
     \_ref_obj: (wmi_nxt), line:141
       |vpiName:wmi_nxt
       |vpiFullName:work@sparc_ifu_thrcmpl.wmi_nxt
       |vpiActual:
       \_logic_net: (wmi_nxt), line:99
         |vpiName:wmi_nxt
         |vpiFullName:work@sparc_ifu_thrcmpl.wmi_nxt
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:146
     |vpiRhs:
     \_operation: , line:146
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:146
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:146
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_ref_obj: (clear_wmo_e), line:146
           |vpiName:clear_wmo_e
       |vpiOperand:
       \_ref_obj: (thr_e), line:146
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
     |vpiLhs:
     \_ref_obj: (clr_wmo_thr_e), line:146
       |vpiName:clr_wmo_thr_e
       |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
       |vpiActual:
       \_logic_net: (clr_wmo_thr_e), line:102
         |vpiName:clr_wmo_thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:148
     |vpiRhs:
     \_operation: , line:148
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:148
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:148
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:148
             |vpiOpType:29
             |vpiOperand:
             \_operation: , line:148
               |vpiOpType:29
               |vpiOperand:
               \_operation: , line:148
                 |vpiOpType:28
                 |vpiOperand:
                 \_operation: , line:148
                   |vpiOpType:28
                   |vpiOperand:
                   \_operation: , line:148
                     |vpiOpType:34
                     |vpiOperand:
                     \_constant: , line:148
                       |vpiConstType:7
                       |vpiDecompile:4
                       |vpiSize:32
                       |INT:4
                     |vpiOperand:
                     \_ref_obj: (sw_cond_s), line:148
                       |vpiName:sw_cond_s
                   |vpiOperand:
                   \_ref_obj: (thr_s2), line:148
                     |vpiName:thr_s2
                     |vpiFullName:work@sparc_ifu_thrcmpl.thr_s2
                 |vpiOperand:
                 \_operation: , line:148
                   |vpiOpType:4
                   |vpiOperand:
                   \_ref_obj: (clr_wmo_thr_e), line:148
                     |vpiName:clr_wmo_thr_e
                     |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
               |vpiOperand:
               \_ref_obj: (trap), line:149
                 |vpiName:trap
                 |vpiFullName:work@sparc_ifu_thrcmpl.trap
             |vpiOperand:
             \_ref_obj: (ldmiss), line:149
               |vpiName:ldmiss
               |vpiFullName:work@sparc_ifu_thrcmpl.ldmiss
           |vpiOperand:
           \_ref_obj: (dtu_fcl_thr_active), line:149
             |vpiName:dtu_fcl_thr_active
             |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
         |vpiOperand:
         \_ref_obj: (rst_thread), line:150
           |vpiName:rst_thread
           |vpiFullName:work@sparc_ifu_thrcmpl.rst_thread
       |vpiOperand:
       \_operation: , line:151
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:151
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (wm_other), line:151
             |vpiName:wm_other
             |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
           |vpiOperand:
           \_ref_obj: (dtu_fcl_thr_active), line:151
             |vpiName:dtu_fcl_thr_active
             |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
         |vpiOperand:
         \_operation: , line:152
           |vpiOpType:4
           |vpiOperand:
           \_operation: , line:152
             |vpiOpType:29
             |vpiOperand:
             \_operation: , line:152
               |vpiOpType:29
               |vpiOperand:
               \_ref_obj: (other_thrrdy), line:152
                 |vpiName:other_thrrdy
                 |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
               |vpiOperand:
               \_ref_obj: (spec_ld_d), line:152
                 |vpiName:spec_ld_d
                 |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_d
             |vpiOperand:
             \_ref_obj: (clr_wmo_thr_e), line:152
               |vpiName:clr_wmo_thr_e
               |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
     |vpiLhs:
     \_ref_obj: (wmo_nxt), line:148
       |vpiName:wmo_nxt
       |vpiFullName:work@sparc_ifu_thrcmpl.wmo_nxt
       |vpiActual:
       \_logic_net: (wmo_nxt), line:100
         |vpiName:wmo_nxt
         |vpiFullName:work@sparc_ifu_thrcmpl.wmo_nxt
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:160
     |vpiRhs:
     \_operation: , line:160
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (lsu_ifu_ldst_cmplt), line:160
         |vpiName:lsu_ifu_ldst_cmplt
         |vpiFullName:work@sparc_ifu_thrcmpl.lsu_ifu_ldst_cmplt
       |vpiOperand:
       \_operation: , line:160
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (spec_ld_g), line:160
           |vpiName:spec_ld_g
           |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_g
     |vpiLhs:
     \_ref_obj: (ldst_thrrdy), line:160
       |vpiName:ldst_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.ldst_thrrdy
       |vpiActual:
       \_logic_net: (ldst_thrrdy), line:104
         |vpiName:ldst_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ldst_thrrdy
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:161
     |vpiRhs:
     \_operation: , line:161
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (ldhit_thr), line:161
         |vpiName:ldhit_thr
         |vpiFullName:work@sparc_ifu_thrcmpl.ldhit_thr
       |vpiOperand:
       \_operation: , line:161
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:161
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_operation: , line:161
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (en_spec_g), line:161
             |vpiName:en_spec_g
             |vpiFullName:work@sparc_ifu_thrcmpl.en_spec_g
     |vpiLhs:
     \_ref_obj: (ld_thrrdy), line:161
       |vpiName:ld_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.ld_thrrdy
       |vpiActual:
       \_logic_net: (ld_thrrdy), line:105
         |vpiName:ld_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ld_thrrdy
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:162
     |vpiRhs:
     \_operation: , line:162
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (thr_e), line:162
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
       |vpiOperand:
       \_operation: , line:162
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:162
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_ref_obj: (sta_done_e), line:162
           |vpiName:sta_done_e
           |vpiFullName:work@sparc_ifu_thrcmpl.sta_done_e
     |vpiLhs:
     \_ref_obj: (sta_thrrdy), line:162
       |vpiName:sta_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.sta_thrrdy
       |vpiActual:
       \_logic_net: (sta_thrrdy), line:106
         |vpiName:sta_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.sta_thrrdy
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:163
     |vpiRhs:
     \_operation: , line:163
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (thr_e), line:163
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
       |vpiOperand:
       \_operation: , line:163
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:163
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_ref_obj: (killed_inst_done_e), line:163
           |vpiName:killed_inst_done_e
           |vpiFullName:work@sparc_ifu_thrcmpl.killed_inst_done_e
     |vpiLhs:
     \_ref_obj: (killed_thrrdy), line:163
       |vpiName:killed_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.killed_thrrdy
       |vpiActual:
       \_logic_net: (killed_thrrdy), line:107
         |vpiName:killed_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.killed_thrrdy
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:166
     |vpiRhs:
     \_operation: , line:166
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:166
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:166
           |vpiOpType:29
           |vpiOperand:
           \_operation: , line:166
             |vpiOpType:29
             |vpiOperand:
             \_operation: , line:166
               |vpiOpType:29
               |vpiOperand:
               \_operation: , line:166
                 |vpiOpType:29
                 |vpiOperand:
                 \_operation: , line:166
                   |vpiOpType:29
                   |vpiOperand:
                   \_operation: , line:166
                     |vpiOpType:29
                     |vpiOperand:
                     \_operation: , line:166
                       |vpiOpType:29
                       |vpiOperand:
                       \_operation: , line:166
                         |vpiOpType:29
                         |vpiOperand:
                         \_ref_obj: (ldst_thrrdy), line:166
                           |vpiName:ldst_thrrdy
                           |vpiFullName:work@sparc_ifu_thrcmpl.ldst_thrrdy
                         |vpiOperand:
                         \_ref_obj: (branch_done_d), line:167
                           |vpiName:branch_done_d
                           |vpiFullName:work@sparc_ifu_thrcmpl.branch_done_d
                       |vpiOperand:
                       \_ref_obj: (ld_thrrdy), line:168
                         |vpiName:ld_thrrdy
                         |vpiFullName:work@sparc_ifu_thrcmpl.ld_thrrdy
                     |vpiOperand:
                     \_ref_obj: (exu_lop_done), line:169
                       |vpiName:exu_lop_done
                       |vpiFullName:work@sparc_ifu_thrcmpl.exu_lop_done
                   |vpiOperand:
                   \_ref_obj: (fixedop_done), line:170
                     |vpiName:fixedop_done
                     |vpiFullName:work@sparc_ifu_thrcmpl.fixedop_done
                 |vpiOperand:
                 \_ref_obj: (killed_thrrdy), line:171
                   |vpiName:killed_thrrdy
                   |vpiFullName:work@sparc_ifu_thrcmpl.killed_thrrdy
               |vpiOperand:
               \_ref_obj: (retr_thr_wakeup), line:172
                 |vpiName:retr_thr_wakeup
                 |vpiFullName:work@sparc_ifu_thrcmpl.retr_thr_wakeup
             |vpiOperand:
             \_ref_obj: (flush_wake_w2), line:173
               |vpiName:flush_wake_w2
               |vpiFullName:work@sparc_ifu_thrcmpl.flush_wake_w2
           |vpiOperand:
           \_ref_obj: (fp_thrrdy), line:174
             |vpiName:fp_thrrdy
             |vpiFullName:work@sparc_ifu_thrcmpl.fp_thrrdy
         |vpiOperand:
         \_ref_obj: (sta_thrrdy), line:175
           |vpiName:sta_thrrdy
           |vpiFullName:work@sparc_ifu_thrcmpl.sta_thrrdy
       |vpiOperand:
       \_ref_obj: (trap_thrrdy), line:176
         |vpiName:trap_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.trap_thrrdy
     |vpiLhs:
     \_ref_obj: (other_thrrdy), line:166
       |vpiName:other_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
       |vpiActual:
       \_logic_net: (other_thrrdy), line:111
         |vpiName:other_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:179
     |vpiRhs:
     \_operation: , line:179
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:179
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (ifq_dtu_pred_rdy), line:179
           |vpiName:ifq_dtu_pred_rdy
           |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_pred_rdy
         |vpiOperand:
         \_operation: , line:179
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:179
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiOperand:
           \_operation: , line:179
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (atr_s), line:179
               |vpiName:atr_s
               |vpiFullName:work@sparc_ifu_thrcmpl.atr_s
       |vpiOperand:
       \_ref_obj: (dtu_fcl_thr_active), line:179
         |vpiName:dtu_fcl_thr_active
         |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
     |vpiLhs:
     \_ref_obj: (pred_ifq_rdy), line:179
       |vpiName:pred_ifq_rdy
       |vpiFullName:work@sparc_ifu_thrcmpl.pred_ifq_rdy
       |vpiActual:
       \_logic_net: (pred_ifq_rdy), line:109
         |vpiName:pred_ifq_rdy
         |vpiFullName:work@sparc_ifu_thrcmpl.pred_ifq_rdy
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:180
     |vpiRhs:
     \_operation: , line:180
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (pred_ifq_rdy), line:180
         |vpiName:pred_ifq_rdy
         |vpiFullName:work@sparc_ifu_thrcmpl.pred_ifq_rdy
       |vpiOperand:
       \_ref_obj: (ifq_dtu_thrrdy), line:180
         |vpiName:ifq_dtu_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_thrrdy
     |vpiLhs:
     \_ref_obj: (imiss_thrrdy), line:180
       |vpiName:imiss_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
       |vpiActual:
       \_logic_net: (imiss_thrrdy), line:110
         |vpiName:imiss_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:193
     |vpiRhs:
     \_operation: , line:193
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:193
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:193
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:193
             |vpiOpType:29
             |vpiOperand:
             \_ref_obj: (imiss_thrrdy), line:193
               |vpiName:imiss_thrrdy
               |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
             |vpiOperand:
             \_operation: , line:193
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (wm_imiss), line:193
                 |vpiName:wm_imiss
                 |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
           |vpiOperand:
           \_operation: , line:194
             |vpiOpType:29
             |vpiOperand:
             \_ref_obj: (other_thrrdy), line:194
               |vpiName:other_thrrdy
               |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
             |vpiOperand:
             \_operation: , line:194
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (wm_other), line:194
                 |vpiName:wm_other
                 |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
         |vpiOperand:
         \_operation: , line:195
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (stb_retry), line:195
             |vpiName:stb_retry
             |vpiFullName:work@sparc_ifu_thrcmpl.stb_retry
           |vpiOperand:
           \_operation: , line:195
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (wm_stbwait), line:195
               |vpiName:wm_stbwait
               |vpiFullName:work@sparc_ifu_thrcmpl.wm_stbwait
       |vpiOperand:
       \_operation: , line:196
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:196
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (wm_imiss), line:196
             |vpiName:wm_imiss
             |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
           |vpiOperand:
           \_ref_obj: (wm_other), line:196
             |vpiName:wm_other
             |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
         |vpiOperand:
         \_ref_obj: (wm_stbwait), line:196
           |vpiName:wm_stbwait
           |vpiFullName:work@sparc_ifu_thrcmpl.wm_stbwait
     |vpiLhs:
     \_ref_obj: (completion), line:193
       |vpiName:completion
       |vpiFullName:work@sparc_ifu_thrcmpl.completion
   |vpiNet:
   \_logic_net: (wm_imiss), line:97
   |vpiNet:
   \_logic_net: (wm_other), line:98
   |vpiNet:
   \_logic_net: (wmi_nxt), line:99
   |vpiNet:
   \_logic_net: (wmo_nxt), line:100
   |vpiNet:
   \_logic_net: (clr_wmo_thr_e), line:102
   |vpiNet:
   \_logic_net: (ldst_thrrdy), line:104
   |vpiNet:
   \_logic_net: (ld_thrrdy), line:105
   |vpiNet:
   \_logic_net: (sta_thrrdy), line:106
   |vpiNet:
   \_logic_net: (killed_thrrdy), line:107
   |vpiNet:
   \_logic_net: (fp_thrrdy), line:108
   |vpiNet:
   \_logic_net: (pred_ifq_rdy), line:109
   |vpiNet:
   \_logic_net: (imiss_thrrdy), line:110
   |vpiNet:
   \_logic_net: (other_thrrdy), line:111
   |vpiNet:
   \_logic_net: (completion), line:32
   |vpiNet:
   \_logic_net: (clk), line:34
   |vpiNet:
   \_logic_net: (se), line:34
   |vpiNet:
   \_logic_net: (si), line:34
   |vpiNet:
   \_logic_net: (reset), line:34
   |vpiNet:
   \_logic_net: (fcl_ifq_icmiss_s1), line:34
   |vpiNet:
   \_logic_net: (erb_dtu_ifeterr_d1), line:34
   |vpiNet:
   \_logic_net: (sw_cond_s), line:35
   |vpiNet:
   \_logic_net: (en_spec_g), line:35
   |vpiNet:
   \_logic_net: (atr_s), line:35
   |vpiNet:
   \_logic_net: (dtu_fcl_thr_active), line:35
   |vpiNet:
   \_logic_net: (ifq_dtu_thrrdy), line:35
   |vpiNet:
   \_logic_net: (ifq_dtu_pred_rdy), line:36
   |vpiNet:
   \_logic_net: (exu_lop_done), line:36
   |vpiNet:
   \_logic_net: (branch_done_d), line:36
   |vpiNet:
   \_logic_net: (fixedop_done), line:36
   |vpiNet:
   \_logic_net: (ldmiss), line:37
   |vpiNet:
   \_logic_net: (spec_ld_d), line:37
   |vpiNet:
   \_logic_net: (trap), line:37
   |vpiNet:
   \_logic_net: (retr_thr_wakeup), line:37
   |vpiNet:
   \_logic_net: (flush_wake_w2), line:37
   |vpiNet:
   \_logic_net: (ldhit_thr), line:38
   |vpiNet:
   \_logic_net: (spec_ld_g), line:38
   |vpiNet:
   \_logic_net: (clear_wmo_e), line:38
   |vpiNet:
   \_logic_net: (wm_stbwait), line:38
   |vpiNet:
   \_logic_net: (stb_retry), line:38
   |vpiNet:
   \_logic_net: (rst_thread), line:39
   |vpiNet:
   \_logic_net: (trap_thrrdy), line:39
   |vpiNet:
   \_logic_net: (thr_s2), line:39
   |vpiNet:
   \_logic_net: (thr_e), line:39
   |vpiNet:
   \_logic_net: (thr_s1), line:39
   |vpiNet:
   \_logic_net: (lsu_ifu_ldst_cmplt), line:40
   |vpiNet:
   \_logic_net: (sta_done_e), line:40
   |vpiNet:
   \_logic_net: (killed_inst_done_e), line:40
 |uhdmtopModules:
 \_module: work@sparc_ifu_thrcmpl (work@sparc_ifu_thrcmpl), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:30
   |vpiDefName:work@sparc_ifu_thrcmpl
   |vpiName:work@sparc_ifu_thrcmpl
   |vpiPort:
   \_port: (completion), line:32, parent:work@sparc_ifu_thrcmpl
     |vpiName:completion
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (completion), line:32, parent:work@sparc_ifu_thrcmpl
         |vpiName:completion
         |vpiFullName:work@sparc_ifu_thrcmpl.completion
   |vpiPort:
   \_port: (wm_imiss), line:32, parent:work@sparc_ifu_thrcmpl
     |vpiName:wm_imiss
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_imiss), line:97, parent:work@sparc_ifu_thrcmpl
         |vpiName:wm_imiss
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
         |vpiNetType:1
         |vpiRange:
         \_range: , line:97
           |vpiLeftRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wm_other), line:32, parent:work@sparc_ifu_thrcmpl
     |vpiName:wm_other
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_other), line:98, parent:work@sparc_ifu_thrcmpl
         |vpiName:wm_other
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
         |vpiNetType:1
         |vpiRange:
         \_range: , line:97
           |vpiLeftRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clk), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:clk
         |vpiFullName:work@sparc_ifu_thrcmpl.clk
   |vpiPort:
   \_port: (se), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:se
         |vpiFullName:work@sparc_ifu_thrcmpl.se
   |vpiPort:
   \_port: (si), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:si
         |vpiFullName:work@sparc_ifu_thrcmpl.si
   |vpiPort:
   \_port: (reset), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:reset
         |vpiFullName:work@sparc_ifu_thrcmpl.reset
   |vpiPort:
   \_port: (fcl_ifq_icmiss_s1), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:fcl_ifq_icmiss_s1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fcl_ifq_icmiss_s1), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:fcl_ifq_icmiss_s1
         |vpiFullName:work@sparc_ifu_thrcmpl.fcl_ifq_icmiss_s1
   |vpiPort:
   \_port: (erb_dtu_ifeterr_d1), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:erb_dtu_ifeterr_d1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (erb_dtu_ifeterr_d1), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:erb_dtu_ifeterr_d1
         |vpiFullName:work@sparc_ifu_thrcmpl.erb_dtu_ifeterr_d1
   |vpiPort:
   \_port: (sw_cond_s), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:sw_cond_s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sw_cond_s), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:sw_cond_s
         |vpiFullName:work@sparc_ifu_thrcmpl.sw_cond_s
   |vpiPort:
   \_port: (en_spec_g), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:en_spec_g
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (en_spec_g), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:en_spec_g
         |vpiFullName:work@sparc_ifu_thrcmpl.en_spec_g
   |vpiPort:
   \_port: (atr_s), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:atr_s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (atr_s), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:atr_s
         |vpiFullName:work@sparc_ifu_thrcmpl.atr_s
   |vpiPort:
   \_port: (dtu_fcl_thr_active), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:dtu_fcl_thr_active
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dtu_fcl_thr_active), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:dtu_fcl_thr_active
         |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
   |vpiPort:
   \_port: (ifq_dtu_thrrdy), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:ifq_dtu_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifq_dtu_thrrdy), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:ifq_dtu_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_thrrdy
   |vpiPort:
   \_port: (ifq_dtu_pred_rdy), line:36, parent:work@sparc_ifu_thrcmpl
     |vpiName:ifq_dtu_pred_rdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifq_dtu_pred_rdy), line:36, parent:work@sparc_ifu_thrcmpl
         |vpiName:ifq_dtu_pred_rdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_pred_rdy
   |vpiPort:
   \_port: (exu_lop_done), line:36, parent:work@sparc_ifu_thrcmpl
     |vpiName:exu_lop_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (exu_lop_done), line:36, parent:work@sparc_ifu_thrcmpl
         |vpiName:exu_lop_done
         |vpiFullName:work@sparc_ifu_thrcmpl.exu_lop_done
   |vpiPort:
   \_port: (branch_done_d), line:36, parent:work@sparc_ifu_thrcmpl
     |vpiName:branch_done_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (branch_done_d), line:36, parent:work@sparc_ifu_thrcmpl
         |vpiName:branch_done_d
         |vpiFullName:work@sparc_ifu_thrcmpl.branch_done_d
   |vpiPort:
   \_port: (fixedop_done), line:36, parent:work@sparc_ifu_thrcmpl
     |vpiName:fixedop_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fixedop_done), line:36, parent:work@sparc_ifu_thrcmpl
         |vpiName:fixedop_done
         |vpiFullName:work@sparc_ifu_thrcmpl.fixedop_done
   |vpiPort:
   \_port: (ldmiss), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:ldmiss
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldmiss), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:ldmiss
         |vpiFullName:work@sparc_ifu_thrcmpl.ldmiss
   |vpiPort:
   \_port: (spec_ld_d), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:spec_ld_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spec_ld_d), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:spec_ld_d
         |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_d
   |vpiPort:
   \_port: (trap), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:trap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (trap), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:trap
         |vpiFullName:work@sparc_ifu_thrcmpl.trap
   |vpiPort:
   \_port: (retr_thr_wakeup), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:retr_thr_wakeup
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (retr_thr_wakeup), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:retr_thr_wakeup
         |vpiFullName:work@sparc_ifu_thrcmpl.retr_thr_wakeup
   |vpiPort:
   \_port: (flush_wake_w2), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:flush_wake_w2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (flush_wake_w2), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:flush_wake_w2
         |vpiFullName:work@sparc_ifu_thrcmpl.flush_wake_w2
   |vpiPort:
   \_port: (ldhit_thr), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:ldhit_thr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldhit_thr), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:ldhit_thr
         |vpiFullName:work@sparc_ifu_thrcmpl.ldhit_thr
   |vpiPort:
   \_port: (spec_ld_g), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:spec_ld_g
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spec_ld_g), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:spec_ld_g
         |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_g
   |vpiPort:
   \_port: (clear_wmo_e), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:clear_wmo_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clear_wmo_e), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:clear_wmo_e
         |vpiFullName:work@sparc_ifu_thrcmpl.clear_wmo_e
   |vpiPort:
   \_port: (wm_stbwait), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:wm_stbwait
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_stbwait), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:wm_stbwait
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_stbwait
   |vpiPort:
   \_port: (stb_retry), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:stb_retry
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (stb_retry), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:stb_retry
         |vpiFullName:work@sparc_ifu_thrcmpl.stb_retry
   |vpiPort:
   \_port: (rst_thread), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:rst_thread
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_thread), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:rst_thread
         |vpiFullName:work@sparc_ifu_thrcmpl.rst_thread
   |vpiPort:
   \_port: (trap_thrrdy), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:trap_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (trap_thrrdy), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:trap_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.trap_thrrdy
   |vpiPort:
   \_port: (thr_s2), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:thr_s2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_s2), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:thr_s2
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_s2
   |vpiPort:
   \_port: (thr_e), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:thr_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_e), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
   |vpiPort:
   \_port: (thr_s1), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:thr_s1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_s1), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:thr_s1
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_s1
   |vpiPort:
   \_port: (fp_thrrdy), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:fp_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fp_thrrdy), line:108, parent:work@sparc_ifu_thrcmpl
         |vpiName:fp_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.fp_thrrdy
         |vpiNetType:1
         |vpiRange:
         \_range: , line:104
           |vpiLeftRange:
           \_constant: , line:104
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:104
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (lsu_ifu_ldst_cmplt), line:40, parent:work@sparc_ifu_thrcmpl
     |vpiName:lsu_ifu_ldst_cmplt
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lsu_ifu_ldst_cmplt), line:40, parent:work@sparc_ifu_thrcmpl
         |vpiName:lsu_ifu_ldst_cmplt
         |vpiFullName:work@sparc_ifu_thrcmpl.lsu_ifu_ldst_cmplt
   |vpiPort:
   \_port: (sta_done_e), line:40, parent:work@sparc_ifu_thrcmpl
     |vpiName:sta_done_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sta_done_e), line:40, parent:work@sparc_ifu_thrcmpl
         |vpiName:sta_done_e
         |vpiFullName:work@sparc_ifu_thrcmpl.sta_done_e
   |vpiPort:
   \_port: (killed_inst_done_e), line:40, parent:work@sparc_ifu_thrcmpl
     |vpiName:killed_inst_done_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (killed_inst_done_e), line:40, parent:work@sparc_ifu_thrcmpl
         |vpiName:killed_inst_done_e
         |vpiFullName:work@sparc_ifu_thrcmpl.killed_inst_done_e
   |vpiModule:
   \_module: work@sparc_ifu_thrcmpl::dffr_s (wmi_ff), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:129, parent:work@sparc_ifu_thrcmpl
     |vpiDefName:work@sparc_ifu_thrcmpl::dffr_s
     |vpiName:wmi_ff
     |vpiFullName:work@sparc_ifu_thrcmpl.wmi_ff
     |vpiPort:
     \_port: (din), parent:wmi_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (wmi_nxt), line:129
         |vpiName:wmi_nxt
         |vpiActual:
         \_logic_net: (wmi_nxt), line:99, parent:work@sparc_ifu_thrcmpl
           |vpiName:wmi_nxt
           |vpiFullName:work@sparc_ifu_thrcmpl.wmi_nxt
           |vpiNetType:1
           |vpiRange:
           \_range: , line:97
             |vpiLeftRange:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:wmi_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:130
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (q), parent:wmi_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wm_imiss), line:131
         |vpiName:wm_imiss
         |vpiActual:
         \_logic_net: (wm_imiss), line:97, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (rst), parent:wmi_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (reset), line:132
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (se), parent:wmi_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:133
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (si), parent:wmi_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:133
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (so), parent:wmi_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:133
         |vpiName:so
     |vpiInstance:
     \_module: work@sparc_ifu_thrcmpl (work@sparc_ifu_thrcmpl), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:30
   |vpiModule:
   \_module: work@sparc_ifu_thrcmpl::dffr_s (wmo_ff), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:135, parent:work@sparc_ifu_thrcmpl
     |vpiDefName:work@sparc_ifu_thrcmpl::dffr_s
     |vpiName:wmo_ff
     |vpiFullName:work@sparc_ifu_thrcmpl.wmo_ff
     |vpiPort:
     \_port: (din), parent:wmo_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (wmo_nxt), line:135
         |vpiName:wmo_nxt
         |vpiActual:
         \_logic_net: (wmo_nxt), line:100, parent:work@sparc_ifu_thrcmpl
           |vpiName:wmo_nxt
           |vpiFullName:work@sparc_ifu_thrcmpl.wmo_nxt
           |vpiNetType:1
           |vpiRange:
           \_range: , line:97
             |vpiLeftRange:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:wmo_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:136
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (q), parent:wmo_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wm_other), line:137
         |vpiName:wm_other
         |vpiActual:
         \_logic_net: (wm_other), line:98, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (rst), parent:wmo_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (reset), line:138
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (se), parent:wmo_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:139
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (si), parent:wmo_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:139
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (so), parent:wmo_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:139
         |vpiName:so
     |vpiInstance:
     \_module: work@sparc_ifu_thrcmpl (work@sparc_ifu_thrcmpl), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:30
   |vpiNet:
   \_logic_net: (wm_imiss), line:97, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (wm_other), line:98, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (wmi_nxt), line:99, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (wmo_nxt), line:100, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (clr_wmo_thr_e), line:102, parent:work@sparc_ifu_thrcmpl
     |vpiName:clr_wmo_thr_e
     |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
     |vpiNetType:1
     |vpiRange:
     \_range: , line:102
       |vpiLeftRange:
       \_constant: , line:102
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:102
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (ldst_thrrdy), line:104, parent:work@sparc_ifu_thrcmpl
     |vpiName:ldst_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.ldst_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (ld_thrrdy), line:105, parent:work@sparc_ifu_thrcmpl
     |vpiName:ld_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.ld_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (sta_thrrdy), line:106, parent:work@sparc_ifu_thrcmpl
     |vpiName:sta_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.sta_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (killed_thrrdy), line:107, parent:work@sparc_ifu_thrcmpl
     |vpiName:killed_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.killed_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (fp_thrrdy), line:108, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (pred_ifq_rdy), line:109, parent:work@sparc_ifu_thrcmpl
     |vpiName:pred_ifq_rdy
     |vpiFullName:work@sparc_ifu_thrcmpl.pred_ifq_rdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (imiss_thrrdy), line:110, parent:work@sparc_ifu_thrcmpl
     |vpiName:imiss_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (other_thrrdy), line:111, parent:work@sparc_ifu_thrcmpl
     |vpiName:other_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (completion), line:32, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (clk), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (se), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (si), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (reset), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (fcl_ifq_icmiss_s1), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (erb_dtu_ifeterr_d1), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (sw_cond_s), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (en_spec_g), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (atr_s), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (dtu_fcl_thr_active), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (ifq_dtu_thrrdy), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (ifq_dtu_pred_rdy), line:36, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (exu_lop_done), line:36, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (branch_done_d), line:36, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (fixedop_done), line:36, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (ldmiss), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (spec_ld_d), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (trap), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (retr_thr_wakeup), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (flush_wake_w2), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (ldhit_thr), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (spec_ld_g), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (clear_wmo_e), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (wm_stbwait), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (stb_retry), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (rst_thread), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (trap_thrrdy), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (thr_s2), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (thr_e), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (thr_s1), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (lsu_ifu_ldst_cmplt), line:40, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (sta_done_e), line:40, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (killed_inst_done_e), line:40, parent:work@sparc_ifu_thrcmpl
Object: \work_sparc_ifu_thrcmpl of type 3000
Object: \work_sparc_ifu_thrcmpl of type 32
Object: \completion of type 44
Object: \wm_imiss of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wm_other of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \reset of type 44
Object: \fcl_ifq_icmiss_s1 of type 44
Object: \erb_dtu_ifeterr_d1 of type 44
Object: \sw_cond_s of type 44
Object: \en_spec_g of type 44
Object: \atr_s of type 44
Object: \dtu_fcl_thr_active of type 44
Object: \ifq_dtu_thrrdy of type 44
Object: \ifq_dtu_pred_rdy of type 44
Object: \exu_lop_done of type 44
Object: \branch_done_d of type 44
Object: \fixedop_done of type 44
Object: \ldmiss of type 44
Object: \spec_ld_d of type 44
Object: \trap of type 44
Object: \retr_thr_wakeup of type 44
Object: \flush_wake_w2 of type 44
Object: \ldhit_thr of type 44
Object: \spec_ld_g of type 44
Object: \clear_wmo_e of type 44
Object: \wm_stbwait of type 44
Object: \stb_retry of type 44
Object: \rst_thread of type 44
Object: \trap_thrrdy of type 44
Object: \thr_s2 of type 44
Object: \thr_e of type 44
Object: \thr_s1 of type 44
Object: \fp_thrrdy of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lsu_ifu_ldst_cmplt of type 44
Object: \sta_done_e of type 44
Object: \killed_inst_done_e of type 44
Object: \wmi_ff of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \wmo_ff of type 32
Object: \wm_imiss of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wm_other of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wmi_nxt of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wmo_nxt of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clr_wmo_thr_e of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ldst_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ld_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sta_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \killed_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \fp_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pred_ifq_rdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \imiss_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \other_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \completion of type 36
Object: \clk of type 36
Object: \se of type 36
Object: \si of type 36
Object: \reset of type 36
Object: \fcl_ifq_icmiss_s1 of type 36
Object: \erb_dtu_ifeterr_d1 of type 36
Object: \sw_cond_s of type 36
Object: \en_spec_g of type 36
Object: \atr_s of type 36
Object: \dtu_fcl_thr_active of type 36
Object: \ifq_dtu_thrrdy of type 36
Object: \ifq_dtu_pred_rdy of type 36
Object: \exu_lop_done of type 36
Object: \branch_done_d of type 36
Object: \fixedop_done of type 36
Object: \ldmiss of type 36
Object: \spec_ld_d of type 36
Object: \trap of type 36
Object: \retr_thr_wakeup of type 36
Object: \flush_wake_w2 of type 36
Object: \ldhit_thr of type 36
Object: \spec_ld_g of type 36
Object: \clear_wmo_e of type 36
Object: \wm_stbwait of type 36
Object: \stb_retry of type 36
Object: \rst_thread of type 36
Object: \trap_thrrdy of type 36
Object: \thr_s2 of type 36
Object: \thr_e of type 36
Object: \thr_s1 of type 36
Object: \lsu_ifu_ldst_cmplt of type 36
Object: \sta_done_e of type 36
Object: \killed_inst_done_e of type 36
Object: \work_sparc_ifu_thrcmpl of type 32
Object:  of type 8
Object: \wmi_nxt of type 608
Object: \wmi_nxt of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object: \fcl_ifq_icmiss_s1 of type 608
Object: \thr_s1 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object: \erb_dtu_ifeterr_d1 of type 608
Object: \thr_e of type 608
Object:  of type 39
Object: \wm_imiss of type 608
Object:  of type 39
Object: \imiss_thrrdy of type 608
Object:  of type 8
Object: \clr_wmo_thr_e of type 608
Object: \clr_wmo_thr_e of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object: \clear_wmo_e of type 608
Object: \thr_e of type 608
Object:  of type 8
Object: \wmo_nxt of type 608
Object: \wmo_nxt of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object: \sw_cond_s of type 608
Object: \thr_s2 of type 608
Object:  of type 39
Object: \clr_wmo_thr_e of type 608
Object: \trap of type 608
Object: \ldmiss of type 608
Object: \dtu_fcl_thr_active of type 608
Object: \rst_thread of type 608
Object:  of type 39
Object:  of type 39
Object: \wm_other of type 608
Object: \dtu_fcl_thr_active of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \other_thrrdy of type 608
Object: \spec_ld_d of type 608
Object: \clr_wmo_thr_e of type 608
Object:  of type 8
Object: \ldst_thrrdy of type 608
Object: \ldst_thrrdy of type 36
Object:  of type 39
Object: \lsu_ifu_ldst_cmplt of type 608
Object:  of type 39
Object: \spec_ld_g of type 608
Object:  of type 8
Object: \ld_thrrdy of type 608
Object: \ld_thrrdy of type 36
Object:  of type 39
Object: \ldhit_thr of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \en_spec_g of type 608
Object:  of type 8
Object: \sta_thrrdy of type 608
Object: \sta_thrrdy of type 36
Object:  of type 39
Object: \thr_e of type 608
Object:  of type 39
Object:  of type 7
Object: \sta_done_e of type 608
Object:  of type 8
Object: \killed_thrrdy of type 608
Object: \killed_thrrdy of type 36
Object:  of type 39
Object: \thr_e of type 608
Object:  of type 39
Object:  of type 7
Object: \killed_inst_done_e of type 608
Object:  of type 8
Object: \other_thrrdy of type 608
Object: \other_thrrdy of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \ldst_thrrdy of type 608
Object: \branch_done_d of type 608
Object: \ld_thrrdy of type 608
Object: \exu_lop_done of type 608
Object: \fixedop_done of type 608
Object: \killed_thrrdy of type 608
Object: \retr_thr_wakeup of type 608
Object: \flush_wake_w2 of type 608
Object: \fp_thrrdy of type 608
Object: \sta_thrrdy of type 608
Object: \trap_thrrdy of type 608
Object:  of type 8
Object: \pred_ifq_rdy of type 608
Object: \pred_ifq_rdy of type 36
Object:  of type 39
Object:  of type 39
Object: \ifq_dtu_pred_rdy of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \atr_s of type 608
Object: \dtu_fcl_thr_active of type 608
Object:  of type 8
Object: \imiss_thrrdy of type 608
Object: \imiss_thrrdy of type 36
Object:  of type 39
Object: \pred_ifq_rdy of type 608
Object: \ifq_dtu_thrrdy of type 608
Object:  of type 8
Object: \completion of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \imiss_thrrdy of type 608
Object:  of type 39
Object: \wm_imiss of type 608
Object:  of type 39
Object: \other_thrrdy of type 608
Object:  of type 39
Object: \wm_other of type 608
Object:  of type 39
Object: \stb_retry of type 608
Object:  of type 39
Object: \wm_stbwait of type 608
Object:  of type 39
Object:  of type 39
Object: \wm_imiss of type 608
Object: \wm_other of type 608
Object: \wm_stbwait of type 608
Object: \wm_imiss of type 36
Object: \wm_other of type 36
Object: \wmi_nxt of type 36
Object: \wmo_nxt of type 36
Object: \clr_wmo_thr_e of type 36
Object: \ldst_thrrdy of type 36
Object: \ld_thrrdy of type 36
Object: \sta_thrrdy of type 36
Object: \killed_thrrdy of type 36
Object: \fp_thrrdy of type 36
Object: \pred_ifq_rdy of type 36
Object: \imiss_thrrdy of type 36
Object: \other_thrrdy of type 36
Object: \completion of type 36
Object: \clk of type 36
Object: \se of type 36
Object: \si of type 36
Object: \reset of type 36
Object: \fcl_ifq_icmiss_s1 of type 36
Object: \erb_dtu_ifeterr_d1 of type 36
Object: \sw_cond_s of type 36
Object: \en_spec_g of type 36
Object: \atr_s of type 36
Object: \dtu_fcl_thr_active of type 36
Object: \ifq_dtu_thrrdy of type 36
Object: \ifq_dtu_pred_rdy of type 36
Object: \exu_lop_done of type 36
Object: \branch_done_d of type 36
Object: \fixedop_done of type 36
Object: \ldmiss of type 36
Object: \spec_ld_d of type 36
Object: \trap of type 36
Object: \retr_thr_wakeup of type 36
Object: \flush_wake_w2 of type 36
Object: \ldhit_thr of type 36
Object: \spec_ld_g of type 36
Object: \clear_wmo_e of type 36
Object: \wm_stbwait of type 36
Object: \stb_retry of type 36
Object: \rst_thread of type 36
Object: \trap_thrrdy of type 36
Object: \thr_s2 of type 36
Object: \thr_e of type 36
Object: \thr_s1 of type 36
Object: \lsu_ifu_ldst_cmplt of type 36
Object: \sta_done_e of type 36
Object: \killed_inst_done_e of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sparc_ifu_thrcmpl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25e8e00] str=&#39;\work_sparc_ifu_thrcmpl&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x25e9080] str=&#39;\completion&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x25e9410] str=&#39;\wm_imiss&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25e9600]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25e9b20] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25e9d00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x25e9960] str=&#39;\wm_other&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25e9eb0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25ea1d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25ea380] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25ea040] str=&#39;\clk&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25ea580] str=&#39;\se&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25ea6f0] str=&#39;\si&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25ea8b0] str=&#39;\reset&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25eaa60] str=&#39;\fcl_ifq_icmiss_s1&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25eac10] str=&#39;\erb_dtu_ifeterr_d1&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eae50] str=&#39;\sw_cond_s&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eafb0] str=&#39;\en_spec_g&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eb160] str=&#39;\atr_s&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eb310] str=&#39;\dtu_fcl_thr_active&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eb4c0] str=&#39;\ifq_dtu_thrrdy&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x25eb670] str=&#39;\ifq_dtu_pred_rdy&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x25eb820] str=&#39;\exu_lop_done&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x25eb9d0] str=&#39;\branch_done_d&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x25ebc90] str=&#39;\fixedop_done&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ebe40] str=&#39;\ldmiss&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ebff0] str=&#39;\spec_ld_d&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ec1a0] str=&#39;\trap&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ec350] str=&#39;\retr_thr_wakeup&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ec500] str=&#39;\flush_wake_w2&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25ec6b0] str=&#39;\ldhit_thr&#39; input port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25ec860] str=&#39;\spec_ld_g&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25eca10] str=&#39;\clear_wmo_e&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25ecbc0] str=&#39;\wm_stbwait&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25ecd70] str=&#39;\stb_retry&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ecf20] str=&#39;\rst_thread&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed0d0] str=&#39;\trap_thrrdy&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed280] str=&#39;\thr_s2&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed430] str=&#39;\thr_e&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed5e0] str=&#39;\thr_s1&#39; input port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed9a0] str=&#39;\fp_thrrdy&#39; input port=34
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x25edb40]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x25ede80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x25ee030] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x25edcf0] str=&#39;\lsu_ifu_ldst_cmplt&#39; input port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x25ee1e0] str=&#39;\sta_done_e&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x25ee350] str=&#39;\killed_inst_done_e&#39; input port=37
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ee4e0] str=&#39;\wmi_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ef0c0] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef1e0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef300] str=&#39;\wmi_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef4e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef600] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef7e0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef900] str=&#39;\wm_imiss&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25efb00] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25efc20] str=&#39;\reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25efe70] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25eff90] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25f0190] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25f02b0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25f04b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25f05d0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x25f07b0] str=&#39;\wmo_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25f0920] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x25f0a80] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2607dd0] str=&#39;\wmo_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2607ef0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608010] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608130] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608250] str=&#39;\wm_other&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608430] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608550] str=&#39;\reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x26087a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x26088c0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608ac0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608be0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608de0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608f00] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:99</a>.0-99.0&gt; [0x26090e0] str=&#39;\wmi_nxt&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609240]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609580] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609730] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-100" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:100</a>.0-100.0&gt; [0x26093f0] str=&#39;\wmo_nxt&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609960]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609c40] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609df0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x2609ad0] str=&#39;\clr_wmo_thr_e&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x2609fa0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x260a280] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x260a430] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260a110] str=&#39;\ldst_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260a5e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260a8c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260aa70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-105" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:105</a>.0-105.0&gt; [0x260a750] str=&#39;\ld_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260ac20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260af00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b0b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:106</a>.0-106.0&gt; [0x260ad90] str=&#39;\sta_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b260]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b540] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b6f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:107</a>.0-107.0&gt; [0x260b3d0] str=&#39;\killed_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b8a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260bb80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260bd30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-109" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:109</a>.0-109.0&gt; [0x260c050] str=&#39;\pred_ifq_rdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c1c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260bee0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c370] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:110</a>.0-110.0&gt; [0x260ba10] str=&#39;\imiss_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c560]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c840] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c9f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:111</a>.0-111.0&gt; [0x260c6d0] str=&#39;\other_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260cba0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260ce80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260d030] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d230]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d350] str=&#39;\wmi_nxt&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d680]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d7a0]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d970]
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260db40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260dea0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260dd10] str=&#39;\fcl_ifq_icmiss_s1&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260e0a0] str=&#39;\thr_s1&#39;
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e210]
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e330]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e650] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e4c0] str=&#39;\erb_dtu_ifeterr_d1&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e850] str=&#39;\thr_e&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x260e9c0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x260eae0] str=&#39;\wm_imiss&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x260eca0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x260edc0] str=&#39;\imiss_thrrdy&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260ef80]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f0a0] str=&#39;\clr_wmo_thr_e&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f3d0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f4f0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f7d0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f660] str=&#39;\clear_wmo_e&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f9b0] str=&#39;\thr_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x260fb20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x260fc40] str=&#39;\wmo_nxt&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x260ff70]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610090]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610220]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x26103f0]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x26105c0]
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610790]
                    AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610960]
                      AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610b30]
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610e90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610d00] str=&#39;\sw_cond_s&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610fb0] str=&#39;\thr_s2&#39;
                    AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x26110d0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x26111f0] str=&#39;\clr_wmo_thr_e&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x26113b0] str=&#39;\trap&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x2611520] str=&#39;\ldmiss&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x2611690] str=&#39;\dtu_fcl_thr_active&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-150" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:150</a>.0-150.0&gt; [0x2611800] str=&#39;\rst_thread&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x2611970]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x2611a90]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x2611c00] str=&#39;\wm_other&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x2611dc0] str=&#39;\dtu_fcl_thr_active&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x2611f30]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x2612050]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x26121c0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x2612330] str=&#39;\other_thrrdy&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x26124f0] str=&#39;\spec_ld_d&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x2612660] str=&#39;\clr_wmo_thr_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x26127d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x26128f0] str=&#39;\ldst_thrrdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x2612c20]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x2612d40] str=&#39;\lsu_ifu_ldst_cmplt&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x2612f00]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x2613020] str=&#39;\spec_ld_g&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x26131e0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613300] str=&#39;\ld_thrrdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613630]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613750] str=&#39;\ldhit_thr&#39;
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613910]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613ba0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613a30]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613d10] str=&#39;\en_spec_g&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2613ed0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2613ff0] str=&#39;\sta_thrrdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614320]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614440] str=&#39;\thr_e&#39;
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614600]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614890] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614720] str=&#39;\sta_done_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2614a50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2614b70] str=&#39;\killed_thrrdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2614ea0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2614fc0] str=&#39;\thr_e&#39;
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2615180]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2615410] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x26152a0] str=&#39;\killed_inst_done_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x26155d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x26156f0] str=&#39;\other_thrrdy&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2615a20]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2615b40]
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2615cf0]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2615ec0]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616090]
                  AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616260]
                    AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616430]
                      AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616600]
                        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x26167d0]
                          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x26169a0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616b70] str=&#39;\ldst_thrrdy&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-167" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:167</a>.0-167.0&gt; [0x2616d50] str=&#39;\branch_done_d&#39;
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-168" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:168</a>.0-168.0&gt; [0x2616ee0] str=&#39;\ld_thrrdy&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:169</a>.0-169.0&gt; [0x2617050] str=&#39;\exu_lop_done&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-170" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:170</a>.0-170.0&gt; [0x26171c0] str=&#39;\fixedop_done&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-171" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:171</a>.0-171.0&gt; [0x2617330] str=&#39;\killed_thrrdy&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-172" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:172</a>.0-172.0&gt; [0x26174a0] str=&#39;\retr_thr_wakeup&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-173" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:173</a>.0-173.0&gt; [0x2617610] str=&#39;\flush_wake_w2&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:174</a>.0-174.0&gt; [0x2617780] str=&#39;\fp_thrrdy&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-175" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:175</a>.0-175.0&gt; [0x26178f0] str=&#39;\sta_thrrdy&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:176</a>.0-176.0&gt; [0x2617a60] str=&#39;\trap_thrrdy&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2617bd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2617cf0] str=&#39;\pred_ifq_rdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618020]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618140]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x26182b0] str=&#39;\ifq_dtu_pred_rdy&#39;
            AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618470]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618700] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618590]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618870] str=&#39;\atr_s&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618a30] str=&#39;\dtu_fcl_thr_active&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x2618ba0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x2618cc0] str=&#39;\imiss_thrrdy&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x2618ff0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x2619110] str=&#39;\pred_ifq_rdy&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x26192d0] str=&#39;\ifq_dtu_thrrdy&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619440]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619560] str=&#39;\completion&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619720]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619840]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x26199b0]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619b20]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619c90] str=&#39;\imiss_thrrdy&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619e50]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619fd0] str=&#39;\wm_imiss&#39;
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x261a1b0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x261a2d0] str=&#39;\other_thrrdy&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x261a490]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x261a5f0] str=&#39;\wm_other&#39;
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x261a7d0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x261a8f0] str=&#39;\stb_retry&#39;
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x261aab0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x261abd0] str=&#39;\wm_stbwait&#39;
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261ad90]
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261aeb0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261b020] str=&#39;\wm_imiss&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261b1e0] str=&#39;\wm_other&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261b350] str=&#39;\wm_stbwait&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\completion&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25e8e00] str=&#39;\work_sparc_ifu_thrcmpl&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x25e9080] str=&#39;\completion&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x25e9410] str=&#39;\wm_imiss&#39; output reg basic_prep port=2 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25e9600] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25e9b20] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25e9d00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x25e9960] str=&#39;\wm_other&#39; output reg basic_prep port=3 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25e9eb0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25ea1d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x25ea380] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25ea040] str=&#39;\clk&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25ea580] str=&#39;\se&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25ea6f0] str=&#39;\si&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25ea8b0] str=&#39;\reset&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25eaa60] str=&#39;\fcl_ifq_icmiss_s1&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x25eac10] str=&#39;\erb_dtu_ifeterr_d1&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eae50] str=&#39;\sw_cond_s&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eafb0] str=&#39;\en_spec_g&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eb160] str=&#39;\atr_s&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eb310] str=&#39;\dtu_fcl_thr_active&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x25eb4c0] str=&#39;\ifq_dtu_thrrdy&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x25eb670] str=&#39;\ifq_dtu_pred_rdy&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x25eb820] str=&#39;\exu_lop_done&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x25eb9d0] str=&#39;\branch_done_d&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x25ebc90] str=&#39;\fixedop_done&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ebe40] str=&#39;\ldmiss&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ebff0] str=&#39;\spec_ld_d&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ec1a0] str=&#39;\trap&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ec350] str=&#39;\retr_thr_wakeup&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x25ec500] str=&#39;\flush_wake_w2&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25ec6b0] str=&#39;\ldhit_thr&#39; input basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25ec860] str=&#39;\spec_ld_g&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25eca10] str=&#39;\clear_wmo_e&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25ecbc0] str=&#39;\wm_stbwait&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x25ecd70] str=&#39;\stb_retry&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ecf20] str=&#39;\rst_thread&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed0d0] str=&#39;\trap_thrrdy&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed280] str=&#39;\thr_s2&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed430] str=&#39;\thr_e&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed5e0] str=&#39;\thr_s1&#39; input basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x25ed9a0] str=&#39;\fp_thrrdy&#39; input basic_prep port=34 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x25edb40] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x25ede80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x25ee030] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x25edcf0] str=&#39;\lsu_ifu_ldst_cmplt&#39; input basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x25ee1e0] str=&#39;\sta_done_e&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x25ee350] str=&#39;\killed_inst_done_e&#39; input basic_prep port=37 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ee4e0] str=&#39;\wmi_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ef0c0] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef1e0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef300 -&gt; 0x26090e0] str=&#39;\wmi_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef4e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef600 -&gt; 0x25ea040] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef7e0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25ef900 -&gt; 0x25e9410] str=&#39;\wm_imiss&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25efb00] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25efc20 -&gt; 0x25ea8b0] str=&#39;\reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25efe70] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25eff90 -&gt; 0x25ea580] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25f0190] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25f02b0 -&gt; 0x25ea6f0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25f04b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x25f05d0 -&gt; 0x264d330] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x25f07b0] str=&#39;\wmo_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25f0920] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x25f0a80] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2607dd0 -&gt; 0x26093f0] str=&#39;\wmo_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2607ef0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608010 -&gt; 0x25ea040] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608130] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608250 -&gt; 0x25e9960] str=&#39;\wm_other&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608430] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608550 -&gt; 0x25ea8b0] str=&#39;\reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x26087a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x26088c0 -&gt; 0x25ea580] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608ac0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608be0 -&gt; 0x25ea6f0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608de0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x2608f00 -&gt; 0x264d330] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:99</a>.0-99.0&gt; [0x26090e0] str=&#39;\wmi_nxt&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609240] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609580] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609730] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-100" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:100</a>.0-100.0&gt; [0x26093f0] str=&#39;\wmo_nxt&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609960] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609c40] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x2609df0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x2609ad0] str=&#39;\clr_wmo_thr_e&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x2609fa0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x260a280] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x260a430] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260a110] str=&#39;\ldst_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260a5e0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260a8c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260aa70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-105" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:105</a>.0-105.0&gt; [0x260a750] str=&#39;\ld_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260ac20] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260af00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b0b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:106</a>.0-106.0&gt; [0x260ad90] str=&#39;\sta_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b260] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b540] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b6f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:107</a>.0-107.0&gt; [0x260b3d0] str=&#39;\killed_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260b8a0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260bb80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260bd30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-109" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:109</a>.0-109.0&gt; [0x260c050] str=&#39;\pred_ifq_rdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c1c0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260bee0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c370] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:110</a>.0-110.0&gt; [0x260ba10] str=&#39;\imiss_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c560] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c840] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260c9f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:111</a>.0-111.0&gt; [0x260c6d0] str=&#39;\other_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260cba0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260ce80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x260d030] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d230] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d350 -&gt; 0x26090e0] str=&#39;\wmi_nxt&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d680] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d7a0] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260d970] basic_prep
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260db40] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260dea0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260dd10 -&gt; 0x25eaa60] str=&#39;\fcl_ifq_icmiss_s1&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x260e0a0 -&gt; 0x25ed5e0] str=&#39;\thr_s1&#39; basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e210] basic_prep
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e330] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e650] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e4c0 -&gt; 0x25eac10] str=&#39;\erb_dtu_ifeterr_d1&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x260e850 -&gt; 0x25ed430] str=&#39;\thr_e&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x260e9c0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x260eae0 -&gt; 0x25e9410] str=&#39;\wm_imiss&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x260eca0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x260edc0 -&gt; 0x260ba10] str=&#39;\imiss_thrrdy&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260ef80] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f0a0 -&gt; 0x2609ad0] str=&#39;\clr_wmo_thr_e&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f3d0] basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f4f0] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f7d0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f660 -&gt; 0x25eca10] str=&#39;\clear_wmo_e&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x260f9b0 -&gt; 0x25ed430] str=&#39;\thr_e&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x260fb20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x260fc40 -&gt; 0x26093f0] str=&#39;\wmo_nxt&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x260ff70] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610090] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610220] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x26103f0] basic_prep
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x26105c0] basic_prep
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610790] basic_prep
                    AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610960] basic_prep
                      AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610b30] basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610e90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610d00 -&gt; 0x25eae50] str=&#39;\sw_cond_s&#39; basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x2610fb0 -&gt; 0x25ed280] str=&#39;\thr_s2&#39; basic_prep
                    AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x26110d0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x26111f0 -&gt; 0x2609ad0] str=&#39;\clr_wmo_thr_e&#39; basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x26113b0 -&gt; 0x25ec1a0] str=&#39;\trap&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x2611520 -&gt; 0x25ebe40] str=&#39;\ldmiss&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x2611690 -&gt; 0x25eb310] str=&#39;\dtu_fcl_thr_active&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-150" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:150</a>.0-150.0&gt; [0x2611800 -&gt; 0x25ecf20] str=&#39;\rst_thread&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x2611970] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x2611a90] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x2611c00 -&gt; 0x25e9960] str=&#39;\wm_other&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x2611dc0 -&gt; 0x25eb310] str=&#39;\dtu_fcl_thr_active&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x2611f30] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x2612050] basic_prep
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x26121c0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x2612330 -&gt; 0x260c6d0] str=&#39;\other_thrrdy&#39; basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x26124f0 -&gt; 0x25ebff0] str=&#39;\spec_ld_d&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x2612660 -&gt; 0x2609ad0] str=&#39;\clr_wmo_thr_e&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x26127d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x26128f0 -&gt; 0x260a110] str=&#39;\ldst_thrrdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x2612c20] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x2612d40 -&gt; 0x25edcf0] str=&#39;\lsu_ifu_ldst_cmplt&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x2612f00] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x2613020 -&gt; 0x25ec860] str=&#39;\spec_ld_g&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x26131e0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613300 -&gt; 0x260a750] str=&#39;\ld_thrrdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613630] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613750 -&gt; 0x25ec6b0] str=&#39;\ldhit_thr&#39; basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613910] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613ba0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613a30] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x2613d10 -&gt; 0x25eafb0] str=&#39;\en_spec_g&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2613ed0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2613ff0 -&gt; 0x260ad90] str=&#39;\sta_thrrdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614320] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614440 -&gt; 0x25ed430] str=&#39;\thr_e&#39; basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614600] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614890] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x2614720 -&gt; 0x25ee1e0] str=&#39;\sta_done_e&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2614a50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2614b70 -&gt; 0x260b3d0] str=&#39;\killed_thrrdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2614ea0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2614fc0 -&gt; 0x25ed430] str=&#39;\thr_e&#39; basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2615180] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x2615410] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x26152a0 -&gt; 0x25ee350] str=&#39;\killed_inst_done_e&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x26155d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x26156f0 -&gt; 0x260c6d0] str=&#39;\other_thrrdy&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2615a20] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2615b40] basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2615cf0] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2615ec0] basic_prep
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616090] basic_prep
                  AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616260] basic_prep
                    AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616430] basic_prep
                      AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616600] basic_prep
                        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x26167d0] basic_prep
                          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x26169a0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x2616b70 -&gt; 0x260a110] str=&#39;\ldst_thrrdy&#39; basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-167" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:167</a>.0-167.0&gt; [0x2616d50 -&gt; 0x25eb9d0] str=&#39;\branch_done_d&#39; basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-168" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:168</a>.0-168.0&gt; [0x2616ee0 -&gt; 0x260a750] str=&#39;\ld_thrrdy&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:169</a>.0-169.0&gt; [0x2617050 -&gt; 0x25eb820] str=&#39;\exu_lop_done&#39; basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-170" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:170</a>.0-170.0&gt; [0x26171c0 -&gt; 0x25ebc90] str=&#39;\fixedop_done&#39; basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-171" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:171</a>.0-171.0&gt; [0x2617330 -&gt; 0x260b3d0] str=&#39;\killed_thrrdy&#39; basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-172" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:172</a>.0-172.0&gt; [0x26174a0 -&gt; 0x25ec350] str=&#39;\retr_thr_wakeup&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-173" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:173</a>.0-173.0&gt; [0x2617610 -&gt; 0x25ec500] str=&#39;\flush_wake_w2&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:174</a>.0-174.0&gt; [0x2617780 -&gt; 0x25ed9a0] str=&#39;\fp_thrrdy&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-175" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:175</a>.0-175.0&gt; [0x26178f0 -&gt; 0x260ad90] str=&#39;\sta_thrrdy&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:176</a>.0-176.0&gt; [0x2617a60 -&gt; 0x25ed0d0] str=&#39;\trap_thrrdy&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2617bd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2617cf0 -&gt; 0x260c050] str=&#39;\pred_ifq_rdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618020] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618140] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x26182b0 -&gt; 0x25eb670] str=&#39;\ifq_dtu_pred_rdy&#39; basic_prep
            AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618470] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618700] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618590] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618870 -&gt; 0x25eb160] str=&#39;\atr_s&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x2618a30 -&gt; 0x25eb310] str=&#39;\dtu_fcl_thr_active&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x2618ba0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x2618cc0 -&gt; 0x260ba10] str=&#39;\imiss_thrrdy&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x2618ff0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x2619110 -&gt; 0x260c050] str=&#39;\pred_ifq_rdy&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x26192d0 -&gt; 0x25eb4c0] str=&#39;\ifq_dtu_thrrdy&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619440] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619560 -&gt; 0x25e9080] str=&#39;\completion&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619720] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619840] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x26199b0] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619b20] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619c90 -&gt; 0x260ba10] str=&#39;\imiss_thrrdy&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619e50] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x2619fd0 -&gt; 0x25e9410] str=&#39;\wm_imiss&#39; basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x261a1b0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x261a2d0 -&gt; 0x260c6d0] str=&#39;\other_thrrdy&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x261a490] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x261a5f0 -&gt; 0x25e9960] str=&#39;\wm_other&#39; basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x261a7d0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x261a8f0 -&gt; 0x25ecd70] str=&#39;\stb_retry&#39; basic_prep
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x261aab0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x261abd0 -&gt; 0x25ecbc0] str=&#39;\wm_stbwait&#39; basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261ad90] basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261aeb0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261b020 -&gt; 0x25e9410] str=&#39;\wm_imiss&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261b1e0 -&gt; 0x25e9960] str=&#39;\wm_other&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x261b350 -&gt; 0x25ecbc0] str=&#39;\wm_stbwait&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:0</a>.0-0.0&gt; [0x264d330] str=&#39;\so&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>: Warning: Identifier `\so&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sparc_ifu_thrcmpl::dffr_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ee650] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ee7b0] str=&#39;\din&#39; port=38
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ee8f0] str=&#39;\clk&#39; port=39
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eea30] str=&#39;\q&#39; port=40
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eeb50] str=&#39;\rst&#39; port=41
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eec70] str=&#39;\se&#39; port=42
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eede0] str=&#39;\si&#39; port=43
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eef00] str=&#39;\so&#39; port=44
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ee650] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ee7b0] str=&#39;\din&#39; basic_prep port=38 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ee8f0] str=&#39;\clk&#39; basic_prep port=39 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eea30] str=&#39;\q&#39; basic_prep port=40 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eeb50] str=&#39;\rst&#39; basic_prep port=41 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eec70] str=&#39;\se&#39; basic_prep port=42 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eede0] str=&#39;\si&#39; basic_prep port=43 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25eef00] str=&#39;\so&#39; basic_prep port=44 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sparc_ifu_thrcmpl::dffr_s&#39; referenced in module `work_sparc_ifu_thrcmpl&#39; in cell `wmo_ff&#39; does not have a port named &#39;so&#39;.

</pre>
</body>