{
  "module_name": "altera_msgdmahw.h",
  "hash_id": "584a8576d1bf0f5194838a8411099ef32d2a9a65f90a0700e536c3f12aaa6125",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/altera/altera_msgdmahw.h",
  "human_readable_source": " \n \n\n#ifndef __ALTERA_MSGDMAHW_H__\n#define __ALTERA_MSGDMAHW_H__\n\n \nstruct msgdma_extended_desc {\n\tu32 read_addr_lo;\t \n\tu32 write_addr_lo;\t \n\tu32 len;\t\t \n\tu32 burst_seq_num;\t \n\tu32 stride;\t\t \n\tu32 read_addr_hi;\t \n\tu32 write_addr_hi;\t \n\tu32 control;\t\t \n};\n\n \n#define MSGDMA_DESC_CTL_SET_CH(x)\t((x) & 0xff)\n#define MSGDMA_DESC_CTL_GEN_SOP\t\tBIT(8)\n#define MSGDMA_DESC_CTL_GEN_EOP\t\tBIT(9)\n#define MSGDMA_DESC_CTL_PARK_READS\tBIT(10)\n#define MSGDMA_DESC_CTL_PARK_WRITES\tBIT(11)\n#define MSGDMA_DESC_CTL_END_ON_EOP\tBIT(12)\n#define MSGDMA_DESC_CTL_END_ON_LEN\tBIT(13)\n#define MSGDMA_DESC_CTL_TR_COMP_IRQ\tBIT(14)\n#define MSGDMA_DESC_CTL_EARLY_IRQ\tBIT(15)\n#define MSGDMA_DESC_CTL_TR_ERR_IRQ\t(0xff << 16)\n#define MSGDMA_DESC_CTL_EARLY_DONE\tBIT(24)\n \n#define MSGDMA_DESC_CTL_GO\t\tBIT(31)\n\n \n#define MSGDMA_DESC_CTL_TX_FIRST\t(MSGDMA_DESC_CTL_GEN_SOP |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_GO)\n\n#define MSGDMA_DESC_CTL_TX_MIDDLE\t(MSGDMA_DESC_CTL_GO)\n\n#define MSGDMA_DESC_CTL_TX_LAST\t\t(MSGDMA_DESC_CTL_GEN_EOP |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_TR_COMP_IRQ |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_GO)\n\n#define MSGDMA_DESC_CTL_TX_SINGLE\t(MSGDMA_DESC_CTL_GEN_SOP |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_GEN_EOP |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_TR_COMP_IRQ |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_GO)\n\n#define MSGDMA_DESC_CTL_RX_SINGLE\t(MSGDMA_DESC_CTL_END_ON_EOP |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_END_ON_LEN |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_TR_COMP_IRQ |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_EARLY_IRQ |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_TR_ERR_IRQ |\t\\\n\t\t\t\t\t MSGDMA_DESC_CTL_GO)\n\n \n#define MSGDMA_DESC_TX_STRIDE\t\t(0x00010001)\n#define MSGDMA_DESC_RX_STRIDE\t\t(0x00010001)\n\n \nstruct msgdma_csr {\n\tu32 status;\t\t \n\tu32 control;\t\t \n\tu32 rw_fill_level;\t \n\tu32 resp_fill_level;\t \n\tu32 rw_seq_num;\t\t \n\tu32 pad[3];\t\t \n};\n\n \n#define MSGDMA_CSR_STAT_BUSY\t\t\tBIT(0)\n#define MSGDMA_CSR_STAT_DESC_BUF_EMPTY\t\tBIT(1)\n#define MSGDMA_CSR_STAT_DESC_BUF_FULL\t\tBIT(2)\n#define MSGDMA_CSR_STAT_RESP_BUF_EMPTY\t\tBIT(3)\n#define MSGDMA_CSR_STAT_RESP_BUF_FULL\t\tBIT(4)\n#define MSGDMA_CSR_STAT_STOPPED\t\t\tBIT(5)\n#define MSGDMA_CSR_STAT_RESETTING\t\tBIT(6)\n#define MSGDMA_CSR_STAT_STOPPED_ON_ERR\t\tBIT(7)\n#define MSGDMA_CSR_STAT_STOPPED_ON_EARLY\tBIT(8)\n#define MSGDMA_CSR_STAT_IRQ\t\t\tBIT(9)\n#define MSGDMA_CSR_STAT_MASK\t\t\t0x3FF\n#define MSGDMA_CSR_STAT_MASK_WITHOUT_IRQ\t0x1FF\n\n#define MSGDMA_CSR_STAT_BUSY_GET(v)\t\t\tGET_BIT_VALUE(v, 0)\n#define MSGDMA_CSR_STAT_DESC_BUF_EMPTY_GET(v)\t\tGET_BIT_VALUE(v, 1)\n#define MSGDMA_CSR_STAT_DESC_BUF_FULL_GET(v)\t\tGET_BIT_VALUE(v, 2)\n#define MSGDMA_CSR_STAT_RESP_BUF_EMPTY_GET(v)\t\tGET_BIT_VALUE(v, 3)\n#define MSGDMA_CSR_STAT_RESP_BUF_FULL_GET(v)\t\tGET_BIT_VALUE(v, 4)\n#define MSGDMA_CSR_STAT_STOPPED_GET(v)\t\t\tGET_BIT_VALUE(v, 5)\n#define MSGDMA_CSR_STAT_RESETTING_GET(v)\t\tGET_BIT_VALUE(v, 6)\n#define MSGDMA_CSR_STAT_STOPPED_ON_ERR_GET(v)\t\tGET_BIT_VALUE(v, 7)\n#define MSGDMA_CSR_STAT_STOPPED_ON_EARLY_GET(v)\t\tGET_BIT_VALUE(v, 8)\n#define MSGDMA_CSR_STAT_IRQ_GET(v)\t\t\tGET_BIT_VALUE(v, 9)\n\n \n#define MSGDMA_CSR_CTL_STOP\t\t\tBIT(0)\n#define MSGDMA_CSR_CTL_RESET\t\t\tBIT(1)\n#define MSGDMA_CSR_CTL_STOP_ON_ERR\t\tBIT(2)\n#define MSGDMA_CSR_CTL_STOP_ON_EARLY\t\tBIT(3)\n#define MSGDMA_CSR_CTL_GLOBAL_INTR\t\tBIT(4)\n#define MSGDMA_CSR_CTL_STOP_DESCS\t\tBIT(5)\n\n \n#define MSGDMA_CSR_WR_FILL_LEVEL_GET(v)\t\t(((v) & 0xffff0000) >> 16)\n#define MSGDMA_CSR_RD_FILL_LEVEL_GET(v)\t\t((v) & 0x0000ffff)\n#define MSGDMA_CSR_RESP_FILL_LEVEL_GET(v)\t((v) & 0x0000ffff)\n\n \nstruct msgdma_response {\n\tu32 bytes_transferred;\n\tu32 status;\n};\n\n#define msgdma_respoffs(a) (offsetof(struct msgdma_response, a))\n#define msgdma_csroffs(a) (offsetof(struct msgdma_csr, a))\n#define msgdma_descroffs(a) (offsetof(struct msgdma_extended_desc, a))\n\n \n#define MSGDMA_RESP_EARLY_TERM\tBIT(8)\n#define MSGDMA_RESP_ERR_MASK\t0xFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}