###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Sun Dec 13 20:04:28 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (1.993 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   69.200 (P)   81.200 (P)
            Arrival:=  -14.673       -2.673

  Clock Gating Hold:+   -5.893
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   79.434
       Launch Clock:=   -2.673
          Data Path:+   84.100
              Slack:=    1.993
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  R   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 28.200 |  25.527 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL   |      1 | 14.700 |  8.000 |  33.527 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.300 | 22.300 |  55.827 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72905/Y                        |       | A->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 | 19.400 | 16.000 |  71.827 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g70300/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 16.300 |  9.600 |  81.427 | 
     | cpu/stage1/regfile/n_1655                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 17.200 |  0.300 |  81.427 | 
     | C_INST/ENA                                         |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 33.700 | -14.673 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.600 |  7.900 | -14.673 | 
     | C_INST/CLK                                         |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (2.641 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   65.500 (P)   81.200 (P)
            Arrival:=  -18.373       -2.673

  Clock Gating Hold:+   -5.641
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   75.986
       Launch Clock:=   -2.673
          Data Path:+   81.300
              Slack:=    2.641
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.900 |  49.527 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72899/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  9.100 |  58.627 | 
     | cpu/stage1/regfile/n_225                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72242/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.200 | 11.500 |  70.127 | 
     | cpu/stage1/regfile/n_310                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70296/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 19.100 |  8.500 |  78.627 | 
     | cpu/stage1/regfile/n_1630                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 15.700 |  0.100 |  78.627 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 30.000 | -18.373 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 23.000 |  4.200 | -18.373 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (2.990 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   67.300 (P)   81.200 (P)
            Arrival:=  -16.573       -2.673

  Clock Gating Hold:+   -5.590
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   77.837
       Launch Clock:=   -2.673
          Data Path:+   83.500
              Slack:=    2.990
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  R   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 28.200 |  25.527 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL   |      1 | 14.700 |  8.000 |  33.527 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.300 | 22.300 |  55.827 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72905/Y                        |       | A->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 | 19.400 | 16.700 |  72.527 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g70323/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 16.400 |  8.300 |  80.827 | 
     | cpu/stage1/regfile/n_1637                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 15.500 |  0.100 |  80.827 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 31.800 | -16.573 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.000 |  6.000 | -16.573 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (3.051 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   58.600 (P)   81.100 (P)
            Arrival:=  -25.273       -2.773

  Clock Gating Hold:+   -5.451
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.276
       Launch Clock:=   -2.773
          Data Path:+   75.100
              Slack:=    3.051
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.600 |  -2.773 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L   |      8 | 35.900 | 43.300 |  40.527 | 
     | cpu/stage3_inst[9]                                 |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72906/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      5 | 37.000 | 22.500 |  63.027 | 
     | cpu/stage1/regfile/n_217                           |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/g70293/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 34.900 |  9.300 |  72.327 | 
     | cpu/stage1/regfile/n_1628                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 14.600 |  0.100 |  72.327 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 23.500 | -25.273 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 26.300 |  4.000 | -25.273 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (3.092 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   67.800 (P)   81.200 (P)
            Arrival:=  -16.073       -2.673

  Clock Gating Hold:+   -5.892
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   78.035
       Launch Clock:=   -2.673
          Data Path:+   83.800
              Slack:=    3.092
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  R   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 28.200 |  25.527 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL   |      1 | 14.700 |  8.000 |  33.527 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.300 | 22.600 |  56.127 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72908/Y                        |       | A->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 | 19.400 | 15.700 |  71.827 | 
     | cpu/stage1/regfile/n_215                           |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g70322/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 14.000 |  9.300 |  81.127 | 
     | cpu/stage1/regfile/n_1633                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 17.100 |  0.200 |  81.127 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 32.300 | -16.073 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.200 |  6.500 | -16.073 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (3.562 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   57.400 (P)   81.100 (P)
            Arrival:=  -26.473       -2.773

  Clock Gating Hold:+   -5.862
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   67.665
       Launch Clock:=   -2.773
          Data Path:+   74.000
              Slack:=    3.562
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.600 |  -2.773 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L   |      8 | 35.900 | 43.300 |  40.527 | 
     | cpu/stage3_inst[9]                                 |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72906/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      5 | 37.000 | 22.300 |  62.827 | 
     | cpu/stage1/regfile/n_217                           |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/g70315/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 34.900 |  8.400 |  71.227 | 
     | cpu/stage1/regfile/n_1644                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 17.100 |  0.100 |  71.227 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.200 | 22.300 | -26.473 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 16.100 |  1.200 | -26.473 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (3.893 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   62.100 (P)   81.200 (P)
            Arrival:=  -21.773       -2.673

  Clock Gating Hold:+   -5.293
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.934
       Launch Clock:=   -2.673
          Data Path:+   79.500
              Slack:=    3.893
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.800 |  49.427 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72901/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  8.700 |  58.127 | 
     | cpu/stage1/regfile/n_222                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72241/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.500 | 11.800 |  69.927 | 
     | cpu/stage1/regfile/n_311                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70312/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 20.400 |  6.900 |  76.827 | 
     | cpu/stage1/regfile/n_1640                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 13.100 |  0.000 |  76.827 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 27.000 | -21.773 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 28.100 |  7.500 | -21.773 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (3.901 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   52.000 (P)   81.200 (P)
            Arrival:=  -31.873       -2.673

  Clock Gating Hold:+   -5.401
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   62.726
       Launch Clock:=   -2.673
          Data Path:+   69.300
              Slack:=    3.901
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  F   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.700 |  27.027 | 
     | cpu/stage3_inst[7]                                 |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.000 | 23.600 |  50.627 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  F   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72226/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      2 | 18.000 |  8.900 |  59.527 | 
     | cpu/stage1/regfile/n_327                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g70311/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 12.400 |  7.100 |  66.627 | 
     | cpu/stage1/regfile/n_1651                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 12.200 |  0.100 |  66.627 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 22.700 | -31.873 | 
     | cpu/CTS_1                                          |       |      |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      3 | 26.000 |  9.400 | -31.873 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (4.081 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   62.500 (P)   81.200 (P)
            Arrival:=  -21.373       -2.673

  Clock Gating Hold:+   -5.381
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   73.246
       Launch Clock:=   -2.673
          Data Path:+   80.000
              Slack:=    4.081
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.900 |  49.527 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72899/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  9.100 |  58.627 | 
     | cpu/stage1/regfile/n_225                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72242/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.200 | 11.300 |  69.927 | 
     | cpu/stage1/regfile/n_310                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70314/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 19.100 |  7.400 |  77.327 | 
     | cpu/stage1/regfile/n_1638                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 13.600 |  0.100 |  77.327 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 27.400 | -21.373 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 28.100 |  7.900 | -21.373 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (4.568 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   69.300 (P)   81.200 (P)
            Arrival:=  -14.573       -2.673

  Clock Gating Hold:+   -5.768
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   79.659
       Launch Clock:=   -2.673
          Data Path:+   86.900
              Slack:=    4.568
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  F   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 27.300 |  24.627 | 
     | cpu/stage3_inst[10]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL   |      1 | 14.200 |  8.700 |  33.327 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.000 | 23.300 |  56.627 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72904/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      7 | 18.500 | 18.600 |  75.227 | 
     | cpu/stage1/regfile/n_219                           |       |           |  R   | (net)                  |      7 |        |        |         | 
     | cpu/stage1/regfile/g70319/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 31.600 |  9.000 |  84.227 | 
     | cpu/stage1/regfile/n_1629                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 16.500 |  0.100 |  84.227 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 33.800 | -14.573 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.700 |  8.000 | -14.573 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (4.579 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   61.000 (P)   81.200 (P)
            Arrival:=  -22.873       -2.673

  Clock Gating Hold:+   -4.979
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.148
       Launch Clock:=   -2.673
          Data Path:+   79.400
              Slack:=    4.579
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.900 |  49.527 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72899/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  9.100 |  58.627 | 
     | cpu/stage1/regfile/n_225                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72240/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.200 | 11.700 |  70.327 | 
     | cpu/stage1/regfile/n_312                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70302/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 19.600 |  6.400 |  76.727 | 
     | cpu/stage1/regfile/n_1654                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 12.100 |  0.000 |  76.727 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.200 | 25.900 | -22.873 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 17.400 |  4.800 | -22.873 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (4.988 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   58.400 (P)   81.100 (P)
            Arrival:=  -25.473       -2.773

  Clock Gating Hold:+   -5.788
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   68.739
       Launch Clock:=   -2.773
          Data Path:+   76.500
              Slack:=    4.988
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.600 |  -2.773 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L   |      8 | 35.900 | 43.300 |  40.527 | 
     | cpu/stage3_inst[9]                                 |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72906/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      5 | 37.000 | 22.500 |  63.027 | 
     | cpu/stage1/regfile/n_217                           |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/g70297/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 34.900 | 10.700 |  73.727 | 
     | cpu/stage1/regfile/n_1626                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 16.600 |  0.200 |  73.727 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 23.300 | -25.473 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 26.300 |  3.800 | -25.473 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (5.189 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   68.400 (P)   81.200 (P)
            Arrival:=  -15.473       -2.673

  Clock Gating Hold:+   -5.289
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   79.238
       Launch Clock:=   -2.673
          Data Path:+   87.100
              Slack:=    5.189
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  F   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 27.300 |  24.627 | 
     | cpu/stage3_inst[10]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL   |      1 | 14.200 |  8.700 |  33.327 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.000 | 23.300 |  56.627 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72904/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      7 | 18.500 | 18.500 |  75.127 | 
     | cpu/stage1/regfile/n_219                           |       |           |  R   | (net)                  |      7 |        |        |         | 
     | cpu/stage1/regfile/g70277/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 31.600 |  9.300 |  84.427 | 
     | cpu/stage1/regfile/n_1647                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 13.800 |  0.100 |  84.427 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 32.900 | -15.473 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.500 |  7.100 | -15.473 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (6.505 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   60.900 (P)   81.200 (P)
            Arrival:=  -22.973       -2.673

  Clock Gating Hold:+   -5.405
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.622
       Launch Clock:=   -2.673
          Data Path:+   80.800
              Slack:=    6.505
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.900 |  49.527 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72899/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  9.100 |  58.627 | 
     | cpu/stage1/regfile/n_225                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72242/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.200 | 11.600 |  70.227 | 
     | cpu/stage1/regfile/n_310                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70313/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 19.100 |  7.900 |  78.127 | 
     | cpu/stage1/regfile/n_1634                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 14.500 |  0.100 |  78.127 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.200 | 25.800 | -22.973 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 17.400 |  4.700 | -22.973 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (6.940 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   59.800 (P)   81.100 (P)
            Arrival:=  -24.073       -2.773

  Clock Gating Hold:+   -5.740
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.187
       Launch Clock:=   -2.773
          Data Path:+   79.900
              Slack:=    6.940
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |     15 | 25.700 | 20.600 |  -2.773 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L  |      8 | 35.900 | 43.300 |  40.527 | 
     | cpu/stage3_inst[9]                                 |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g72906/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      5 | 37.000 | 22.400 |  62.927 | 
     | cpu/stage1/regfile/n_217                           |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/g70350/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_R |      1 | 34.900 | 14.200 |  77.127 | 
     | cpu/stage1/regfile/n_1627                          |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL    |      1 | 16.200 |  0.100 |  77.127 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 24.700 | -24.073 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 27.400 |  5.200 | -24.073 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (6.945 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   60.100 (P)   81.200 (P)
            Arrival:=  -23.773       -2.673

  Clock Gating Hold:+   -5.245
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.982
       Launch Clock:=   -2.673
          Data Path:+   80.600
              Slack:=    6.945
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.900 |  49.527 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72899/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  9.100 |  58.627 | 
     | cpu/stage1/regfile/n_225                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72240/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.200 | 11.600 |  70.227 | 
     | cpu/stage1/regfile/n_312                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70318/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 19.600 |  7.700 |  77.927 | 
     | cpu/stage1/regfile/n_1642                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 13.500 |  0.100 |  77.927 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.200 | 25.000 | -23.773 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 17.300 |  3.900 | -23.773 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (7.238 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   69.000 (P)   81.200 (P)
            Arrival:=  -14.873       -2.673

  Clock Gating Hold:+   -4.038
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   81.089
       Launch Clock:=   -2.673
          Data Path:+   91.000
              Slack:=    7.238
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.900 |  49.527 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72899/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  9.100 |  58.627 | 
     | cpu/stage1/regfile/n_225                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72240/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.200 | 11.700 |  70.327 | 
     | cpu/stage1/regfile/n_312                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70320/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 19.600 |  5.000 |  75.327 | 
     | cpu/stage1/regfile/FE_PHN1383_n_1646               |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/FE_PHC1383_n_1646/Y             |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SRAM |      1 | 10.000 | 13.000 |  88.327 | 
     | cpu/stage1/regfile/n_1646                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  6.800 |  0.000 |  88.327 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 33.500 | -14.873 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.600 |  7.700 | -14.873 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (7.327 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   62.600 (P)   81.200 (P)
            Arrival:=  -21.273       -2.673

  Clock Gating Hold:+   -6.127
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.600
       Launch Clock:=   -2.673
          Data Path:+   82.600
              Slack:=    7.327
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.800 |  49.427 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72901/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  8.700 |  58.127 | 
     | cpu/stage1/regfile/n_222                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72241/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.500 | 12.200 |  70.327 | 
     | cpu/stage1/regfile/n_311                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70278/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 20.500 |  9.600 |  79.927 | 
     | cpu/stage1/regfile/n_1632                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 17.800 |  0.200 |  79.927 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 27.500 | -21.273 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 28.100 |  8.000 | -21.273 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (7.828 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   68.100 (P)   81.200 (P)
            Arrival:=  -15.773       -2.673

  Clock Gating Hold:+   -4.128
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   80.099
       Launch Clock:=   -2.673
          Data Path:+   90.600
              Slack:=    7.828
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  F   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.700 |  27.027 | 
     | cpu/stage3_inst[7]                                 |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.000 | 23.600 |  50.627 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  F   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72900/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      2 | 18.000 |  8.300 |  58.927 | 
     | cpu/stage1/regfile/n_223                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72230/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      4 | 12.200 | 10.500 |  69.427 | 
     | cpu/stage1/regfile/n_322                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70299/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 |  7.700 |  5.600 |  75.027 | 
     | cpu/stage1/regfile/FE_PHN1377_n_1653               |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/FE_PHC1377_n_1653/Y             |       | A->Y      |  F   | HB2xp67_ASAP7_75t_SL   |      1 |  8.900 | 12.900 |  87.927 | 
     | cpu/stage1/regfile/n_1653                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  7.300 |  0.100 |  87.927 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 32.600 | -15.773 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.300 |  6.800 | -15.773 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (8.007 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   61.700 (P)   81.100 (P)
            Arrival:=  -22.173       -2.773

  Clock Gating Hold:+   -5.307
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.520
       Launch Clock:=   -2.773
          Data Path:+   83.300
              Slack:=    8.007
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.600 |  -2.773 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L   |      8 | 35.900 | 43.300 |  40.527 | 
     | cpu/stage3_inst[9]                                 |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72906/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      5 | 37.000 | 22.600 |  63.127 | 
     | cpu/stage1/regfile/n_217                           |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/FE_PHC1397_n_217/Y              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_L    |      4 | 34.900 |  9.900 |  73.027 | 
     | cpu/stage1/regfile/FE_PHN1397_n_217                |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70321/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 |  3.600 |  7.500 |  80.527 | 
     | cpu/stage1/regfile/n_1625                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 13.300 |  0.100 |  80.527 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 26.600 | -22.173 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 28.000 |  7.100 | -22.173 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (8.017 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   67.000 (P)   81.200 (P)
            Arrival:=  -16.873       -2.673

  Clock Gating Hold:+   -4.217
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   78.910
       Launch Clock:=   -2.673
          Data Path:+   89.600
              Slack:=    8.017
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  F   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.700 |  27.027 | 
     | cpu/stage3_inst[7]                                 |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.000 | 23.600 |  50.627 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  F   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72900/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      2 | 18.000 |  8.300 |  58.927 | 
     | cpu/stage1/regfile/n_223                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72230/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      4 | 12.200 | 10.500 |  69.427 | 
     | cpu/stage1/regfile/n_322                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70317/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 |  7.700 |  4.700 |  74.127 | 
     | cpu/stage1/regfile/FE_PHN1378_n_1645               |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/FE_PHC1378_n_1645/Y             |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.100 | 12.800 |  86.927 | 
     | cpu/stage1/regfile/n_1645                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  7.800 |  0.100 |  86.927 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 31.500 | -16.873 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.000 |  5.700 | -16.873 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (8.073 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   58.500 (P)   81.200 (P)
            Arrival:=  -25.373       -2.673

  Clock Gating Hold:+   -5.273
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.354
       Launch Clock:=   -2.673
          Data Path:+   80.100
              Slack:=    8.073
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  F   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.700 |  27.027 | 
     | cpu/stage3_inst[7]                                 |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.000 | 23.600 |  50.627 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  F   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72900/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      2 | 18.000 |  8.300 |  58.927 | 
     | cpu/stage1/regfile/n_223                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72230/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      4 | 12.200 | 10.500 |  69.427 | 
     | cpu/stage1/regfile/n_322                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70298/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 |  7.700 |  8.000 |  77.427 | 
     | cpu/stage1/regfile/n_1649                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 13.700 |  0.100 |  77.427 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 23.400 | -25.373 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 26.300 |  3.900 | -25.373 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (8.122 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   59.200 (P)   81.200 (P)
            Arrival:=  -24.673       -2.673

  Clock Gating Hold:+   -5.422
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.905
       Launch Clock:=   -2.673
          Data Path:+   80.700
              Slack:=    8.122
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.900 |  49.527 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72899/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  9.100 |  58.627 | 
     | cpu/stage1/regfile/n_225                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72240/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.200 | 11.500 |  70.127 | 
     | cpu/stage1/regfile/n_312                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70301/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 19.600 |  7.900 |  78.027 | 
     | cpu/stage1/regfile/n_1650                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 14.600 |  0.100 |  78.027 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.200 | 24.100 | -24.673 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 17.000 |  3.000 | -24.673 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (8.206 ps) Clock Gating Hold Check with Pin cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s1_to_s2_inst/register_reg[30]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   62.300 (P)   78.700 (P)
            Arrival:=  -21.573       -5.173

  Clock Gating Hold:+   -6.306
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.121
       Launch Clock:=   -5.173
          Data Path:+   85.500
              Slack:=    8.206
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 20.200 | 29.800 | -23.673 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 25.700 | 18.500 |  -5.173 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s1_to_s2_inst/register_reg[30]/QN              |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_SL |      3 | 28.900 | 23.300 |  18.127 | 
     | cpu/stage2_inst[30]                                |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csrsel/g212/Y                           |       | C->Y      |  R   | AND5x1_ASAP7_75t_SL   |      1 | 11.400 | 24.300 |  42.427 | 
     | cpu/stage3/CSRSelect                               |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/g195/Y                              |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL    |      1 | 26.800 | 12.100 |  54.527 | 
     | cpu/stage3/csr/n_33                                |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/FE_PHC104 |       | A->Y      |  R   | HB4xp67_ASAP7_75t_R   |      1 |  8.200 | 25.800 |  80.327 | 
     | 3_n_33/Y                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/FE_PHN104 |       |           |  R   | (net)                 |      1 |        |        |         | 
     | 3_n_33                                             |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  9.400 |  0.000 |  80.327 | 
     | NST/ENA                                            |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |      |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |      |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |      |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      1 | 12.200 |  1.200 | -21.573 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (9.159 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   60.400 (P)   81.200 (P)
            Arrival:=  -23.473       -2.673

  Clock Gating Hold:+   -5.959
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.568
       Launch Clock:=   -2.673
          Data Path:+   82.400
              Slack:=    9.159
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.800 |  49.427 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72901/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  8.700 |  58.127 | 
     | cpu/stage1/regfile/n_222                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72235/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.500 | 12.400 |  70.527 | 
     | cpu/stage1/regfile/n_317                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70295/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 21.600 |  9.200 |  79.727 | 
     | cpu/stage1/regfile/n_1648                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 17.200 |  0.200 |  79.727 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 25.300 | -23.473 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 27.600 |  5.800 | -23.473 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (9.322 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   61.300 (P)   81.200 (P)
            Arrival:=  -22.573       -2.673

  Clock Gating Hold:+   -8.422
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.005
       Launch Clock:=   -2.673
          Data Path:+   81.000
              Slack:=    9.322
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  R   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 28.200 |  25.527 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL   |      1 | 14.700 |  8.000 |  33.527 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.300 | 22.600 |  56.127 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72908/Y                        |       | A->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 | 19.400 | 15.500 |  71.627 | 
     | cpu/stage1/regfile/n_215                           |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g70324/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 14.000 |  6.700 |  78.327 | 
     | cpu/stage1/regfile/n_1635                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | ENA       |  F   | ICGx3_ASAP7_75t_SL     |      1 | 11.400 |  0.100 |  78.327 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 26.200 | -22.573 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | CLK  |  R   | ICGx3_ASAP7_75t_SL     |     14 | 28.000 |  6.700 | -22.573 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (9.929 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[9]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   62.000 (P)   81.100 (P)
            Arrival:=  -21.873       -2.773

  Clock Gating Hold:+   -8.529
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.598
       Launch Clock:=   -2.773
          Data Path:+   82.300
              Slack:=    9.929
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.600 |  -2.773 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[9]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L   |      8 | 35.900 | 43.300 |  40.527 | 
     | cpu/stage3_inst[9]                                 |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72906/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      5 | 37.000 | 22.600 |  63.127 | 
     | cpu/stage1/regfile/n_217                           |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/FE_PHC1397_n_217/Y              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_L    |      4 | 34.900 |  9.600 |  72.727 | 
     | cpu/stage1/regfile/FE_PHN1397_n_217                |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70294/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 |  3.500 |  6.800 |  79.527 | 
     | cpu/stage1/regfile/n_1643                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | ENA       |  F   | ICGx3_ASAP7_75t_SL     |      1 | 12.000 |  0.000 |  79.527 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 26.900 | -21.873 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | CLK  |  R   | ICGx3_ASAP7_75t_SL     |     14 | 28.100 |  7.400 | -21.873 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (10.398 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   60.900 (P)   81.200 (P)
            Arrival:=  -22.973       -2.673

  Clock Gating Hold:+   -5.198
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.829
       Launch Clock:=   -2.673
          Data Path:+   84.900
              Slack:=   10.398
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  F   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 27.300 |  24.627 | 
     | cpu/stage3_inst[10]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL   |      1 | 14.200 |  8.700 |  33.327 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.000 | 23.300 |  56.627 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72904/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      7 | 18.500 | 18.500 |  75.127 | 
     | cpu/stage1/regfile/n_219                           |       |           |  R   | (net)                  |      7 |        |        |         | 
     | cpu/stage1/regfile/g70308/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 31.600 |  7.100 |  82.227 | 
     | cpu/stage1/regfile/n_1631                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 12.800 |  0.000 |  82.227 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 25.800 | -22.973 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 27.900 |  6.300 | -22.973 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (10.466 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   57.800 (P)   81.200 (P)
            Arrival:=  -26.073       -2.673

  Clock Gating Hold:+   -5.166
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   68.761
       Launch Clock:=   -2.673
          Data Path:+   81.900
              Slack:=   10.466
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  R   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 28.200 |  25.527 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL   |      1 | 14.700 |  8.000 |  33.527 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.300 | 22.600 |  56.127 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72908/Y                        |       | A->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 | 19.400 | 15.600 |  71.727 | 
     | cpu/stage1/regfile/n_215                           |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g70326/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 14.000 |  7.500 |  79.227 | 
     | cpu/stage1/regfile/n_1652                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 13.100 |  0.100 |  79.227 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 22.700 | -26.073 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 26.100 |  3.200 | -26.073 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (10.550 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   59.100 (P)   81.200 (P)
            Arrival:=  -24.773       -2.673

  Clock Gating Hold:+   -5.950
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.277
       Launch Clock:=   -2.673
          Data Path:+   82.500
              Slack:=   10.550
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.300 |  26.627 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.300 | 22.800 |  49.427 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72901/Y                        |       | B->Y      |  F   | NOR2xp33_ASAP7_75t_SL  |      2 | 18.900 |  8.700 |  58.127 | 
     | cpu/stage1/regfile/n_222                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72241/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 | 13.500 | 12.200 |  70.327 | 
     | cpu/stage1/regfile/n_311                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70310/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 20.500 |  9.500 |  79.827 | 
     | cpu/stage1/regfile/n_1636                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 17.400 |  0.300 |  79.827 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 24.100 | -48.773 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 24.200 | 24.000 | -24.773 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 27.000 |  4.500 | -24.773 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (13.521 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   67.300 (P)   81.200 (P)
            Arrival:=  -16.573       -2.673

  Clock Gating Hold:+   -3.821
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   79.606
       Launch Clock:=   -2.673
          Data Path:+   95.800
              Slack:=   13.521
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/QN              |       | CLK->QN   |  R   | DFFHQNx2_ASAP7_75t_SL  |      5 | 35.900 | 28.200 |  25.527 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1366_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL   |      1 | 14.700 |  8.000 |  33.527 | 
     | cpu/FE_PHN1366_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1013_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      8 |  5.300 | 22.300 |  55.827 | 
     | cpu/FE_PHN1013_stage3_inst_10                      |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g72905/Y                        |       | A->Y      |  R   | OR2x2_ASAP7_75t_SL     |      8 | 19.400 | 16.900 |  72.727 | 
     | cpu/stage1/regfile/n_218                           |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g70325/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 16.400 |  7.700 |  80.427 | 
     | cpu/stage1/regfile/n_1639                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/FE_PH |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SRAM |      1 | 11.400 | 12.700 |  93.127 | 
     | C1429_n_1639/Y                                     |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/FE_PH |       |           |  F   | (net)                  |      1 |        |        |         | 
     | N1429_n_1639                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  5.600 |  0.000 |  93.127 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 31.800 | -16.573 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.000 |  6.000 | -16.573 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (13.728 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   69.000 (P)   81.200 (P)
            Arrival:=  -14.873       -2.673

  Clock Gating Hold:+   -4.128
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   80.999
       Launch Clock:=   -2.673
          Data Path:+   97.400
              Slack:=   13.728
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.400 | -73.473 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 23.700 | 20.000 | -53.473 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      8 | 20.200 | 30.100 | -23.373 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |     15 | 25.700 | 20.700 |  -2.673 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  F   | DFFHQx4_ASAP7_75t_SL   |      5 | 35.900 | 29.700 |  27.027 | 
     | cpu/stage3_inst[7]                                 |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC954_stage3_inst_7/Y                      |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      9 |  6.000 | 23.600 |  50.627 | 
     | cpu/FE_PHN954_stage3_inst_7                        |       |           |  F   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g72900/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      2 | 18.000 |  8.300 |  58.927 | 
     | cpu/stage1/regfile/n_223                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72230/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      4 | 12.200 | 10.500 |  69.427 | 
     | cpu/stage1/regfile/n_322                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g70316/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 |  7.700 |  7.800 |  77.227 | 
     | cpu/stage1/regfile/n_1641                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/FE_PH |       | A->Y      |  F   | HB3xp67_ASAP7_75t_SL   |      1 | 13.300 | 17.500 |  94.727 | 
     | C1410_n_1641/Y                                     |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/FE_PH |       |           |  F   | (net)                  |      1 |        |        |         | 
     | N1410_n_1641                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  7.300 |  0.000 |  94.727 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 24.500 | -48.373 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 24.200 | 33.500 | -14.873 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 24.600 |  7.700 | -14.873 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (23.942 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   66.700 (P)   71.300 (P)
            Arrival:=  -17.173      -12.573

  Clock Gating Hold:+   -9.442
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   73.385
       Launch Clock:=  -12.573
          Data Path:+  109.900
              Slack:=   23.942
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 24.100 |  11.527 | 
     | mem/icache/STATE[2]                                |       |         |  F   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  R   | INVxp67_ASAP7_75t_SL   |      3 |  13.100 |  6.800 |  18.327 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  R   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  F   | NAND3xp33_ASAP7_75t_SL |      2 |  10.900 |  8.000 |  26.327 | 
     | mem/icache/n_440                                   |       |         |  F   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 |  16.000 |  7.700 |  34.027 | 
     | mem/i_stall_n                                      |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  F   | NAND2x1_ASAP7_75t_SL   |     41 |   7.500 | 50.100 |  84.127 | 
     | stall                                              |       |         |  F   | (net)                  |     41 |         |        |         | 
     | cpu/s1_to_s2_inst/g307__1881/Y                     |       | B->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 | 107.600 | 13.200 |  97.327 | 
     | cpu/s1_to_s2_inst/n_34                             |       |         |  R   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | ENA     |  R   | ICGx3_ASAP7_75t_SL     |      1 |  29.900 |  0.000 |  97.327 | 
     | _INST/ENA                                          |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 34.500 | -17.173 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 33.500 |  5.400 | -17.173 | 
     | _INST/CLK                                          |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (24.583 ps) Clock Gating Hold Check with Pin cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   67.200 (P)   71.300 (P)
            Arrival:=  -16.673      -12.573

  Clock Gating Hold:+   -7.883
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   75.444
       Launch Clock:=  -12.573
          Data Path:+  112.600
              Slack:=   24.583
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 25.300 |  12.727 | 
     | mem/icache/STATE[2]                                |       |         |  R   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  F   | INVxp67_ASAP7_75t_SL   |      3 |  14.200 |  6.100 |  18.827 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  F   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  R   | NAND3xp33_ASAP7_75t_SL |      2 |  10.300 |  6.900 |  25.727 | 
     | mem/icache/n_440                                   |       |         |  R   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  10.400 |  4.800 |  30.527 | 
     | mem/i_stall_n                                      |       |         |  F   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |   8.100 | 61.800 |  92.327 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |        |         | 
     | cpu/s2_to_s3_inst/g191__3680/Y                     |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 131.200 |  7.700 | 100.027 | 
     | cpu/s2_to_s3_inst/n_18                             |       |         |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | ENA     |  F   | ICGx1_ASAP7_75t_SL     |      1 |  21.900 |  0.200 | 100.027 | 
     | _INST/ENA                                          |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 35.000 | -16.673 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      8 | 33.500 |  5.900 | -16.673 | 
     | _INST/CLK                                          |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (25.295 ps) Clock Gating Hold Check with Pin cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   64.300 (P)   71.300 (P)
            Arrival:=  -19.573      -12.573

  Clock Gating Hold:+   -9.395
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.032
       Launch Clock:=  -12.573
          Data Path:+  108.900
              Slack:=   25.295
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 24.100 |  11.527 | 
     | mem/icache/STATE[2]                                |       |         |  F   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  R   | INVxp67_ASAP7_75t_SL   |      3 |  13.100 |  6.800 |  18.327 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  R   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  F   | NAND3xp33_ASAP7_75t_SL |      2 |  10.900 |  8.000 |  26.327 | 
     | mem/icache/n_440                                   |       |         |  F   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 |  16.000 |  7.700 |  34.027 | 
     | mem/i_stall_n                                      |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  F   | NAND2x1_ASAP7_75t_SL   |     41 |   7.500 | 47.700 |  81.727 | 
     | stall                                              |       |         |  F   | (net)                  |     41 |         |        |         | 
     | cpu/s2_to_s3_alu/g213__7410/Y                      |       | B->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 | 107.500 | 14.600 |  96.327 | 
     | cpu/s2_to_s3_alu/n_34                              |       |         |  R   | (net)                  |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | ENA     |  R   | ICGx3_ASAP7_75t_SL     |      1 |  31.200 |  0.100 |  96.327 | 
     | INST/ENA                                           |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 32.100 | -19.573 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 32.000 |  3.000 | -19.573 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (25.502 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   63.800 (P)   71.300 (P)
            Arrival:=  -20.073      -12.573

  Clock Gating Hold:+   -9.402
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.525
       Launch Clock:=  -12.573
          Data Path:+  108.600
              Slack:=   25.502
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 24.100 |  11.527 | 
     | mem/icache/STATE[2]                                |       |         |  F   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  R   | INVxp67_ASAP7_75t_SL   |      3 |  13.100 |  6.800 |  18.327 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  R   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  F   | NAND3xp33_ASAP7_75t_SL |      2 |  10.900 |  8.000 |  26.327 | 
     | mem/icache/n_440                                   |       |         |  F   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 |  16.000 |  7.700 |  34.027 | 
     | mem/i_stall_n                                      |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  F   | NAND2x1_ASAP7_75t_SL   |     41 |   7.500 | 47.800 |  81.827 | 
     | stall                                              |       |         |  F   | (net)                  |     41 |         |        |         | 
     | cpu/s1_to_s2_rs2/g432__6161/Y                      |       | B->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 | 107.600 | 14.200 |  96.027 | 
     | cpu/s1_to_s2_rs2/n_34                              |       |         |  R   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | ENA     |  R   | ICGx3_ASAP7_75t_SL     |      1 |  30.900 |  0.000 |  96.027 | 
     | INST/ENA                                           |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 31.600 | -20.073 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 32.300 |  2.500 | -20.073 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (26.220 ps) Clock Gating Hold Check with Pin cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   64.100 (P)   71.300 (P)
            Arrival:=  -19.773      -12.573

  Clock Gating Hold:+   -9.420
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.807
       Launch Clock:=  -12.573
          Data Path:+  109.600
              Slack:=   26.220
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 24.100 |  11.527 | 
     | mem/icache/STATE[2]                                |       |         |  F   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  R   | INVxp67_ASAP7_75t_SL   |      3 |  13.100 |  6.800 |  18.327 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  R   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  F   | NAND3xp33_ASAP7_75t_SL |      2 |  10.900 |  8.000 |  26.327 | 
     | mem/icache/n_440                                   |       |         |  F   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 |  16.000 |  7.700 |  34.027 | 
     | mem/i_stall_n                                      |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  F   | NAND2x1_ASAP7_75t_SL   |     41 |   7.500 | 47.700 |  81.727 | 
     | stall                                              |       |         |  F   | (net)                  |     41 |         |        |         | 
     | cpu/s2_to_s3_pc/g213__4733/Y                       |       | B->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 | 107.500 | 15.300 |  97.027 | 
     | cpu/s2_to_s3_pc/n_34                               |       |         |  R   | (net)                  |      1 |         |        |         | 
     | cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_I |       | ENA     |  R   | ICGx3_ASAP7_75t_SL     |      1 |  31.900 |  0.100 |  97.027 | 
     | NST/ENA                                            |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 31.900 | -19.773 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 32.000 |  2.800 | -19.773 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (26.903 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   62.900 (P)   71.300 (P)
            Arrival:=  -20.973      -12.573

  Clock Gating Hold:+   -9.403
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.624
       Launch Clock:=  -12.573
          Data Path:+  109.100
              Slack:=   26.903
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 24.100 |  11.527 | 
     | mem/icache/STATE[2]                                |       |         |  F   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  R   | INVxp67_ASAP7_75t_SL   |      3 |  13.100 |  6.800 |  18.327 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  R   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  F   | NAND3xp33_ASAP7_75t_SL |      2 |  10.900 |  8.000 |  26.327 | 
     | mem/icache/n_440                                   |       |         |  F   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 |  16.000 |  7.700 |  34.027 | 
     | mem/i_stall_n                                      |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  F   | NAND2x1_ASAP7_75t_SL   |     41 |   7.500 | 47.300 |  81.327 | 
     | stall                                              |       |         |  F   | (net)                  |     41 |         |        |         | 
     | cpu/s1_to_s2_pc/g213__1705/Y                       |       | B->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 | 107.500 | 15.200 |  96.527 | 
     | cpu/s1_to_s2_pc/n_34                               |       |         |  R   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_I |       | ENA     |  R   | ICGx3_ASAP7_75t_SL     |      1 |  31.800 |  0.100 |  96.527 | 
     | NST/ENA                                            |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 30.700 | -20.973 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 31.800 |  1.600 | -20.973 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (28.799 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   62.800 (P)   71.300 (P)
            Arrival:=  -21.073      -12.573

  Clock Gating Hold:+   -9.399
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.528
       Launch Clock:=  -12.573
          Data Path:+  110.900
              Slack:=   28.799
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 24.100 |  11.527 | 
     | mem/icache/STATE[2]                                |       |         |  F   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  R   | INVxp67_ASAP7_75t_SL   |      3 |  13.100 |  6.800 |  18.327 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  R   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  F   | NAND3xp33_ASAP7_75t_SL |      2 |  10.900 |  8.000 |  26.327 | 
     | mem/icache/n_440                                   |       |         |  F   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 |  16.000 |  7.700 |  34.027 | 
     | mem/i_stall_n                                      |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  F   | NAND2x1_ASAP7_75t_SL   |     41 |   7.500 | 49.200 |  83.227 | 
     | stall                                              |       |         |  F   | (net)                  |     41 |         |        |         | 
     | cpu/s1_to_s2_rs1/g213__1881/Y                      |       | B->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 | 107.700 | 15.100 |  98.327 | 
     | cpu/s1_to_s2_rs1/n_34                              |       |         |  R   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_ |       | ENA     |  R   | ICGx3_ASAP7_75t_SL     |      1 |  31.800 |  0.100 |  98.327 | 
     | INST/ENA                                           |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 30.600 | -21.073 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 31.700 |  1.500 | -21.073 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (29.521 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   62.800 (P)   71.300 (P)
            Arrival:=  -21.073      -12.573

  Clock Gating Hold:+   -9.421
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.506
       Launch Clock:=  -12.573
          Data Path:+  111.600
              Slack:=   29.521
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 24.100 |  11.527 | 
     | mem/icache/STATE[2]                                |       |         |  F   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  R   | INVxp67_ASAP7_75t_SL   |      3 |  13.100 |  6.800 |  18.327 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  R   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  F   | NAND3xp33_ASAP7_75t_SL |      2 |  10.900 |  8.000 |  26.327 | 
     | mem/icache/n_440                                   |       |         |  F   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 |  16.000 |  7.700 |  34.027 | 
     | mem/i_stall_n                                      |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  F   | NAND2x1_ASAP7_75t_SL   |     41 |   7.500 | 49.300 |  83.327 | 
     | stall                                              |       |         |  F   | (net)                  |     41 |         |        |         | 
     | cpu/s1_to_s2_imm/g420__5107/Y                      |       | B->Y    |  R   | NAND2xp5_ASAP7_75t_SL  |      1 | 107.700 | 15.700 |  99.027 | 
     | cpu/s1_to_s2_imm/n_33                              |       |         |  R   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_ |       | ENA     |  R   | ICGx3_ASAP7_75t_SL     |      1 |  32.400 |  0.100 |  99.027 | 
     | INST/ENA                                           |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 30.600 | -21.073 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      8 | 31.700 |  1.500 | -21.073 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (43.887 ps) Clock Gating Hold Check with Pin cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873      -83.873
        Net Latency:+   49.900 (P)   71.300 (P)
            Arrival:=  -33.973      -12.573

  Clock Gating Hold:+  -15.087
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   50.940
       Launch Clock:=  -12.573
          Data Path:+  107.400
              Slack:=   43.887
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |         |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+---------+------+------------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk     |  R   | (arrival)              |      2 |   4.100 | 10.400 | -73.473 | 
     | clk                                                |       |         |  R   | (net)                  |      2 |         |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y    |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 |  23.700 | 17.000 | -56.473 | 
     | CTS_1                                              |       |         |  R   | (net)                  |      6 |         |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y                          |       | A->Y    |  R   | BUFx2_ASAP7_75t_SRAM   |      1 |  14.900 | 17.400 | -39.073 | 
     | mem/CTS_1                                          |       |         |  R   | (net)                  |      1 |         |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y                          |       | A->Y    |  R   | BUFx12f_ASAP7_75t_SRAM |     70 |  11.900 | 26.500 | -12.573 | 
     | mem/CTS_2                                          |       |         |  R   | (net)                  |     70 |         |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      4 |  33.200 | 25.300 |  12.727 | 
     | mem/icache/STATE[2]                                |       |         |  R   | (net)                  |      4 |         |        |         | 
     | mem/icache/FE_DBTC2_STATE_2/Y                      |       | A->Y    |  F   | INVxp67_ASAP7_75t_SL   |      3 |  14.200 |  6.100 |  18.827 | 
     | mem/icache/FE_DBTN2_STATE_2                        |       |         |  F   | (net)                  |      3 |         |        |         | 
     | mem/icache/g4836/Y                                 |       | A->Y    |  R   | NAND3xp33_ASAP7_75t_SL |      2 |  10.300 |  6.900 |  25.727 | 
     | mem/icache/n_440                                   |       |         |  R   | (net)                  |      2 |         |        |         | 
     | mem/icache/g4834/Y                                 |       | A->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 |  10.400 |  4.800 |  30.527 | 
     | mem/i_stall_n                                      |       |         |  F   | (net)                  |      1 |         |        |         | 
     | mem/g21/Y                                          |       | B->Y    |  R   | NAND2x1_ASAP7_75t_SL   |     41 |   8.100 | 58.500 |  89.027 | 
     | stall                                              |       |         |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/pcreg/g189__5107/Y                      |       | B->Y    |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 131.200 |  5.800 |  94.827 | 
     | cpu/stage1/pcreg/n_35                              |       |         |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | ENA     |  F   | ICGx1_ASAP7_75t_SRAM   |      1 |  28.700 |  0.100 |  94.827 | 
     | INST/ENA                                           |       |         |      |                        |        |         |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 20.600 | -33.973 | 
     | cpu/CTS_1                                          |       |      |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM  |      3 | 25.400 |  7.300 | -33.973 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 

