.. _virtex5-clock:

Clock interconnect
##################

.. todo:: describe this madness


``CLK_HROW``
============

.. raw:: html
   :file: ../gen/tile-xc5v-CLK_HROW.html


``HCLK``
========

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK.html


Spine muxes — IOB
=================


``CLK_IOB_B``
-------------

.. raw:: html
   :file: ../gen/tile-xc5v-CLK_IOB_B.html


``CLK_IOB_T``
-------------

.. raw:: html
   :file: ../gen/tile-xc5v-CLK_IOB_T.html


Spine muxes — CMT
=================


``CLK_CMT_B``
-------------

.. raw:: html
   :file: ../gen/tile-xc5v-CLK_CMT_B.html


``CLK_CMT_T``
-------------

.. raw:: html
   :file: ../gen/tile-xc5v-CLK_CMT_T.html


Spine muxes — MGT
=================


``CLK_MGT_B``
-------------

.. raw:: html
   :file: ../gen/tile-xc5v-CLK_MGT_B.html


``CLK_MGT_T``
-------------

.. raw:: html
   :file: ../gen/tile-xc5v-CLK_MGT_T.html


MGT clock repeater
==================

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK_BRAM_MGT.html


IO clock nodes
==============


``HCLK_IOI``
------------

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK_IOI.html


``HCLK_IOI_CENTER``
-------------------

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK_IOI_CENTER.html


``HCLK_IOI_BOTCEN``
-------------------

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK_IOI_BOTCEN.html


``HCLK_IOI_TOPCEN``
-------------------

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK_IOI_TOPCEN.html


``HCLK_IOI_CMT``
----------------

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK_IOI_CMT.html


``HCLK_CMT_IOI``
----------------

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK_CMT_IOI.html


``HCLK_CMT``
------------

.. raw:: html
   :file: ../gen/tile-xc5v-HCLK_CMT.html


I/O standard data
=================

.. raw:: html
   :file: ../gen/xc5v-iostd-lvdsbias.html

.. raw:: html
   :file: ../gen/xc5v-iostd-dci-lvdiv2.html

.. raw:: html
   :file: ../gen/xc5v-iostd-dci-mask-term-vcc.html

.. raw:: html
   :file: ../gen/xc5v-iostd-dci-mask-term-split.html
