// Seed: 1747096096
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output wire id_2,
    output wor id_3,
    output wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand id_7,
    input supply1 id_8,
    output tri0 id_9,
    output uwire id_10,
    output wand id_11,
    input wand id_12
);
  assign module_1.id_1 = 0;
  logic [-1 : -1] id_14;
  ;
  logic id_15 = 1'b0 | {1 == id_15 < ~id_6, -1};
endmodule
module module_1 #(
    parameter id_11 = 32'd60
) (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri id_8,
    input wor id_9,
    output wire id_10,
    output wor _id_11,
    output wand id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri0 id_15
);
  logic [{  1  {  -1  }  } : id_11] id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_5,
      id_5,
      id_1,
      id_15,
      id_4,
      id_15,
      id_12,
      id_3,
      id_8,
      id_6
  );
endmodule
