

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
18aec1faa4c11e5b2221ddadaa1b1753  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_58q8dk"
Parsing file _cuobjdump_complete_output_58q8dk
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_KATPY8"
Running: cat _ptx_KATPY8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_o6HzJX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_o6HzJX --output-file  /dev/null 2> _ptx_KATPY8info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_KATPY8 _ptx2_o6HzJX _ptx_KATPY8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii : hostFun 0x0x401d30, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:85) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_3.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:89) @%p2 bra $Lt_0_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (_3.ptx:122) mul.lo.s32 %r26, %r11, %r10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7f8 (_3.ptx:116) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x800 (_3.ptx:117) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x800 (_3.ptx:117) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (_3.ptx:122) mul.lo.s32 %r26, %r11, %r10;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x898 (_3.ptx:161) @%p1 bra $Lt_1_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (_3.ptx:211) mov.s32 %r13, %r6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8c8 (_3.ptx:169) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (_3.ptx:202) add.s32 %r7, %r7, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9a8 (_3.ptx:200) @%p3 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (_3.ptx:202) add.s32 %r7, %r7, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9c0 (_3.ptx:204) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (_3.ptx:205) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (_3.ptx:205) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (_3.ptx:211) mov.s32 %r13, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9e8 (_3.ptx:212) @!%p2 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_3.ptx:235) ld.param.u64 %rd21, [__cudaparm__Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii_dx];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa78 (_3.ptx:233) @%p5 bra $Lt_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_3.ptx:235) ld.param.u64 %rd21, [__cudaparm__Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii_dx];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa98 (_3.ptx:238) @%p6 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xab0 (_3.ptx:242) @%p7 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xaf8 (_3.ptx:253) @!%p8 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_3.ptx:281) st.global.f32 [%rd25+0], %f8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb90 (_3.ptx:275) @%p9 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb98 (_3.ptx:276) bra.uni $Lt_1_10498;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb98 (_3.ptx:276) bra.uni $Lt_1_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_3.ptx:281) st.global.f32 [%rd25+0], %f8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xbc8 (_3.ptx:285) @%p10 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_z7dgRM"
Running: cat _ptx_z7dgRM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_By1ZYB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_By1ZYB --output-file  /dev/null 2> _ptx_z7dgRMinfo"
GPGPU-Sim PTX: Kernel '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii' : regs=16, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_S_iii' : regs=14, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_z7dgRM _ptx2_By1ZYB _ptx_z7dgRMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_S_iii : hostFun 0x0x401e40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x4030f0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc18 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xcc8 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xdc0 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xde0 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xdf0 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe00 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe38 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe68 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe98 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeb0 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf00 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10a8 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x10c8 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10d8 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e8 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1120 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1150 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1198 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_z4qulr"
Running: cat _ptx_z4qulr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_iv3AKg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_iv3AKg --output-file  /dev/null 2> _ptx_z4qulrinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_z4qulr _ptx2_iv3AKg _ptx_z4qulrinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x403100, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x403990, fat_cubin_handle = 5
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_printf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_printf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_vprintf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_vprintf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2_vprintf" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "__constant845" from 0x100 to 0x11c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant847" from 0x180 to 0x18d (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant848" from 0x200 to 0x21e (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant850" from 0x280 to 0x294 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_42_2464" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x18 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1210 (_5.ptx:98) @%p1 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1560 (_5.ptx:225) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1380 (_5.ptx:149) @%p2 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:215) st.f32 [%rd8+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1438 (_5.ptx:175) @!%p3 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f8 (_5.ptx:206) add.s32 %r26, %r26, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14c8 (_5.ptx:196) @!%p4 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e0 (_5.ptx:202) add.s32 %r44, %r44, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x14f0 (_5.ptx:204) @%p5 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f8 (_5.ptx:206) add.s32 %r26, %r26, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1508 (_5.ptx:208) @%p6 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1510 (_5.ptx:209) bra.uni $Lt_0_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1510 (_5.ptx:209) bra.uni $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:215) st.f32 [%rd8+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1558 (_5.ptx:222) @%p7 bra $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1560 (_5.ptx:225) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_neuzz6"
Running: cat _ptx_neuzz6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1d3ypW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1d3ypW --output-file  /dev/null 2> _ptx_neuzz6info"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=47, lmem=0, smem=0, cmem=128
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_neuzz6 _ptx2_1d3ypW _ptx_neuzz6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__constant845' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant847' ...  wrote 13 bytes
GPGPU-Sim PTX:     initializing '__constant848' ...  wrote 30 bytes
GPGPU-Sim PTX:     initializing '__constant850' ...  wrote 20 bytes
GPGPU-Sim PTX: finished loading globals (91 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x403fd0, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15a8 (_6.ptx:71) @%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1648 (_6.ptx:96) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1640 (_6.ptx:93) @%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1648 (_6.ptx:96) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1690 (_6.ptx:121) @%p1 bra $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (_6.ptx:284) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1720 (_6.ptx:142) @!%p2 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_6.ptx:272) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1850 (_6.ptx:191) @%p3 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e8 (_6.ptx:218) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1870 (_6.ptx:196) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e8 (_6.ptx:218) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1888 (_6.ptx:200) @%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b0 (_6.ptx:209) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x18a0 (_6.ptx:204) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b0 (_6.ptx:209) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1968 (_6.ptx:234) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_6.ptx:272) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a98 (_6.ptx:281) @%p6 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (_6.ptx:284) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_0qVnzM"
Running: cat _ptx_0qVnzM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gSggJC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gSggJC --output-file  /dev/null 2> _ptx_0qVnzMinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_0qVnzM _ptx2_gSggJC _ptx_0qVnzMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x403f50, fat_cubin_handle = 6
yl2 new success!
mask yl2 new success!
dev_out malloc success!
pooling.cu images_size 3200
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!
t_dev_image success
t_dev_mask success
t_dev_ret success
maxpool_gpu success

GPGPU-Sim PTX: cudaLaunch for 0x0x403990 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim PTX: WARNING (_5.ptx:86) ** reading undefined register '%rd3' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
GPGPU-Sim uArch: cycles simulated: 500  inst.: 8192 (ipc=16.4) sim_rate=8192 (inst/sec) elapsed = 0:0:00:01 / Thu Jul 19 12:28:28 2018
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
maxpool_gpu_kernel success
index is 512
index is 513
index is 514
index is 515
index is 516
index is 517
index is 518
index is 519
index is 520
index is 521
index is 522
index is 523
index is 524
index is 525
index is 526
index is 527
index is 528
index is 529
index is 530
index is 531
index is 532
index is 533
index is 534
index is 535
index is 536
index is 537
index is 538
index is 539
index is 540
index is 541
index is 542
index is 543
index is 576
index is 577
index is 578
index is 579
index is 580
index is 581
index is 582
index is 583
index is 584
index is 585
index is 586
index is 587
index is 588
index is 589
index is 590
index is 591
index is 592
index is 593
index is 594
index is 595
index is 596
index is 597
index is 598
index is 599
index is 600
index is 601
index is 602
index is 603
index is 604
index is 605
index is 606
index is 607
index is 0
index is 1
index is 2
index is 3
index is 4
index is 5
index is 6
index is 7
index is 8
index is 9
index is 10
index is 11
index is 12
index is 13
index is 14
index is 15
index is 16
index is 17
index is 18
index is 19
index is 20
index is 21
index is 22
index is 23
index is 24
index is 25
index is 26
index is 27
index is 28
index is 29
index is 30
index is 31
index is 64
index is 65
index is 66
index is 67
index is 68
index is 69
index is 70
index is 71
index is 72
index is 73
index is 74
index is 75
index is 76
index is 77
index is 78
index is 79
index is 80
index is 81
index is 82
index is 83
index is 84
index is 85
index is 86
index is 87
index is 88
index is 89
index is 90
index is 91
index is 92
index is 93
index is 94
index is 95
index is 640
index is 641
index is 642
index is 643
index is 644
index is 645
index is 646
index is 647
index is 648
index is 649
index is 650
index is 651
index is 652
index is 653
index is 654
index is 655
index is 656
index is 657
index is 658
index is 659
index is 660
index is 661
index is 662
index is 663
index is 664
index is 665
index is 666
index is 667
index is 668
index is 669
index is 670
index is 671
index is 128
index is 129
index is 130
index is 131
index is 132
index is 133
index is 134
index is 135
index is 136
index is 137
index is 138
index is 139
index is 140
index is 141
index is 142
index is 143
index is 144
index is 145
index is 146
index is 147
index is 148
index is 149
index is 150
index is 151
index is 152
index is 153
index is 154
index is 155
index is 156
index is 157
index is 158
index is 159
index is 192
index is 193
index is 194
index is 195
index is 196
index is 197
index is 198
index is 199
index is 200
index is 201
index is 202
index is 203
index is 204
index is 205
index is 206
index is 207
index is 208
index is 209
index is 210
index is 211
index is 212
index is 213
index is 214
index is 215
index is 216
index is 217
index is 218
index is 219
index is 220
index is 221
index is 222
index is 223
index is 704
index is 705
index is 706
index is 707
index is 708
index is 709
index is 710
index is 711
index is 712
index is 713
index is 714
index is 715
index is 716
index is 717
index is 718
index is 719
index is 720
index is 721
index is 722
index is 723
index is 724
index is 725
index is 726
index is 727
index is 728
index is 729
index is 730
index is 731
index is 732
index is 733
index is 734
index is 735
index is 256
index is 257
index is 258
index is 259
index is 260
index is 261
index is 262
index is 263
index is 264
index is 265
index is 266
index is 267
index is 268
index is 269
index is 270
index is 271
index is 272
index is 273
index is 274
index is 275
index is 276
index is 277
index is 278
index is 279
index is 280
index is 281
index is 282
index is 283
index is 284
index is 285
index is 286
index is 287
index is 768
index is 769
index is 770
index is 771
index is 772
index is 773
index is 774
index is 775
index is 776
index is 777
index is 778
index is 779
index is 780
index is 781
index is 782
index is 783
index is 784
index is 785
index is 786
index is 787
index is 788
index is 789
index is 790
index is 791
index is 792
index is 793
index is 794
index is 795
index is 796
index is 797
index is 798
index is 799
index is 608
index is 609
index is 610
index is 611
index is 612
index is 613
index is 614
index is 615
index is 616
index is 617
index is 618
index is 619
index is 620
index is 621
index is 622
index is 623
index is 624
index is 625
index is 626
index is 627
index is 628
index is 629
index is 630
index is 631
index is 632
index is 633
index is 634
index is 635
index is 636
index is 637
index is 638
index is 639
index is 320
index is 321
index is 322
index is 323
index is 324
index is 325
index is 326
index is 327
index is 328
index is 329
index is 330
index is 331
index is 332
index is 333
index is 334
index is 335
index is 336
index is 337
index is 338
index is 339
index is 340
index is 341
index is 342
index is 343
index is 344
index is 345
index is 346
index is 347
index is 348
index is 349
index is 350
index is 351
index is 384
index is 385
index is 386
index is 387
index is 388
index is 389
index is 390
index is 391
index is 392
index is 393
index is 394
index is 395
index is 396
index is 397
index is 398
index is 399
index is 400
index is 401
index is 402
index is 403
index is 404
index is 405
index is 406
index is 407
index is 408
index is 409
index is 410
index is 411
index is 412
index is 413
index is 414
index is 415
index is 544
index is 545
index is 546
index is 547
index is 548
index is 549
index is 550
index is 551
index is 552
index is 553
index is 554
index is 555
index is 556
index is 557
index is 558
index is 559
index is 560
index is 561
index is 562
index is 563
index is 564
index is 565
index is 566
index is 567
index is 568
index is 569
index is 570
index is 571
index is 572
index is 573
index is 574
index is 575
index is 672
index is 673
index is 674
index is 675
index is 676
index is 677
index is 678
index is 679
index is 680
index is 681
index is 682
index is 683
index is 684
index is 685
index is 686
index is 687
index is 688
index is 689
index is 690
index is 691
index is 692
index is 693
index is 694
index is 695
index is 696
index is 697
index is 698
index is 699
index is 700
index is 701
index is 702
index is 703
index is 96
index is 97
index is 98
index is 99
index is 100
index is 101
index is 102
index is 103
index is 104
index is 105
index is 106
index is 107
index is 108
index is 109
index is 110
index is 111
index is 112
index is 113
index is 114
index is 115
index is 116
index is 117
index is 118
index is 119
index is 120
index is 121
index is 122
index is 123
index is 124
index is 125
index is 126
index is 127
index is 448
index is 449
index is 450
index is 451
index is 452
index is 453
index is 454
index is 455
index is 456
index is 457
index is 458
index is 459
index is 460
index is 461
index is 462
index is 463
index is 464
index is 465
index is 466
index is 467
index is 468
index is 469
index is 470
index is 471
index is 472
index is 473
index is 474
index is 475
index is 476
index is 477
index is 478
index is 479
index is 736
index is 737
index is 738
index is 739
index is 740
index is 741
index is 742
index is 743
index is 744
index is 745
index is 746
index is 747
index is 748
index is 749
index is 750
index is 751
index is 752
index is 753
index is 754
index is 755
index is 756
index is 757
index is 758
index is 759
index is 760
index is 761
index is 762
index is 763
index is 764
index is 765
index is 766
index is 767
index is 32
index is 33
index is 34
index is 35
index is 36
index is 37
index is 38
index is 39
index is 40
index is 41
index is 42
index is 43
index is 44
index is 45
index is 46
index is 47
index is 48
index is 49
index is 50
index is 51
index is 52
index is 53
index is 54
index is 55
index is 56
index is 57
index is 58
index is 59
index is 60
index is 61
index is 62
index is 63
index is 160
index is 161
index is 162
index is 163
index is 164
index is 165
index is 166
index is 167
index is 168
index is 169
index is 170
index is 171
index is 172
index is 173
index is 174
index is 175
index is 176
index is 177
index is 178
index is 179
index is 180
index is 181
index is 182
index is 183
index is 184
index is 185
index is 186
index is 187
index is 188
index is 189
index is 190
index is 191
index is 224
index is 225
index is 226
index is 227
index is 228
index is 229
index is 230
index is 231
index is 232
index is 233
index is 234
index is 235
index is 236
index is 237
index is 238
index is 239
index is 240
index is 241
index is 242
index is 243
index is 244
index is 245
index is 246
index is 247
index is 248
index is 249
index is 250
index is 251
index is 252
index is 253
index is 254
index is 255
index is 288
index is 289
index is 290
index is 291
index is 292
index is 293
index is 294
index is 295
index is 296
index is 297
index is 298
index is 299
index is 300
index is 301
index is 302
index is 303
index is 304
index is 305
index is 306
index is 307
index is 308
index is 309
index is 310
index is 311
index is 312
index is 313
index is 314
index is 315
index is 316
index is 317
index is 318
index is 319
index 512, pw 2, ph 0, c 0
index 513, pw 16777218, ph 65536, c 256
index 514, pw 33554434, ph 131072, c 512
index 515, pw 50331650, ph 196608, c 768
index 516, pw 2, ph 0, c 0
index 517, pw 16777218, ph 65536, c 256
index 518, pw 33554434, ph 131072, c 512
index 519, pw 50331650, ph 196608, c 768
index 520, pw 2, ph 0, c 0
index 521, pw 16777218, ph 65536, c 256
index 522, pw 33554434, ph 131072, c 512
index 523, pw 50331650, ph 196608, c 768
index 524, pw 2, ph 0, c 0
index 525, pw 16777218, ph 65536, c 256
index 526, pw 33554434, ph 131072, c 512
index 527, pw 50331650, ph 196608, c 768
index 528, pw 2, ph 0, c 0
index 529, pw 16777218, ph 65536, c 256
index 530, pw 33554434, ph 131072, c 512
index 531, pw 50331650, ph 196608, c 768
index 532, pw 2, ph 0, c 0
index 533, pw 16777218, ph 65536, c 256
index 534, pw 33554434, ph 131072, c 512
index 535, pw 50331650, ph 196608, c 768
index 536, pw 2, ph 0, c 0
index 537, pw 16777218, ph 65536, c 256
index 538, pw 33554434, ph 131072, c 512
index 539, pw 50331650, ph 196608, c 768
index 540, pw 2, ph 0, c 0
index 541, pw 16777218, ph 65536, c 256
index 542, pw 33554434, ph 131072, c 512
index 543, pw 50331650, ph 196608, c 768
index 576, pw 2, ph 0, c 0
index 577, pw 16777218, ph 65536, c 256
index 578, pw 33554434, ph 131072, c 512
index 579, pw 50331650, ph 196608, c 768
index 580, pw 2, ph 0, c 0
index 581, pw 16777218, ph 65536, c 256
index 582, pw 33554434, ph 131072, c 512
index 583, pw 50331650, ph 196608, c 768
index 584, pw 2, ph 0, c 0
index 585, pw 16777218, ph 65536, c 256
index 586, pw 33554434, ph 131072, c 512
index 587, pw 50331650, ph 196608, c 768
index 588, pw 2, ph 0, c 0
index 589, pw 16777218, ph 65536, c 256
index 590, pw 33554434, ph 131072, c 512
index 591, pw 50331650, ph 196608, c 768
index 592, pw 2, ph 0, c 0
index 593, pw 16777218, ph 65536, c 256
index 594, pw 33554434, ph 131072, c 512
index 595, pw 50331650, ph 196608, c 768
index 596, pw 2, ph 0, c 0
index 597, pw 16777218, ph 65536, c 256
index 598, pw 33554434, ph 131072, c 512
index 599, pw 50331650, ph 196608, c 768
index 600, pw 2, ph 0, c 0
index 601, pw 16777218, ph 65536, c 256
index 602, pw 33554434, ph 131072, c 512
index 603, pw 50331650, ph 196608, c 768
index 604, pw 2, ph 0, c 0
index 605, pw 16777218, ph 65536, c 256
index 606, pw 33554434, ph 131072, c 512
index 607, pw 50331650, ph 196608, c 768
index 640, pw 2, ph 0, c 0
index 641, pw 16777218, ph 65536, c 256
index 642, pw 33554434, ph 131072, c 512
index 643, pw 50331650, ph 196608, c 768
index 644, pw 2, ph 0, c 0
index 645, pw 16777218, ph 65536, c 256
index 646, pw 33554434, ph 131072, c 512
index 647, pw 50331650, ph 196608, c 768
index 648, pw 2, ph 0, c 0
index 649, pw 16777218, ph 65536, c 256
index 650, pw 33554434, ph 131072, c 512
index 651, pw 50331650, ph 196608, c 768
index 652, pw 2, ph 0, c 0
index 653, pw 16777218, ph 65536, c 256
index 654, pw 33554434, ph 131072, c 512
index 655, pw 50331650, ph 196608, c 768
index 656, pw 2, ph 0, c 0
index 657, pw 16777218, ph 65536, c 256
index 658, pw 33554434, ph 131072, c 512
index 659, pw 50331650, ph 196608, c 768
index 660, pw 2, ph 0, c 0
index 661, pw 16777218, ph 65536, c 256
index 662, pw 33554434, ph 131072, c 512
index 663, pw 50331650, ph 196608, c 768
index 664, pw 2, ph 0, c 0
index 665, pw 16777218, ph 65536, c 256
index 666, pw 33554434, ph 131072, c 512
index 667, pw 50331650, ph 196608, c 768
index 668, pw 2, ph 0, c 0
index 669, pw 16777218, ph 65536, c 256
index 670, pw 33554434, ph 131072, c 512
index 671, pw 50331650, ph 196608, c 768
index 704, pw 2, ph 0, c 0
index 705, pw 16777218, ph 65536, c 256
index 706, pw 33554434, ph 131072, c 512
index 707, pw 50331650, ph 196608, c 768
index 708, pw 2, ph 0, c 0
index 709, pw 16777218, ph 65536, c 256
index 710, pw 33554434, ph 131072, c 512
index 711, pw 50331650, ph 196608, c 768
index 712, pw 2, ph 0, c 0
index 713, pw 16777218, ph 65536, c 256
index 714, pw 33554434, ph 131072, c 512
index 715, pw 50331650, ph 196608, c 768
index 716, pw 2, ph 0, c 0
index 717, pw 16777218, ph 65536, c 256
index 718, pw 33554434, ph 131072, c 512
index 719, pw 50331650, ph 196608, c 768
index 720, pw 2, ph 0, c 0
index 721, pw 16777218, ph 65536, c 256
index 722, pw 33554434, ph 131072, c 512
index 723, pw 50331650, ph 196608, c 768
index 724, pw 2, ph 0, c 0
index 725, pw 16777218, ph 65536, c 256
index 726, pw 33554434, ph 131072, c 512
index 727, pw 50331650, ph 196608, c 768
index 728, pw 2, ph 0, c 0
index 729, pw 16777218, ph 65536, c 256
index 730, pw 33554434, ph 131072, c 512
index 731, pw 50331650, ph 196608, c 768
index 732, pw 2, ph 0, c 0
index 733, pw 16777218, ph 65536, c 256
index 734, pw 33554434, ph 131072, c 512
index 735, pw 50331650, ph 196608, c 768
index 0, pw 0, ph 0, c 0
index 1, pw 16777216, ph 65536, c 256
index 2, pw 33554432, ph 131072, c 512
index 3, pw 50331648, ph 196608, c 768
index 4, pw 0, ph 0, c 0
index 5, pw 16777216, ph 65536, c 256
index 6, pw 33554432, ph 131072, c 512
index 7, pw 50331648, ph 196608, c 768
index 8, pw 0, ph 0, c 0
index 9, pw 16777216, ph 65536, c 256
index 10, pw 33554432, ph 131072, c 512
index 11, pw 50331648, ph 196608, c 768
index 12, pw 0, ph 0, c 0
index 13, pw 16777216, ph 65536, c 256
index 14, pw 33554432, ph 131072, c 512
index 15, pw 50331648, ph 196608, c 768
index 16, pw 0, ph 0, c 0
index 17, pw 16777216, ph 65536, c 256
index 18, pw 33554432, ph 131072, c 512
index 19, pw 50331648, ph 196608, c 768
index 20, pw 0, ph 0, c 0
index 21, pw 16777216, ph 65536, c 256
index 22, pw 33554432, ph 131072, c 512
index 23, pw 50331648, ph 196608, c 768
index 24, pw 0, ph 0, c 0
index 25, pw 16777216, ph 65536, c 256
index 26, pw 33554432, ph 131072, c 512
index 27, pw 50331648, ph 196608, c 768
index 28, pw 0, ph 0, c 0
index 29, pw 16777216, ph 65536, c 256
index 30, pw 33554432, ph 131072, c 512
index 31, pw 50331648, ph 196608, c 768
index 64, pw 0, ph 0, c 0
index 65, pw 16777216, ph 65536, c 256
index 66, pw 33554432, ph 131072, c 512
index 67, pw 50331648, ph 196608, c 768
index 68, pw 0, ph 0, c 0
index 69, pw 16777216, ph 65536, c 256
index 70, pw 33554432, ph 131072, c 512
index 71, pw 50331648, ph 196608, c 768
index 72, pw 0, ph 0, c 0
index 73, pw 16777216, ph 65536, c 256
index 74, pw 33554432, ph 131072, c 512
index 75, pw 50331648, ph 196608, c 768
index 76, pw 0, ph 0, c 0
index 77, pw 16777216, ph 65536, c 256
index 78, pw 33554432, ph 131072, c 512
index 79, pw 50331648, ph 196608, c 768
index 80, pw 0, ph 0, c 0
index 81, pw 16777216, ph 65536, c 256
index 82, pw 33554432, ph 131072, c 512
index 83, pw 50331648, ph 196608, c 768
index 84, pw 0, ph 0, c 0
index 85, pw 16777216, ph 65536, c 256
index 86, pw 33554432, ph 131072, c 512
index 87, pw 50331648, ph 196608, c 768
index 88, pw 0, ph 0, c 0
index 89, pw 16777216, ph 65536, c 256
index 90, pw 33554432, ph 131072, c 512
index 91, pw 50331648, ph 196608, c 768
index 92, pw 0, ph 0, c 0
index 93, pw 16777216, ph 65536, c 256
index 94, pw 33554432, ph 131072, c 512
index 95, pw 50331648, ph 196608, c 768
index 128, pw 0, ph 0, c 0
index 129, pw 16777216, ph 65536, c 256
index 130, pw 33554432, ph 131072, c 512
index 131, pw 50331648, ph 196608, c 768
index 132, pw 0, ph 0, c 0
index 133, pw 16777216, ph 65536, c 256
index 134, pw 33554432, ph 131072, c 512
index 135, pw 50331648, ph 196608, c 768
index 136, pw 0, ph 0, c 0
index 137, pw 16777216, ph 65536, c 256
index 138, pw 33554432, ph 131072, c 512
index 139, pw 50331648, ph 196608, c 768
index 140, pw 0, ph 0, c 0
index 141, pw 16777216, ph 65536, c 256
index 142, pw 33554432, ph 131072, c 512
index 143, pw 50331648, ph 196608, c 768
index 144, pw 0, ph 0, c 0
index 145, pw 16777216, ph 65536, c 256
index 146, pw 33554432, ph 131072, c 512
index 147, pw 50331648, ph 196608, c 768
index 148, pw 0, ph 0, c 0
index 149, pw 16777216, ph 65536, c 256
index 150, pw 33554432, ph 131072, c 512
index 151, pw 50331648, ph 196608, c 768
index 152, pw 0, ph 0, c 0
index 153, pw 16777216, ph 65536, c 256
index 154, pw 33554432, ph 131072, c 512
index 155, pw 50331648, ph 196608, c 768
index 156, pw 0, ph 0, c 0
index 157, pw 16777216, ph 65536, c 256
index 158, pw 33554432, ph 131072, c 512
index 159, pw 50331648, ph 196608, c 768
index 768, pw 3, ph 0, c 0
index 769, pw 16777219, ph 65536, c 256
index 770, pw 33554435, ph 131072, c 512
index 771, pw 50331651, ph 196608, c 768
index 772, pw 3, ph 0, c 0
index 773, pw 16777219, ph 65536, c 256
index 774, pw 33554435, ph 131072, c 512
index 775, pw 50331651, ph 196608, c 768
index 776, pw 3, ph 0, c 0
index 777, pw 16777219, ph 65536, c 256
index 778, pw 33554435, ph 131072, c 512
index 779, pw 50331651, ph 196608, c 768
index 780, pw 3, ph 0, c 0
index 781, pw 16777219, ph 65536, c 256
index 782, pw 33554435, ph 131072, c 512
index 783, pw 50331651, ph 196608, c 768
index 784, pw 3, ph 0, c 0
index 785, pw 16777219, ph 65536, c 256
index 786, pw 33554435, ph 131072, c 512
index 787, pw 50331651, ph 196608, c 768
index 788, pw 3, ph 0, c 0
index 789, pw 16777219, ph 65536, c 256
index 790, pw 33554435, ph 131072, c 512
index 791, pw 50331651, ph 196608, c 768
index 792, pw 3, ph 0, c 0
index 793, pw 16777219, ph 65536, c 256
index 794, pw 33554435, ph 131072, c 512
index 795, pw 50331651, ph 196608, c 768
index 796, pw 3, ph 0, c 0
index 797, pw 16777219, ph 65536, c 256
index 798, pw 33554435, ph 131072, c 512
index 799, pw 50331651, ph 196608, c 768
index 608, pw 2, ph 0, c 0
index 609, pw 16777218, ph 65536, c 256
index 610, pw 33554434, ph 131072, c 512
index 611, pw 50331650, ph 196608, c 768
index 612, pw 2, ph 0, c 0
index 613, pw 16777218, ph 65536, c 256
index 614, pw 33554434, ph 131072, c 512
index 615, pw 50331650, ph 196608, c 768
index 616, pw 2, ph 0, c 0
index 617, pw 16777218, ph 65536, c 256
index 618, pw 33554434, ph 131072, c 512
index 619, pw 50331650, ph 196608, c 768
index 620, pw 2, ph 0, c 0
index 621, pw 16777218, ph 65536, c 256
index 622, pw 33554434, ph 131072, c 512
index 623, pw 50331650, ph 196608, c 768
index 624, pw 2, ph 0, c 0
index 625, pw 16777218, ph 65536, c 256
index 626, pw 33554434, ph 131072, c 512
index 627, pw 50331650, ph 196608, c 768
index 628, pw 2, ph 0, c 0
index 629, pw 16777218, ph 65536, c 256
index 630, pw 33554434, ph 131072, c 512
index 631, pw 50331650, ph 196608, c 768
index 632, pw 2, ph 0, c 0
index 633, pw 16777218, ph 65536, c 256
index 634, pw 33554434, ph 131072, c 512
index 635, pw 50331650, ph 196608, c 768
index 636, pw 2, ph 0, c 0
index 637, pw 16777218, ph 65536, c 256
index 638, pw 33554434, ph 131072, c 512
index 639, pw 50331650, ph 196608, c 768
index 544, pw 2, ph 0, c 0
index 545, pw 16777218, ph 65536, c 256
index 546, pw 33554434, ph 131072, c 512
index 547, pw 50331650, ph 196608, c 768
index 548, pw 2, ph 0, c 0
index 549, pw 16777218, ph 65536, c 256
index 550, pw 33554434, ph 131072, c 512
index 551, pw 50331650, ph 196608, c 768
index 552, pw 2, ph 0, c 0
index 553, pw 16777218, ph 65536, c 256
index 554, pw 33554434, ph 131072, c 512
index 555, pw 50331650, ph 196608, c 768
index 556, pw 2, ph 0, c 0
index 557, pw 16777218, ph 65536, c 256
index 558, pw 33554434, ph 131072, c 512
index 559, pw 50331650, ph 196608, c 768
index 560, pw 2, ph 0, c 0
index 561, pw 16777218, ph 65536, c 256
index 562, pw 33554434, ph 131072, c 512
index 563, pw 50331650, ph 196608, c 768
index 564, pw 2, ph 0, c 0
index 565, pw 16777218, ph 65536, c 256
index 566, pw 33554434, ph 131072, c 512
index 567, pw 50331650, ph 196608, c 768
index 568, pw 2, ph 0, c 0
index 569, pw 16777218, ph 65536, c 256
index 570, pw 33554434, ph 131072, c 512
index 571, pw 50331650, ph 196608, c 768
index 572, pw 2, ph 0, c 0
index 573, pw 16777218, ph 65536, c 256
index 574, pw 33554434, ph 131072, c 512
index 575, pw 50331650, ph 196608, c 768
index 192, pw 0, ph 0, c 0
index 193, pw 16777216, ph 65536, c 256
index 194, pw 33554432, ph 131072, c 512
index 195, pw 50331648, ph 196608, c 768
index 196, pw 0, ph 0, c 0
index 197, pw 16777216, ph 65536, c 256
index 198, pw 33554432, ph 131072, c 512
index 199, pw 50331648, ph 196608, c 768
index 200, pw 0, ph 0, c 0
index 201, pw 16777216, ph 65536, c 256
index 202, pw 33554432, ph 131072, c 512
index 203, pw 50331648, ph 196608, c 768
index 204, pw 0, ph 0, c 0
index 205, pw 16777216, ph 65536, c 256
index 206, pw 33554432, ph 131072, c 512
index 207, pw 50331648, ph 196608, c 768
index 208, pw 0, ph 0, c 0
index 209, pw 16777216, ph 65536, c 256
index 210, pw 33554432, ph 131072, c 512
index 211, pw 50331648, ph 196608, c 768
index 212, pw 0, ph 0, c 0
index 213, pw 16777216, ph 65536, c 256
index 214, pw 33554432, ph 131072, c 512
index 215, pw 50331648, ph 196608, c 768
index 216, pw 0, ph 0, c 0
index 217, pw 16777216, ph 65536, c 256
index 218, pw 33554432, ph 131072, c 512
index 219, pw 50331648, ph 196608, c 768
index 220, pw 0, ph 0, c 0
index 221, pw 16777216, ph 65536, c 256
index 222, pw 33554432, ph 131072, c 512
index 223, pw 50331648, ph 196608, c 768
index 672, pw 2, ph 0, c 0
index 673, pw 16777218, ph 65536, c 256
index 674, pw 33554434, ph 131072, c 512
index 675, pw 50331650, ph 196608, c 768
index 676, pw 2, ph 0, c 0
index 677, pw 16777218, ph 65536, c 256
index 678, pw 33554434, ph 131072, c 512
index 679, pw 50331650, ph 196608, c 768
index 680, pw 2, ph 0, c 0
index 681, pw 16777218, ph 65536, c 256
index 682, pw 33554434, ph 131072, c 512
index 683, pw 50331650, ph 196608, c 768
index 684, pw 2, ph 0, c 0
index 685, pw 16777218, ph 65536, c 256
index 686, pw 33554434, ph 131072, c 512
index 687, pw 50331650, ph 196608, c 768
index 688, pw 2, ph 0, c 0
index 689, pw 16777218, ph 65536, c 256
index 690, pw 33554434, ph 131072, c 512
index 691, pw 50331650, ph 196608, c 768
index 692, pw 2, ph 0, c 0
index 693, pw 16777218, ph 65536, c 256
index 694, pw 33554434, ph 131072, c 512
index 695, pw 50331650, ph 196608, c 768
index 696, pw 2, ph 0, c 0
index 697, pw 16777218, ph 65536, c 256
index 698, pw 33554434, ph 131072, c 512
index 699, pw 50331650, ph 196608, c 768
index 700, pw 2, ph 0, c 0
index 701, pw 16777218, ph 65536, c 256
index 702, pw 33554434, ph 131072, c 512
index 703, pw 50331650, ph 196608, c 768
index 256, pw 1, ph 0, c 0
index 257, pw 16777217, ph 65536, c 256
index 258, pw 33554433, ph 131072, c 512
index 259, pw 50331649, ph 196608, c 768
index 260, pw 1, ph 0, c 0
index 261, pw 16777217, ph 65536, c 256
index 262, pw 33554433, ph 131072, c 512
index 263, pw 50331649, ph 196608, c 768
index 264, pw 1, ph 0, c 0
index 265, pw 16777217, ph 65536, c 256
index 266, pw 33554433, ph 131072, c 512
index 267, pw 50331649, ph 196608, c 768
index 268, pw 1, ph 0, c 0
index 269, pw 16777217, ph 65536, c 256
index 270, pw 33554433, ph 131072, c 512
index 271, pw 50331649, ph 196608, c 768
index 272, pw 1, ph 0, c 0
index 273, pw 16777217, ph 65536, c 256
index 274, pw 33554433, ph 131072, c 512
index 275, pw 50331649, ph 196608, c 768
index 276, pw 1, ph 0, c 0
index 277, pw 16777217, ph 65536, c 256
index 278, pw 33554433, ph 131072, c 512
index 279, pw 50331649, ph 196608, c 768
index 280, pw 1, ph 0, c 0
index 281, pw 16777217, ph 65536, c 256
index 282, pw 33554433, ph 131072, c 512
index 283, pw 50331649, ph 196608, c 768
index 284, pw 1, ph 0, c 0
index 285, pw 16777217, ph 65536, c 256
index 286, pw 33554433, ph 131072, c 512
index 287, pw 50331649, ph 196608, c 768
index 736, pw 2, ph 0, c 0
index 737, pw 16777218, ph 65536, c 256
index 738, pw 33554434, ph 131072, c 512
index 739, pw 50331650, ph 196608, c 768
index 740, pw 2, ph 0, c 0
index 741, pw 16777218, ph 65536, c 256
index 742, pw 33554434, ph 131072, c 512
index 743, pw 50331650, ph 196608, c 768
index 744, pw 2, ph 0, c 0
index 745, pw 16777218, ph 65536, c 256
index 746, pw 33554434, ph 131072, c 512
index 747, pw 50331650, ph 196608, c 768
index 748, pw 2, ph 0, c 0
index 749, pw 16777218, ph 65536, c 256
index 750, pw 33554434, ph 131072, c 512
index 751, pw 50331650, ph 196608, c 768
index 752, pw 2, ph 0, c 0
index 753, pw 16777218, ph 65536, c 256
index 754, pw 33554434, ph 131072, c 512
index 755, pw 50331650, ph 196608, c 768
index 756, pw 2, ph 0, c 0
index 757, pw 16777218, ph 65536, c 256
index 758, pw 33554434, ph 131072, c 512
index 759, pw 50331650, ph 196608, c 768
index 760, pw 2, ph 0, c 0
index 761, pw 16777218, ph 65536, c 256
index 762, pw 33554434, ph 131072, c 512
index 763, pw 50331650, ph 196608, c 768
index 764, pw 2, ph 0, c 0
index 765, pw 16777218, ph 65536, c 256
index 766, pw 33554434, ph 131072, c 512
index 767, pw 50331650, ph 196608, c 768
index 320, pw 1, ph 0, c 0
index 321, pw 16777217, ph 65536, c 256
index 322, pw 33554433, ph 131072, c 512
index 323, pw 50331649, ph 196608, c 768
index 324, pw 1, ph 0, c 0
index 325, pw 16777217, ph 65536, c 256
index 326, pw 33554433, ph 131072, c 512
index 327, pw 50331649, ph 196608, c 768
index 328, pw 1, ph 0, c 0
index 329, pw 16777217, ph 65536, c 256
index 330, pw 33554433, ph 131072, c 512
index 331, pw 50331649, ph 196608, c 768
index 332, pw 1, ph 0, c 0
index 333, pw 16777217, ph 65536, c 256
index 334, pw 33554433, ph 131072, c 512
index 335, pw 50331649, ph 196608, c 768
index 336, pw 1, ph 0, c 0
index 337, pw 16777217, ph 65536, c 256
index 338, pw 33554433, ph 131072, c 512
index 339, pw 50331649, ph 196608, c 768
index 340, pw 1, ph 0, c 0
index 341, pw 16777217, ph 65536, c 256
index 342, pw 33554433, ph 131072, c 512
index 343, pw 50331649, ph 196608, c 768
index 344, pw 1, ph 0, c 0
index 345, pw 16777217, ph 65536, c 256
index 346, pw 33554433, ph 131072, c 512
index 347, pw 50331649, ph 196608, c 768
index 348, pw 1, ph 0, c 0
index 349, pw 16777217, ph 65536, c 256
index 350, pw 33554433, ph 131072, c 512
index 351, pw 50331649, ph 196608, c 768
index 96, pw 0, ph 0, c 0
index 97, pw 16777216, ph 65536, c 256
index 98, pw 33554432, ph 131072, c 512
index 99, pw 50331648, ph 196608, c 768
index 100, pw 0, ph 0, c 0
index 101, pw 16777216, ph 65536, c 256
index 102, pw 33554432, ph 131072, c 512
index 103, pw 50331648, ph 196608, c 768
index 104, pw 0, ph 0, c 0
index 105, pw 16777216, ph 65536, c 256
index 106, pw 33554432, ph 131072, c 512
index 107, pw 50331648, ph 196608, c 768
index 108, pw 0, ph 0, c 0
index 109, pw 16777216, ph 65536, c 256
index 110, pw 33554432, ph 131072, c 512
index 111, pw 50331648, ph 196608, c 768
index 112, pw 0, ph 0, c 0
index 113, pw 16777216, ph 65536, c 256
index 114, pw 33554432, ph 131072, c 512
index 115, pw 50331648, ph 196608, c 768
index 116, pw 0, ph 0, c 0
index 117, pw 16777216, ph 65536, c 256
index 118, pw 33554432, ph 131072, c 512
index 119, pw 50331648, ph 196608, c 768
index 120, pw 0, ph 0, c 0
index 121, pw 16777216, ph 65536, c 256
index 122, pw 33554432, ph 131072, c 512
index 123, pw 50331648, ph 196608, c 768
index 124, pw 0, ph 0, c 0
index 125, pw 16777216, ph 65536, c 256
index 126, pw 33554432, ph 131072, c 512
index 127, pw 50331648, ph 196608, c 768
index 384, pw 1, ph 0, c 0
index 385, pw 16777217, ph 65536, c 256
index 386, pw 33554433, ph 131072, c 512
index 387, pw 50331649, ph 196608, c 768
index 388, pw 1, ph 0, c 0
index 389, pw 16777217, ph 65536, c 256
index 390, pw 33554433, ph 131072, c 512
index 391, pw 50331649, ph 196608, c 768
index 392, pw 1, ph 0, c 0
index 393, pw 16777217, ph 65536, c 256
index 394, pw 33554433, ph 131072, c 512
index 395, pw 50331649, ph 196608, c 768
index 396, pw 1, ph 0, c 0
index 397, pw 16777217, ph 65536, c 256
index 398, pw 33554433, ph 131072, c 512
index 399, pw 50331649, ph 196608, c 768
index 400, pw 1, ph 0, c 0
index 401, pw 16777217, ph 65536, c 256
index 402, pw 33554433, ph 131072, c 512
index 403, pw 50331649, ph 196608, c 768
index 404, pw 1, ph 0, c 0
index 405, pw 16777217, ph 65536, c 256
index 406, pw 33554433, ph 131072, c 512
index 407, pw 50331649, ph 196608, c 768
index 408, pw 1, ph 0, c 0
index 409, pw 16777217, ph 65536, c 256
index 410, pw 33554433, ph 131072, c 512
index 411, pw 50331649, ph 196608, c 768
index 412, pw 1, ph 0, c 0
index 413, pw 16777217, ph 65536, c 256
index 414, pw 33554433, ph 131072, c 512
index 415, pw 50331649, ph 196608, c 768
index 448, pw 1, ph 0, c 0
index 449, pw 16777217, ph 65536, c 256
index 450, pw 33554433, ph 131072, c 512
index 451, pw 50331649, ph 196608, c 768
index 452, pw 1, ph 0, c 0
index 453, pw 16777217, ph 65536, c 256
index 454, pw 33554433, ph 131072, c 512
index 455, pw 50331649, ph 196608, c 768
index 456, pw 1, ph 0, c 0
index 457, pw 16777217, ph 65536, c 256
index 458, pw 33554433, ph 131072, c 512
index 459, pw 50331649, ph 196608, c 768
index 460, pw 1, ph 0, c 0
index 461, pw 16777217, ph 65536, c 256
index 462, pw 33554433, ph 131072, c 512
index 463, pw 50331649, ph 196608, c 768
index 464, pw 1, ph 0, c 0
index 465, pw 16777217, ph 65536, c 256
index 466, pw 33554433, ph 131072, c 512
index 467, pw 50331649, ph 196608, c 768
index 468, pw 1, ph 0, c 0
index 469, pw 16777217, ph 65536, c 256
index 470, pw 33554433, ph 131072, c 512
index 471, pw 50331649, ph 196608, c 768
index 472, pw 1, ph 0, c 0
index 473, pw 16777217, ph 65536, c 256
index 474, pw 33554433, ph 131072, c 512
index 475, pw 50331649, ph 196608, c 768
index 476, pw 1, ph 0, c 0
index 477, pw 16777217, ph 65536, c 256
index 478, pw 33554433, ph 131072, c 512
index 479, pw 50331649, ph 196608, c 768
index 32, pw 0, ph 0, c 0
index 33, pw 16777216, ph 65536, c 256
index 34, pw 33554432, ph 131072, c 512
index 35, pw 50331648, ph 196608, c 768
index 36, pw 0, ph 0, c 0
index 37, pw 16777216, ph 65536, c 256
index 38, pw 33554432, ph 131072, c 512
index 39, pw 50331648, ph 196608, c 768
index 40, pw 0, ph 0, c 0
index 41, pw 16777216, ph 65536, c 256
index 42, pw 33554432, ph 131072, c 512
index 43, pw 50331648, ph 196608, c 768
index 44, pw 0, ph 0, c 0
index 45, pw 16777216, ph 65536, c 256
index 46, pw 33554432, ph 131072, c 512
index 47, pw 50331648, ph 196608, c 768
index 48, pw 0, ph 0, c 0
index 49, pw 16777216, ph 65536, c 256
index 50, pw 33554432, ph 131072, c 512
index 51, pw 50331648, ph 196608, c 768
index 52, pw 0, ph 0, c 0
index 53, pw 16777216, ph 65536, c 256
index 54, pw 33554432, ph 131072, c 512
index 55, pw 50331648, ph 196608, c 768
index 56, pw 0, ph 0, c 0
index 57, pw 16777216, ph 65536, c 256
index 58, pw 33554432, ph 131072, c 512
index 59, pw 50331648, ph 196608, c 768
index 60, pw 0, ph 0, c 0
index 61, pw 16777216, ph 65536, c 256
index 62, pw 33554432, ph 131072, c 512
index 63, pw 50331648, ph 196608, c 768
index is 352
index is 353
index is 354
index is 355
index is 356
index is 357
index is 358
index is 359
index is 360
index is 361
index is 362
index is 363
index is 364
index is 365
index is 366
index is 367
index is 368
index is 369
index is 370
index is 371
index is 372
index is 373
index is 374
index is 375
index is 376
index is 377
index is 378
index is 379
index is 380
index is 381
index is 382
index is 383
index is 416
index is 417
index is 418
index is 419
index is 420
index is 421
index is 422
index is 423
index is 424
index is 425
index is 426
index is 427
index is 428
index is 429
index is 430
index is 431
index is 432
index is 433
index is 434
index is 435
index is 436
index is 437
index is 438
index is 439
index is 440
index is 441
index is 442
index is 443
index is 444
index is 445
index is 446
index is 447
index is 480
index is 481
index is 482
index is 483
index is 484
index is 485
index is 486
index is 487
index is 488
index is 489
index is 490
index is 491
index is 492
index is 493
index is 494
index is 495
index is 496
index is 497
index is 498
index is 499
index is 500
index is 501
index is 502
index is 503
index is 504
index is 505
index is 506
index is 507
index is 508
index is 509
index is 510
index is 511
index 160, pw 0, ph 0, c 0
index 161, pw 16777216, ph 65536, c 256
index 162, pw 33554432, ph 131072, c 512
index 163, pw 50331648, ph 196608, c 768
index 164, pw 0, ph 0, c 0
index 165, pw 16777216, ph 65536, c 256
index 166, pw 33554432, ph 131072, c 512
index 167, pw 50331648, ph 196608, c 768
index 168, pw 0, ph 0, c 0
index 169, pw 16777216, ph 65536, c 256
index 170, pw 33554432, ph 131072, c 512
index 171, pw 50331648, ph 196608, c 768
index 172, pw 0, ph 0, c 0
index 173, pw 16777216, ph 65536, c 256
index 174, pw 33554432, ph 131072, c 512
index 175, pw 50331648, ph 196608, c 768
index 176, pw 0, ph 0, c 0
index 177, pw 16777216, ph 65536, c 256
index 178, pw 33554432, ph 131072, c 512
index 179, pw 50331648, ph 196608, c 768
index 180, pw 0, ph 0, c 0
index 181, pw 16777216, ph 65536, c 256
index 182, pw 33554432, ph 131072, c 512
index 183, pw 50331648, ph 196608, c 768
index 184, pw 0, ph 0, c 0
index 185, pw 16777216, ph 65536, c 256
index 186, pw 33554432, ph 131072, c 512
index 187, pw 50331648, ph 196608, c 768
index 188, pw 0, ph 0, c 0
index 189, pw 16777216, ph 65536, c 256
index 190, pw 33554432, ph 131072, c 512
index 191, pw 50331648, ph 196608, c 768
index 224, pw 0, ph 0, c 0
index 225, pw 16777216, ph 65536, c 256
index 226, pw 33554432, ph 131072, c 512
index 227, pw 50331648, ph 196608, c 768
index 228, pw 0, ph 0, c 0
index 229, pw 16777216, ph 65536, c 256
index 230, pw 33554432, ph 131072, c 512
index 231, pw 50331648, ph 196608, c 768
index 232, pw 0, ph 0, c 0
index 233, pw 16777216, ph 65536, c 256
index 234, pw 33554432, ph 131072, c 512
index 235, pw 50331648, ph 196608, c 768
index 236, pw 0, ph 0, c 0
index 237, pw 16777216, ph 65536, c 256
index 238, pw 33554432, ph 131072, c 512
index 239, pw 50331648, ph 196608, c 768
index 240, pw 0, ph 0, c 0
index 241, pw 16777216, ph 65536, c 256
index 242, pw 33554432, ph 131072, c 512
index 243, pw 50331648, ph 196608, c 768
index 244, pw 0, ph 0, c 0
index 245, pw 16777216, ph 65536, c 256
index 246, pw 33554432, ph 131072, c 512
index 247, pw 50331648, ph 196608, c 768
index 248, pw 0, ph 0, c 0
index 249, pw 16777216, ph 65536, c 256
index 250, pw 33554432, ph 131072, c 512
index 251, pw 50331648, ph 196608, c 768
index 252, pw 0, ph 0, c 0
index 253, pw 16777216, ph 65536, c 256
index 254, pw 33554432, ph 131072, c 512
index 255, pw 50331648, ph 196608, c 768
index 288, pw 1, ph 0, c 0
index 289, pw 16777217, ph 65536, c 256
index 290, pw 33554433, ph 131072, c 512
index 291, pw 50331649, ph 196608, c 768
index 292, pw 1, ph 0, c 0
index 293, pw 16777217, ph 65536, c 256
index 294, pw 33554433, ph 131072, c 512
index 295, pw 50331649, ph 196608, c 768
index 296, pw 1, ph 0, c 0
index 297, pw 16777217, ph 65536, c 256
index 298, pw 33554433, ph 131072, c 512
index 299, pw 50331649, ph 196608, c 768
index 300, pw 1, ph 0, c 0
index 301, pw 16777217, ph 65536, c 256
index 302, pw 33554433, ph 131072, c 512
index 303, pw 50331649, ph 196608, c 768
index 304, pw 1, ph 0, c 0
index 305, pw 16777217, ph 65536, c 256
index 306, pw 33554433, ph 131072, c 512
index 307, pw 50331649, ph 196608, c 768
index 308, pw 1, ph 0, c 0
index 309, pw 16777217, ph 65536, c 256
index 310, pw 33554433, ph 131072, c 512
index 311, pw 50331649, ph 196608, c 768
index 312, pw 1, ph 0, c 0
index 313, pw 16777217, ph 65536, c 256
index 314, pw 33554433, ph 131072, c 512
index 315, pw 50331649, ph 196608, c 768
index 316, pw 1, ph 0, c 0
index 317, pw 16777217, ph 65536, c 256
index 318, pw 33554433, ph 131072, c 512
index 319, pw 50331649, ph 196608, c 768
index 352, pw 1, ph 0, c 0
index 353, pw 16777217, ph 65536, c 256
index 354, pw 33554433, ph 131072, c 512
index 355, pw 50331649, ph 196608, c 768
index 356, pw 1, ph 0, c 0
index 357, pw 16777217, ph 65536, c 256
index 358, pw 33554433, ph 131072, c 512
index 359, pw 50331649, ph 196608, c 768
index 360, pw 1, ph 0, c 0
index 361, pw 16777217, ph 65536, c 256
index 362, pw 33554433, ph 131072, c 512
index 363, pw 50331649, ph 196608, c 768
index 364, pw 1, ph 0, c 0
index 365, pw 16777217, ph 65536, c 256
index 366, pw 33554433, ph 131072, c 512
index 367, pw 50331649, ph 196608, c 768
index 368, pw 1, ph 0, c 0
index 369, pw 16777217, ph 65536, c 256
index 370, pw 33554433, ph 131072, c 512
index 371, pw 50331649, ph 196608, c 768
index 372, pw 1, ph 0, c 0
index 373, pw 16777217, ph 65536, c 256
index 374, pw 33554433, ph 131072, c 512
index 375, pw 50331649, ph 196608, c 768
index 376, pw 1, ph 0, c 0
index 377, pw 16777217, ph 65536, c 256
index 378, pw 33554433, ph 131072, c 512
index 379, pw 50331649, ph 196608, c 768
index 380, pw 1, ph 0, c 0
index 381, pw 16777217, ph 65536, c 256
index 382, pw 33554433, ph 131072, c 512
index 383, pw 50331649, ph 196608, c 768
index 416, pw 1, ph 0, c 0
index 417, pw 16777217, ph 65536, c 256
index 418, pw 33554433, ph 131072, c 512
index 419, pw 50331649, ph 196608, c 768
index 420, pw 1, ph 0, c 0
index 421, pw 16777217, ph 65536, c 256
index 422, pw 33554433, ph 131072, c 512
index 423, pw 50331649, ph 196608, c 768
index 424, pw 1, ph 0, c 0
index 425, pw 16777217, ph 65536, c 256
index 426, pw 33554433, ph 131072, c 512
index 427, pw 50331649, ph 196608, c 768
index 428, pw 1, ph 0, c 0
index 429, pw 16777217, ph 65536, c 256
index 430, pw 33554433, ph 131072, c 512
index 431, pw 50331649, ph 196608, c 768
index 432, pw 1, ph 0, c 0
index 433, pw 16777217, ph 65536, c 256
index 434, pw 33554433, ph 131072, c 512
index 435, pw 50331649, ph 196608, c 768
index 436, pw 1, ph 0, c 0
index 437, pw 16777217, ph 65536, c 256
index 438, pw 33554433, ph 131072, c 512
index 439, pw 50331649, ph 196608, c 768
index 440, pw 1, ph 0, c 0
index 441, pw 16777217, ph 65536, c 256
index 442, pw 33554433, ph 131072, c 512
index 443, pw 50331649, ph 196608, c 768
index 444, pw 1, ph 0, c 0
index 445, pw 16777217, ph 65536, c 256
index 446, pw 33554433, ph 131072, c 512
index 447, pw 50331649, ph 196608, c 768
index 480, pw 1, ph 0, c 0
index 481, pw 16777217, ph 65536, c 256
index 482, pw 33554433, ph 131072, c 512
index 483, pw 50331649, ph 196608, c 768
index 484, pw 1, ph 0, c 0
index 485, pw 16777217, ph 65536, c 256
index 486, pw 33554433, ph 131072, c 512
index 487, pw 50331649, ph 196608, c 768
index 488, pw 1, ph 0, c 0
index 489, pw 16777217, ph 65536, c 256
index 490, pw 33554433, ph 131072, c 512
index 491, pw 50331649, ph 196608, c 768
index 492, pw 1, ph 0, c 0
index 493, pw 16777217, ph 65536, c 256
index 494, pw 33554433, ph 131072, c 512
index 495, pw 50331649, ph 196608, c 768
index 496, pw 1, ph 0, c 0
index 497, pw 16777217, ph 65536, c 256
index 498, pw 33554433, ph 131072, c 512
index 499, pw 50331649, ph 196608, c 768
index 500, pw 1, ph 0, c 0
index 501, pw 16777217, ph 65536, c 256
index 502, pw 33554433, ph 131072, c 512
index 503, pw 50331649, ph 196608, c 768
index 504, pw 1, ph 0, c 0
index 505, pw 16777217, ph 65536, c 256
index 506, pw 33554433, ph 131072, c 512
index 507, pw 50331649, ph 196608, c 768
index 508, pw 1, ph 0, c 0
index 509, pw 16777217, ph 65536, c 256
index 510, pw 33554433, ph 131072, c 512
index 511, pw 50331649, ph 196608, c 768
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 85976 (ipc=24.6) sim_rate=42988 (inst/sec) elapsed = 0:0:00:02 / Thu Jul 19 12:28:29 2018
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(265,0,0)
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4825,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 0,w 0,index 0
h 0,w 33554432,index 131072
h 0,w 67108864,index 262144
h 0,w 100663296,index 393216
h 2,w 0,index 0
h 2,w 33554432,index 131072
h 2,w 67108864,index 262144
h 2,w 100663296,index 393216
h 4,w 0,index 0
h 4,w 33554432,index 131072
h 4,w 67108864,index 262144
h 4,w 100663296,index 393216
h 6,w 0,index 0
h 6,w 33554432,index 131072
h 6,w 67108864,index 262144
h 6,w 100663296,index 393216
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 0,w 16777216,index 65536
h 0,w 50331648,index 196608
h 0,w 83886080,index 327680
h 0,w 117440512,index 458752
h 2,w 16777216,index 65536
h 2,w 50331648,index 196608
h 2,w 83886080,index 327680
h 2,w 117440512,index 458752
h 4,w 16777216,index 65536
h 4,w 50331648,index 196608
h 4,w 83886080,index 327680
h 4,w 117440512,index 458752
h 6,w 16777216,index 65536
h 6,w 50331648,index 196608
h 6,w 83886080,index 327680
h 6,w 117440512,index 458752
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 0,index 0
h 1,w 33554432,index 131072
h 1,w 67108864,index 262144
h 1,w 100663296,index 393216
h 3,w 0,index 0
h 3,w 33554432,index 131072
h 3,w 67108864,index 262144
h 3,w 100663296,index 393216
h 5,w 0,index 0
h 5,w 33554432,index 131072
h 5,w 67108864,index 262144
h 5,w 100663296,index 393216
h 7,w 0,index 0
h 7,w 33554432,index 131072
h 7,w 67108864,index 262144
h 7,w 100663296,index 393216
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
h 1,w 16777216,index 65536
h 1,w 50331648,index 196608
h 1,w 83886080,index 327680
h 1,w 117440512,index 458752
h 3,w 16777216,index 65536
h 3,w 50331648,index 196608
h 3,w 83886080,index 327680
h 3,w 117440512,index 458752
h 5,w 16777216,index 65536
h 5,w 50331648,index 196608
h 5,w 83886080,index 327680
h 5,w 117440512,index 458752
h 7,w 16777216,index 65536
h 7,w 50331648,index 196608
h 7,w 83886080,index 327680
h 7,w 117440512,index 458752
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6318,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 1.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 1 
gpu_sim_cycle = 6319
gpu_sim_insn = 140644
gpu_ipc =      22.2573
gpu_tot_sim_cycle = 6319
gpu_tot_sim_insn = 140644
gpu_tot_ipc =      22.2573
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 528
gpu_total_sim_rate=70322

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2639
	L1I_total_cache_misses = 178
	L1I_total_cache_miss_rate = 0.0674
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1008, Miss = 816, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 3326
	L1D_cache_core[2]: Access = 595, Miss = 487, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 2027
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1603
	L1D_total_cache_misses = 1303
	L1D_total_cache_miss_rate = 0.8129
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5353
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 307
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 795
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 158
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1153
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 178
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 152032
gpgpu_n_tot_w_icount = 4751
gpgpu_n_stall_shd_mem = 6017
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 1153
gpgpu_n_mem_read_global = 100
gpgpu_n_mem_write_global = 50
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 3200
gpgpu_n_store_insn = 15200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6836	W0_Idle:6255	W0_Scoreboard:4474	W1:4	W2:12	W3:8	W4:18	W5:18	W6:20	W7:16	W8:8	W9:14	W10:8	W11:8	W12:2	W13:2	W14:6	W15:2	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4605
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6800 {136:50,}
traffic_breakdown_coretomem[INST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 156808 {136:1153,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13600 {136:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 400 {8:50,}
traffic_breakdown_memtocore[INST_ACC_R] = 2176 {136:16,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 9224 {8:1153,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 466 
averagemflatency = 233 
max_icnt2mem_latency = 88 
max_icnt2sh_latency = 6318 
mrq_lat_table:336 	167 	27 	73 	71 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	915 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	58 	104 	199 	960 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21 	19 	22 	38 	2 	0 	128 	260 	417 	398 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         4         4         8         8         0         0         0         0         0         0         0         0 
dram[1]:         0         5         0         0         4         4         8         8         0         0         0         0         0         0         0         0 
dram[2]:         0        15         0         0         4         8         8        16         0         0         0         0         0         0         0         0 
dram[3]:         0         1         0         0         4         8         8        16         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         8         8        16         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0         4         8         8        16         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1275       684      1637      1559      2587      2610      3931      4772       713       672         0         0         0         0         0         0 
dram[1]:      1460      1394      1679      1607      2586      2634      3996      3610       744       707         0         0         0         0         0         0 
dram[2]:      1487      1251      1726      1547      2569      2695      4105      3664       774       654         0         0         0         0         0         0 
dram[3]:      1588       947      1822      1565      2823      2637      4279      3736       785       678         0         0         0         0         0         0 
dram[4]:      1257      1263      1529      1571      2917      2608      4563      3915       660       666         0         0         0         0         0         0 
dram[5]:      1031      1269      1535      1582      2638      2604      4624      4065       684       701         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  6.000000  8.000000  8.000000  8.000000  8.000000  6.000000  6.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  3.000000  8.000000  8.000000  8.000000  8.000000  6.000000  6.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  8.500000  8.000000 12.000000  8.000000 11.000000  6.000000 10.000000  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000  5.000000  8.000000  8.000000  8.000000 11.000000  6.000000 10.000000  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000 10.000000  8.000000  8.000000  8.000000 11.000000  6.000000 10.000000  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.000000  9.000000  8.000000  8.000000  8.000000 12.000000  6.000000  9.000000  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 684/91 = 7.516483
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         6         4         4        12        12         6         6         2         2         0         0         0         0         0         0 
dram[1]:         4         6         4         4        12        12         6         6         2         2         0         0         0         0         0         0 
dram[2]:         4         8         4         6        12        15         6        10         2         4         0         0         0         0         0         0 
dram[3]:         4         5         4         4        12        16         6        10         2         4         0         0         0         0         0         0 
dram[4]:         4         4         4         4        12        16         6        10         2         4         0         0         0         0         0         0 
dram[5]:         5         4         4         4        12        16         6         9         2         4         0         0         0         0         0         0 
total reads: 387
min_bank_accesses = 0!
chip skew: 71/58 = 1.22
number of total write accesses:
dram[0]:         5         6         4         4         4         4         6         6         2         2         0         0         0         0         0         0 
dram[1]:         5         6         4         4         4         4         6         6         2         2         0         0         0         0         0         0 
dram[2]:         6         9         4         6         4         7         6        10         2         4         0         0         0         0         0         0 
dram[3]:         6         5         4         4         4         6         6        10         2         4         0         0         0         0         0         0 
dram[4]:         5         6         4         4         4         6         6        10         2         4         0         0         0         0         0         0 
dram[5]:         5         5         4         4         4         8         6         9         2         4         0         0         0         0         0         0 
total reads: 297
min_bank_accesses = 0!
chip skew: 58/43 = 1.35
average mf latency per bank:
dram[0]:        548       408       358       341       387       428       556       546       753       752    none      none      none      none      none      none  
dram[1]:        553       423       344       344       400       401       546       558       736       760    none      none      none      none      none      none  
dram[2]:        473       436       322       361       408       393       525       525       716       627    none      none      none      none      none      none  
dram[3]:        473       473       320       357       360       351       524       397       707       455    none      none      none      none      none      none  
dram[4]:        521       500       340       356       364       341       535       393       728       456    none      none      none      none      none      none  
dram[5]:        467       547       338       358       414       316       532       425       731       457    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        310       310       319       317       360       466       341       340       328       320         0         0         0         0         0         0
dram[1]:        326       330       314       314       385       436       329       323       326       326         0         0         0         0         0         0
dram[2]:        316       319       314       316       439       446       332       345       340       346         0         0         0         0         0         0
dram[3]:        314       309       324       314       325       422       335       358       338       334         0         0         0         0         0         0
dram[4]:        309       312       315       314       316       388       353       329       321       330         0         0         0         0         0         0
dram[5]:        310       314       314       322       458       412       323       363       321       332         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80004680, atomic=0 1 entries : 0x7f104467fde0 :  mf: uid= 10199, sid01:w15, part=0, addr=0x80004680, load , size=128, unknown  status = IN_PARTITION_DRAM (6316), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8340 n_nop=8114 n_act=16 n_pre=6 n_req=102 n_rd=118 n_write=86 bw_util=0.04892
n_activity=1299 dram_eff=0.3141
bk0: 10a 8227i bk1: 12a 8208i bk2: 8a 8248i bk3: 8a 8264i bk4: 24a 8164i bk5: 24a 8133i bk6: 12a 8111i bk7: 12a 8120i bk8: 4a 8252i bk9: 4a 8271i bk10: 0a 8337i bk11: 0a 8338i bk12: 0a 8338i bk13: 0a 8341i bk14: 0a 8342i bk15: 0a 8344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0695444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8340 n_nop=8114 n_act=17 n_pre=7 n_req=101 n_rd=116 n_write=86 bw_util=0.04844
n_activity=1341 dram_eff=0.3013
bk0: 8a 8248i bk1: 12a 8156i bk2: 8a 8261i bk3: 8a 8262i bk4: 24a 8175i bk5: 24a 8189i bk6: 12a 8137i bk7: 12a 8139i bk8: 4a 8259i bk9: 4a 8254i bk10: 0a 8334i bk11: 0a 8335i bk12: 0a 8337i bk13: 0a 8341i bk14: 0a 8343i bk15: 0a 8347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0588729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8340 n_nop=8062 n_act=15 n_pre=5 n_req=129 n_rd=142 n_write=116 bw_util=0.06187
n_activity=1632 dram_eff=0.3162
bk0: 8a 8258i bk1: 16a 8148i bk2: 8a 8264i bk3: 12a 8226i bk4: 24a 8167i bk5: 30a 8125i bk6: 12a 8105i bk7: 20a 7981i bk8: 4a 8247i bk9: 8a 8169i bk10: 0a 8335i bk11: 0a 8335i bk12: 0a 8337i bk13: 0a 8339i bk14: 0a 8341i bk15: 0a 8343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.083813
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80000780, atomic=0 1 entries : 0x7f1044753c10 :  mf: uid= 10198, sid01:w15, part=3, addr=0x80000780, load , size=128, unknown  status = IN_PARTITION_DRAM (6310), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8340 n_nop=8084 n_act=15 n_pre=5 n_req=118 n_rd=134 n_write=102 bw_util=0.05659
n_activity=1534 dram_eff=0.3077
bk0: 8a 8258i bk1: 10a 8217i bk2: 8a 8250i bk3: 8a 8266i bk4: 24a 8164i bk5: 32a 8112i bk6: 12a 8131i bk7: 20a 7977i bk8: 4a 8258i bk9: 8a 8229i bk10: 0a 8333i bk11: 0a 8333i bk12: 0a 8337i bk13: 0a 8339i bk14: 0a 8342i bk15: 0a 8345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0848921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8340 n_nop=8088 n_act=14 n_pre=4 n_req=117 n_rd=132 n_write=102 bw_util=0.05612
n_activity=1433 dram_eff=0.3266
bk0: 8a 8244i bk1: 8a 8246i bk2: 8a 8253i bk3: 8a 8252i bk4: 24a 8172i bk5: 32a 8119i bk6: 12a 8116i bk7: 20a 8010i bk8: 4a 8266i bk9: 8a 8187i bk10: 0a 8334i bk11: 0a 8335i bk12: 0a 8336i bk13: 0a 8339i bk14: 0a 8342i bk15: 0a 8343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.073741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8340 n_nop=8086 n_act=15 n_pre=5 n_req=117 n_rd=132 n_write=102 bw_util=0.05612
n_activity=1477 dram_eff=0.3169
bk0: 10a 8229i bk1: 8a 8230i bk2: 8a 8241i bk3: 8a 8264i bk4: 24a 8156i bk5: 32a 8098i bk6: 12a 8142i bk7: 18a 8022i bk8: 4a 8274i bk9: 8a 8175i bk10: 0a 8335i bk11: 0a 8336i bk12: 0a 8338i bk13: 0a 8341i bk14: 0a 8342i bk15: 0a 8342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0809353

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104, Miss = 29, Miss_rate = 0.279, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 106, Miss = 30, Miss_rate = 0.283, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 102, Miss = 28, Miss_rate = 0.275, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 106, Miss = 30, Miss_rate = 0.283, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 102, Miss = 28, Miss_rate = 0.275, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 156, Miss = 43, Miss_rate = 0.276, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 102, Miss = 28, Miss_rate = 0.275, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 114, Miss = 39, Miss_rate = 0.342, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 102, Miss = 28, Miss_rate = 0.275, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 38, Miss_rate = 0.339, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 29, Miss_rate = 0.279, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 111, Miss = 37, Miss_rate = 0.333, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1321
L2_total_cache_misses = 387
L2_total_cache_miss_rate = 0.2930
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 100
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 906
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1789
icnt_total_pkts_simt_to_mem=6133
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2226
	minimum = 6
	maximum = 140
Network latency average = 12.1734
	minimum = 6
	maximum = 105
Slowest packet = 1309
Flit latency average = 11.3806
	minimum = 6
	maximum = 101
Slowest flit = 3813
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0154853
	minimum = 0 (at node 0)
	maximum = 0.130559 (at node 1)
Accepted packet rate average = 0.0154853
	minimum = 0 (at node 0)
	maximum = 0.130559 (at node 1)
Injected flit rate average = 0.0464326
	minimum = 0 (at node 0)
	maximum = 0.606583 (at node 1)
Accepted flit rate average= 0.0464326
	minimum = 0 (at node 0)
	maximum = 0.176452 (at node 1)
Injected packet length average = 2.99849
Accepted packet length average = 2.99849
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2226 (1 samples)
	minimum = 6 (1 samples)
	maximum = 140 (1 samples)
Network latency average = 12.1734 (1 samples)
	minimum = 6 (1 samples)
	maximum = 105 (1 samples)
Flit latency average = 11.3806 (1 samples)
	minimum = 6 (1 samples)
	maximum = 101 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0154853 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.130559 (1 samples)
Accepted packet rate average = 0.0154853 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.130559 (1 samples)
Injected flit rate average = 0.0464326 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.606583 (1 samples)
Accepted flit rate average = 0.0464326 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.176452 (1 samples)
Injected packet size average = 2.99849 (1 samples)
Accepted packet size average = 2.99849 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 70322 (inst/sec)
gpgpu_simulation_rate = 3159 (cycle/sec)
mask memcpy success!
data_out memcpy success!
