<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_MJ_OBUFGDS_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_OBUFGDS_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_MJ_IBUFG_DS_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_IBUFG_DS_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADS4249_Decode_0_1_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_ADS4249_Decode_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_MJ_inputclk_ds_gbuf_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_inputclk_ds_gbuf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mj_not_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_mj_not_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_count_ip_0_2_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_count_ip_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_MaxdataTrans_ip_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MaxdataTrans_ip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_0_2_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_fifo_generator_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_fifo_generator_2_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_2_1_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_fifo_generator_2_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_0_1_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_gpio_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_1_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vio_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_vio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_1_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_CNTtest_0_1_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_CNTtest_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_1_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_rst_ps7_0_100M_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_data_fifo_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s01_data_fifo_0_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_s01_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s00_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_MJ_OBUFGDS_0_0_synth_1"/>
		<Parent Id="design_1_MJ_IBUFG_DS_0_0_synth_1"/>
		<Parent Id="design_1_ADS4249_Decode_0_1_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_MJ_inputclk_ds_gbuf_0_0_synth_1"/>
		<Parent Id="design_1_mj_not_0_0_synth_1"/>
		<Parent Id="design_1_count_ip_0_2_synth_1"/>
		<Parent Id="design_1_MaxdataTrans_ip_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_0_synth_1"/>
		<Parent Id="design_1_axi_dma_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_2_synth_1"/>
		<Parent Id="design_1_fifo_generator_2_0_synth_1"/>
		<Parent Id="design_1_fifo_generator_2_1_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_1_vio_0_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_1_synth_1"/>
		<Parent Id="design_1_CNTtest_0_1_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_1_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_s01_data_fifo_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

