Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 16 14:27:14 2020
| Host         : DESKTOP-VV8ADDO running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 386
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 182        |
| LUTAR-1   | Warning          | LUT drives async reset alert | 83         |
| TIMING-20 | Warning          | Non-clocked latch            | 121        |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl10/clk_out_sig_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl10/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl10/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl10/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl10/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl10/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl10/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/clk_out_sig_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin dcmtop/cl1k/cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/FSM_sequential_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/FSM_sequential_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[0][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[0][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[0][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[0][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[0][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[0][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[0][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[0][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[1][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[1][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[1][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[1][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[1][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[1][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[1][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[1][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[2][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[2][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[2][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[2][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[2][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[2][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[2][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[2][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[3][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[3][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[3][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[3][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[3][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[3][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[3][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[3][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[4][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[4][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[4][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[4][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[4][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[4][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[4][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/addsub/dout_reg[4][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/addsubfsm/ok_pressed_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr0/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr0/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr0/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr0/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr0/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr0/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr0/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr0/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr0/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr0/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr0/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr0/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr0/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr0/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr0/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr0/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/setfsm/button1_pressed_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/setfsm/button2_pressed_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/setfsm/ok_pressed_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/setfsm/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin fsmtop/setfsm/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/d1/Q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/d1/Q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/d1/Q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/d2/Q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/d2/Q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/d2/Q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/dok/Q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/dok/Q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/dok/Q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/s1/one_pipeline.sync_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/s1/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/s1/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/s1/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/s2/one_pipeline.sync_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/s2/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/s2/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/s2/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/sok/one_pipeline.sync_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/sok/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/sok/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin iitop/sok/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin muxtop/mux_signal_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin muxtop/mux_signal_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin muxtop/mux_signal_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/FSM_sequential_state[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/FSM_sequential_state_reg[0]/CLR, fsmtop/addsubfsm/FSM_sequential_state_reg[1]/CLR, fsmtop/addsubfsm/FSM_sequential_state_reg[2]/CLR, fsmtop/addsubfsm/ok_pressed_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[0][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[0][0]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[0][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[0][1]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[0][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[0][2]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[0][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[0][3]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[1][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[1][0]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[1][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[1][1]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[1][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[1][2]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[1][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[1][3]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[2][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[2][0]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[2][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[2][1]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[2][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[2][2]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[2][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[2][3]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[3][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[3][0]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[3][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[3][1]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[3][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[3][2]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[3][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[3][3]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[4][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[4][0]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[4][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[4][1]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[4][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[4][2]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[4][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/addsubfsm/addsub/dout_reg[4][3]_C/CLR, fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/FSM_onehot_state[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/FSM_onehot_state_reg[1]/CLR, fsmtop/mainfsm/FSM_onehot_state_reg[2]/CLR, fsmtop/mainfsm/FSM_onehot_state_reg[3]/CLR, fsmtop/mainfsm/FSM_onehot_state_reg[4]/CLR, fsmtop/mainfsm/FSM_onehot_state_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr0/state_reg[0]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr0/state_reg[0]_P/PRE, fsmtop/mainfsm/bc2/cntr0/state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr0/state_reg[0]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr0/state_reg[0]_C/CLR, fsmtop/mainfsm/bc1/cntr0/state_reg[0]_LDC/CLR, fsmtop/mainfsm/bc2/cntr0/state_reg[0]_C/CLR, fsmtop/mainfsm/bc2/cntr0/state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr0/state_reg[1]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr0/state_reg[1]_P/PRE, fsmtop/mainfsm/bc2/cntr0/state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr0/state_reg[1]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr0/state_reg[1]_C/CLR, fsmtop/mainfsm/bc1/cntr0/state_reg[1]_LDC/CLR, fsmtop/mainfsm/bc2/cntr0/state_reg[1]_C/CLR, fsmtop/mainfsm/bc2/cntr0/state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr0/state_reg[2]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr0/state_reg[2]_P/PRE, fsmtop/mainfsm/bc2/cntr0/state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr0/state_reg[2]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr0/state_reg[2]_C/CLR, fsmtop/mainfsm/bc1/cntr0/state_reg[2]_LDC/CLR, fsmtop/mainfsm/bc2/cntr0/state_reg[2]_C/CLR, fsmtop/mainfsm/bc2/cntr0/state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr0/state_reg[3]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr0/state_reg[3]_P/PRE, fsmtop/mainfsm/bc2/cntr0/state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr0/state_reg[3]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr0/state_reg[3]_C/CLR, fsmtop/mainfsm/bc1/cntr0/state_reg[3]_LDC/CLR, fsmtop/mainfsm/bc2/cntr0/state_reg[3]_C/CLR, fsmtop/mainfsm/bc2/cntr0/state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_P/PRE, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_C/CLR, fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_LDC/CLR, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_C/CLR, fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell fsmtop/setfsm/button2_pressed_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsmtop/setfsm/state_reg[0]/CLR, fsmtop/setfsm/state_reg[1]/CLR, fsmtop/setfsm/button1_pressed_reg/PRE, fsmtop/setfsm/button2_pressed_reg/PRE, fsmtop/setfsm/ok_pressed_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC cannot be properly analyzed as its control pin fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[0][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[0][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[0][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[0][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[1][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[1][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[1][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[1][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[2][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[2][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[2][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[2][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[3][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[3][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[3][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[3][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[4][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[4][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[4][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/increment_interno_reg[4][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/increment_interno_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[0][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[0][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[0][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[0][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[1][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[1][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[1][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[1][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[2][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[2][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[2][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[2][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[3][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[3][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[3][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[3][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[4][0] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[4][1] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[4][2] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch fsmtop/addsubfsm/initial_v_interno_reg[4][3] cannot be properly analyzed as its control pin fsmtop/addsubfsm/initial_v_interno_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr0/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr0/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr0/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr0/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr0/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr0/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr0/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr0/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc1/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr0/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr0/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr0/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr0/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr0/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr0/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr0/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr0/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_LDC cannot be properly analyzed as its control pin fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[0][0] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[0][1] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[0][2] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[0][3] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[1][0] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[1][1] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[1][2] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[1][3] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[2][0] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[2][1] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[2][2] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[2][3] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[3][0] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[3][1] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[3][2] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[3][3] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[4][0] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[4][1] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[4][2] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch fsmtop/mainfsm/load_v1_reg[4][3] cannot be properly analyzed as its control pin fsmtop/mainfsm/load_v1_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch fsmtop/setfsm/gamemode_reg cannot be properly analyzed as its control pin fsmtop/setfsm/gamemode_reg/G is not reached by a timing clock
Related violations: <none>


