// Seed: 1892974107
module module_0 (
    input tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply0 id_4
);
  tri1 id_6 = 1'b0;
  supply0 id_7 = id_3;
  wire id_8;
  supply0 id_9 = 1;
  supply0 id_10 = 1 ^ id_0;
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output tri id_2
    , id_12,
    output uwire id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    input tri id_9,
    output wire id_10
);
  tri1 id_13 = 1 & 1;
  module_0(
      id_8, id_5, id_8, id_5, id_8
  );
endmodule
