--
--	Conversion of trobot6_cir2_2wd.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Mar 31 16:00:25 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \motor_contl_reg_0:clk\ : bit;
SIGNAL \motor_contl_reg_0:rst\ : bit;
SIGNAL Net_1217 : bit;
SIGNAL \motor_contl_reg_0:control_out_0\ : bit;
SIGNAL Net_1235 : bit;
SIGNAL \motor_contl_reg_0:control_out_1\ : bit;
SIGNAL Net_1213 : bit;
SIGNAL \motor_contl_reg_0:control_out_2\ : bit;
SIGNAL Net_1234 : bit;
SIGNAL \motor_contl_reg_0:control_out_3\ : bit;
SIGNAL Net_1216 : bit;
SIGNAL \motor_contl_reg_0:control_out_4\ : bit;
SIGNAL Net_2079 : bit;
SIGNAL \motor_contl_reg_0:control_out_5\ : bit;
SIGNAL Net_2080 : bit;
SIGNAL \motor_contl_reg_0:control_out_6\ : bit;
SIGNAL Net_2081 : bit;
SIGNAL \motor_contl_reg_0:control_out_7\ : bit;
SIGNAL \motor_contl_reg_0:control_7\ : bit;
SIGNAL \motor_contl_reg_0:control_6\ : bit;
SIGNAL \motor_contl_reg_0:control_5\ : bit;
SIGNAL \motor_contl_reg_0:control_4\ : bit;
SIGNAL \motor_contl_reg_0:control_3\ : bit;
SIGNAL \motor_contl_reg_0:control_2\ : bit;
SIGNAL \motor_contl_reg_0:control_1\ : bit;
SIGNAL \motor_contl_reg_0:control_0\ : bit;
SIGNAL tmpOE__PWMOUT0_net_0 : bit;
SIGNAL Net_270 : bit;
SIGNAL tmpFB_0__PWMOUT0_net_0 : bit;
SIGNAL tmpIO_0__PWMOUT0_net_0 : bit;
TERMINAL tmpSIOVREF__PWMOUT0_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__PWMOUT0_net_0 : bit;
SIGNAL tmpOE__PWMOUT1_net_0 : bit;
SIGNAL Net_288 : bit;
SIGNAL tmpFB_0__PWMOUT1_net_0 : bit;
SIGNAL tmpIO_0__PWMOUT1_net_0 : bit;
TERMINAL tmpSIOVREF__PWMOUT1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWMOUT1_net_0 : bit;
SIGNAL tmpOE__CW1_net_0 : bit;
SIGNAL Net_1274 : bit;
SIGNAL tmpFB_0__CW1_net_0 : bit;
SIGNAL tmpIO_0__CW1_net_0 : bit;
TERMINAL tmpSIOVREF__CW1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CW1_net_0 : bit;
SIGNAL tmpOE__CW0_net_0 : bit;
SIGNAL Net_1271 : bit;
SIGNAL tmpFB_0__CW0_net_0 : bit;
SIGNAL tmpIO_0__CW0_net_0 : bit;
TERMINAL tmpSIOVREF__CW0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CW0_net_0 : bit;
SIGNAL tmpOE__BREAK1_net_0 : bit;
SIGNAL Net_1273 : bit;
SIGNAL tmpFB_0__BREAK1_net_0 : bit;
SIGNAL tmpIO_0__BREAK1_net_0 : bit;
TERMINAL tmpSIOVREF__BREAK1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BREAK1_net_0 : bit;
SIGNAL tmpOE__BREAK0_net_0 : bit;
SIGNAL Net_1270 : bit;
SIGNAL tmpFB_0__BREAK0_net_0 : bit;
SIGNAL tmpIO_0__BREAK0_net_0 : bit;
TERMINAL tmpSIOVREF__BREAK0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BREAK0_net_0 : bit;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_2409 : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
SIGNAL Net_522 : bit;
SIGNAL timer_clk : bit;
SIGNAL \motor_enc_0:a1\ : bit;
SIGNAL Net_2322 : bit;
SIGNAL \motor_enc_0:a2\ : bit;
SIGNAL \motor_enc_0:a3\ : bit;
SIGNAL \motor_enc_0:a_sync\ : bit;
SIGNAL \motor_enc_0:a_sync_c\ : bit;
ATTRIBUTE soft of \motor_enc_0:a_sync_c\:SIGNAL IS '1';
SIGNAL \motor_enc_0:b1\ : bit;
SIGNAL Net_535 : bit;
SIGNAL \motor_enc_0:b2\ : bit;
SIGNAL \motor_enc_0:b3\ : bit;
SIGNAL \motor_enc_0:b_sync\ : bit;
SIGNAL \motor_enc_0:b_sync_c\ : bit;
ATTRIBUTE soft of \motor_enc_0:b_sync_c\:SIGNAL IS '1';
SIGNAL \motor_enc_0:re_load1\ : bit;
SIGNAL cycle_start_sig : bit;
SIGNAL \motor_enc_0:re_load2\ : bit;
SIGNAL \motor_enc_0:re_load_sync\ : bit;
SIGNAL \motor_enc_0:re_load_sync_c\ : bit;
SIGNAL \motor_enc_0:up_pulse\ : bit;
SIGNAL \motor_enc_0:down_pulse\ : bit;
SIGNAL \motor_enc_0:re_load_pulse\ : bit;
SIGNAL Net_880 : bit;
SIGNAL \motor_enc_0:motor_enc:ce0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ce0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cl0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cl0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:z0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:z0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ff0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ff0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ce1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ce1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cl1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cl1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:z1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:z1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ff1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ff1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ov_msb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:co_msb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cmsb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:so_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:so_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:z0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:z1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:so_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:carry\ : bit;
SIGNAL \motor_enc_0:motor_enc:sh_right\ : bit;
SIGNAL \motor_enc_0:motor_enc:sh_left\ : bit;
SIGNAL \motor_enc_0:motor_enc:msb\ : bit;
SIGNAL \motor_enc_0:motor_enc:cmp_eq_1\ : bit;
SIGNAL \motor_enc_0:motor_enc:cmp_eq_0\ : bit;
SIGNAL \motor_enc_0:motor_enc:cmp_lt_1\ : bit;
SIGNAL \motor_enc_0:motor_enc:cmp_lt_0\ : bit;
SIGNAL \motor_enc_0:motor_enc:cmp_zero_1\ : bit;
SIGNAL \motor_enc_0:motor_enc:cmp_zero_0\ : bit;
SIGNAL \motor_enc_0:motor_enc:cmp_ff_1\ : bit;
SIGNAL \motor_enc_0:motor_enc:cmp_ff_0\ : bit;
SIGNAL \motor_enc_0:motor_enc:cap_1\ : bit;
SIGNAL \motor_enc_0:motor_enc:cap_0\ : bit;
SIGNAL \motor_enc_0:motor_enc:cfb\ : bit;
SIGNAL \motor_enc_0:motor_enc:ce0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ce0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cl0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cl0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:z0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:z0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ff0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ff0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ce1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ce1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cl1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cl1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:z1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:z1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ff1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ff1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ov_msb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:co_msb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cmsb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:so_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:so_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:z0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:z1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:so_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_0:motor_enc:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_0:motor_enc:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:a1\ : bit;
SIGNAL Net_2326 : bit;
SIGNAL \motor_enc_1:a2\ : bit;
SIGNAL \motor_enc_1:a3\ : bit;
SIGNAL \motor_enc_1:a_sync\ : bit;
SIGNAL \motor_enc_1:a_sync_c\ : bit;
ATTRIBUTE soft of \motor_enc_1:a_sync_c\:SIGNAL IS '1';
SIGNAL \motor_enc_1:b1\ : bit;
SIGNAL Net_2327 : bit;
SIGNAL \motor_enc_1:b2\ : bit;
SIGNAL \motor_enc_1:b3\ : bit;
SIGNAL \motor_enc_1:b_sync\ : bit;
SIGNAL \motor_enc_1:b_sync_c\ : bit;
ATTRIBUTE soft of \motor_enc_1:b_sync_c\:SIGNAL IS '1';
SIGNAL \motor_enc_1:re_load1\ : bit;
SIGNAL \motor_enc_1:re_load2\ : bit;
SIGNAL \motor_enc_1:re_load_sync\ : bit;
SIGNAL \motor_enc_1:re_load_sync_c\ : bit;
SIGNAL \motor_enc_1:up_pulse\ : bit;
SIGNAL \motor_enc_1:down_pulse\ : bit;
SIGNAL \motor_enc_1:re_load_pulse\ : bit;
SIGNAL Net_538 : bit;
SIGNAL \motor_enc_1:motor_enc:ce0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ce0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cl0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cl0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:z0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:z0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ff0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ff0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ce1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ce1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cl1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cl1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:z1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:z1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ff1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ff1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ov_msb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:co_msb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cmsb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:so_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:so_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:z0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:z1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:so_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:carry\ : bit;
SIGNAL \motor_enc_1:motor_enc:sh_right\ : bit;
SIGNAL \motor_enc_1:motor_enc:sh_left\ : bit;
SIGNAL \motor_enc_1:motor_enc:msb\ : bit;
SIGNAL \motor_enc_1:motor_enc:cmp_eq_1\ : bit;
SIGNAL \motor_enc_1:motor_enc:cmp_eq_0\ : bit;
SIGNAL \motor_enc_1:motor_enc:cmp_lt_1\ : bit;
SIGNAL \motor_enc_1:motor_enc:cmp_lt_0\ : bit;
SIGNAL \motor_enc_1:motor_enc:cmp_zero_1\ : bit;
SIGNAL \motor_enc_1:motor_enc:cmp_zero_0\ : bit;
SIGNAL \motor_enc_1:motor_enc:cmp_ff_1\ : bit;
SIGNAL \motor_enc_1:motor_enc:cmp_ff_0\ : bit;
SIGNAL \motor_enc_1:motor_enc:cap_1\ : bit;
SIGNAL \motor_enc_1:motor_enc:cap_0\ : bit;
SIGNAL \motor_enc_1:motor_enc:cfb\ : bit;
SIGNAL \motor_enc_1:motor_enc:ce0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ce0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cl0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cl0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:z0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:z0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ff0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ff0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ce1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ce1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cl1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cl1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:z1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:z1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ff1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ff1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ov_msb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:co_msb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cmsb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:so_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:so_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:z0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:z1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:so_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_1:motor_enc:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_1:motor_enc:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL tmpOE__P_out_net_3 : bit;
SIGNAL tmpOE__P_out_net_2 : bit;
SIGNAL tmpOE__P_out_net_1 : bit;
SIGNAL tmpOE__P_out_net_0 : bit;
SIGNAL tmpFB_3__P_out_net_3 : bit;
SIGNAL tmpFB_3__P_out_net_2 : bit;
SIGNAL tmpFB_3__P_out_net_1 : bit;
SIGNAL tmpFB_3__P_out_net_0 : bit;
SIGNAL tmpIO_3__P_out_net_3 : bit;
SIGNAL tmpIO_3__P_out_net_2 : bit;
SIGNAL tmpIO_3__P_out_net_1 : bit;
SIGNAL tmpIO_3__P_out_net_0 : bit;
TERMINAL tmpSIOVREF__P_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_out_net_0 : bit;
SIGNAL tmpOE__motor1_b_net_0 : bit;
SIGNAL tmpIO_0__motor1_b_net_0 : bit;
TERMINAL tmpSIOVREF__motor1_b_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor1_b_net_0 : bit;
SIGNAL tmpOE__motor1_a_net_0 : bit;
SIGNAL tmpIO_0__motor1_a_net_0 : bit;
TERMINAL tmpSIOVREF__motor1_a_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor1_a_net_0 : bit;
SIGNAL tmpOE__motor0_a_net_0 : bit;
SIGNAL tmpIO_0__motor0_a_net_0 : bit;
TERMINAL tmpSIOVREF__motor0_a_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor0_a_net_0 : bit;
SIGNAL tmpOE__motor0_b_net_0 : bit;
SIGNAL tmpIO_0__motor0_b_net_0 : bit;
TERMINAL tmpSIOVREF__motor0_b_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor0_b_net_0 : bit;
SIGNAL \Timer_PWM:Net_260\ : bit;
SIGNAL Net_2390 : bit;
SIGNAL \Timer_PWM:Net_55\ : bit;
SIGNAL Net_2112 : bit;
SIGNAL \Timer_PWM:Net_53\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_PWM:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_PWM:TimerUDB:control_7\ : bit;
SIGNAL \Timer_PWM:TimerUDB:control_6\ : bit;
SIGNAL \Timer_PWM:TimerUDB:control_5\ : bit;
SIGNAL \Timer_PWM:TimerUDB:control_4\ : bit;
SIGNAL \Timer_PWM:TimerUDB:control_3\ : bit;
SIGNAL \Timer_PWM:TimerUDB:control_2\ : bit;
SIGNAL \Timer_PWM:TimerUDB:control_1\ : bit;
SIGNAL \Timer_PWM:TimerUDB:control_0\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_PWM:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_PWM:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_PWM:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_PWM:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_PWM:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_PWM:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_PWM:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_PWM:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_PWM:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_PWM:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_PWM:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_PWM:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_PWM:TimerUDB:hwEnable_reg\ : bit;
SIGNAL Net_665 : bit;
SIGNAL \Timer_PWM:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2393 : bit;
SIGNAL \Timer_PWM:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_PWM:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_PWM:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_PWM:TimerUDB:status_6\ : bit;
SIGNAL \Timer_PWM:TimerUDB:status_5\ : bit;
SIGNAL \Timer_PWM:TimerUDB:status_4\ : bit;
SIGNAL \Timer_PWM:TimerUDB:status_0\ : bit;
SIGNAL \Timer_PWM:TimerUDB:status_1\ : bit;
SIGNAL \Timer_PWM:TimerUDB:status_2\ : bit;
SIGNAL \Timer_PWM:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_PWM:TimerUDB:status_3\ : bit;
SIGNAL \Timer_PWM:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_724 : bit;
SIGNAL \Timer_PWM:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_PWM:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_PWM:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_PWM:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_PWM:Net_102\ : bit;
SIGNAL \Timer_PWM:Net_266\ : bit;
SIGNAL Net_12 : bit;
SIGNAL Net_622 : bit;
SIGNAL \Direct_dual_8bPWM_0:cl0\ : bit;
SIGNAL \Direct_dual_8bPWM_0:cl1\ : bit;
SIGNAL Net_2134 : bit;
SIGNAL Net_2135 : bit;
SIGNAL Net_2680 : bit;
SIGNAL Net_2681 : bit;
SIGNAL Net_2682 : bit;
SIGNAL \Direct_dual_8bPWM_0:tc\ : bit;
SIGNAL Net_1246 : bit;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cs_addr_2\ : bit;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cs_addr_1\ : bit;
SIGNAL \Direct_dual_8bPWM_0:ce0\ : bit;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ff0\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ff0\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:ce1\ : bit;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:z1\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:z1\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ff1\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ff1\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ov_msb\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:co_msb\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:co_msb\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cmsb\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cmsb\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:so\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:so\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ce0_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cl0_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:z0_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ff0_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ce1_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cl1_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:z1_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ff1_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:so_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:so_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_0:Direct_dual_8bPWM:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:Net_260\ : bit;
SIGNAL Net_2399 : bit;
SIGNAL \Timer_cycle:Net_55\ : bit;
SIGNAL \Timer_cycle:Net_53\ : bit;
SIGNAL SubCycleClk : bit;
SIGNAL \Timer_cycle:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_cycle:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_cycle:TimerUDB:control_7\ : bit;
SIGNAL \Timer_cycle:TimerUDB:control_6\ : bit;
SIGNAL \Timer_cycle:TimerUDB:control_5\ : bit;
SIGNAL \Timer_cycle:TimerUDB:control_4\ : bit;
SIGNAL \Timer_cycle:TimerUDB:control_3\ : bit;
SIGNAL \Timer_cycle:TimerUDB:control_2\ : bit;
SIGNAL \Timer_cycle:TimerUDB:control_1\ : bit;
SIGNAL \Timer_cycle:TimerUDB:control_0\ : bit;
SIGNAL \Timer_cycle:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_cycle:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_cycle:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_cycle:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_cycle:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_cycle:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_cycle:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_cycle:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_cycle:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_cycle:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_cycle:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_cycle:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_cycle:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_cycle:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_cycle:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_cycle:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_cycle:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_cycle:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_cycle:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_cycle:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_cycle:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2403 : bit;
SIGNAL \Timer_cycle:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_cycle:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_cycle:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_cycle:TimerUDB:status_6\ : bit;
SIGNAL \Timer_cycle:TimerUDB:status_5\ : bit;
SIGNAL \Timer_cycle:TimerUDB:status_4\ : bit;
SIGNAL \Timer_cycle:TimerUDB:status_0\ : bit;
SIGNAL \Timer_cycle:TimerUDB:status_1\ : bit;
SIGNAL \Timer_cycle:TimerUDB:status_2\ : bit;
SIGNAL \Timer_cycle:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_cycle:TimerUDB:status_3\ : bit;
SIGNAL \Timer_cycle:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_683 : bit;
SIGNAL \Timer_cycle:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_cycle:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_cycle:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_cycle:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_cycle:Net_102\ : bit;
SIGNAL \Timer_cycle:Net_266\ : bit;
SIGNAL tmpOE__FirstLine_net_0 : bit;
SIGNAL tmpFB_0__FirstLine_net_0 : bit;
SIGNAL tmpIO_0__FirstLine_net_0 : bit;
TERMINAL tmpSIOVREF__FirstLine_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FirstLine_net_0 : bit;
SIGNAL tmpOE__CycleStart_net_0 : bit;
SIGNAL tmpFB_0__CycleStart_net_0 : bit;
SIGNAL tmpIO_0__CycleStart_net_0 : bit;
TERMINAL tmpSIOVREF__CycleStart_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CycleStart_net_0 : bit;
SIGNAL tmpOE__SubCycleStart_net_0 : bit;
SIGNAL tmpFB_0__SubCycleStart_net_0 : bit;
SIGNAL tmpIO_0__SubCycleStart_net_0 : bit;
TERMINAL tmpSIOVREF__SubCycleStart_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SubCycleStart_net_0 : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL Net_1169 : bit;
SIGNAL Net_2413 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_376\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
TERMINAL Net_1027 : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL \ADC_SAR_1:soc\ : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_2415 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
SIGNAL \ADC_SAR_1:Net_381\ : bit;
TERMINAL Net_2561 : bit;
TERMINAL Net_2469 : bit;
TERMINAL Net_2197 : bit;
TERMINAL Net_2314 : bit;
TERMINAL Net_2196 : bit;
TERMINAL Net_2115 : bit;
TERMINAL Net_2195 : bit;
TERMINAL Net_2194 : bit;
SIGNAL tmpOE__V_battery_net_0 : bit;
SIGNAL tmpFB_0__V_battery_net_0 : bit;
SIGNAL tmpIO_0__V_battery_net_0 : bit;
TERMINAL tmpSIOVREF__V_battery_net_0 : bit;
SIGNAL tmpINTERRUPT_0__V_battery_net_0 : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
SIGNAL Net_1980 : bit;
SIGNAL Net_1982 : bit;
SIGNAL Net_2261 : bit;
SIGNAL Net_2501 : bit;
SIGNAL Net_2494 : bit;
SIGNAL tmpOE__PIC_CS_net_0 : bit;
SIGNAL Net_2262 : bit;
SIGNAL tmpFB_0__PIC_CS_net_0 : bit;
SIGNAL tmpIO_0__PIC_CS_net_0 : bit;
TERMINAL tmpSIOVREF__PIC_CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PIC_CS_net_0 : bit;
SIGNAL tmpOE__P_out_1_net_1 : bit;
SIGNAL tmpOE__P_out_1_net_0 : bit;
SIGNAL tmpFB_1__P_out_1_net_1 : bit;
SIGNAL tmpFB_1__P_out_1_net_0 : bit;
SIGNAL tmpIO_1__P_out_1_net_1 : bit;
SIGNAL tmpIO_1__P_out_1_net_0 : bit;
TERMINAL tmpSIOVREF__P_out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_out_1_net_0 : bit;
SIGNAL \Timer_sub_cycle:Net_260\ : bit;
SIGNAL \Timer_sub_cycle:Net_266\ : bit;
SIGNAL \Timer_sub_cycle:Net_51\ : bit;
SIGNAL \Timer_sub_cycle:Net_261\ : bit;
SIGNAL \Timer_sub_cycle:Net_57\ : bit;
SIGNAL \Timer_sub_cycle:Net_102\ : bit;
SIGNAL tmpOE__P_out_2_net_1 : bit;
SIGNAL tmpOE__P_out_2_net_0 : bit;
SIGNAL tmpFB_1__P_out_2_net_1 : bit;
SIGNAL tmpFB_1__P_out_2_net_0 : bit;
SIGNAL tmpIO_1__P_out_2_net_1 : bit;
SIGNAL tmpIO_1__P_out_2_net_0 : bit;
TERMINAL tmpSIOVREF__P_out_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_out_2_net_0 : bit;
SIGNAL Net_32 : bit;
SIGNAL Net_30 : bit;
SIGNAL Net_2499 : bit;
SIGNAL tmpOE__SS0_net_0 : bit;
SIGNAL tmpFB_0__SS0_net_0 : bit;
SIGNAL tmpIO_0__SS0_net_0 : bit;
TERMINAL tmpSIOVREF__SS0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS0_net_0 : bit;
SIGNAL tmpOE__MOSI_net_0 : bit;
SIGNAL Net_2519 : bit;
SIGNAL tmpFB_0__MOSI_net_0 : bit;
SIGNAL tmpIO_0__MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_net_0 : bit;
SIGNAL tmpOE__SCLK_net_0 : bit;
SIGNAL Net_2518 : bit;
SIGNAL tmpFB_0__SCLK_net_0 : bit;
SIGNAL tmpIO_0__SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_net_0 : bit;
SIGNAL tmpOE__MISO_net_0 : bit;
SIGNAL Net_13 : bit;
SIGNAL tmpIO_0__MISO_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_net_0 : bit;
SIGNAL Net_15 : bit;
SIGNAL \SPIM_1:Net_276\ : bit;
SIGNAL \SPIM_1:Net_288\ : bit;
SIGNAL \SPIM_1:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_1:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_1:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_1:Net_244\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\ : bit;
SIGNAL Net_2521 : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:control_7\ : bit;
SIGNAL \SPIM_1:BSPIM:control_6\ : bit;
SIGNAL \SPIM_1:BSPIM:control_5\ : bit;
SIGNAL \SPIM_1:BSPIM:control_4\ : bit;
SIGNAL \SPIM_1:BSPIM:control_3\ : bit;
SIGNAL \SPIM_1:BSPIM:control_2\ : bit;
SIGNAL \SPIM_1:BSPIM:control_1\ : bit;
SIGNAL \SPIM_1:BSPIM:control_0\ : bit;
SIGNAL \SPIM_1:Net_294\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_1:Net_273\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
SIGNAL Net_2506 : bit;
SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
SIGNAL Net_2095 : bit;
SIGNAL Net_2093 : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce0_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl0_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z0_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff0_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce1_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl1_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z1_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff1_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:mosi_from_dpR\ : bit;
SIGNAL \SPIM_1:BSPIM:nc1\ : bit;
SIGNAL \SPIM_1:BSPIM:nc2\ : bit;
SIGNAL \SPIM_1:BSPIM:nc3\ : bit;
SIGNAL \SPIM_1:BSPIM:nc4\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:carry\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:sh_right\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:sh_left\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:msb\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_eq_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_eq_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_lt_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_lt_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_zero_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_zero_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_ff_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_ff_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cap_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cap_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cfb\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce0_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl0_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z0_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff0_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce1_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl1_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z1_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff1_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:mosi_from_dpL\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:Net_289\ : bit;
SIGNAL \SS0_B:clk\ : bit;
SIGNAL \SS0_B:rst\ : bit;
SIGNAL \SS0_B:control_out_0\ : bit;
SIGNAL Net_2124 : bit;
SIGNAL \SS0_B:control_out_1\ : bit;
SIGNAL Net_2468 : bit;
SIGNAL \SS0_B:control_out_2\ : bit;
SIGNAL Net_2125 : bit;
SIGNAL \SS0_B:control_out_3\ : bit;
SIGNAL \SS0_B:control_out_4\ : bit;
SIGNAL Net_2133 : bit;
SIGNAL \SS0_B:control_out_5\ : bit;
SIGNAL Net_2128 : bit;
SIGNAL \SS0_B:control_out_6\ : bit;
SIGNAL Net_2129 : bit;
SIGNAL \SS0_B:control_out_7\ : bit;
SIGNAL \SS0_B:control_7\ : bit;
SIGNAL \SS0_B:control_6\ : bit;
SIGNAL \SS0_B:control_5\ : bit;
SIGNAL \SS0_B:control_4\ : bit;
SIGNAL \SS0_B:control_3\ : bit;
SIGNAL \SS0_B:control_2\ : bit;
SIGNAL \SS0_B:control_1\ : bit;
SIGNAL \SS0_B:control_0\ : bit;
SIGNAL \motor_en_reg:clk\ : bit;
SIGNAL \motor_en_reg:rst\ : bit;
SIGNAL Net_1398 : bit;
SIGNAL \motor_en_reg:control_out_0\ : bit;
SIGNAL Net_2295 : bit;
SIGNAL \motor_en_reg:control_out_1\ : bit;
SIGNAL Net_2318 : bit;
SIGNAL \motor_en_reg:control_out_2\ : bit;
SIGNAL Net_2266 : bit;
SIGNAL \motor_en_reg:control_out_3\ : bit;
SIGNAL Net_2160 : bit;
SIGNAL \motor_en_reg:control_out_4\ : bit;
SIGNAL Net_2161 : bit;
SIGNAL \motor_en_reg:control_out_5\ : bit;
SIGNAL Net_2162 : bit;
SIGNAL \motor_en_reg:control_out_6\ : bit;
SIGNAL Net_2163 : bit;
SIGNAL \motor_en_reg:control_out_7\ : bit;
SIGNAL \motor_en_reg:control_7\ : bit;
SIGNAL \motor_en_reg:control_6\ : bit;
SIGNAL \motor_en_reg:control_5\ : bit;
SIGNAL \motor_en_reg:control_4\ : bit;
SIGNAL \motor_en_reg:control_3\ : bit;
SIGNAL \motor_en_reg:control_2\ : bit;
SIGNAL \motor_en_reg:control_1\ : bit;
SIGNAL \motor_en_reg:control_0\ : bit;
SIGNAL \motor_enc_2:a1\ : bit;
SIGNAL Net_2336 : bit;
SIGNAL \motor_enc_2:a2\ : bit;
SIGNAL \motor_enc_2:a3\ : bit;
SIGNAL \motor_enc_2:a_sync\ : bit;
SIGNAL \motor_enc_2:a_sync_c\ : bit;
ATTRIBUTE soft of \motor_enc_2:a_sync_c\:SIGNAL IS '1';
SIGNAL \motor_enc_2:b1\ : bit;
SIGNAL Net_2337 : bit;
SIGNAL \motor_enc_2:b2\ : bit;
SIGNAL \motor_enc_2:b3\ : bit;
SIGNAL \motor_enc_2:b_sync\ : bit;
SIGNAL \motor_enc_2:b_sync_c\ : bit;
ATTRIBUTE soft of \motor_enc_2:b_sync_c\:SIGNAL IS '1';
SIGNAL \motor_enc_2:re_load1\ : bit;
SIGNAL \motor_enc_2:re_load2\ : bit;
SIGNAL \motor_enc_2:re_load_sync\ : bit;
SIGNAL \motor_enc_2:re_load_sync_c\ : bit;
SIGNAL \motor_enc_2:up_pulse\ : bit;
SIGNAL \motor_enc_2:down_pulse\ : bit;
SIGNAL \motor_enc_2:re_load_pulse\ : bit;
SIGNAL Net_1994 : bit;
SIGNAL \motor_enc_2:motor_enc:ce0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ce0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cl0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cl0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:z0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:z0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ff0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ff0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ce1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ce1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cl1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cl1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:z1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:z1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ff1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ff1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ov_msb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:co_msb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cmsb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:so_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:so_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:z0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:z1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:so_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:carry\ : bit;
SIGNAL \motor_enc_2:motor_enc:sh_right\ : bit;
SIGNAL \motor_enc_2:motor_enc:sh_left\ : bit;
SIGNAL \motor_enc_2:motor_enc:msb\ : bit;
SIGNAL \motor_enc_2:motor_enc:cmp_eq_1\ : bit;
SIGNAL \motor_enc_2:motor_enc:cmp_eq_0\ : bit;
SIGNAL \motor_enc_2:motor_enc:cmp_lt_1\ : bit;
SIGNAL \motor_enc_2:motor_enc:cmp_lt_0\ : bit;
SIGNAL \motor_enc_2:motor_enc:cmp_zero_1\ : bit;
SIGNAL \motor_enc_2:motor_enc:cmp_zero_0\ : bit;
SIGNAL \motor_enc_2:motor_enc:cmp_ff_1\ : bit;
SIGNAL \motor_enc_2:motor_enc:cmp_ff_0\ : bit;
SIGNAL \motor_enc_2:motor_enc:cap_1\ : bit;
SIGNAL \motor_enc_2:motor_enc:cap_0\ : bit;
SIGNAL \motor_enc_2:motor_enc:cfb\ : bit;
SIGNAL \motor_enc_2:motor_enc:ce0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ce0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cl0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cl0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:z0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:z0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ff0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ff0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ce1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ce1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cl1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cl1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:z1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:z1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ff1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ff1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ov_msb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:co_msb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cmsb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:so_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:so_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:z0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:z1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:so_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_2:motor_enc:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_2:motor_enc:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_2153 : bit;
SIGNAL Net_2152 : bit;
SIGNAL \motor_enc_3:a1\ : bit;
SIGNAL \motor_enc_3:a2\ : bit;
SIGNAL \motor_enc_3:a3\ : bit;
SIGNAL \motor_enc_3:a_sync\ : bit;
SIGNAL \motor_enc_3:a_sync_c\ : bit;
ATTRIBUTE soft of \motor_enc_3:a_sync_c\:SIGNAL IS '1';
SIGNAL \motor_enc_3:b1\ : bit;
SIGNAL \motor_enc_3:b2\ : bit;
SIGNAL \motor_enc_3:b3\ : bit;
SIGNAL \motor_enc_3:b_sync\ : bit;
SIGNAL \motor_enc_3:b_sync_c\ : bit;
ATTRIBUTE soft of \motor_enc_3:b_sync_c\:SIGNAL IS '1';
SIGNAL \motor_enc_3:re_load1\ : bit;
SIGNAL \motor_enc_3:re_load2\ : bit;
SIGNAL \motor_enc_3:re_load_sync\ : bit;
SIGNAL \motor_enc_3:re_load_sync_c\ : bit;
SIGNAL \motor_enc_3:up_pulse\ : bit;
SIGNAL \motor_enc_3:down_pulse\ : bit;
SIGNAL \motor_enc_3:re_load_pulse\ : bit;
SIGNAL Net_2156 : bit;
SIGNAL \motor_enc_3:motor_enc:ce0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ce0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cl0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cl0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:z0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:z0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ff0_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ff0_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ce1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ce1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cl1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cl1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:z1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:z1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ff1_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ff1_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ov_msb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:co_msb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cmsb_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:so_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:so_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:z0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:z1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:so_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:carry\ : bit;
SIGNAL \motor_enc_3:motor_enc:sh_right\ : bit;
SIGNAL \motor_enc_3:motor_enc:sh_left\ : bit;
SIGNAL \motor_enc_3:motor_enc:msb\ : bit;
SIGNAL \motor_enc_3:motor_enc:cmp_eq_1\ : bit;
SIGNAL \motor_enc_3:motor_enc:cmp_eq_0\ : bit;
SIGNAL \motor_enc_3:motor_enc:cmp_lt_1\ : bit;
SIGNAL \motor_enc_3:motor_enc:cmp_lt_0\ : bit;
SIGNAL \motor_enc_3:motor_enc:cmp_zero_1\ : bit;
SIGNAL \motor_enc_3:motor_enc:cmp_zero_0\ : bit;
SIGNAL \motor_enc_3:motor_enc:cmp_ff_1\ : bit;
SIGNAL \motor_enc_3:motor_enc:cmp_ff_0\ : bit;
SIGNAL \motor_enc_3:motor_enc:cap_1\ : bit;
SIGNAL \motor_enc_3:motor_enc:cap_0\ : bit;
SIGNAL \motor_enc_3:motor_enc:cfb\ : bit;
SIGNAL \motor_enc_3:motor_enc:ce0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ce0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cl0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cl0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:z0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:z0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ff0_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ff0_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ce1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ce1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cl1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cl1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:z1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:z1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ff1_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ff1_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ov_msb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:co_msb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cmsb_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:so_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:so_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:z0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:z1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:so_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_enc_3:motor_enc:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_enc_3:motor_enc:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL tmpOE__DOF9_CS_net_0 : bit;
SIGNAL tmpFB_0__DOF9_CS_net_0 : bit;
SIGNAL tmpIO_0__DOF9_CS_net_0 : bit;
TERMINAL tmpSIOVREF__DOF9_CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOF9_CS_net_0 : bit;
SIGNAL tmpOE__MOTOR_EN_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_EN_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_EN_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_EN_net_0 : bit;
SIGNAL Net_2339 : bit;
SIGNAL Net_2181 : bit;
SIGNAL \Direct_dual_8bPWM_1:cl0\ : bit;
SIGNAL Net_2177 : bit;
SIGNAL Net_2178 : bit;
SIGNAL Net_2437 : bit;
SIGNAL \Direct_dual_8bPWM_1:cl1\ : bit;
SIGNAL Net_2179 : bit;
SIGNAL Net_2180 : bit;
SIGNAL Net_2434 : bit;
SIGNAL Net_2438 : bit;
SIGNAL Net_2435 : bit;
SIGNAL Net_2439 : bit;
SIGNAL Net_2436 : bit;
SIGNAL Net_2440 : bit;
SIGNAL Net_2442 : bit;
SIGNAL \Direct_dual_8bPWM_1:tc\ : bit;
SIGNAL Net_2175 : bit;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cs_addr_2\ : bit;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cs_addr_1\ : bit;
SIGNAL \Direct_dual_8bPWM_1:ce0\ : bit;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ff0\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ff0\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:ce1\ : bit;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:z1\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:z1\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ff1\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ff1\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ov_msb\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:co_msb\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:co_msb\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cmsb\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cmsb\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:so\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:so\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ce0_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cl0_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:z0_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ff0_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ce1_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cl1_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:z1_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ff1_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:so_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:so_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Direct_dual_8bPWM_1:Direct_dual_8bPWM:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL tmpOE__Dist6_PVM1_net_0 : bit;
SIGNAL tmpFB_0__Dist6_PVM1_net_0 : bit;
SIGNAL tmpIO_0__Dist6_PVM1_net_0 : bit;
TERMINAL tmpSIOVREF__Dist6_PVM1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dist6_PVM1_net_0 : bit;
SIGNAL tmpOE__Dist_9_Detect_dwn_step_net_0 : bit;
SIGNAL tmpFB_0__Dist_9_Detect_dwn_step_net_0 : bit;
SIGNAL tmpIO_0__Dist_9_Detect_dwn_step_net_0 : bit;
TERMINAL tmpSIOVREF__Dist_9_Detect_dwn_step_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dist_9_Detect_dwn_step_net_0 : bit;
SIGNAL \motor_contl_reg_1:clk\ : bit;
SIGNAL \motor_contl_reg_1:rst\ : bit;
SIGNAL \motor_contl_reg_1:control_out_0\ : bit;
SIGNAL \motor_contl_reg_1:control_out_1\ : bit;
SIGNAL \motor_contl_reg_1:control_out_2\ : bit;
SIGNAL \motor_contl_reg_1:control_out_3\ : bit;
SIGNAL \motor_contl_reg_1:control_out_4\ : bit;
SIGNAL Net_2184 : bit;
SIGNAL \motor_contl_reg_1:control_out_5\ : bit;
SIGNAL Net_2185 : bit;
SIGNAL \motor_contl_reg_1:control_out_6\ : bit;
SIGNAL Net_2186 : bit;
SIGNAL \motor_contl_reg_1:control_out_7\ : bit;
SIGNAL \motor_contl_reg_1:control_7\ : bit;
SIGNAL \motor_contl_reg_1:control_6\ : bit;
SIGNAL \motor_contl_reg_1:control_5\ : bit;
SIGNAL \motor_contl_reg_1:control_4\ : bit;
SIGNAL \motor_contl_reg_1:control_3\ : bit;
SIGNAL \motor_contl_reg_1:control_2\ : bit;
SIGNAL \motor_contl_reg_1:control_1\ : bit;
SIGNAL \motor_contl_reg_1:control_0\ : bit;
SIGNAL tmpOE__DRV_ENA_net_0 : bit;
SIGNAL tmpFB_0__DRV_ENA_net_0 : bit;
SIGNAL tmpIO_0__DRV_ENA_net_0 : bit;
TERMINAL tmpSIOVREF__DRV_ENA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DRV_ENA_net_0 : bit;
SIGNAL Net_2191 : bit;
SIGNAL tmpOE__SS1_net_0 : bit;
SIGNAL tmpFB_0__SS1_net_0 : bit;
SIGNAL tmpIO_0__SS1_net_0 : bit;
TERMINAL tmpSIOVREF__SS1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS1_net_0 : bit;
SIGNAL tmpOE__Dist0_FR_net_0 : bit;
SIGNAL tmpFB_0__Dist0_FR_net_0 : bit;
SIGNAL tmpIO_0__Dist0_FR_net_0 : bit;
TERMINAL tmpSIOVREF__Dist0_FR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dist0_FR_net_0 : bit;
SIGNAL tmpOE__Dist1_Front_net_0 : bit;
SIGNAL tmpFB_0__Dist1_Front_net_0 : bit;
SIGNAL tmpIO_0__Dist1_Front_net_0 : bit;
TERMINAL tmpSIOVREF__Dist1_Front_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dist1_Front_net_0 : bit;
SIGNAL tmpOE__Dist2_FL_net_0 : bit;
SIGNAL tmpFB_0__Dist2_FL_net_0 : bit;
SIGNAL tmpIO_0__Dist2_FL_net_0 : bit;
TERMINAL tmpSIOVREF__Dist2_FL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dist2_FL_net_0 : bit;
SIGNAL tmpOE__Dist3_Rear_net_0 : bit;
SIGNAL tmpFB_0__Dist3_Rear_net_0 : bit;
SIGNAL tmpIO_0__Dist3_Rear_net_0 : bit;
TERMINAL tmpSIOVREF__Dist3_Rear_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dist3_Rear_net_0 : bit;
SIGNAL \BMP_SW:status_7\ : bit;
SIGNAL Net_2200_7 : bit;
SIGNAL \BMP_SW:status_6\ : bit;
SIGNAL Net_2200_6 : bit;
SIGNAL \BMP_SW:status_5\ : bit;
SIGNAL Net_2200_5 : bit;
SIGNAL \BMP_SW:status_4\ : bit;
SIGNAL Net_2200_4 : bit;
SIGNAL \BMP_SW:status_3\ : bit;
SIGNAL Net_2200_3 : bit;
SIGNAL \BMP_SW:status_2\ : bit;
SIGNAL Net_2200_2 : bit;
SIGNAL \BMP_SW:status_1\ : bit;
SIGNAL Net_2200_1 : bit;
SIGNAL \BMP_SW:status_0\ : bit;
SIGNAL Net_2200_0 : bit;
SIGNAL tmpOE__BMP_SW0_RF_net_0 : bit;
SIGNAL tmpIO_0__BMP_SW0_RF_net_0 : bit;
TERMINAL tmpSIOVREF__BMP_SW0_RF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP_SW0_RF_net_0 : bit;
SIGNAL tmpOE__BMP_SW1_FR_net_0 : bit;
SIGNAL tmpIO_0__BMP_SW1_FR_net_0 : bit;
TERMINAL tmpSIOVREF__BMP_SW1_FR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP_SW1_FR_net_0 : bit;
SIGNAL tmpOE__BMP_SW2_FL_net_0 : bit;
SIGNAL tmpIO_0__BMP_SW2_FL_net_0 : bit;
TERMINAL tmpSIOVREF__BMP_SW2_FL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP_SW2_FL_net_0 : bit;
SIGNAL tmpOE__BMP_SW3_LF_net_0 : bit;
SIGNAL tmpIO_0__BMP_SW3_LF_net_0 : bit;
TERMINAL tmpSIOVREF__BMP_SW3_LF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP_SW3_LF_net_0 : bit;
SIGNAL tmpOE__BMP_SW4_LR_net_0 : bit;
SIGNAL tmpIO_0__BMP_SW4_LR_net_0 : bit;
TERMINAL tmpSIOVREF__BMP_SW4_LR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP_SW4_LR_net_0 : bit;
SIGNAL tmpOE__BMP_SW5_RL_net_0 : bit;
SIGNAL tmpIO_0__BMP_SW5_RL_net_0 : bit;
TERMINAL tmpSIOVREF__BMP_SW5_RL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP_SW5_RL_net_0 : bit;
SIGNAL tmpOE__BMP_SW6_RR_net_0 : bit;
SIGNAL tmpIO_0__BMP_SW6_RR_net_0 : bit;
TERMINAL tmpSIOVREF__BMP_SW6_RR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP_SW6_RR_net_0 : bit;
SIGNAL tmpOE__BMP_SW7_rightR_net_0 : bit;
SIGNAL tmpIO_0__BMP_SW7_rightR_net_0 : bit;
TERMINAL tmpSIOVREF__BMP_SW7_rightR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP_SW7_rightR_net_0 : bit;
SIGNAL tmpOE__MOTOR_FAULT_net_0 : bit;
SIGNAL Net_2267 : bit;
SIGNAL tmpIO_0__MOTOR_FAULT_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_FAULT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_FAULT_net_0 : bit;
SIGNAL tmpOE__EM_STOP_net_0 : bit;
SIGNAL tmpFB_0__EM_STOP_net_0 : bit;
SIGNAL tmpIO_0__EM_STOP_net_0 : bit;
TERMINAL tmpSIOVREF__EM_STOP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EM_STOP_net_0 : bit;
SIGNAL tmpOE__psoc_nop_net_0 : bit;
SIGNAL tmpFB_0__psoc_nop_net_0 : bit;
SIGNAL tmpIO_0__psoc_nop_net_0 : bit;
TERMINAL tmpSIOVREF__psoc_nop_net_0 : bit;
SIGNAL tmpINTERRUPT_0__psoc_nop_net_0 : bit;
SIGNAL \WDT_detect_com_err:Net_260\ : bit;
SIGNAL \WDT_detect_com_err:Net_55\ : bit;
SIGNAL Net_2353 : bit;
SIGNAL \WDT_detect_com_err:Net_53\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:control_7\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:control_6\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:control_5\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:control_4\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:control_3\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:control_2\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:control_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:control_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ctrl_enable\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ctrl_ten\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:capture_last\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:timer_enable\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:run_mode\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:status_tc\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:trigger_enable\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:per_zero\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:tc_i\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:tc_reg_i\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:hwEnable\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2352 : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:runmode_enable\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:trig_disable\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:trig_reg\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:status_6\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:status_5\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:status_4\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:status_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:status_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:status_2\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:fifo_full\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:status_3\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:fifo_nempty\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:cs_addr_2\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:cs_addr_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:cs_addr_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:zeros_3\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:zeros_2\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:nc0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:nc3\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:nc4\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_detect_com_err:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_detect_com_err:Net_102\ : bit;
SIGNAL \WDT_detect_com_err:Net_266\ : bit;
SIGNAL \SPIM_2:Net_276\ : bit;
SIGNAL \SPIM_2:Net_288\ : bit;
SIGNAL \SPIM_2:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_2:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_2:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_2:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_2:Net_244\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_2:BSPIM:so_send\ : bit;
SIGNAL \SPIM_2:BSPIM:so_send_reg\ : bit;
SIGNAL Net_2505 : bit;
SIGNAL \SPIM_2:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_2:BSPIM:state_2\ : bit;
SIGNAL \SPIM_2:BSPIM:state_1\ : bit;
SIGNAL \SPIM_2:BSPIM:state_0\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_2:BSPIM:count_4\ : bit;
SIGNAL \SPIM_2:BSPIM:count_3\ : bit;
SIGNAL \SPIM_2:BSPIM:count_2\ : bit;
SIGNAL \SPIM_2:BSPIM:count_1\ : bit;
SIGNAL \SPIM_2:BSPIM:count_0\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_2:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_2:BSPIM:control_7\ : bit;
SIGNAL \SPIM_2:BSPIM:control_6\ : bit;
SIGNAL \SPIM_2:BSPIM:control_5\ : bit;
SIGNAL \SPIM_2:BSPIM:control_4\ : bit;
SIGNAL \SPIM_2:BSPIM:control_3\ : bit;
SIGNAL \SPIM_2:BSPIM:control_2\ : bit;
SIGNAL \SPIM_2:BSPIM:control_1\ : bit;
SIGNAL \SPIM_2:BSPIM:control_0\ : bit;
SIGNAL \SPIM_2:Net_294\ : bit;
SIGNAL \SPIM_2:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_2:Net_273\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_enable\ : bit;
SIGNAL Net_2522 : bit;
SIGNAL \SPIM_2:BSPIM:count_6\ : bit;
SIGNAL \SPIM_2:BSPIM:count_5\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_tc\ : bit;
SIGNAL Net_2510 : bit;
SIGNAL Net_2508 : bit;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:Net_289\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_2475 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL tmpOE__hu0_net_0 : bit;
SIGNAL tmpFB_0__hu0_net_0 : bit;
TERMINAL Net_2552 : bit;
SIGNAL tmpIO_0__hu0_net_0 : bit;
TERMINAL tmpSIOVREF__hu0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__hu0_net_0 : bit;
SIGNAL tmpOE__hv0_net_0 : bit;
SIGNAL tmpFB_0__hv0_net_0 : bit;
TERMINAL Net_2553 : bit;
SIGNAL tmpIO_0__hv0_net_0 : bit;
TERMINAL tmpSIOVREF__hv0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__hv0_net_0 : bit;
SIGNAL tmpOE__hw0_net_0 : bit;
SIGNAL tmpFB_0__hw0_net_0 : bit;
TERMINAL Net_2554 : bit;
SIGNAL tmpIO_0__hw0_net_0 : bit;
TERMINAL tmpSIOVREF__hw0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__hw0_net_0 : bit;
SIGNAL tmpOE__hu1_net_0 : bit;
SIGNAL Net_2549 : bit;
SIGNAL tmpIO_0__hu1_net_0 : bit;
TERMINAL tmpSIOVREF__hu1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__hu1_net_0 : bit;
SIGNAL tmpOE__hv1_net_0 : bit;
SIGNAL tmpFB_0__hv1_net_0 : bit;
TERMINAL Net_2556 : bit;
SIGNAL tmpIO_0__hv1_net_0 : bit;
TERMINAL tmpSIOVREF__hv1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__hv1_net_0 : bit;
SIGNAL tmpOE__hw1_net_0 : bit;
SIGNAL tmpFB_0__hw1_net_0 : bit;
TERMINAL Net_2557 : bit;
SIGNAL tmpIO_0__hw1_net_0 : bit;
TERMINAL tmpSIOVREF__hw1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__hw1_net_0 : bit;
SIGNAL tmpOE__dist8_SW_DET_net_0 : bit;
SIGNAL Net_2560 : bit;
SIGNAL tmpIO_0__dist8_SW_DET_net_0 : bit;
TERMINAL tmpSIOVREF__dist8_SW_DET_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dist8_SW_DET_net_0 : bit;
SIGNAL tmpOE__Dist4_PVM_CUR_net_0 : bit;
SIGNAL tmpFB_0__Dist4_PVM_CUR_net_0 : bit;
SIGNAL tmpIO_0__Dist4_PVM_CUR_net_0 : bit;
TERMINAL tmpSIOVREF__Dist4_PVM_CUR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dist4_PVM_CUR_net_0 : bit;
SIGNAL tmpOE__Sonr_TRG_x4_net_0 : bit;
SIGNAL tmpFB_0__Sonr_TRG_x4_net_0 : bit;
SIGNAL tmpIO_0__Sonr_TRG_x4_net_0 : bit;
TERMINAL tmpSIOVREF__Sonr_TRG_x4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sonr_TRG_x4_net_0 : bit;
SIGNAL \RTC_1:Net_5\ : bit;
SIGNAL \DEB_UART:Net_9\ : bit;
SIGNAL \DEB_UART:Net_61\ : bit;
SIGNAL \DEB_UART:BUART:clock_op\ : bit;
SIGNAL \DEB_UART:BUART:reset_reg\ : bit;
SIGNAL \DEB_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \DEB_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \DEB_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \DEB_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \DEB_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \DEB_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \DEB_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \DEB_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \DEB_UART:BUART:reset_sr\ : bit;
SIGNAL \DEB_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2573 : bit;
SIGNAL \DEB_UART:BUART:txn\ : bit;
SIGNAL Net_2592 : bit;
SIGNAL \DEB_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_2593 : bit;
SIGNAL \DEB_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \DEB_UART:BUART:tx_state_1\ : bit;
SIGNAL \DEB_UART:BUART:tx_state_0\ : bit;
SIGNAL \DEB_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:tx_shift_out\ : bit;
SIGNAL \DEB_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \DEB_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:counter_load_not\ : bit;
SIGNAL \DEB_UART:BUART:tx_state_2\ : bit;
SIGNAL \DEB_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \DEB_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \DEB_UART:BUART:sc_out_7\ : bit;
SIGNAL \DEB_UART:BUART:sc_out_6\ : bit;
SIGNAL \DEB_UART:BUART:sc_out_5\ : bit;
SIGNAL \DEB_UART:BUART:sc_out_4\ : bit;
SIGNAL \DEB_UART:BUART:sc_out_3\ : bit;
SIGNAL \DEB_UART:BUART:sc_out_2\ : bit;
SIGNAL \DEB_UART:BUART:sc_out_1\ : bit;
SIGNAL \DEB_UART:BUART:sc_out_0\ : bit;
SIGNAL \DEB_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \DEB_UART:BUART:tx_status_6\ : bit;
SIGNAL \DEB_UART:BUART:tx_status_5\ : bit;
SIGNAL \DEB_UART:BUART:tx_status_4\ : bit;
SIGNAL \DEB_UART:BUART:tx_status_0\ : bit;
SIGNAL \DEB_UART:BUART:tx_status_1\ : bit;
SIGNAL \DEB_UART:BUART:tx_status_2\ : bit;
SIGNAL \DEB_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_2589 : bit;
SIGNAL \DEB_UART:BUART:tx_bitclk\ : bit;
SIGNAL \DEB_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \DEB_UART:BUART:tx_mark\ : bit;
SIGNAL \DEB_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \DEB_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \DEB_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \DEB_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_1\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_0\ : bit;
SIGNAL \DEB_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \DEB_UART:BUART:rx_postpoll\ : bit;
SIGNAL \DEB_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:hd_shift_out\ : bit;
SIGNAL \DEB_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \DEB_UART:BUART:rx_fifofull\ : bit;
SIGNAL \DEB_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \DEB_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:rx_counter_load\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_3\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_2\ : bit;
SIGNAL \DEB_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \DEB_UART:BUART:rx_count_2\ : bit;
SIGNAL \DEB_UART:BUART:rx_count_1\ : bit;
SIGNAL \DEB_UART:BUART:rx_count_0\ : bit;
SIGNAL \DEB_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \DEB_UART:BUART:rx_count_6\ : bit;
SIGNAL \DEB_UART:BUART:rx_count_5\ : bit;
SIGNAL \DEB_UART:BUART:rx_count_4\ : bit;
SIGNAL \DEB_UART:BUART:rx_count_3\ : bit;
SIGNAL \DEB_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \DEB_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \DEB_UART:BUART:rx_bitclk\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \DEB_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \DEB_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \DEB_UART:BUART:pollingrange\ : bit;
SIGNAL \DEB_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_2578 : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \DEB_UART:BUART:pollcount_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \DEB_UART:BUART:rx_status_0\ : bit;
SIGNAL \DEB_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \DEB_UART:BUART:rx_status_1\ : bit;
SIGNAL \DEB_UART:BUART:rx_status_2\ : bit;
SIGNAL \DEB_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \DEB_UART:BUART:rx_status_3\ : bit;
SIGNAL \DEB_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \DEB_UART:BUART:rx_status_4\ : bit;
SIGNAL \DEB_UART:BUART:rx_status_5\ : bit;
SIGNAL \DEB_UART:BUART:rx_status_6\ : bit;
SIGNAL \DEB_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_2588 : bit;
SIGNAL \DEB_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \DEB_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \DEB_UART:BUART:rx_break_status\ : bit;
SIGNAL \DEB_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \DEB_UART:BUART:rx_address_detected\ : bit;
SIGNAL \DEB_UART:BUART:rx_last\ : bit;
SIGNAL \DEB_UART:BUART:rx_parity_bit\ : bit;
SIGNAL \DEB_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \DEB_UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \DEB_UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
TERMINAL Net_2598 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
TERMINAL Net_2599 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \KeisokuTimer:Net_260\ : bit;
SIGNAL \KeisokuTimer:Net_266\ : bit;
SIGNAL Net_2647 : bit;
SIGNAL \KeisokuTimer:Net_51\ : bit;
SIGNAL \KeisokuTimer:Net_261\ : bit;
SIGNAL \KeisokuTimer:Net_57\ : bit;
SIGNAL Net_2667 : bit;
SIGNAL Net_2677 : bit;
SIGNAL \KeisokuTimer:Net_102\ : bit;
SIGNAL Net_2673 : bit;
SIGNAL Net_270D : bit;
SIGNAL Net_288D : bit;
SIGNAL Net_1274D : bit;
SIGNAL Net_1271D : bit;
SIGNAL \motor_enc_0:a1\\D\ : bit;
SIGNAL \motor_enc_0:a2\\D\ : bit;
SIGNAL \motor_enc_0:a3\\D\ : bit;
SIGNAL \motor_enc_0:a_sync\\D\ : bit;
SIGNAL \motor_enc_0:b1\\D\ : bit;
SIGNAL \motor_enc_0:b2\\D\ : bit;
SIGNAL \motor_enc_0:b3\\D\ : bit;
SIGNAL \motor_enc_0:b_sync\\D\ : bit;
SIGNAL \motor_enc_0:re_load1\\D\ : bit;
SIGNAL \motor_enc_0:re_load2\\D\ : bit;
SIGNAL \motor_enc_0:re_load_sync\\D\ : bit;
SIGNAL \motor_enc_0:up_pulse\\D\ : bit;
SIGNAL \motor_enc_0:down_pulse\\D\ : bit;
SIGNAL \motor_enc_0:re_load_pulse\\D\ : bit;
SIGNAL \motor_enc_1:a1\\D\ : bit;
SIGNAL \motor_enc_1:a2\\D\ : bit;
SIGNAL \motor_enc_1:a3\\D\ : bit;
SIGNAL \motor_enc_1:a_sync\\D\ : bit;
SIGNAL \motor_enc_1:b1\\D\ : bit;
SIGNAL \motor_enc_1:b2\\D\ : bit;
SIGNAL \motor_enc_1:b3\\D\ : bit;
SIGNAL \motor_enc_1:b_sync\\D\ : bit;
SIGNAL \motor_enc_1:re_load1\\D\ : bit;
SIGNAL \motor_enc_1:re_load2\\D\ : bit;
SIGNAL \motor_enc_1:re_load_sync\\D\ : bit;
SIGNAL \motor_enc_1:up_pulse\\D\ : bit;
SIGNAL \motor_enc_1:down_pulse\\D\ : bit;
SIGNAL \motor_enc_1:re_load_pulse\\D\ : bit;
SIGNAL \Timer_PWM:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_PWM:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_PWM:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_PWM:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL Net_2134D : bit;
SIGNAL Net_2135D : bit;
SIGNAL Net_2680D : bit;
SIGNAL Net_2681D : bit;
SIGNAL Net_2682D : bit;
SIGNAL \Timer_cycle:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_cycle:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_cycle:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_cycle:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL Net_2494D : bit;
SIGNAL Net_2499D : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_2506D : bit;
SIGNAL \motor_enc_2:a1\\D\ : bit;
SIGNAL \motor_enc_2:a2\\D\ : bit;
SIGNAL \motor_enc_2:a3\\D\ : bit;
SIGNAL \motor_enc_2:a_sync\\D\ : bit;
SIGNAL \motor_enc_2:b1\\D\ : bit;
SIGNAL \motor_enc_2:b2\\D\ : bit;
SIGNAL \motor_enc_2:b3\\D\ : bit;
SIGNAL \motor_enc_2:b_sync\\D\ : bit;
SIGNAL \motor_enc_2:re_load1\\D\ : bit;
SIGNAL \motor_enc_2:re_load2\\D\ : bit;
SIGNAL \motor_enc_2:re_load_sync\\D\ : bit;
SIGNAL \motor_enc_2:up_pulse\\D\ : bit;
SIGNAL \motor_enc_2:down_pulse\\D\ : bit;
SIGNAL \motor_enc_2:re_load_pulse\\D\ : bit;
SIGNAL \motor_enc_3:a1\\D\ : bit;
SIGNAL \motor_enc_3:a2\\D\ : bit;
SIGNAL \motor_enc_3:a3\\D\ : bit;
SIGNAL \motor_enc_3:a_sync\\D\ : bit;
SIGNAL \motor_enc_3:b1\\D\ : bit;
SIGNAL \motor_enc_3:b2\\D\ : bit;
SIGNAL \motor_enc_3:b3\\D\ : bit;
SIGNAL \motor_enc_3:b_sync\\D\ : bit;
SIGNAL \motor_enc_3:re_load1\\D\ : bit;
SIGNAL \motor_enc_3:re_load2\\D\ : bit;
SIGNAL \motor_enc_3:re_load_sync\\D\ : bit;
SIGNAL \motor_enc_3:up_pulse\\D\ : bit;
SIGNAL \motor_enc_3:down_pulse\\D\ : bit;
SIGNAL \motor_enc_3:re_load_pulse\\D\ : bit;
SIGNAL Net_2339D : bit;
SIGNAL Net_2437D : bit;
SIGNAL Net_2434D : bit;
SIGNAL Net_2438D : bit;
SIGNAL Net_2435D : bit;
SIGNAL Net_2439D : bit;
SIGNAL Net_2436D : bit;
SIGNAL Net_2440D : bit;
SIGNAL Net_2442D : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:capture_last\\D\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \WDT_detect_com_err:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_0\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_2522D : bit;
SIGNAL \DEB_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \DEB_UART:BUART:txn\\D\ : bit;
SIGNAL \DEB_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \DEB_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \DEB_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_2589D : bit;
SIGNAL \DEB_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \DEB_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \DEB_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \DEB_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \DEB_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \DEB_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_last\\D\ : bit;
SIGNAL \DEB_UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__PWMOUT0_net_0 <=  ('1') ;

\motor_enc_0:up_pulse\\D\ <= ((not \motor_enc_0:a_sync_c\ and not \motor_enc_0:b_sync\ and not \motor_enc_0:b_sync_c\ and \motor_enc_0:a_sync\)
	OR (not \motor_enc_0:b_sync_c\ and \motor_enc_0:a_sync\ and \motor_enc_0:a_sync_c\ and \motor_enc_0:b_sync\)
	OR (not \motor_enc_0:a_sync\ and not \motor_enc_0:a_sync_c\ and not \motor_enc_0:b_sync\ and \motor_enc_0:b_sync_c\)
	OR (not \motor_enc_0:a_sync\ and \motor_enc_0:a_sync_c\ and \motor_enc_0:b_sync\ and \motor_enc_0:b_sync_c\));

\motor_enc_0:down_pulse\\D\ <= ((not \motor_enc_0:a_sync\ and not \motor_enc_0:b_sync\ and not \motor_enc_0:b_sync_c\ and \motor_enc_0:a_sync_c\)
	OR (not \motor_enc_0:a_sync\ and not \motor_enc_0:a_sync_c\ and not \motor_enc_0:b_sync_c\ and \motor_enc_0:b_sync\)
	OR (not \motor_enc_0:b_sync\ and \motor_enc_0:a_sync\ and \motor_enc_0:a_sync_c\ and \motor_enc_0:b_sync_c\)
	OR (not \motor_enc_0:a_sync_c\ and \motor_enc_0:a_sync\ and \motor_enc_0:b_sync\ and \motor_enc_0:b_sync_c\));

\motor_enc_0:re_load_pulse\\D\ <= ((not \motor_enc_0:re_load_sync\ and \motor_enc_0:re_load1\ and \motor_enc_0:re_load2\));

\motor_enc_0:a_sync_c\ <= ((\motor_enc_0:a1\ and \motor_enc_0:a2\ and \motor_enc_0:a3\)
	OR (\motor_enc_0:a3\ and \motor_enc_0:a_sync\)
	OR (\motor_enc_0:a2\ and \motor_enc_0:a_sync\)
	OR (\motor_enc_0:a1\ and \motor_enc_0:a_sync\));

\motor_enc_0:b_sync_c\ <= ((\motor_enc_0:b1\ and \motor_enc_0:b2\ and \motor_enc_0:b3\)
	OR (\motor_enc_0:b3\ and \motor_enc_0:b_sync\)
	OR (\motor_enc_0:b2\ and \motor_enc_0:b_sync\)
	OR (\motor_enc_0:b1\ and \motor_enc_0:b_sync\));

\motor_enc_0:re_load_sync_c\ <= ((\motor_enc_0:re_load2\ and \motor_enc_0:re_load_sync\)
	OR (\motor_enc_0:re_load1\ and \motor_enc_0:re_load_sync\)
	OR (\motor_enc_0:re_load1\ and \motor_enc_0:re_load2\));

\motor_enc_1:up_pulse\\D\ <= ((not \motor_enc_1:a_sync_c\ and not \motor_enc_1:b_sync\ and not \motor_enc_1:b_sync_c\ and \motor_enc_1:a_sync\)
	OR (not \motor_enc_1:b_sync_c\ and \motor_enc_1:a_sync\ and \motor_enc_1:a_sync_c\ and \motor_enc_1:b_sync\)
	OR (not \motor_enc_1:a_sync\ and not \motor_enc_1:a_sync_c\ and not \motor_enc_1:b_sync\ and \motor_enc_1:b_sync_c\)
	OR (not \motor_enc_1:a_sync\ and \motor_enc_1:a_sync_c\ and \motor_enc_1:b_sync\ and \motor_enc_1:b_sync_c\));

\motor_enc_1:down_pulse\\D\ <= ((not \motor_enc_1:a_sync\ and not \motor_enc_1:b_sync\ and not \motor_enc_1:b_sync_c\ and \motor_enc_1:a_sync_c\)
	OR (not \motor_enc_1:a_sync\ and not \motor_enc_1:a_sync_c\ and not \motor_enc_1:b_sync_c\ and \motor_enc_1:b_sync\)
	OR (not \motor_enc_1:b_sync\ and \motor_enc_1:a_sync\ and \motor_enc_1:a_sync_c\ and \motor_enc_1:b_sync_c\)
	OR (not \motor_enc_1:a_sync_c\ and \motor_enc_1:a_sync\ and \motor_enc_1:b_sync\ and \motor_enc_1:b_sync_c\));

\motor_enc_1:re_load_pulse\\D\ <= ((not \motor_enc_1:re_load_sync\ and \motor_enc_1:re_load1\ and \motor_enc_1:re_load2\));

\motor_enc_1:a_sync_c\ <= ((\motor_enc_1:a1\ and \motor_enc_1:a2\ and \motor_enc_1:a3\)
	OR (\motor_enc_1:a3\ and \motor_enc_1:a_sync\)
	OR (\motor_enc_1:a2\ and \motor_enc_1:a_sync\)
	OR (\motor_enc_1:a1\ and \motor_enc_1:a_sync\));

\motor_enc_1:b_sync_c\ <= ((\motor_enc_1:b1\ and \motor_enc_1:b2\ and \motor_enc_1:b3\)
	OR (\motor_enc_1:b3\ and \motor_enc_1:b_sync\)
	OR (\motor_enc_1:b2\ and \motor_enc_1:b_sync\)
	OR (\motor_enc_1:b1\ and \motor_enc_1:b_sync\));

\motor_enc_1:re_load_sync_c\ <= ((\motor_enc_1:re_load2\ and \motor_enc_1:re_load_sync\)
	OR (\motor_enc_1:re_load1\ and \motor_enc_1:re_load_sync\)
	OR (\motor_enc_1:re_load1\ and \motor_enc_1:re_load2\));

\Timer_PWM:TimerUDB:status_tc\ <= ((\Timer_PWM:TimerUDB:control_7\ and \Timer_PWM:TimerUDB:per_zero\));

Net_270D <= ((not Net_1235 and not Net_1213 and \Direct_dual_8bPWM_0:cl0\)
	OR (not Net_1217 and \Direct_dual_8bPWM_0:cl0\));

Net_288D <= ((not Net_1234 and not Net_1216 and \Direct_dual_8bPWM_0:cl1\)
	OR (not Net_1217 and \Direct_dual_8bPWM_0:cl1\));

Net_1271D <= ((not Net_1213 and Net_1235 and \Direct_dual_8bPWM_0:cl0\)
	OR (not Net_1217 and Net_1235));

Net_1274D <= ((not Net_1216 and Net_1234 and \Direct_dual_8bPWM_0:cl1\)
	OR (not Net_1217 and Net_1234));

Net_2134D <= ((not \Direct_dual_8bPWM_0:cl0\ and Net_1217)
	OR (Net_1217 and Net_1235)
	OR Net_1213);

Net_2135D <= ((not \Direct_dual_8bPWM_0:cl1\ and Net_1217)
	OR (Net_1217 and Net_1234)
	OR Net_1216);

Net_2680D <= ((not \Direct_dual_8bPWM_0:cl0\ and Net_1217)
	OR (Net_1217 and Net_1213)
	OR (not Net_1235 and Net_1217));

Net_2681D <= ((not \Direct_dual_8bPWM_0:cl1\ and Net_1217)
	OR (Net_1217 and Net_1216)
	OR (not Net_1234 and Net_1217));

\Timer_cycle:TimerUDB:status_tc\ <= ((\Timer_cycle:TimerUDB:control_7\ and \Timer_cycle:TimerUDB:per_zero\));

Net_2261 <= (Net_2494
	OR Net_2501);

Net_32 <= (Net_2499
	OR Net_30);

\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:load_cond\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (\SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:load_cond\));

\SPIM_1:BSPIM:tx_status_0\ <= ((not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:tx_status_4\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:rx_status_6\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:rx_status_4\));

\SPIM_1:BSPIM:state_2\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:state_1\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_4\));

\SPIM_1:BSPIM:state_0\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_4\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\));

Net_2499D <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\)
	OR (Net_2499 and \SPIM_1:BSPIM:state_1\)
	OR (Net_2499 and \SPIM_1:BSPIM:state_2\));

\SPIM_1:BSPIM:cnt_enable\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:mosi_reg\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and Net_2521 and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and Net_2521 and \SPIM_1:BSPIM:state_0\));

Net_2506D <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\));

Net_1273 <= (not Net_2135);

Net_1270 <= (not Net_2134);

\motor_enc_2:up_pulse\\D\ <= ((not \motor_enc_2:a_sync_c\ and not \motor_enc_2:b_sync\ and not \motor_enc_2:b_sync_c\ and \motor_enc_2:a_sync\)
	OR (not \motor_enc_2:b_sync_c\ and \motor_enc_2:a_sync\ and \motor_enc_2:a_sync_c\ and \motor_enc_2:b_sync\)
	OR (not \motor_enc_2:a_sync\ and not \motor_enc_2:a_sync_c\ and not \motor_enc_2:b_sync\ and \motor_enc_2:b_sync_c\)
	OR (not \motor_enc_2:a_sync\ and \motor_enc_2:a_sync_c\ and \motor_enc_2:b_sync\ and \motor_enc_2:b_sync_c\));

\motor_enc_2:down_pulse\\D\ <= ((not \motor_enc_2:a_sync\ and not \motor_enc_2:b_sync\ and not \motor_enc_2:b_sync_c\ and \motor_enc_2:a_sync_c\)
	OR (not \motor_enc_2:a_sync\ and not \motor_enc_2:a_sync_c\ and not \motor_enc_2:b_sync_c\ and \motor_enc_2:b_sync\)
	OR (not \motor_enc_2:b_sync\ and \motor_enc_2:a_sync\ and \motor_enc_2:a_sync_c\ and \motor_enc_2:b_sync_c\)
	OR (not \motor_enc_2:a_sync_c\ and \motor_enc_2:a_sync\ and \motor_enc_2:b_sync\ and \motor_enc_2:b_sync_c\));

\motor_enc_2:re_load_pulse\\D\ <= ((not \motor_enc_2:re_load_sync\ and \motor_enc_2:re_load1\ and \motor_enc_2:re_load2\));

\motor_enc_2:a_sync_c\ <= ((\motor_enc_2:a1\ and \motor_enc_2:a2\ and \motor_enc_2:a3\)
	OR (\motor_enc_2:a3\ and \motor_enc_2:a_sync\)
	OR (\motor_enc_2:a2\ and \motor_enc_2:a_sync\)
	OR (\motor_enc_2:a1\ and \motor_enc_2:a_sync\));

\motor_enc_2:b_sync_c\ <= ((\motor_enc_2:b1\ and \motor_enc_2:b2\ and \motor_enc_2:b3\)
	OR (\motor_enc_2:b3\ and \motor_enc_2:b_sync\)
	OR (\motor_enc_2:b2\ and \motor_enc_2:b_sync\)
	OR (\motor_enc_2:b1\ and \motor_enc_2:b_sync\));

\motor_enc_2:re_load_sync_c\ <= ((\motor_enc_2:re_load2\ and \motor_enc_2:re_load_sync\)
	OR (\motor_enc_2:re_load1\ and \motor_enc_2:re_load_sync\)
	OR (\motor_enc_2:re_load1\ and \motor_enc_2:re_load2\));

\motor_enc_3:up_pulse\\D\ <= ((not \motor_enc_3:a_sync_c\ and not \motor_enc_3:b_sync\ and not \motor_enc_3:b_sync_c\ and \motor_enc_3:a_sync\)
	OR (not \motor_enc_3:b_sync_c\ and \motor_enc_3:a_sync\ and \motor_enc_3:a_sync_c\ and \motor_enc_3:b_sync\)
	OR (not \motor_enc_3:a_sync\ and not \motor_enc_3:a_sync_c\ and not \motor_enc_3:b_sync\ and \motor_enc_3:b_sync_c\)
	OR (not \motor_enc_3:a_sync\ and \motor_enc_3:a_sync_c\ and \motor_enc_3:b_sync\ and \motor_enc_3:b_sync_c\));

\motor_enc_3:down_pulse\\D\ <= ((not \motor_enc_3:a_sync\ and not \motor_enc_3:b_sync\ and not \motor_enc_3:b_sync_c\ and \motor_enc_3:a_sync_c\)
	OR (not \motor_enc_3:a_sync\ and not \motor_enc_3:a_sync_c\ and not \motor_enc_3:b_sync_c\ and \motor_enc_3:b_sync\)
	OR (not \motor_enc_3:b_sync\ and \motor_enc_3:a_sync\ and \motor_enc_3:a_sync_c\ and \motor_enc_3:b_sync_c\)
	OR (not \motor_enc_3:a_sync_c\ and \motor_enc_3:a_sync\ and \motor_enc_3:b_sync\ and \motor_enc_3:b_sync_c\));

\motor_enc_3:re_load_pulse\\D\ <= ((not \motor_enc_3:re_load_sync\ and \motor_enc_3:re_load1\ and \motor_enc_3:re_load2\));

\motor_enc_3:a_sync_c\ <= ((\motor_enc_3:a1\ and \motor_enc_3:a2\ and \motor_enc_3:a3\)
	OR (\motor_enc_3:a3\ and \motor_enc_3:a_sync\)
	OR (\motor_enc_3:a2\ and \motor_enc_3:a_sync\)
	OR (\motor_enc_3:a1\ and \motor_enc_3:a_sync\));

\motor_enc_3:b_sync_c\ <= ((\motor_enc_3:b1\ and \motor_enc_3:b2\ and \motor_enc_3:b3\)
	OR (\motor_enc_3:b3\ and \motor_enc_3:b_sync\)
	OR (\motor_enc_3:b2\ and \motor_enc_3:b_sync\)
	OR (\motor_enc_3:b1\ and \motor_enc_3:b_sync\));

\motor_enc_3:re_load_sync_c\ <= ((\motor_enc_3:re_load2\ and \motor_enc_3:re_load_sync\)
	OR (\motor_enc_3:re_load1\ and \motor_enc_3:re_load_sync\)
	OR (\motor_enc_3:re_load1\ and \motor_enc_3:re_load2\));

Net_2339D <= ((not Net_2177 and not Net_2178 and \Direct_dual_8bPWM_1:cl0\)
	OR (not Net_2181 and \Direct_dual_8bPWM_1:cl0\));

Net_2437D <= ((not Net_2179 and not Net_2180 and \Direct_dual_8bPWM_1:cl1\)
	OR (not Net_2181 and \Direct_dual_8bPWM_1:cl1\));

Net_2434D <= ((not Net_2178 and \Direct_dual_8bPWM_1:cl0\ and Net_2177)
	OR (not Net_2181 and Net_2177));

Net_2438D <= ((not Net_2180 and \Direct_dual_8bPWM_1:cl1\ and Net_2179)
	OR (not Net_2181 and Net_2179));

Net_2435D <= ((Net_2181 and Net_2177)
	OR (not \Direct_dual_8bPWM_1:cl0\ and Net_2181)
	OR Net_2178);

Net_2439D <= ((Net_2181 and Net_2179)
	OR (not \Direct_dual_8bPWM_1:cl1\ and Net_2181)
	OR Net_2180);

Net_2436D <= ((Net_2181 and Net_2178)
	OR (not Net_2177 and Net_2181)
	OR (not \Direct_dual_8bPWM_1:cl0\ and Net_2181));

Net_2440D <= ((Net_2181 and Net_2180)
	OR (not Net_2179 and Net_2181)
	OR (not \Direct_dual_8bPWM_1:cl1\ and Net_2181));

Net_2191 <= (Net_2124
	OR Net_2499);

Net_2262 <= (Net_2133
	OR Net_2494);

\WDT_detect_com_err:TimerUDB:status_tc\ <= ((\WDT_detect_com_err:TimerUDB:run_mode\ and \WDT_detect_com_err:TimerUDB:per_zero\));

\WDT_detect_com_err:TimerUDB:runmode_enable\\D\ <= ((not \WDT_detect_com_err:TimerUDB:per_zero\ and not \WDT_detect_com_err:TimerUDB:trig_disable\ and \WDT_detect_com_err:TimerUDB:control_7\)
	OR (not \WDT_detect_com_err:TimerUDB:run_mode\ and not \WDT_detect_com_err:TimerUDB:trig_disable\ and \WDT_detect_com_err:TimerUDB:control_7\)
	OR (not \WDT_detect_com_err:TimerUDB:timer_enable\ and not \WDT_detect_com_err:TimerUDB:trig_disable\ and \WDT_detect_com_err:TimerUDB:control_7\));

\WDT_detect_com_err:TimerUDB:trig_disable\\D\ <= ((\WDT_detect_com_err:TimerUDB:timer_enable\ and \WDT_detect_com_err:TimerUDB:run_mode\ and \WDT_detect_com_err:TimerUDB:per_zero\)
	OR \WDT_detect_com_err:TimerUDB:trig_disable\);

\SPIM_2:BSPIM:load_rx_data\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\));

\SPIM_2:BSPIM:load_cond\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (\SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_2\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_3\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_4\ and \SPIM_2:BSPIM:load_cond\));

\SPIM_2:BSPIM:tx_status_0\ <= ((not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:tx_status_4\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:rx_status_6\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:rx_status_4\));

\SPIM_2:BSPIM:state_2\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_0\ and not \SPIM_2:BSPIM:tx_status_1\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_0\));

\SPIM_2:BSPIM:state_1\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_1\ and not \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:state_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:tx_status_1\)
	OR (not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_3\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_4\));

\SPIM_2:BSPIM:state_0\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:tx_status_1\ and \SPIM_2:BSPIM:count_4\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:tx_status_1\ and \SPIM_2:BSPIM:count_3\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:tx_status_1\ and \SPIM_2:BSPIM:count_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:count_1\ and not \SPIM_2:BSPIM:tx_status_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:tx_status_1\ and \SPIM_2:BSPIM:count_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:tx_status_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:tx_status_1\));

Net_2494D <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\)
	OR (\SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\)
	OR (Net_2494 and \SPIM_2:BSPIM:state_1\)
	OR (Net_2494 and \SPIM_2:BSPIM:state_2\));

\SPIM_2:BSPIM:cnt_enable\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_4\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_3\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_2\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:mosi_reg\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\)
	OR (not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and Net_2505 and \SPIM_2:BSPIM:state_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and Net_2505 and \SPIM_2:BSPIM:state_0\));

Net_2522D <= (\SPIM_2:BSPIM:state_0\
	OR not \SPIM_2:BSPIM:state_1\
	OR \SPIM_2:BSPIM:state_2\);

Net_2519 <= ((Net_2499 and Net_2505)
	OR (not Net_2499 and Net_2521));

Net_2518 <= ((Net_2128 and Net_2522)
	OR (not Net_2128 and Net_2506));

Net_2573 <= (not \DEB_UART:BUART:txn\);

\DEB_UART:BUART:counter_load_not\ <= ((not \DEB_UART:BUART:tx_bitclk_enable_pre\ and \DEB_UART:BUART:tx_state_2\)
	OR \DEB_UART:BUART:tx_state_0\
	OR \DEB_UART:BUART:tx_state_1\);

\DEB_UART:BUART:tx_status_0\ <= ((not \DEB_UART:BUART:tx_state_1\ and not \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_bitclk_enable_pre\ and \DEB_UART:BUART:tx_fifo_empty\ and \DEB_UART:BUART:tx_state_2\));

\DEB_UART:BUART:tx_status_2\ <= (not \DEB_UART:BUART:tx_fifo_notfull\);

Net_2589D <= ((not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:tx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:tx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:tx_state_1\));

\DEB_UART:BUART:tx_bitclk\\D\ <= ((not \DEB_UART:BUART:tx_state_2\ and \DEB_UART:BUART:tx_bitclk_enable_pre\)
	OR (\DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_bitclk_enable_pre\)
	OR (\DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_bitclk_enable_pre\));

\DEB_UART:BUART:tx_mark\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:tx_mark\));

\DEB_UART:BUART:tx_state_2\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_2\ and \DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_counter_dp\ and \DEB_UART:BUART:tx_bitclk\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_2\ and \DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_bitclk\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_bitclk_enable_pre\ and \DEB_UART:BUART:tx_state_2\));

\DEB_UART:BUART:tx_state_1\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_1\ and not \DEB_UART:BUART:tx_state_2\ and \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_bitclk\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_2\ and not \DEB_UART:BUART:tx_bitclk\ and \DEB_UART:BUART:tx_state_1\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_bitclk_enable_pre\ and \DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_0\ and not \DEB_UART:BUART:tx_counter_dp\ and \DEB_UART:BUART:tx_state_1\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_state_2\));

\DEB_UART:BUART:tx_state_0\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_1\ and not \DEB_UART:BUART:tx_fifo_empty\ and \DEB_UART:BUART:tx_bitclk_enable_pre\ and \DEB_UART:BUART:tx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_1\ and not \DEB_UART:BUART:tx_state_0\ and not \DEB_UART:BUART:tx_fifo_empty\ and not \DEB_UART:BUART:tx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_bitclk_enable_pre\ and \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_2\ and not \DEB_UART:BUART:tx_bitclk\ and \DEB_UART:BUART:tx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_fifo_empty\ and \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_state_2\));

\DEB_UART:BUART:txn\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_0\ and not \DEB_UART:BUART:tx_shift_out\ and not \DEB_UART:BUART:tx_state_2\ and not \DEB_UART:BUART:tx_counter_dp\ and \DEB_UART:BUART:tx_state_1\ and \DEB_UART:BUART:tx_bitclk\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_1\ and not \DEB_UART:BUART:tx_state_2\ and not \DEB_UART:BUART:tx_bitclk\ and \DEB_UART:BUART:tx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_state_1\ and not \DEB_UART:BUART:tx_shift_out\ and not \DEB_UART:BUART:tx_state_2\ and \DEB_UART:BUART:tx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:tx_bitclk\ and \DEB_UART:BUART:txn\ and \DEB_UART:BUART:tx_state_1\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:txn\ and \DEB_UART:BUART:tx_state_2\));

\DEB_UART:BUART:tx_parity_bit\\D\ <= ((not \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:txn\ and \DEB_UART:BUART:tx_parity_bit\)
	OR (not \DEB_UART:BUART:tx_state_1\ and not \DEB_UART:BUART:tx_state_0\ and \DEB_UART:BUART:tx_parity_bit\)
	OR \DEB_UART:BUART:tx_parity_bit\);

\DEB_UART:BUART:rx_counter_load\ <= ((not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_0\ and not \DEB_UART:BUART:rx_state_3\ and not \DEB_UART:BUART:rx_state_2\));

\DEB_UART:BUART:rx_bitclk_pre\ <= ((not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and not \DEB_UART:BUART:rx_count_0\));

\DEB_UART:BUART:rx_state_stop1_reg\\D\ <= (not \DEB_UART:BUART:rx_state_2\
	OR not \DEB_UART:BUART:rx_state_3\
	OR \DEB_UART:BUART:rx_state_0\
	OR \DEB_UART:BUART:rx_state_1\);

\DEB_UART:BUART:pollcount_1\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and not \DEB_UART:BUART:pollcount_1\ and Net_2578 and \DEB_UART:BUART:pollcount_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and not \DEB_UART:BUART:pollcount_0\ and \DEB_UART:BUART:pollcount_1\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and not Net_2578 and \DEB_UART:BUART:pollcount_1\));

\DEB_UART:BUART:pollcount_0\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and not \DEB_UART:BUART:pollcount_0\ and Net_2578)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and not Net_2578 and \DEB_UART:BUART:pollcount_0\));

\DEB_UART:BUART:rx_postpoll\ <= ((Net_2578 and \DEB_UART:BUART:pollcount_0\)
	OR \DEB_UART:BUART:pollcount_1\);

\DEB_UART:BUART:rx_status_4\ <= ((\DEB_UART:BUART:rx_load_fifo\ and \DEB_UART:BUART:rx_fifofull\));

\DEB_UART:BUART:rx_status_5\ <= ((\DEB_UART:BUART:rx_fifonotempty\ and \DEB_UART:BUART:rx_state_stop1_reg\));

\DEB_UART:BUART:rx_stop_bit_error\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_0\ and not \DEB_UART:BUART:pollcount_1\ and not \DEB_UART:BUART:pollcount_0\ and \DEB_UART:BUART:rx_bitclk_enable\ and \DEB_UART:BUART:rx_state_3\ and \DEB_UART:BUART:rx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_0\ and not \DEB_UART:BUART:pollcount_1\ and not Net_2578 and \DEB_UART:BUART:rx_bitclk_enable\ and \DEB_UART:BUART:rx_state_3\ and \DEB_UART:BUART:rx_state_2\));

\DEB_UART:BUART:rx_load_fifo\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_0\ and not \DEB_UART:BUART:rx_state_2\ and \DEB_UART:BUART:rx_bitclk_enable\ and \DEB_UART:BUART:rx_state_3\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_3\ and not \DEB_UART:BUART:rx_state_2\ and not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_4\ and \DEB_UART:BUART:rx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_3\ and not \DEB_UART:BUART:rx_state_2\ and not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_5\ and \DEB_UART:BUART:rx_state_0\));

\DEB_UART:BUART:rx_state_3\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_2\ and not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_4\ and \DEB_UART:BUART:rx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_2\ and not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_5\ and \DEB_UART:BUART:rx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_bitclk_enable\ and \DEB_UART:BUART:rx_state_3\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_1\ and \DEB_UART:BUART:rx_state_3\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_2\ and \DEB_UART:BUART:rx_state_3\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_0\ and \DEB_UART:BUART:rx_state_3\));

\DEB_UART:BUART:rx_state_2\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_0\ and not \DEB_UART:BUART:rx_state_3\ and not \DEB_UART:BUART:rx_state_2\ and not Net_2578 and \DEB_UART:BUART:rx_last\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_0\ and not \DEB_UART:BUART:rx_state_2\ and \DEB_UART:BUART:rx_bitclk_enable\ and \DEB_UART:BUART:rx_state_3\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_3\ and not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_4\ and \DEB_UART:BUART:rx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_3\ and not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_5\ and \DEB_UART:BUART:rx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_bitclk_enable\ and \DEB_UART:BUART:rx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_1\ and \DEB_UART:BUART:rx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_0\ and \DEB_UART:BUART:rx_state_2\));

\DEB_UART:BUART:rx_state_1\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_1\));

\DEB_UART:BUART:rx_state_0\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_3\ and not \DEB_UART:BUART:pollcount_1\ and not \DEB_UART:BUART:pollcount_0\ and \DEB_UART:BUART:rx_bitclk_enable\ and \DEB_UART:BUART:rx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and not \DEB_UART:BUART:rx_state_1\ and not \DEB_UART:BUART:rx_state_3\ and not \DEB_UART:BUART:pollcount_1\ and not Net_2578 and \DEB_UART:BUART:rx_bitclk_enable\ and \DEB_UART:BUART:rx_state_2\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_0\ and \DEB_UART:BUART:rx_count_5\ and \DEB_UART:BUART:rx_count_4\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_0\ and \DEB_UART:BUART:rx_count_6\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_0\ and \DEB_UART:BUART:rx_state_3\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_1\ and \DEB_UART:BUART:rx_state_0\)
	OR (not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_state_0\ and \DEB_UART:BUART:rx_state_2\));

\DEB_UART:BUART:rx_last\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and Net_2578));

\DEB_UART:BUART:rx_address_detected\\D\ <= ((not \DEB_UART:BUART:reset_reg\ and \DEB_UART:BUART:rx_address_detected\));

\motor_contl_reg_0:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00010100",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\motor_contl_reg_0:control_7\, \motor_contl_reg_0:control_6\, \motor_contl_reg_0:control_5\, Net_1216,
			Net_1234, Net_1213, Net_1235, Net_1217));
PWMOUT0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_270,
		fb=>(tmpFB_0__PWMOUT0_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWMOUT0_net_0),
		siovref=>(tmpSIOVREF__PWMOUT0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWMOUT0_net_0);
PWMOUT1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12ff1b7e-9764-4ee1-ae39-271dcbba332b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_288,
		fb=>(tmpFB_0__PWMOUT1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWMOUT1_net_0),
		siovref=>(tmpSIOVREF__PWMOUT1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWMOUT1_net_0);
CW1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f91d421-4b9d-40f4-95fb-20d027462461",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_1274,
		fb=>(tmpFB_0__CW1_net_0),
		analog=>(open),
		io=>(tmpIO_0__CW1_net_0),
		siovref=>(tmpSIOVREF__CW1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CW1_net_0);
CW0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3beeb5ae-7f91-48c5-83c8-57700f63b24e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_1271,
		fb=>(tmpFB_0__CW0_net_0),
		analog=>(open),
		io=>(tmpIO_0__CW0_net_0),
		siovref=>(tmpSIOVREF__CW0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CW0_net_0);
BREAK1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a71dd5c3-6b2e-4931-b6c6-639c05e6207a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_1273,
		fb=>(tmpFB_0__BREAK1_net_0),
		analog=>(open),
		io=>(tmpIO_0__BREAK1_net_0),
		siovref=>(tmpSIOVREF__BREAK1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BREAK1_net_0);
BREAK0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77cf5ba5-1208-4a95-b297-8d7299cd6f15",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_1270,
		fb=>(tmpFB_0__BREAK0_net_0),
		analog=>(open),
		io=>(tmpIO_0__BREAK0_net_0),
		siovref=>(tmpSIOVREF__BREAK0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BREAK0_net_0);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_2409,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2409);
sub_cycle_int:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_522);
\motor_enc_0:motor_enc:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>timer_clk,
		cs_addr=>(\motor_enc_0:re_load_pulse\, \motor_enc_0:down_pulse\, \motor_enc_0:up_pulse\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\motor_enc_0:motor_enc:carry\,
		sir=>zero,
		sor=>open,
		sil=>\motor_enc_0:motor_enc:sh_right\,
		sol=>\motor_enc_0:motor_enc:sh_left\,
		msbi=>\motor_enc_0:motor_enc:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\motor_enc_0:motor_enc:cmp_eq_1\, \motor_enc_0:motor_enc:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\motor_enc_0:motor_enc:cmp_lt_1\, \motor_enc_0:motor_enc:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\motor_enc_0:motor_enc:cmp_zero_1\, \motor_enc_0:motor_enc:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\motor_enc_0:motor_enc:cmp_ff_1\, \motor_enc_0:motor_enc:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\motor_enc_0:motor_enc:cap_1\, \motor_enc_0:motor_enc:cap_0\),
		cfbi=>zero,
		cfbo=>\motor_enc_0:motor_enc:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_enc_0:motor_enc:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>timer_clk,
		cs_addr=>(\motor_enc_0:re_load_pulse\, \motor_enc_0:down_pulse\, \motor_enc_0:up_pulse\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\motor_enc_0:motor_enc:carry\,
		co=>open,
		sir=>\motor_enc_0:motor_enc:sh_left\,
		sor=>\motor_enc_0:motor_enc:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\motor_enc_0:motor_enc:msb\,
		cei=>(\motor_enc_0:motor_enc:cmp_eq_1\, \motor_enc_0:motor_enc:cmp_eq_0\),
		ceo=>open,
		cli=>(\motor_enc_0:motor_enc:cmp_lt_1\, \motor_enc_0:motor_enc:cmp_lt_0\),
		clo=>open,
		zi=>(\motor_enc_0:motor_enc:cmp_zero_1\, \motor_enc_0:motor_enc:cmp_zero_0\),
		zo=>open,
		fi=>(\motor_enc_0:motor_enc:cmp_ff_1\, \motor_enc_0:motor_enc:cmp_ff_0\),
		fo=>open,
		capi=>(\motor_enc_0:motor_enc:cap_1\, \motor_enc_0:motor_enc:cap_0\),
		capo=>open,
		cfbi=>\motor_enc_0:motor_enc:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_enc_1:motor_enc:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>timer_clk,
		cs_addr=>(\motor_enc_1:re_load_pulse\, \motor_enc_1:down_pulse\, \motor_enc_1:up_pulse\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\motor_enc_1:motor_enc:carry\,
		sir=>zero,
		sor=>open,
		sil=>\motor_enc_1:motor_enc:sh_right\,
		sol=>\motor_enc_1:motor_enc:sh_left\,
		msbi=>\motor_enc_1:motor_enc:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\motor_enc_1:motor_enc:cmp_eq_1\, \motor_enc_1:motor_enc:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\motor_enc_1:motor_enc:cmp_lt_1\, \motor_enc_1:motor_enc:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\motor_enc_1:motor_enc:cmp_zero_1\, \motor_enc_1:motor_enc:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\motor_enc_1:motor_enc:cmp_ff_1\, \motor_enc_1:motor_enc:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\motor_enc_1:motor_enc:cap_1\, \motor_enc_1:motor_enc:cap_0\),
		cfbi=>zero,
		cfbo=>\motor_enc_1:motor_enc:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_enc_1:motor_enc:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>timer_clk,
		cs_addr=>(\motor_enc_1:re_load_pulse\, \motor_enc_1:down_pulse\, \motor_enc_1:up_pulse\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\motor_enc_1:motor_enc:carry\,
		co=>open,
		sir=>\motor_enc_1:motor_enc:sh_left\,
		sor=>\motor_enc_1:motor_enc:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\motor_enc_1:motor_enc:msb\,
		cei=>(\motor_enc_1:motor_enc:cmp_eq_1\, \motor_enc_1:motor_enc:cmp_eq_0\),
		ceo=>open,
		cli=>(\motor_enc_1:motor_enc:cmp_lt_1\, \motor_enc_1:motor_enc:cmp_lt_0\),
		clo=>open,
		zi=>(\motor_enc_1:motor_enc:cmp_zero_1\, \motor_enc_1:motor_enc:cmp_zero_0\),
		zo=>open,
		fi=>(\motor_enc_1:motor_enc:cmp_ff_1\, \motor_enc_1:motor_enc:cmp_ff_0\),
		fo=>open,
		capi=>(\motor_enc_1:motor_enc:cap_1\, \motor_enc_1:motor_enc:cap_0\),
		capo=>open,
		cfbi=>\motor_enc_1:motor_enc:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
P_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db092637-b1e2-4f68-801d-0bba030c230e",
		drive_mode=>"110110110110",
		ibuf_enabled=>"1111",
		init_dr_st=>"0000",
		input_sync=>"1111",
		input_clk_en=>'0',
		input_sync_mode=>"0000",
		intr_mode=>"00000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000",
		output_sync=>"0000",
		output_clk_en=>'0',
		output_mode=>"0000",
		output_reset=>'0',
		output_clock_mode=>"0000",
		oe_sync=>"0000",
		oe_conn=>"0000",
		oe_reset=>'0',
		pin_aliases=>",,,",
		pin_mode=>"OOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010",
		width=>4,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000",
		ovt_slew_control=>"00000000",
		ovt_hyst_trim=>"0000",
		input_buffer_sel=>"00000000")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0, tmpOE__PWMOUT0_net_0, tmpOE__PWMOUT0_net_0, tmpOE__PWMOUT0_net_0),
		y=>(zero, zero, zero, zero),
		fb=>(tmpFB_3__P_out_net_3, tmpFB_3__P_out_net_2, tmpFB_3__P_out_net_1, tmpFB_3__P_out_net_0),
		analog=>(open, open, open, open),
		io=>(tmpIO_3__P_out_net_3, tmpIO_3__P_out_net_2, tmpIO_3__P_out_net_1, tmpIO_3__P_out_net_0),
		siovref=>(tmpSIOVREF__P_out_net_0),
		annotation=>(open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_out_net_0);
motor1_b:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"033bf6e9-d6ac-4bc1-b954-16eaba00101e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2327,
		analog=>(open),
		io=>(tmpIO_0__motor1_b_net_0),
		siovref=>(tmpSIOVREF__motor1_b_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor1_b_net_0);
motor1_a:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"88caa152-af7e-49d8-a5df-bc206479a24a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2326,
		analog=>(open),
		io=>(tmpIO_0__motor1_a_net_0),
		siovref=>(tmpSIOVREF__motor1_a_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor1_a_net_0);
motor0_a:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cbdc0299-c4c2-4cae-af24-4dbd57f0cd0a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2322,
		analog=>(open),
		io=>(tmpIO_0__motor0_a_net_0),
		siovref=>(tmpSIOVREF__motor0_a_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor0_a_net_0);
motor0_b:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ee1e756d-77c2-40c2-80dc-dcaf76857f18",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_535,
		analog=>(open),
		io=>(tmpIO_0__motor0_b_net_0),
		siovref=>(tmpSIOVREF__motor0_b_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor0_b_net_0);
\Timer_PWM:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>timer_clk,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\Timer_PWM:TimerUDB:ClockOutFromEnBlock\);
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>timer_clk,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\Timer_PWM:TimerUDB:Clk_Ctl_i\);
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_PWM:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_PWM:TimerUDB:control_7\, \Timer_PWM:TimerUDB:control_6\, \Timer_PWM:TimerUDB:control_5\, \Timer_PWM:TimerUDB:control_4\,
			\Timer_PWM:TimerUDB:control_3\, \Timer_PWM:TimerUDB:control_2\, \Timer_PWM:TimerUDB:control_1\, \Timer_PWM:TimerUDB:control_0\));
\Timer_PWM:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_PWM:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_PWM:TimerUDB:status_3\,
			\Timer_PWM:TimerUDB:status_2\, zero, \Timer_PWM:TimerUDB:status_tc\),
		interrupt=>\Timer_PWM:Net_55\);
\Timer_PWM:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_PWM:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_PWM:TimerUDB:control_7\, \Timer_PWM:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_PWM:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_PWM:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_PWM:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>timer_clk,
		dig_domain_out=>open);
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100000001000000010100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000111100000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_2112,
		cs_addr=>(zero, zero, \Direct_dual_8bPWM_0:tc\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Direct_dual_8bPWM_0:ce0\,
		cl0=>\Direct_dual_8bPWM_0:cl0\,
		z0=>\Direct_dual_8bPWM_0:tc\,
		ff0=>open,
		ce1=>\Direct_dual_8bPWM_0:ce1\,
		cl1=>\Direct_dual_8bPWM_0:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_cycle:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>SubCycleClk,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\Timer_cycle:TimerUDB:ClockOutFromEnBlock\);
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>SubCycleClk,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\Timer_cycle:TimerUDB:Clk_Ctl_i\);
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_cycle:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_cycle:TimerUDB:control_7\, \Timer_cycle:TimerUDB:control_6\, \Timer_cycle:TimerUDB:control_5\, \Timer_cycle:TimerUDB:control_4\,
			\Timer_cycle:TimerUDB:control_3\, \Timer_cycle:TimerUDB:control_2\, \Timer_cycle:TimerUDB:control_1\, \Timer_cycle:TimerUDB:control_0\));
\Timer_cycle:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_cycle:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_cycle:TimerUDB:status_3\,
			\Timer_cycle:TimerUDB:status_2\, zero, \Timer_cycle:TimerUDB:status_tc\),
		interrupt=>\Timer_cycle:Net_55\);
\Timer_cycle:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_cycle:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_cycle:TimerUDB:control_7\, \Timer_cycle:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_cycle:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_cycle:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_cycle:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
FirstLine:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"826fce81-6aa9-43e9-bf73-5dd80f354431",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__FirstLine_net_0),
		analog=>(open),
		io=>(tmpIO_0__FirstLine_net_0),
		siovref=>(tmpSIOVREF__FirstLine_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FirstLine_net_0);
CycleStart:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bff3544c-741d-4a9b-a08b-ff58423ee078",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>cycle_start_sig,
		fb=>(tmpFB_0__CycleStart_net_0),
		analog=>(open),
		io=>(tmpIO_0__CycleStart_net_0),
		siovref=>(tmpSIOVREF__CycleStart_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CycleStart_net_0);
SubCycleStart:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"20581920-c649-4967-a165-724a5536110e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_522,
		fb=>(tmpFB_0__SubCycleStart_net_0),
		analog=>(open),
		io=>(tmpIO_0__SubCycleStart_net_0),
		siovref=>(tmpSIOVREF__SubCycleStart_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SubCycleStart_net_0);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>Net_1169);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2413);
\ADC_SAR_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"007bccdf-32d6-460d-b0e2-5568ffa052e8/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625976523.376467",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_1:Net_376\,
		dig_domain_out=>open);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1027,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>\ADC_SAR_1:Net_376\,
		pump_clock=>\ADC_SAR_1:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_2415,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_2413);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
AMux_1:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>8,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00000000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_2561, Net_2469, Net_2197, Net_2314,
			Net_2196, Net_2115, Net_2195, Net_2194),
		hw_ctrl_en=>(others => zero),
		vout=>Net_1027);
V_battery:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7f98a994-1211-4890-8afa-fcc5af976031",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__V_battery_net_0),
		analog=>Net_2197,
		io=>(tmpIO_0__V_battery_net_0),
		siovref=>(tmpSIOVREF__V_battery_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__V_battery_net_0);
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1169,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
WDT_int:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1982);
PIC_CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"491e9b56-05a0-45f6-b00a-0c54a2176f14",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2262,
		fb=>(tmpFB_0__PIC_CS_net_0),
		analog=>(open),
		io=>(tmpIO_0__PIC_CS_net_0),
		siovref=>(tmpSIOVREF__PIC_CS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PIC_CS_net_0);
P_out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf6f3cfb-8d1b-4676-8d7c-737b99cd1f98",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0, tmpOE__PWMOUT0_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__P_out_1_net_1, tmpFB_1__P_out_1_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__P_out_1_net_1, tmpIO_1__P_out_1_net_0),
		siovref=>(tmpSIOVREF__P_out_1_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_out_1_net_0);
\Timer_sub_cycle:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>timer_clk,
		kill=>zero,
		enable=>tmpOE__PWMOUT0_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>SubCycleClk,
		compare=>\Timer_sub_cycle:Net_261\,
		interrupt=>Net_522);
P_out_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cd7a1531-6011-4bc7-a7f7-4a9aca92c029",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0, tmpOE__PWMOUT0_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__P_out_2_net_1, tmpFB_1__P_out_2_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__P_out_2_net_1, tmpIO_1__P_out_2_net_0),
		siovref=>(tmpSIOVREF__P_out_2_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_out_2_net_0);
SS0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_32,
		fb=>(tmpFB_0__SS0_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS0_net_0),
		siovref=>(tmpSIOVREF__SS0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS0_net_0);
MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"56edaffa-bbb8-4190-897e-496d6cab33b1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2519,
		fb=>(tmpFB_0__MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_net_0),
		siovref=>(tmpSIOVREF__MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_net_0);
SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6159fd8-4ff5-4ed7-b6f6-5c4f6095e3d0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2518,
		fb=>(tmpFB_0__SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_net_0),
		siovref=>(tmpSIOVREF__SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_net_0);
MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"528cd9e2-28f8-4560-ab66-aecf36abd023",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_13,
		analog=>(open),
		io=>(tmpIO_0__MISO_net_0),
		siovref=>(tmpSIOVREF__MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_net_0);
\SPIM_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0f1409c5-7aa1-4f1a-80dd-f7d539d6ba12/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_1:Net_276\,
		dig_domain_out=>open);
\SPIM_1:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_1:Net_276\,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\SPIM_1:BSPIM:clk_fin\);
\SPIM_1:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0011111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_1:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_1:BSPIM:cnt_enable\,
		count=>(\SPIM_1:BSPIM:count_6\, \SPIM_1:BSPIM:count_5\, \SPIM_1:BSPIM:count_4\, \SPIM_1:BSPIM:count_3\,
			\SPIM_1:BSPIM:count_2\, \SPIM_1:BSPIM:count_1\, \SPIM_1:BSPIM:count_0\),
		tc=>\SPIM_1:BSPIM:cnt_tc\);
\SPIM_1:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_1:BSPIM:tx_status_4\, \SPIM_1:BSPIM:load_rx_data\,
			\SPIM_1:BSPIM:tx_status_2\, \SPIM_1:BSPIM:tx_status_1\, \SPIM_1:BSPIM:tx_status_0\),
		interrupt=>Net_2095);
\SPIM_1:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(\SPIM_1:BSPIM:rx_status_6\, \SPIM_1:BSPIM:rx_status_5\, \SPIM_1:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_2093);
\SPIM_1:BSPIM:sR16:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_1:BSPIM:state_2\, \SPIM_1:BSPIM:state_1\, \SPIM_1:BSPIM:state_0\),
		route_si=>Net_13,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_1:BSPIM:mosi_from_dpR\,
		f0_bus_stat=>\SPIM_1:BSPIM:nc1\,
		f0_blk_stat=>\SPIM_1:BSPIM:nc2\,
		f1_bus_stat=>\SPIM_1:BSPIM:nc3\,
		f1_blk_stat=>\SPIM_1:BSPIM:nc4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SPIM_1:BSPIM:sR16:Dp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SPIM_1:BSPIM:sR16:Dp:sh_right\,
		sol=>\SPIM_1:BSPIM:sR16:Dp:sh_left\,
		msbi=>\SPIM_1:BSPIM:sR16:Dp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SPIM_1:BSPIM:sR16:Dp:cmp_eq_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SPIM_1:BSPIM:sR16:Dp:cmp_lt_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SPIM_1:BSPIM:sR16:Dp:cmp_zero_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SPIM_1:BSPIM:sR16:Dp:cmp_ff_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SPIM_1:BSPIM:sR16:Dp:cap_1\, \SPIM_1:BSPIM:sR16:Dp:cap_0\),
		cfbi=>zero,
		cfbo=>\SPIM_1:BSPIM:sR16:Dp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM_1:BSPIM:sR16:Dp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_1:BSPIM:state_2\, \SPIM_1:BSPIM:state_1\, \SPIM_1:BSPIM:state_0\),
		route_si=>Net_13,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_1:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_1:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_1:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_1:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_1:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SPIM_1:BSPIM:sR16:Dp:carry\,
		co=>open,
		sir=>\SPIM_1:BSPIM:sR16:Dp:sh_left\,
		sor=>\SPIM_1:BSPIM:sR16:Dp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SPIM_1:BSPIM:sR16:Dp:msb\,
		cei=>(\SPIM_1:BSPIM:sR16:Dp:cmp_eq_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SPIM_1:BSPIM:sR16:Dp:cmp_lt_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_lt_0\),
		clo=>open,
		zi=>(\SPIM_1:BSPIM:sR16:Dp:cmp_zero_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_zero_0\),
		zo=>open,
		fi=>(\SPIM_1:BSPIM:sR16:Dp:cmp_ff_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_ff_0\),
		fo=>open,
		capi=>(\SPIM_1:BSPIM:sR16:Dp:cap_1\, \SPIM_1:BSPIM:sR16:Dp:cap_0\),
		capo=>open,
		cfbi=>\SPIM_1:BSPIM:sR16:Dp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SS0_B:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00111111",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\SS0_B:control_7\, Net_2128, Net_2133, Net_2501,
			\SS0_B:control_3\, \SS0_B:control_2\, Net_2124, Net_30));
\motor_en_reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000010",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\motor_en_reg:control_7\, \motor_en_reg:control_6\, \motor_en_reg:control_5\, \motor_en_reg:control_4\,
			\motor_en_reg:control_3\, Net_2318, Net_2295, Net_1398));
\motor_enc_2:motor_enc:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>timer_clk,
		cs_addr=>(\motor_enc_2:re_load_pulse\, \motor_enc_2:down_pulse\, \motor_enc_2:up_pulse\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\motor_enc_2:motor_enc:carry\,
		sir=>zero,
		sor=>open,
		sil=>\motor_enc_2:motor_enc:sh_right\,
		sol=>\motor_enc_2:motor_enc:sh_left\,
		msbi=>\motor_enc_2:motor_enc:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\motor_enc_2:motor_enc:cmp_eq_1\, \motor_enc_2:motor_enc:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\motor_enc_2:motor_enc:cmp_lt_1\, \motor_enc_2:motor_enc:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\motor_enc_2:motor_enc:cmp_zero_1\, \motor_enc_2:motor_enc:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\motor_enc_2:motor_enc:cmp_ff_1\, \motor_enc_2:motor_enc:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\motor_enc_2:motor_enc:cap_1\, \motor_enc_2:motor_enc:cap_0\),
		cfbi=>zero,
		cfbo=>\motor_enc_2:motor_enc:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_enc_2:motor_enc:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>timer_clk,
		cs_addr=>(\motor_enc_2:re_load_pulse\, \motor_enc_2:down_pulse\, \motor_enc_2:up_pulse\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\motor_enc_2:motor_enc:carry\,
		co=>open,
		sir=>\motor_enc_2:motor_enc:sh_left\,
		sor=>\motor_enc_2:motor_enc:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\motor_enc_2:motor_enc:msb\,
		cei=>(\motor_enc_2:motor_enc:cmp_eq_1\, \motor_enc_2:motor_enc:cmp_eq_0\),
		ceo=>open,
		cli=>(\motor_enc_2:motor_enc:cmp_lt_1\, \motor_enc_2:motor_enc:cmp_lt_0\),
		clo=>open,
		zi=>(\motor_enc_2:motor_enc:cmp_zero_1\, \motor_enc_2:motor_enc:cmp_zero_0\),
		zo=>open,
		fi=>(\motor_enc_2:motor_enc:cmp_ff_1\, \motor_enc_2:motor_enc:cmp_ff_0\),
		fo=>open,
		capi=>(\motor_enc_2:motor_enc:cap_1\, \motor_enc_2:motor_enc:cap_0\),
		capo=>open,
		cfbi=>\motor_enc_2:motor_enc:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_enc_3:motor_enc:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>timer_clk,
		cs_addr=>(\motor_enc_3:re_load_pulse\, \motor_enc_3:down_pulse\, \motor_enc_3:up_pulse\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\motor_enc_3:motor_enc:carry\,
		sir=>zero,
		sor=>open,
		sil=>\motor_enc_3:motor_enc:sh_right\,
		sol=>\motor_enc_3:motor_enc:sh_left\,
		msbi=>\motor_enc_3:motor_enc:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\motor_enc_3:motor_enc:cmp_eq_1\, \motor_enc_3:motor_enc:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\motor_enc_3:motor_enc:cmp_lt_1\, \motor_enc_3:motor_enc:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\motor_enc_3:motor_enc:cmp_zero_1\, \motor_enc_3:motor_enc:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\motor_enc_3:motor_enc:cmp_ff_1\, \motor_enc_3:motor_enc:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\motor_enc_3:motor_enc:cap_1\, \motor_enc_3:motor_enc:cap_0\),
		cfbi=>zero,
		cfbo=>\motor_enc_3:motor_enc:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_enc_3:motor_enc:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>timer_clk,
		cs_addr=>(\motor_enc_3:re_load_pulse\, \motor_enc_3:down_pulse\, \motor_enc_3:up_pulse\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\motor_enc_3:motor_enc:carry\,
		co=>open,
		sir=>\motor_enc_3:motor_enc:sh_left\,
		sor=>\motor_enc_3:motor_enc:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\motor_enc_3:motor_enc:msb\,
		cei=>(\motor_enc_3:motor_enc:cmp_eq_1\, \motor_enc_3:motor_enc:cmp_eq_0\),
		ceo=>open,
		cli=>(\motor_enc_3:motor_enc:cmp_lt_1\, \motor_enc_3:motor_enc:cmp_lt_0\),
		clo=>open,
		zi=>(\motor_enc_3:motor_enc:cmp_zero_1\, \motor_enc_3:motor_enc:cmp_zero_0\),
		zo=>open,
		fi=>(\motor_enc_3:motor_enc:cmp_ff_1\, \motor_enc_3:motor_enc:cmp_ff_0\),
		fo=>open,
		capi=>(\motor_enc_3:motor_enc:cap_1\, \motor_enc_3:motor_enc:cap_0\),
		capo=>open,
		cfbi=>\motor_enc_3:motor_enc:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
DOF9_CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"87c70150-780f-44a3-9dc1-9d4dd97546ed",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2261,
		fb=>(tmpFB_0__DOF9_CS_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOF9_CS_net_0),
		siovref=>(tmpSIOVREF__DOF9_CS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOF9_CS_net_0);
MOTOR_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_1398,
		fb=>(tmpFB_0__MOTOR_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_EN_net_0),
		siovref=>(tmpSIOVREF__MOTOR_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_EN_net_0);
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100000001000000010100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000111100000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_2112,
		cs_addr=>(zero, zero, \Direct_dual_8bPWM_1:tc\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Direct_dual_8bPWM_1:ce0\,
		cl0=>\Direct_dual_8bPWM_1:cl0\,
		z0=>\Direct_dual_8bPWM_1:tc\,
		ff0=>open,
		ce1=>\Direct_dual_8bPWM_1:ce1\,
		cl1=>\Direct_dual_8bPWM_1:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Dist6_PVM1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc098754-d1ee-44d0-bc18-2f717bd09939",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Dist6_PVM1_net_0),
		analog=>Net_2469,
		io=>(tmpIO_0__Dist6_PVM1_net_0),
		siovref=>(tmpSIOVREF__Dist6_PVM1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dist6_PVM1_net_0);
Dist_9_Detect_dwn_step:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7f0bc7cf-14d2-4cc6-acb5-2e4c1de38b65",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Dist_9_Detect_dwn_step_net_0),
		analog=>Net_2314,
		io=>(tmpIO_0__Dist_9_Detect_dwn_step_net_0),
		siovref=>(tmpSIOVREF__Dist_9_Detect_dwn_step_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dist_9_Detect_dwn_step_net_0);
\motor_contl_reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\motor_contl_reg_1:control_7\, \motor_contl_reg_1:control_6\, \motor_contl_reg_1:control_5\, Net_2180,
			Net_2179, Net_2178, Net_2177, Net_2181));
DRV_ENA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e3719b5-35f1-42e9-802a-ddfb2fe2db88",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2295,
		fb=>(tmpFB_0__DRV_ENA_net_0),
		analog=>(open),
		io=>(tmpIO_0__DRV_ENA_net_0),
		siovref=>(tmpSIOVREF__DRV_ENA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DRV_ENA_net_0);
SS1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e0ad91e-c669-4db3-9812-d7db93be806f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2191,
		fb=>(tmpFB_0__SS1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS1_net_0),
		siovref=>(tmpSIOVREF__SS1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS1_net_0);
Dist0_FR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c6a3550-651d-4f65-988b-ada1cd4b4df5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Dist0_FR_net_0),
		analog=>Net_2194,
		io=>(tmpIO_0__Dist0_FR_net_0),
		siovref=>(tmpSIOVREF__Dist0_FR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dist0_FR_net_0);
Dist1_Front:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"113aca7d-f811-4092-8974-14c52b8cfd3f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Dist1_Front_net_0),
		analog=>Net_2195,
		io=>(tmpIO_0__Dist1_Front_net_0),
		siovref=>(tmpSIOVREF__Dist1_Front_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dist1_Front_net_0);
Dist2_FL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"552ef21f-71c9-4956-96ad-6883a8975341",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Dist2_FL_net_0),
		analog=>Net_2115,
		io=>(tmpIO_0__Dist2_FL_net_0),
		siovref=>(tmpSIOVREF__Dist2_FL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dist2_FL_net_0);
Dist3_Rear:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4a1450ea-8296-4a97-8f21-8051998130f6",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Dist3_Rear_net_0),
		analog=>Net_2196,
		io=>(tmpIO_0__Dist3_Rear_net_0),
		siovref=>(tmpSIOVREF__Dist3_Rear_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dist3_Rear_net_0);
\BMP_SW:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>cycle_start_sig,
		status=>(Net_2200_7, Net_2200_6, Net_2200_5, Net_2200_4,
			Net_2200_3, Net_2200_2, Net_2200_1, Net_2200_0));
BMP_SW0_RF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a9a2379e-9d03-43ce-850f-2fc3d309590a",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2200_0,
		analog=>(open),
		io=>(tmpIO_0__BMP_SW0_RF_net_0),
		siovref=>(tmpSIOVREF__BMP_SW0_RF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP_SW0_RF_net_0);
BMP_SW1_FR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5070cd23-29e7-4e98-9ad7-d187c1d61997",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2200_1,
		analog=>(open),
		io=>(tmpIO_0__BMP_SW1_FR_net_0),
		siovref=>(tmpSIOVREF__BMP_SW1_FR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP_SW1_FR_net_0);
BMP_SW2_FL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"738fa70f-ae9b-4042-aac2-2813c30611fe",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2200_2,
		analog=>(open),
		io=>(tmpIO_0__BMP_SW2_FL_net_0),
		siovref=>(tmpSIOVREF__BMP_SW2_FL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP_SW2_FL_net_0);
BMP_SW3_LF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e265d62e-5849-4f8e-bc50-a71687831b4e",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2200_3,
		analog=>(open),
		io=>(tmpIO_0__BMP_SW3_LF_net_0),
		siovref=>(tmpSIOVREF__BMP_SW3_LF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP_SW3_LF_net_0);
BMP_SW4_LR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b141125d-5bb1-4551-90f0-2ca17ce7cf57",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2200_4,
		analog=>(open),
		io=>(tmpIO_0__BMP_SW4_LR_net_0),
		siovref=>(tmpSIOVREF__BMP_SW4_LR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP_SW4_LR_net_0);
BMP_SW5_RL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a6cec578-5112-474f-a99b-46dd4d560aad",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2200_5,
		analog=>(open),
		io=>(tmpIO_0__BMP_SW5_RL_net_0),
		siovref=>(tmpSIOVREF__BMP_SW5_RL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP_SW5_RL_net_0);
BMP_SW6_RR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1de14fd5-85c9-469c-ab72-e92d73861775",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2200_6,
		analog=>(open),
		io=>(tmpIO_0__BMP_SW6_RR_net_0),
		siovref=>(tmpSIOVREF__BMP_SW6_RR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP_SW6_RR_net_0);
BMP_SW7_rightR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c5213496-2da5-4507-b545-a2641b42d234",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2200_7,
		analog=>(open),
		io=>(tmpIO_0__BMP_SW7_rightR_net_0),
		siovref=>(tmpSIOVREF__BMP_SW7_rightR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP_SW7_rightR_net_0);
MOTOR_FAULT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1490d9d1-d068-4b47-9703-2409d0b6f935",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2267,
		analog=>(open),
		io=>(tmpIO_0__MOTOR_FAULT_net_0),
		siovref=>(tmpSIOVREF__MOTOR_FAULT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_FAULT_net_0);
EM_STOP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6e47dcdd-5f69-4ef2-8fe7-e13bd59633d8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2318,
		fb=>(tmpFB_0__EM_STOP_net_0),
		analog=>(open),
		io=>(tmpIO_0__EM_STOP_net_0),
		siovref=>(tmpSIOVREF__EM_STOP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EM_STOP_net_0);
psoc_nop:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"51a5ee67-09eb-41e5-995c-cbc9f3cd77c4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2339,
		fb=>(tmpFB_0__psoc_nop_net_0),
		analog=>(open),
		io=>(tmpIO_0__psoc_nop_net_0),
		siovref=>(tmpSIOVREF__psoc_nop_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__psoc_nop_net_0);
\WDT_detect_com_err:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>SubCycleClk,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\);
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>SubCycleClk,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\WDT_detect_com_err:TimerUDB:Clk_Ctl_i\);
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\WDT_detect_com_err:TimerUDB:Clk_Ctl_i\,
		control=>(\WDT_detect_com_err:TimerUDB:control_7\, \WDT_detect_com_err:TimerUDB:control_6\, \WDT_detect_com_err:TimerUDB:control_5\, \WDT_detect_com_err:TimerUDB:control_4\,
			\WDT_detect_com_err:TimerUDB:control_3\, \WDT_detect_com_err:TimerUDB:control_2\, \WDT_detect_com_err:TimerUDB:control_1\, \WDT_detect_com_err:TimerUDB:control_0\));
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \WDT_detect_com_err:TimerUDB:status_3\,
			\WDT_detect_com_err:TimerUDB:status_2\, zero, \WDT_detect_com_err:TimerUDB:status_tc\),
		interrupt=>Net_1982);
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \WDT_detect_com_err:TimerUDB:timer_enable\, \WDT_detect_com_err:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\WDT_detect_com_err:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\WDT_detect_com_err:TimerUDB:nc3\,
		f0_blk_stat=>\WDT_detect_com_err:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_eq_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_lt_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_zero_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_ff_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cap_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \WDT_detect_com_err:TimerUDB:timer_enable\, \WDT_detect_com_err:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\WDT_detect_com_err:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\WDT_detect_com_err:TimerUDB:status_3\,
		f0_blk_stat=>\WDT_detect_com_err:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:msb\,
		cei=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_eq_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_lt_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_zero_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_ff_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\WDT_detect_com_err:TimerUDB:sT16:timerdp:cap_1\, \WDT_detect_com_err:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\WDT_detect_com_err:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ff1a8e88-f94e-4416-94c0-9172963dea59/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_2:Net_276\,
		dig_domain_out=>open);
\SPIM_2:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_2:Net_276\,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\SPIM_2:BSPIM:clk_fin\);
\SPIM_2:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_2:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_2:BSPIM:cnt_enable\,
		count=>(\SPIM_2:BSPIM:count_6\, \SPIM_2:BSPIM:count_5\, \SPIM_2:BSPIM:count_4\, \SPIM_2:BSPIM:count_3\,
			\SPIM_2:BSPIM:count_2\, \SPIM_2:BSPIM:count_1\, \SPIM_2:BSPIM:count_0\),
		tc=>\SPIM_2:BSPIM:cnt_tc\);
\SPIM_2:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_2:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_2:BSPIM:tx_status_4\, \SPIM_2:BSPIM:load_rx_data\,
			\SPIM_2:BSPIM:tx_status_2\, \SPIM_2:BSPIM:tx_status_1\, \SPIM_2:BSPIM:tx_status_0\),
		interrupt=>Net_2510);
\SPIM_2:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_2:BSPIM:clk_fin\,
		status=>(\SPIM_2:BSPIM:rx_status_6\, \SPIM_2:BSPIM:rx_status_5\, \SPIM_2:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_2508);
\SPIM_2:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_2:BSPIM:state_2\, \SPIM_2:BSPIM:state_1\, \SPIM_2:BSPIM:state_0\),
		route_si=>Net_13,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_2:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_2:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_2:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_2:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_2:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_2:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
hu0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__hu0_net_0),
		analog=>Net_2552,
		io=>(tmpIO_0__hu0_net_0),
		siovref=>(tmpSIOVREF__hu0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__hu0_net_0);
hv0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7fd6098b-4ee7-4d94-be5b-a2820740af88",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__hv0_net_0),
		analog=>Net_2553,
		io=>(tmpIO_0__hv0_net_0),
		siovref=>(tmpSIOVREF__hv0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__hv0_net_0);
hw0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ff997e1-fd9f-408c-9271-a74937b0d461",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__hw0_net_0),
		analog=>Net_2554,
		io=>(tmpIO_0__hw0_net_0),
		siovref=>(tmpSIOVREF__hw0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__hw0_net_0);
hu1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"420de1bb-63ca-4faa-8ce2-0cbd0d9d34d1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"1",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2549,
		analog=>(open),
		io=>(tmpIO_0__hu1_net_0),
		siovref=>(tmpSIOVREF__hu1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__hu1_net_0);
hv1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"266841a5-f23d-45c2-be17-8d79085ba823",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__hv1_net_0),
		analog=>Net_2556,
		io=>(tmpIO_0__hv1_net_0),
		siovref=>(tmpSIOVREF__hv1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__hv1_net_0);
hw1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eeeeeb68-0fd7-48b4-bff9-2a4a8ef8ed32",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__hw1_net_0),
		analog=>Net_2557,
		io=>(tmpIO_0__hw1_net_0),
		siovref=>(tmpSIOVREF__hw1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__hw1_net_0);
dist8_SW_DET:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"101bfd74-57da-4831-aa1a-b23bd5764fa5",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2560,
		analog=>(open),
		io=>(tmpIO_0__dist8_SW_DET_net_0),
		siovref=>(tmpSIOVREF__dist8_SW_DET_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dist8_SW_DET_net_0);
Dist4_PVM_CUR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63938129-3d42-4367-8794-886011523acb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Dist4_PVM_CUR_net_0),
		analog=>Net_2561,
		io=>(tmpIO_0__Dist4_PVM_CUR_net_0),
		siovref=>(tmpSIOVREF__Dist4_PVM_CUR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dist4_PVM_CUR_net_0);
Sonr_TRG_x4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fcec4ee4-8e9c-4894-a08f-748354b1173c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sonr_TRG_x4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Sonr_TRG_x4_net_0),
		siovref=>(tmpSIOVREF__Sonr_TRG_x4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sonr_TRG_x4_net_0);
\RTC_1:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\RTC_1:Net_5\);
\RTC_1:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"2C8B7907-32C2-4035-8A12-D819F94023EF")
	PORT MAP(sig_out=>\RTC_1:Net_5\);
\DEB_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\DEB_UART:Net_9\,
		dig_domain_out=>open);
\DEB_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\DEB_UART:Net_9\,
		enable=>tmpOE__PWMOUT0_net_0,
		clock_out=>\DEB_UART:BUART:clock_op\);
\DEB_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\DEB_UART:BUART:reset_reg\,
		clk=>\DEB_UART:BUART:clock_op\,
		cs_addr=>(\DEB_UART:BUART:tx_state_1\, \DEB_UART:BUART:tx_state_0\, \DEB_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\DEB_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\DEB_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\DEB_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\DEB_UART:BUART:reset_reg\,
		clk=>\DEB_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \DEB_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\DEB_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\DEB_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\DEB_UART:BUART:sc_out_7\, \DEB_UART:BUART:sc_out_6\, \DEB_UART:BUART:sc_out_5\, \DEB_UART:BUART:sc_out_4\,
			\DEB_UART:BUART:sc_out_3\, \DEB_UART:BUART:sc_out_2\, \DEB_UART:BUART:sc_out_1\, \DEB_UART:BUART:sc_out_0\));
\DEB_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\DEB_UART:BUART:reset_reg\,
		clock=>\DEB_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \DEB_UART:BUART:tx_fifo_notfull\,
			\DEB_UART:BUART:tx_status_2\, \DEB_UART:BUART:tx_fifo_empty\, \DEB_UART:BUART:tx_status_0\),
		interrupt=>\DEB_UART:BUART:tx_interrupt_out\);
\DEB_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\DEB_UART:BUART:reset_reg\,
		clk=>\DEB_UART:BUART:clock_op\,
		cs_addr=>(\DEB_UART:BUART:rx_state_1\, \DEB_UART:BUART:rx_state_0\, \DEB_UART:BUART:rx_bitclk_enable\),
		route_si=>\DEB_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\DEB_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\DEB_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\DEB_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\DEB_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\DEB_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\DEB_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\DEB_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\DEB_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DEB_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\DEB_UART:BUART:clock_op\,
		reset=>\DEB_UART:BUART:reset_reg\,
		load=>\DEB_UART:BUART:rx_counter_load\,
		enable=>tmpOE__PWMOUT0_net_0,
		count=>(\DEB_UART:BUART:rx_count_6\, \DEB_UART:BUART:rx_count_5\, \DEB_UART:BUART:rx_count_4\, \DEB_UART:BUART:rx_count_3\,
			\DEB_UART:BUART:rx_count_2\, \DEB_UART:BUART:rx_count_1\, \DEB_UART:BUART:rx_count_0\),
		tc=>\DEB_UART:BUART:rx_count7_tc\);
\DEB_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\DEB_UART:BUART:reset_reg\,
		clock=>\DEB_UART:BUART:clock_op\,
		status=>(zero, \DEB_UART:BUART:rx_status_5\, \DEB_UART:BUART:rx_status_4\, \DEB_UART:BUART:rx_status_3\,
			\DEB_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\DEB_UART:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>(zero),
		fb=>Net_2578,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>Net_2598,
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWMOUT0_net_0),
		y=>Net_2573,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>Net_2599,
		in_clock=>zero,
		in_clock_en=>tmpOE__PWMOUT0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWMOUT0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\KeisokuTimer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>timer_clk,
		kill=>zero,
		enable=>tmpOE__PWMOUT0_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\KeisokuTimer:Net_51\,
		compare=>\KeisokuTimer:Net_261\,
		interrupt=>Net_2667);
KeisokuTimer_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2667);
Net_270:cy_dff
	PORT MAP(d=>Net_270D,
		clk=>Net_2112,
		q=>Net_270);
Net_288:cy_dff
	PORT MAP(d=>Net_288D,
		clk=>Net_2112,
		q=>Net_288);
Net_1274:cy_dff
	PORT MAP(d=>Net_1274D,
		clk=>Net_2112,
		q=>Net_1274);
Net_1271:cy_dff
	PORT MAP(d=>Net_1271D,
		clk=>Net_2112,
		q=>Net_1271);
\motor_enc_0:a1\:cy_dff
	PORT MAP(d=>Net_2322,
		clk=>timer_clk,
		q=>\motor_enc_0:a1\);
\motor_enc_0:a2\:cy_dff
	PORT MAP(d=>\motor_enc_0:a1\,
		clk=>timer_clk,
		q=>\motor_enc_0:a2\);
\motor_enc_0:a3\:cy_dff
	PORT MAP(d=>\motor_enc_0:a2\,
		clk=>timer_clk,
		q=>\motor_enc_0:a3\);
\motor_enc_0:a_sync\:cy_dff
	PORT MAP(d=>\motor_enc_0:a_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_0:a_sync\);
\motor_enc_0:b1\:cy_dff
	PORT MAP(d=>Net_535,
		clk=>timer_clk,
		q=>\motor_enc_0:b1\);
\motor_enc_0:b2\:cy_dff
	PORT MAP(d=>\motor_enc_0:b1\,
		clk=>timer_clk,
		q=>\motor_enc_0:b2\);
\motor_enc_0:b3\:cy_dff
	PORT MAP(d=>\motor_enc_0:b2\,
		clk=>timer_clk,
		q=>\motor_enc_0:b3\);
\motor_enc_0:b_sync\:cy_dff
	PORT MAP(d=>\motor_enc_0:b_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_0:b_sync\);
\motor_enc_0:re_load1\:cy_dff
	PORT MAP(d=>cycle_start_sig,
		clk=>timer_clk,
		q=>\motor_enc_0:re_load1\);
\motor_enc_0:re_load2\:cy_dff
	PORT MAP(d=>\motor_enc_0:re_load1\,
		clk=>timer_clk,
		q=>\motor_enc_0:re_load2\);
\motor_enc_0:re_load_sync\:cy_dff
	PORT MAP(d=>\motor_enc_0:re_load_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_0:re_load_sync\);
\motor_enc_0:up_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_0:up_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_0:up_pulse\);
\motor_enc_0:down_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_0:down_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_0:down_pulse\);
\motor_enc_0:re_load_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_0:re_load_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_0:re_load_pulse\);
\motor_enc_1:a1\:cy_dff
	PORT MAP(d=>Net_2326,
		clk=>timer_clk,
		q=>\motor_enc_1:a1\);
\motor_enc_1:a2\:cy_dff
	PORT MAP(d=>\motor_enc_1:a1\,
		clk=>timer_clk,
		q=>\motor_enc_1:a2\);
\motor_enc_1:a3\:cy_dff
	PORT MAP(d=>\motor_enc_1:a2\,
		clk=>timer_clk,
		q=>\motor_enc_1:a3\);
\motor_enc_1:a_sync\:cy_dff
	PORT MAP(d=>\motor_enc_1:a_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_1:a_sync\);
\motor_enc_1:b1\:cy_dff
	PORT MAP(d=>Net_2327,
		clk=>timer_clk,
		q=>\motor_enc_1:b1\);
\motor_enc_1:b2\:cy_dff
	PORT MAP(d=>\motor_enc_1:b1\,
		clk=>timer_clk,
		q=>\motor_enc_1:b2\);
\motor_enc_1:b3\:cy_dff
	PORT MAP(d=>\motor_enc_1:b2\,
		clk=>timer_clk,
		q=>\motor_enc_1:b3\);
\motor_enc_1:b_sync\:cy_dff
	PORT MAP(d=>\motor_enc_1:b_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_1:b_sync\);
\motor_enc_1:re_load1\:cy_dff
	PORT MAP(d=>cycle_start_sig,
		clk=>timer_clk,
		q=>\motor_enc_1:re_load1\);
\motor_enc_1:re_load2\:cy_dff
	PORT MAP(d=>\motor_enc_1:re_load1\,
		clk=>timer_clk,
		q=>\motor_enc_1:re_load2\);
\motor_enc_1:re_load_sync\:cy_dff
	PORT MAP(d=>\motor_enc_1:re_load_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_1:re_load_sync\);
\motor_enc_1:up_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_1:up_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_1:up_pulse\);
\motor_enc_1:down_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_1:down_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_1:down_pulse\);
\motor_enc_1:re_load_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_1:re_load_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_1:re_load_pulse\);
\Timer_PWM:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_PWM:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_PWM:TimerUDB:capture_last\);
\Timer_PWM:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_PWM:TimerUDB:status_tc\,
		clk=>\Timer_PWM:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_2112);
\Timer_PWM:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_PWM:TimerUDB:control_7\,
		clk=>\Timer_PWM:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_PWM:TimerUDB:hwEnable_reg\);
\Timer_PWM:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_PWM:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_PWM:TimerUDB:capture_out_reg_i\);
Net_2134:cy_dff
	PORT MAP(d=>Net_2134D,
		clk=>Net_2112,
		q=>Net_2134);
Net_2135:cy_dff
	PORT MAP(d=>Net_2135D,
		clk=>Net_2112,
		q=>Net_2135);
Net_2680:cy_dff
	PORT MAP(d=>Net_2680D,
		clk=>Net_2112,
		q=>Net_2680);
Net_2681:cy_dff
	PORT MAP(d=>Net_2681D,
		clk=>Net_2112,
		q=>Net_2681);
Net_2682:cy_dff
	PORT MAP(d=>\Direct_dual_8bPWM_0:tc\,
		clk=>Net_2112,
		q=>Net_2682);
\Timer_cycle:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_cycle:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_cycle:TimerUDB:capture_last\);
\Timer_cycle:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_cycle:TimerUDB:status_tc\,
		clk=>\Timer_cycle:TimerUDB:ClockOutFromEnBlock\,
		q=>cycle_start_sig);
\Timer_cycle:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_cycle:TimerUDB:control_7\,
		clk=>\Timer_cycle:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_cycle:TimerUDB:hwEnable_reg\);
\Timer_cycle:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_cycle:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_cycle:TimerUDB:capture_out_reg_i\);
Net_2494:cy_dff
	PORT MAP(d=>Net_2494D,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_2494);
Net_2499:cy_dff
	PORT MAP(d=>Net_2499D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_2499);
\SPIM_1:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:so_send_reg\);
\SPIM_1:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_2521);
\SPIM_1:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_2\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_2\);
\SPIM_1:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_1\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_1\);
\SPIM_1:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_0\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_0\);
\SPIM_1:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_pre_reg\);
\SPIM_1:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_cond\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:load_cond\);
\SPIM_1:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_rx_data\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:dpcounter_one_reg\);
\SPIM_1:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_from_dp\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_from_dp_reg\);
\SPIM_1:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:ld_ident\);
\SPIM_1:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:cnt_enable\);
Net_2506:cy_dff
	PORT MAP(d=>Net_2506D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_2506);
\motor_enc_2:a1\:cy_dff
	PORT MAP(d=>zero,
		clk=>timer_clk,
		q=>\motor_enc_2:a1\);
\motor_enc_2:a2\:cy_dff
	PORT MAP(d=>\motor_enc_2:a1\,
		clk=>timer_clk,
		q=>\motor_enc_2:a2\);
\motor_enc_2:a3\:cy_dff
	PORT MAP(d=>\motor_enc_2:a2\,
		clk=>timer_clk,
		q=>\motor_enc_2:a3\);
\motor_enc_2:a_sync\:cy_dff
	PORT MAP(d=>\motor_enc_2:a_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_2:a_sync\);
\motor_enc_2:b1\:cy_dff
	PORT MAP(d=>zero,
		clk=>timer_clk,
		q=>\motor_enc_2:b1\);
\motor_enc_2:b2\:cy_dff
	PORT MAP(d=>\motor_enc_2:b1\,
		clk=>timer_clk,
		q=>\motor_enc_2:b2\);
\motor_enc_2:b3\:cy_dff
	PORT MAP(d=>\motor_enc_2:b2\,
		clk=>timer_clk,
		q=>\motor_enc_2:b3\);
\motor_enc_2:b_sync\:cy_dff
	PORT MAP(d=>\motor_enc_2:b_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_2:b_sync\);
\motor_enc_2:re_load1\:cy_dff
	PORT MAP(d=>cycle_start_sig,
		clk=>timer_clk,
		q=>\motor_enc_2:re_load1\);
\motor_enc_2:re_load2\:cy_dff
	PORT MAP(d=>\motor_enc_2:re_load1\,
		clk=>timer_clk,
		q=>\motor_enc_2:re_load2\);
\motor_enc_2:re_load_sync\:cy_dff
	PORT MAP(d=>\motor_enc_2:re_load_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_2:re_load_sync\);
\motor_enc_2:up_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_2:up_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_2:up_pulse\);
\motor_enc_2:down_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_2:down_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_2:down_pulse\);
\motor_enc_2:re_load_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_2:re_load_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_2:re_load_pulse\);
\motor_enc_3:a1\:cy_dff
	PORT MAP(d=>zero,
		clk=>timer_clk,
		q=>\motor_enc_3:a1\);
\motor_enc_3:a2\:cy_dff
	PORT MAP(d=>\motor_enc_3:a1\,
		clk=>timer_clk,
		q=>\motor_enc_3:a2\);
\motor_enc_3:a3\:cy_dff
	PORT MAP(d=>\motor_enc_3:a2\,
		clk=>timer_clk,
		q=>\motor_enc_3:a3\);
\motor_enc_3:a_sync\:cy_dff
	PORT MAP(d=>\motor_enc_3:a_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_3:a_sync\);
\motor_enc_3:b1\:cy_dff
	PORT MAP(d=>zero,
		clk=>timer_clk,
		q=>\motor_enc_3:b1\);
\motor_enc_3:b2\:cy_dff
	PORT MAP(d=>\motor_enc_3:b1\,
		clk=>timer_clk,
		q=>\motor_enc_3:b2\);
\motor_enc_3:b3\:cy_dff
	PORT MAP(d=>\motor_enc_3:b2\,
		clk=>timer_clk,
		q=>\motor_enc_3:b3\);
\motor_enc_3:b_sync\:cy_dff
	PORT MAP(d=>\motor_enc_3:b_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_3:b_sync\);
\motor_enc_3:re_load1\:cy_dff
	PORT MAP(d=>cycle_start_sig,
		clk=>timer_clk,
		q=>\motor_enc_3:re_load1\);
\motor_enc_3:re_load2\:cy_dff
	PORT MAP(d=>\motor_enc_3:re_load1\,
		clk=>timer_clk,
		q=>\motor_enc_3:re_load2\);
\motor_enc_3:re_load_sync\:cy_dff
	PORT MAP(d=>\motor_enc_3:re_load_sync_c\,
		clk=>timer_clk,
		q=>\motor_enc_3:re_load_sync\);
\motor_enc_3:up_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_3:up_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_3:up_pulse\);
\motor_enc_3:down_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_3:down_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_3:down_pulse\);
\motor_enc_3:re_load_pulse\:cy_dff
	PORT MAP(d=>\motor_enc_3:re_load_pulse\\D\,
		clk=>timer_clk,
		q=>\motor_enc_3:re_load_pulse\);
Net_2339:cy_dff
	PORT MAP(d=>Net_2339D,
		clk=>Net_2112,
		q=>Net_2339);
Net_2437:cy_dff
	PORT MAP(d=>Net_2437D,
		clk=>Net_2112,
		q=>Net_2437);
Net_2434:cy_dff
	PORT MAP(d=>Net_2434D,
		clk=>Net_2112,
		q=>Net_2434);
Net_2438:cy_dff
	PORT MAP(d=>Net_2438D,
		clk=>Net_2112,
		q=>Net_2438);
Net_2435:cy_dff
	PORT MAP(d=>Net_2435D,
		clk=>Net_2112,
		q=>Net_2435);
Net_2439:cy_dff
	PORT MAP(d=>Net_2439D,
		clk=>Net_2112,
		q=>Net_2439);
Net_2436:cy_dff
	PORT MAP(d=>Net_2436D,
		clk=>Net_2112,
		q=>Net_2436);
Net_2440:cy_dff
	PORT MAP(d=>Net_2440D,
		clk=>Net_2112,
		q=>Net_2440);
Net_2442:cy_dff
	PORT MAP(d=>\Direct_dual_8bPWM_1:tc\,
		clk=>Net_2112,
		q=>Net_2442);
\WDT_detect_com_err:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_detect_com_err:TimerUDB:capture_last\);
\WDT_detect_com_err:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\WDT_detect_com_err:TimerUDB:control_7\,
		clk=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_detect_com_err:TimerUDB:run_mode\);
\WDT_detect_com_err:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\WDT_detect_com_err:TimerUDB:status_tc\,
		clk=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_detect_com_err:TimerUDB:tc_reg_i\);
\WDT_detect_com_err:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_detect_com_err:TimerUDB:capture_out_reg_i\);
\WDT_detect_com_err:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\WDT_detect_com_err:TimerUDB:runmode_enable\\D\,
		clk=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_detect_com_err:TimerUDB:timer_enable\);
\WDT_detect_com_err:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\WDT_detect_com_err:TimerUDB:trig_disable\\D\,
		clk=>\WDT_detect_com_err:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_detect_com_err:TimerUDB:trig_disable\);
\SPIM_2:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:so_send_reg\);
\SPIM_2:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_2505);
\SPIM_2:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_2\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_2\);
\SPIM_2:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_1\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_1\);
\SPIM_2:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_0\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_0\);
\SPIM_2:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:mosi_pre_reg\);
\SPIM_2:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:load_cond\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:load_cond\);
\SPIM_2:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:load_rx_data\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:dpcounter_one_reg\);
\SPIM_2:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:mosi_from_dp\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:mosi_from_dp_reg\);
\SPIM_2:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:ld_ident\);
\SPIM_2:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:cnt_enable\);
Net_2522:cy_dff
	PORT MAP(d=>Net_2522D,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_2522);
\DEB_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:reset_reg\);
\DEB_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:txn\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:txn\);
\DEB_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:tx_state_1\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:tx_state_1\);
\DEB_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:tx_state_0\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:tx_state_0\);
\DEB_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:tx_state_2\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:tx_state_2\);
Net_2589:cy_dff
	PORT MAP(d=>Net_2589D,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>Net_2589);
\DEB_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:tx_bitclk\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:tx_bitclk\);
\DEB_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:tx_ctrl_mark_last\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:tx_ctrl_mark_last\);
\DEB_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:tx_mark\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:tx_mark\);
\DEB_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:tx_parity_bit\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:tx_parity_bit\);
\DEB_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_state_1\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_state_1\);
\DEB_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_state_0\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_state_0\);
\DEB_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_load_fifo\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_load_fifo\);
\DEB_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_state_3\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_state_3\);
\DEB_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_state_2\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_state_2\);
\DEB_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_bitclk_pre\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_bitclk_enable\);
\DEB_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_state_stop1_reg\);
\DEB_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:pollcount_1\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:pollcount_1\);
\DEB_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:pollcount_0\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:pollcount_0\);
\DEB_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_markspace_status\);
\DEB_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_status_2\);
\DEB_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_status_3\);
\DEB_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_addr_match_status\);
\DEB_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_markspace_pre\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_markspace_pre\);
\DEB_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_parity_error_pre\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_parity_error_pre\);
\DEB_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_break_status\);
\DEB_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_address_detected\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_address_detected\);
\DEB_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_last\\D\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_last\);
\DEB_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\DEB_UART:BUART:rx_parity_bit\,
		clk=>\DEB_UART:BUART:clock_op\,
		q=>\DEB_UART:BUART:rx_parity_bit\);

END R_T_L;
